#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x133017b60 .scope module, "ArrayMultiplier4BitTest" "ArrayMultiplier4BitTest" 2 3;
 .timescale 0 0;
v0x1330efd90_0 .var "a", 3 0;
v0x1330efe20_0 .var "b", 3 0;
v0x1330efeb0_0 .var/i "i", 31 0;
v0x1330eff40_0 .var/i "j", 31 0;
v0x1330effd0_0 .net "product", 7 0, L_0x122e40c10;  1 drivers
S_0x133017e40 .scope module, "mult" "ArrayMultiplier4Bit" 2 9, 3 3 0, S_0x133017b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "product";
RS_0x1280082b0 .resolv tri, L_0x1330f2e90, L_0x1330f3040, L_0x1330f3150;
L_0x1330fc790 .functor BUFZ 1, RS_0x1280082b0, C4<0>, C4<0>, C4<0>;
RS_0x128027e70 .resolv tri, L_0x1330fe9a0, L_0x1330fea50, L_0x1330feb20;
L_0x13304aa00 .functor BUFZ 1, RS_0x128027e70, C4<0>, C4<0>, C4<0>;
RS_0x128029310 .resolv tri, L_0x122e0bb10, L_0x122e0bbc0, L_0x122e0bc90;
L_0x13306d4c0 .functor BUFZ 1, RS_0x128029310, C4<0>, C4<0>, C4<0>;
RS_0x12802a7b0 .resolv tri, L_0x122e1af50, L_0x122e1b000, L_0x122e1b0d0;
L_0x133099bb0 .functor BUFZ 1, RS_0x12802a7b0, C4<0>, C4<0>, C4<0>;
v0x1330ee090_0 .net *"_ivl_67", 0 0, L_0x1330fc790;  1 drivers
v0x1330ee130_0 .net *"_ivl_71", 0 0, L_0x13304aa00;  1 drivers
v0x1330ee1d0_0 .net *"_ivl_75", 0 0, L_0x13306d4c0;  1 drivers
v0x1330ee280_0 .net *"_ivl_79", 0 0, L_0x133099bb0;  1 drivers
v0x1330ee330_0 .net "a", 3 0, v0x1330efd90_0;  1 drivers
v0x1330ee420_0 .net "b", 3 0, v0x1330efe20_0;  1 drivers
RS_0x12800d470 .resolv tri, L_0x1330ff060, L_0x1330ff210, L_0x1330ff2a0;
v0x1330ee4d0_0 .net8 "c11", 0 0, RS_0x12800d470;  3 drivers, strength-aware
RS_0x1280133e0 .resolv tri, L_0x122e0c1f0, L_0x122e0c3a0, L_0x122e0c410;
v0x1330ee560_0 .net8 "c12", 0 0, RS_0x1280133e0;  3 drivers, strength-aware
RS_0x12801ae20 .resolv tri, L_0x122e1b630, L_0x122e1b7e0, L_0x122e1b850;
v0x1330ee5f0_0 .net8 "c13", 0 0, RS_0x12801ae20;  3 drivers, strength-aware
RS_0x12800eca0 .resolv tri, L_0x122e096c0, L_0x122e09770, L_0x122e09840;
v0x1330ee700_0 .net8 "c21", 0 0, RS_0x12800eca0;  3 drivers, strength-aware
RS_0x128014c10 .resolv tri, L_0x122e18b00, L_0x122e18bb0, L_0x122e18c80;
v0x1330ee790_0 .net8 "c22", 0 0, RS_0x128014c10;  3 drivers, strength-aware
RS_0x12801ab50 .resolv tri, L_0x122e27f50, L_0x122e28000, L_0x122e280d0;
v0x1330ee820_0 .net8 "c23", 0 0, RS_0x12801ab50;  3 drivers, strength-aware
RS_0x12801db50 .resolv tri, L_0x122e2e180, L_0x122e2e230, L_0x122e2e300;
v0x1330ee8b0_0 .net8 "c24", 0 0, RS_0x12801db50;  3 drivers, strength-aware
RS_0x128011c40 .resolv tri, L_0x122e127e0, L_0x122e12890, L_0x122e12960;
v0x1330ee940_0 .net8 "c31", 0 0, RS_0x128011c40;  3 drivers, strength-aware
RS_0x128017bb0 .resolv tri, L_0x122e21c10, L_0x122e21cc0, L_0x122e21d90;
v0x1330ee9d0_0 .net8 "c32", 0 0, RS_0x128017bb0;  3 drivers, strength-aware
RS_0x128020af0 .resolv tri, L_0x122e345d0, L_0x122e34680, L_0x122e34750;
v0x1330eea60_0 .net8 "c33", 0 0, RS_0x128020af0;  3 drivers, strength-aware
RS_0x128023a90 .resolv tri, L_0x122e3a730, L_0x122e3a7e0, L_0x122e3a8b0;
v0x1330eeaf0_0 .net8 "c34", 0 0, RS_0x128023a90;  3 drivers, strength-aware
v0x1330eec80_0 .net8 "p00", 0 0, RS_0x1280082b0;  3 drivers, strength-aware
RS_0x1280086a0 .resolv tri, L_0x1330f3910, L_0x1330f3ac0, L_0x1330f3b30;
v0x1330eed10_0 .net8 "p01", 0 0, RS_0x1280086a0;  3 drivers, strength-aware
RS_0x128008a90 .resolv tri, L_0x1330f4290, L_0x1330f4440, L_0x1330f45d0;
v0x1330eeda0_0 .net8 "p02", 0 0, RS_0x128008a90;  3 drivers, strength-aware
RS_0x128008e80 .resolv tri, L_0x1330f4d30, L_0x1330f4ee0, L_0x1330f4f70;
v0x1330eee30_0 .net8 "p03", 0 0, RS_0x128008e80;  3 drivers, strength-aware
RS_0x128009270 .resolv tri, L_0x1330f56b0, L_0x1330f5860, L_0x1330f58f0;
v0x1330eeec0_0 .net8 "p10", 0 0, RS_0x128009270;  3 drivers, strength-aware
RS_0x128009660 .resolv tri, L_0x1330f6170, L_0x1330f6320, L_0x1330f6390;
v0x1330eef50_0 .net8 "p11", 0 0, RS_0x128009660;  3 drivers, strength-aware
RS_0x128009a50 .resolv tri, L_0x1330f6af0, L_0x1330f6ca0, L_0x1330f6d30;
v0x1330eefe0_0 .net8 "p12", 0 0, RS_0x128009a50;  3 drivers, strength-aware
RS_0x128009e40 .resolv tri, L_0x1330f7590, L_0x1330f7740, L_0x1330f77d0;
v0x1330ef070_0 .net8 "p13", 0 0, RS_0x128009e40;  3 drivers, strength-aware
RS_0x12800a230 .resolv tri, L_0x1330f7f20, L_0x1330f80d0, L_0x1330f8160;
v0x1330ef100_0 .net8 "p20", 0 0, RS_0x12800a230;  3 drivers, strength-aware
RS_0x12800a620 .resolv tri, L_0x1330f88b0, L_0x1330f8a60, L_0x1330f8af0;
v0x1330ef190_0 .net8 "p21", 0 0, RS_0x12800a620;  3 drivers, strength-aware
RS_0x12800aa10 .resolv tri, L_0x1330f9240, L_0x1330f93f0, L_0x1330f5f70;
v0x1330ef220_0 .net8 "p22", 0 0, RS_0x12800aa10;  3 drivers, strength-aware
RS_0x12800ae00 .resolv tri, L_0x1330f99e0, L_0x1330f9b90, L_0x1330f9c20;
v0x1330ef2b0_0 .net8 "p23", 0 0, RS_0x12800ae00;  3 drivers, strength-aware
RS_0x12800b1f0 .resolv tri, L_0x1330fa370, L_0x1330fa520, L_0x1330fa5b0;
v0x1330ef340_0 .net8 "p30", 0 0, RS_0x12800b1f0;  3 drivers, strength-aware
RS_0x12800b5e0 .resolv tri, L_0x1330fad10, L_0x1330faec0, L_0x1330faf50;
v0x1330ef3d0_0 .net8 "p31", 0 0, RS_0x12800b5e0;  3 drivers, strength-aware
RS_0x12800b9d0 .resolv tri, L_0x1330fb6a0, L_0x1330fb850, L_0x1330fb8e0;
v0x1330ef460_0 .net8 "p32", 0 0, RS_0x12800b9d0;  3 drivers, strength-aware
RS_0x12800bdc0 .resolv tri, L_0x1330fc260, L_0x1330fc410, L_0x1330fc4a0;
v0x1330ef4f0_0 .net8 "p33", 0 0, RS_0x12800bdc0;  3 drivers, strength-aware
v0x1330eeb80_0 .net "product", 7 0, L_0x122e40c10;  alias, 1 drivers
v0x1330ef780_0 .net8 "s11", 0 0, RS_0x128027e70;  3 drivers, strength-aware
v0x1330ef810_0 .net8 "s12", 0 0, RS_0x128029310;  3 drivers, strength-aware
v0x1330ef920_0 .net8 "s13", 0 0, RS_0x12802a7b0;  3 drivers, strength-aware
RS_0x12800e640 .resolv tri, L_0x122e08320, L_0x122e083d0, L_0x1330e1910;
v0x1330efa30_0 .net8 "s21", 0 0, RS_0x12800e640;  3 drivers, strength-aware
RS_0x1280145b0 .resolv tri, L_0x122e17760, L_0x122e17810, L_0x1330e9170;
v0x1330efac0_0 .net8 "s22", 0 0, RS_0x1280145b0;  3 drivers, strength-aware
RS_0x12801a4f0 .resolv tri, L_0x122e26bb0, L_0x133094db0, L_0x122e26e60;
v0x1330efb50_0 .net8 "s23", 0 0, RS_0x12801a4f0;  3 drivers, strength-aware
RS_0x1280115e0 .resolv tri, L_0x122e11440, L_0x133060de0, L_0x122e116f0;
v0x1330efbe0_0 .net8 "s31", 0 0, RS_0x1280115e0;  3 drivers, strength-aware
RS_0x128017550 .resolv tri, L_0x122e20870, L_0x1330838a0, L_0x122e20b20;
v0x1330efc70_0 .net8 "s32", 0 0, RS_0x128017550;  3 drivers, strength-aware
RS_0x128020490 .resolv tri, L_0x122e33230, L_0x1330b78b0, L_0x122e334e0;
v0x1330efd00_0 .net8 "s33", 0 0, RS_0x128020490;  3 drivers, strength-aware
L_0x1330f3200 .part v0x1330efd90_0, 0, 1;
L_0x1330f3320 .part v0x1330efe20_0, 0, 1;
L_0x1330f3be0 .part v0x1330efd90_0, 0, 1;
L_0x1330f3d00 .part v0x1330efe20_0, 1, 1;
L_0x1330f4640 .part v0x1330efd90_0, 0, 1;
L_0x1330f47e0 .part v0x1330efe20_0, 2, 1;
L_0x1330f5020 .part v0x1330efd90_0, 0, 1;
L_0x1330f5140 .part v0x1330efe20_0, 3, 1;
L_0x1330f59a0 .part v0x1330efd90_0, 1, 1;
L_0x1330f5b10 .part v0x1330efe20_0, 0, 1;
L_0x1330f6440 .part v0x1330efd90_0, 1, 1;
L_0x1330f65c0 .part v0x1330efe20_0, 1, 1;
L_0x1330f6de0 .part v0x1330efd90_0, 1, 1;
L_0x1330f7070 .part v0x1330efe20_0, 2, 1;
L_0x1330f7880 .part v0x1330efd90_0, 1, 1;
L_0x1330f7a20 .part v0x1330efe20_0, 3, 1;
L_0x1330f8210 .part v0x1330efd90_0, 2, 1;
L_0x1330f83c0 .part v0x1330efe20_0, 0, 1;
L_0x1330f8ba0 .part v0x1330efd90_0, 2, 1;
L_0x1330f8d60 .part v0x1330efe20_0, 1, 1;
L_0x1330f6020 .part v0x1330efd90_0, 2, 1;
L_0x1330f8cc0 .part v0x1330efe20_0, 2, 1;
L_0x1330f9cd0 .part v0x1330efd90_0, 2, 1;
L_0x1330f9eb0 .part v0x1330efe20_0, 3, 1;
L_0x1330fa660 .part v0x1330efd90_0, 3, 1;
L_0x1330fa850 .part v0x1330efe20_0, 0, 1;
L_0x1330fb000 .part v0x1330efd90_0, 3, 1;
L_0x1330fb200 .part v0x1330efe20_0, 1, 1;
L_0x1330fb990 .part v0x1330efd90_0, 3, 1;
L_0x1330fbcb0 .part v0x1330efe20_0, 2, 1;
L_0x1330fc550 .part v0x1330efd90_0, 3, 1;
L_0x1330fc670 .part v0x1330efe20_0, 3, 1;
LS_0x122e40c10_0_0 .concat8 [ 1 1 1 1], L_0x1330fc790, L_0x13304aa00, L_0x13306d4c0, L_0x133099bb0;
RS_0x12801d4f0 .resolv tri, L_0x122e2cde0, L_0x122e2ce90, L_0x122e2cf60;
RS_0x128023430 .resolv tri, L_0x122e394a0, L_0x122e39550, L_0x122e39620;
RS_0x1280263d0 .resolv tri, L_0x122e3f6f0, L_0x122e3f7a0, L_0x122e3f870;
RS_0x128026a30 .resolv tri, L_0x122e40980, L_0x122e40a30, L_0x122e40b60;
LS_0x122e40c10_0_4 .concat8 [ 1 1 1 1], RS_0x12801d4f0, RS_0x128023430, RS_0x1280263d0, RS_0x128026a30;
L_0x122e40c10 .concat8 [ 4 4 0 0], LS_0x122e40c10_0_0, LS_0x122e40c10_0_4;
S_0x133018000 .scope module, "and00" "And" 3 15, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133028fa0_0 .net "a", 0 0, L_0x1330f3200;  1 drivers
v0x133029040_0 .net "b", 0 0, L_0x1330f3320;  1 drivers
RS_0x128008130 .resolv tri, L_0x1330f2ad0, L_0x1330f2c00, L_0x1330f2cb0;
v0x1330290f0_0 .net8 "nand_out", 0 0, RS_0x128008130;  3 drivers, strength-aware
v0x1330291a0_0 .net8 "out", 0 0, RS_0x1280082b0;  alias, 3 drivers, strength-aware
S_0x133018210 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133018000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f29c0 .functor NMOS 1, L_0x128040010, L_0x1330f3320, C4<0>, C4<0>;
L_0x1330f2ad0 .functor NMOS 1, L_0x1330f29c0, L_0x1330f3200, C4<0>, C4<0>;
L_0x128040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f2c00 .functor PMOS 1, L_0x128040058, L_0x1330f3200, C4<0>, C4<0>;
L_0x1280400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f2cb0 .functor PMOS 1, L_0x1280400a0, L_0x1330f3320, C4<0>, C4<0>;
v0x133018420_0 .net/2s *"_ivl_0", 0 0, L_0x128040010;  1 drivers
v0x133028400_0 .net/2s *"_ivl_2", 0 0, L_0x128040058;  1 drivers
v0x1330284b0_0 .net/2s *"_ivl_4", 0 0, L_0x1280400a0;  1 drivers
v0x133028570_0 .net "a", 0 0, L_0x1330f3200;  alias, 1 drivers
v0x133028610_0 .net "b", 0 0, L_0x1330f3320;  alias, 1 drivers
v0x1330286f0_0 .net8 "o1", 0 0, L_0x1330f29c0;  1 drivers, strength-aware
v0x133028790_0 .net8 "out", 0 0, RS_0x128008130;  alias, 3 drivers, strength-aware
S_0x133028860 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133018000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f2d80 .functor NMOS 1, L_0x1280400e8, RS_0x128008130, C4<0>, C4<0>;
L_0x1330f2e90 .functor NMOS 1, L_0x1330f2d80, RS_0x128008130, C4<0>, C4<0>;
L_0x128040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3040 .functor PMOS 1, L_0x128040130, RS_0x128008130, C4<0>, C4<0>;
L_0x128040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3150 .functor PMOS 1, L_0x128040178, RS_0x128008130, C4<0>, C4<0>;
v0x133028a80_0 .net/2s *"_ivl_0", 0 0, L_0x1280400e8;  1 drivers
v0x133028b30_0 .net/2s *"_ivl_2", 0 0, L_0x128040130;  1 drivers
v0x133028be0_0 .net/2s *"_ivl_4", 0 0, L_0x128040178;  1 drivers
v0x133028ca0_0 .net8 "a", 0 0, RS_0x128008130;  alias, 3 drivers, strength-aware
v0x133028d50_0 .net8 "b", 0 0, RS_0x128008130;  alias, 3 drivers, strength-aware
v0x133028e60_0 .net8 "o1", 0 0, L_0x1330f2d80;  1 drivers, strength-aware
v0x133028ef0_0 .net8 "out", 0 0, RS_0x1280082b0;  alias, 3 drivers, strength-aware
S_0x133029270 .scope module, "and01" "And" 3 16, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13302a310_0 .net "a", 0 0, L_0x1330f3be0;  1 drivers
v0x13302a3b0_0 .net "b", 0 0, L_0x1330f3d00;  1 drivers
RS_0x128008520 .resolv tri, L_0x1330f3530, L_0x1330f3660, L_0x1330f3710;
v0x13302a460_0 .net8 "nand_out", 0 0, RS_0x128008520;  3 drivers, strength-aware
v0x13302a510_0 .net8 "out", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
S_0x133029480 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133029270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f3440 .functor NMOS 1, L_0x1280401c0, L_0x1330f3d00, C4<0>, C4<0>;
L_0x1330f3530 .functor NMOS 1, L_0x1330f3440, L_0x1330f3be0, C4<0>, C4<0>;
L_0x128040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3660 .functor PMOS 1, L_0x128040208, L_0x1330f3be0, C4<0>, C4<0>;
L_0x128040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3710 .functor PMOS 1, L_0x128040250, L_0x1330f3d00, C4<0>, C4<0>;
v0x1330296b0_0 .net/2s *"_ivl_0", 0 0, L_0x1280401c0;  1 drivers
v0x133029770_0 .net/2s *"_ivl_2", 0 0, L_0x128040208;  1 drivers
v0x133029820_0 .net/2s *"_ivl_4", 0 0, L_0x128040250;  1 drivers
v0x1330298e0_0 .net "a", 0 0, L_0x1330f3be0;  alias, 1 drivers
v0x133029980_0 .net "b", 0 0, L_0x1330f3d00;  alias, 1 drivers
v0x133029a60_0 .net8 "o1", 0 0, L_0x1330f3440;  1 drivers, strength-aware
v0x133029b00_0 .net8 "out", 0 0, RS_0x128008520;  alias, 3 drivers, strength-aware
S_0x133029bd0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133029270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f3840 .functor NMOS 1, L_0x128040298, RS_0x128008520, C4<0>, C4<0>;
L_0x1330f3910 .functor NMOS 1, L_0x1330f3840, RS_0x128008520, C4<0>, C4<0>;
L_0x1280402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3ac0 .functor PMOS 1, L_0x1280402e0, RS_0x128008520, C4<0>, C4<0>;
L_0x128040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f3b30 .functor PMOS 1, L_0x128040328, RS_0x128008520, C4<0>, C4<0>;
v0x133029df0_0 .net/2s *"_ivl_0", 0 0, L_0x128040298;  1 drivers
v0x133029ea0_0 .net/2s *"_ivl_2", 0 0, L_0x1280402e0;  1 drivers
v0x133029f50_0 .net/2s *"_ivl_4", 0 0, L_0x128040328;  1 drivers
v0x13302a010_0 .net8 "a", 0 0, RS_0x128008520;  alias, 3 drivers, strength-aware
v0x13302a0c0_0 .net8 "b", 0 0, RS_0x128008520;  alias, 3 drivers, strength-aware
v0x13302a1d0_0 .net8 "o1", 0 0, L_0x1330f3840;  1 drivers, strength-aware
v0x13302a260_0 .net8 "out", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
S_0x13302a5e0 .scope module, "and02" "And" 3 17, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13302b690_0 .net "a", 0 0, L_0x1330f4640;  1 drivers
v0x13302b730_0 .net "b", 0 0, L_0x1330f47e0;  1 drivers
RS_0x128008910 .resolv tri, L_0x1330f3f10, L_0x1330f4040, L_0x1330f40f0;
v0x13302b7e0_0 .net8 "nand_out", 0 0, RS_0x128008910;  3 drivers, strength-aware
v0x13302b890_0 .net8 "out", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
S_0x13302a810 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13302a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f3e20 .functor NMOS 1, L_0x128040370, L_0x1330f47e0, C4<0>, C4<0>;
L_0x1330f3f10 .functor NMOS 1, L_0x1330f3e20, L_0x1330f4640, C4<0>, C4<0>;
L_0x1280403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4040 .functor PMOS 1, L_0x1280403b8, L_0x1330f4640, C4<0>, C4<0>;
L_0x128040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f40f0 .functor PMOS 1, L_0x128040400, L_0x1330f47e0, C4<0>, C4<0>;
v0x13302aa40_0 .net/2s *"_ivl_0", 0 0, L_0x128040370;  1 drivers
v0x13302aaf0_0 .net/2s *"_ivl_2", 0 0, L_0x1280403b8;  1 drivers
v0x13302aba0_0 .net/2s *"_ivl_4", 0 0, L_0x128040400;  1 drivers
v0x13302ac60_0 .net "a", 0 0, L_0x1330f4640;  alias, 1 drivers
v0x13302ad00_0 .net "b", 0 0, L_0x1330f47e0;  alias, 1 drivers
v0x13302ade0_0 .net8 "o1", 0 0, L_0x1330f3e20;  1 drivers, strength-aware
v0x13302ae80_0 .net8 "out", 0 0, RS_0x128008910;  alias, 3 drivers, strength-aware
S_0x13302af50 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13302a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f41a0 .functor NMOS 1, L_0x128040448, RS_0x128008910, C4<0>, C4<0>;
L_0x1330f4290 .functor NMOS 1, L_0x1330f41a0, RS_0x128008910, C4<0>, C4<0>;
L_0x128040490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4440 .functor PMOS 1, L_0x128040490, RS_0x128008910, C4<0>, C4<0>;
L_0x1280404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f45d0 .functor PMOS 1, L_0x1280404d8, RS_0x128008910, C4<0>, C4<0>;
v0x13302b170_0 .net/2s *"_ivl_0", 0 0, L_0x128040448;  1 drivers
v0x13302b220_0 .net/2s *"_ivl_2", 0 0, L_0x128040490;  1 drivers
v0x13302b2d0_0 .net/2s *"_ivl_4", 0 0, L_0x1280404d8;  1 drivers
v0x13302b390_0 .net8 "a", 0 0, RS_0x128008910;  alias, 3 drivers, strength-aware
v0x13302b440_0 .net8 "b", 0 0, RS_0x128008910;  alias, 3 drivers, strength-aware
v0x13302b550_0 .net8 "o1", 0 0, L_0x1330f41a0;  1 drivers, strength-aware
v0x13302b5e0_0 .net8 "out", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
S_0x13302b960 .scope module, "and03" "And" 3 18, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13302ca00_0 .net "a", 0 0, L_0x1330f5020;  1 drivers
v0x13302caa0_0 .net "b", 0 0, L_0x1330f5140;  1 drivers
RS_0x128008d00 .resolv tri, L_0x1330f49f0, L_0x1330f4ae0, L_0x1330f4b90;
v0x13302cb50_0 .net8 "nand_out", 0 0, RS_0x128008d00;  3 drivers, strength-aware
v0x13302cc00_0 .net8 "out", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
S_0x13302bb70 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13302b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f4980 .functor NMOS 1, L_0x128040520, L_0x1330f5140, C4<0>, C4<0>;
L_0x1330f49f0 .functor NMOS 1, L_0x1330f4980, L_0x1330f5020, C4<0>, C4<0>;
L_0x128040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4ae0 .functor PMOS 1, L_0x128040568, L_0x1330f5020, C4<0>, C4<0>;
L_0x1280405b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4b90 .functor PMOS 1, L_0x1280405b0, L_0x1330f5140, C4<0>, C4<0>;
v0x13302bda0_0 .net/2s *"_ivl_0", 0 0, L_0x128040520;  1 drivers
v0x13302be60_0 .net/2s *"_ivl_2", 0 0, L_0x128040568;  1 drivers
v0x13302bf10_0 .net/2s *"_ivl_4", 0 0, L_0x1280405b0;  1 drivers
v0x13302bfd0_0 .net "a", 0 0, L_0x1330f5020;  alias, 1 drivers
v0x13302c070_0 .net "b", 0 0, L_0x1330f5140;  alias, 1 drivers
v0x13302c150_0 .net8 "o1", 0 0, L_0x1330f4980;  1 drivers, strength-aware
v0x13302c1f0_0 .net8 "out", 0 0, RS_0x128008d00;  alias, 3 drivers, strength-aware
S_0x13302c2c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13302b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f4c40 .functor NMOS 1, L_0x1280405f8, RS_0x128008d00, C4<0>, C4<0>;
L_0x1330f4d30 .functor NMOS 1, L_0x1330f4c40, RS_0x128008d00, C4<0>, C4<0>;
L_0x128040640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4ee0 .functor PMOS 1, L_0x128040640, RS_0x128008d00, C4<0>, C4<0>;
L_0x128040688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f4f70 .functor PMOS 1, L_0x128040688, RS_0x128008d00, C4<0>, C4<0>;
v0x13302c4e0_0 .net/2s *"_ivl_0", 0 0, L_0x1280405f8;  1 drivers
v0x13302c590_0 .net/2s *"_ivl_2", 0 0, L_0x128040640;  1 drivers
v0x13302c640_0 .net/2s *"_ivl_4", 0 0, L_0x128040688;  1 drivers
v0x13302c700_0 .net8 "a", 0 0, RS_0x128008d00;  alias, 3 drivers, strength-aware
v0x13302c7b0_0 .net8 "b", 0 0, RS_0x128008d00;  alias, 3 drivers, strength-aware
v0x13302c8c0_0 .net8 "o1", 0 0, L_0x1330f4c40;  1 drivers, strength-aware
v0x13302c950_0 .net8 "out", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
S_0x13302ccd0 .scope module, "and10" "And" 3 20, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13302dd90_0 .net "a", 0 0, L_0x1330f59a0;  1 drivers
v0x13302de30_0 .net "b", 0 0, L_0x1330f5b10;  1 drivers
RS_0x1280090f0 .resolv tri, L_0x1330f5310, L_0x1330f5440, L_0x1330f54f0;
v0x13302dee0_0 .net8 "nand_out", 0 0, RS_0x1280090f0;  3 drivers, strength-aware
v0x13302df90_0 .net8 "out", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
S_0x13302cf20 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13302ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280406d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f5260 .functor NMOS 1, L_0x1280406d0, L_0x1330f5b10, C4<0>, C4<0>;
L_0x1330f5310 .functor NMOS 1, L_0x1330f5260, L_0x1330f59a0, C4<0>, C4<0>;
L_0x128040718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f5440 .functor PMOS 1, L_0x128040718, L_0x1330f59a0, C4<0>, C4<0>;
L_0x128040760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f54f0 .functor PMOS 1, L_0x128040760, L_0x1330f5b10, C4<0>, C4<0>;
v0x13302d130_0 .net/2s *"_ivl_0", 0 0, L_0x1280406d0;  1 drivers
v0x13302d1f0_0 .net/2s *"_ivl_2", 0 0, L_0x128040718;  1 drivers
v0x13302d2a0_0 .net/2s *"_ivl_4", 0 0, L_0x128040760;  1 drivers
v0x13302d360_0 .net "a", 0 0, L_0x1330f59a0;  alias, 1 drivers
v0x13302d400_0 .net "b", 0 0, L_0x1330f5b10;  alias, 1 drivers
v0x13302d4e0_0 .net8 "o1", 0 0, L_0x1330f5260;  1 drivers, strength-aware
v0x13302d580_0 .net8 "out", 0 0, RS_0x1280090f0;  alias, 3 drivers, strength-aware
S_0x13302d650 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13302ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f55c0 .functor NMOS 1, L_0x1280407a8, RS_0x1280090f0, C4<0>, C4<0>;
L_0x1330f56b0 .functor NMOS 1, L_0x1330f55c0, RS_0x1280090f0, C4<0>, C4<0>;
L_0x1280407f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f5860 .functor PMOS 1, L_0x1280407f0, RS_0x1280090f0, C4<0>, C4<0>;
L_0x128040838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f58f0 .functor PMOS 1, L_0x128040838, RS_0x1280090f0, C4<0>, C4<0>;
v0x13302d870_0 .net/2s *"_ivl_0", 0 0, L_0x1280407a8;  1 drivers
v0x13302d920_0 .net/2s *"_ivl_2", 0 0, L_0x1280407f0;  1 drivers
v0x13302d9d0_0 .net/2s *"_ivl_4", 0 0, L_0x128040838;  1 drivers
v0x13302da90_0 .net8 "a", 0 0, RS_0x1280090f0;  alias, 3 drivers, strength-aware
v0x13302db40_0 .net8 "b", 0 0, RS_0x1280090f0;  alias, 3 drivers, strength-aware
v0x13302dc50_0 .net8 "o1", 0 0, L_0x1330f55c0;  1 drivers, strength-aware
v0x13302dce0_0 .net8 "out", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
S_0x13302e060 .scope module, "and11" "And" 3 21, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13302f100_0 .net "a", 0 0, L_0x1330f6440;  1 drivers
v0x13302f1a0_0 .net "b", 0 0, L_0x1330f65c0;  1 drivers
RS_0x1280094e0 .resolv tri, L_0x1330f5ce0, L_0x1330f5e10, L_0x1330f5ec0;
v0x13302f250_0 .net8 "nand_out", 0 0, RS_0x1280094e0;  3 drivers, strength-aware
v0x13302f300_0 .net8 "out", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
S_0x13302e270 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13302e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f5c30 .functor NMOS 1, L_0x128040880, L_0x1330f65c0, C4<0>, C4<0>;
L_0x1330f5ce0 .functor NMOS 1, L_0x1330f5c30, L_0x1330f6440, C4<0>, C4<0>;
L_0x1280408c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f5e10 .functor PMOS 1, L_0x1280408c8, L_0x1330f6440, C4<0>, C4<0>;
L_0x128040910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f5ec0 .functor PMOS 1, L_0x128040910, L_0x1330f65c0, C4<0>, C4<0>;
v0x13302e4a0_0 .net/2s *"_ivl_0", 0 0, L_0x128040880;  1 drivers
v0x13302e560_0 .net/2s *"_ivl_2", 0 0, L_0x1280408c8;  1 drivers
v0x13302e610_0 .net/2s *"_ivl_4", 0 0, L_0x128040910;  1 drivers
v0x13302e6d0_0 .net "a", 0 0, L_0x1330f6440;  alias, 1 drivers
v0x13302e770_0 .net "b", 0 0, L_0x1330f65c0;  alias, 1 drivers
v0x13302e850_0 .net8 "o1", 0 0, L_0x1330f5c30;  1 drivers, strength-aware
v0x13302e8f0_0 .net8 "out", 0 0, RS_0x1280094e0;  alias, 3 drivers, strength-aware
S_0x13302e9c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13302e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f44d0 .functor NMOS 1, L_0x128040958, RS_0x1280094e0, C4<0>, C4<0>;
L_0x1330f6170 .functor NMOS 1, L_0x1330f44d0, RS_0x1280094e0, C4<0>, C4<0>;
L_0x1280409a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6320 .functor PMOS 1, L_0x1280409a0, RS_0x1280094e0, C4<0>, C4<0>;
L_0x1280409e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6390 .functor PMOS 1, L_0x1280409e8, RS_0x1280094e0, C4<0>, C4<0>;
v0x13302ebe0_0 .net/2s *"_ivl_0", 0 0, L_0x128040958;  1 drivers
v0x13302ec90_0 .net/2s *"_ivl_2", 0 0, L_0x1280409a0;  1 drivers
v0x13302ed40_0 .net/2s *"_ivl_4", 0 0, L_0x1280409e8;  1 drivers
v0x13302ee00_0 .net8 "a", 0 0, RS_0x1280094e0;  alias, 3 drivers, strength-aware
v0x13302eeb0_0 .net8 "b", 0 0, RS_0x1280094e0;  alias, 3 drivers, strength-aware
v0x13302efc0_0 .net8 "o1", 0 0, L_0x1330f44d0;  1 drivers, strength-aware
v0x13302f050_0 .net8 "out", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
S_0x13302f3d0 .scope module, "and12" "And" 3 22, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133030470_0 .net "a", 0 0, L_0x1330f6de0;  1 drivers
v0x133030510_0 .net "b", 0 0, L_0x1330f7070;  1 drivers
RS_0x1280098d0 .resolv tri, L_0x1330f6790, L_0x1330f68c0, L_0x1330f6970;
v0x1330305c0_0 .net8 "nand_out", 0 0, RS_0x1280098d0;  3 drivers, strength-aware
v0x133030670_0 .net8 "out", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
S_0x13302f5e0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13302f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f66e0 .functor NMOS 1, L_0x128040a30, L_0x1330f7070, C4<0>, C4<0>;
L_0x1330f6790 .functor NMOS 1, L_0x1330f66e0, L_0x1330f6de0, C4<0>, C4<0>;
L_0x128040a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f68c0 .functor PMOS 1, L_0x128040a78, L_0x1330f6de0, C4<0>, C4<0>;
L_0x128040ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6970 .functor PMOS 1, L_0x128040ac0, L_0x1330f7070, C4<0>, C4<0>;
v0x13302f810_0 .net/2s *"_ivl_0", 0 0, L_0x128040a30;  1 drivers
v0x13302f8d0_0 .net/2s *"_ivl_2", 0 0, L_0x128040a78;  1 drivers
v0x13302f980_0 .net/2s *"_ivl_4", 0 0, L_0x128040ac0;  1 drivers
v0x13302fa40_0 .net "a", 0 0, L_0x1330f6de0;  alias, 1 drivers
v0x13302fae0_0 .net "b", 0 0, L_0x1330f7070;  alias, 1 drivers
v0x13302fbc0_0 .net8 "o1", 0 0, L_0x1330f66e0;  1 drivers, strength-aware
v0x13302fc60_0 .net8 "out", 0 0, RS_0x1280098d0;  alias, 3 drivers, strength-aware
S_0x13302fd30 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13302f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f6a20 .functor NMOS 1, L_0x128040b08, RS_0x1280098d0, C4<0>, C4<0>;
L_0x1330f6af0 .functor NMOS 1, L_0x1330f6a20, RS_0x1280098d0, C4<0>, C4<0>;
L_0x128040b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6ca0 .functor PMOS 1, L_0x128040b50, RS_0x1280098d0, C4<0>, C4<0>;
L_0x128040b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6d30 .functor PMOS 1, L_0x128040b98, RS_0x1280098d0, C4<0>, C4<0>;
v0x13302ff50_0 .net/2s *"_ivl_0", 0 0, L_0x128040b08;  1 drivers
v0x133030000_0 .net/2s *"_ivl_2", 0 0, L_0x128040b50;  1 drivers
v0x1330300b0_0 .net/2s *"_ivl_4", 0 0, L_0x128040b98;  1 drivers
v0x133030170_0 .net8 "a", 0 0, RS_0x1280098d0;  alias, 3 drivers, strength-aware
v0x133030220_0 .net8 "b", 0 0, RS_0x1280098d0;  alias, 3 drivers, strength-aware
v0x133030330_0 .net8 "o1", 0 0, L_0x1330f6a20;  1 drivers, strength-aware
v0x1330303c0_0 .net8 "out", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
S_0x133030740 .scope module, "and13" "And" 3 23, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330317e0_0 .net "a", 0 0, L_0x1330f7880;  1 drivers
v0x133031880_0 .net "b", 0 0, L_0x1330f7a20;  1 drivers
RS_0x128009cc0 .resolv tri, L_0x1330f4900, L_0x1330f7340, L_0x1330f73f0;
v0x133031930_0 .net8 "nand_out", 0 0, RS_0x128009cc0;  3 drivers, strength-aware
v0x1330319e0_0 .net8 "out", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
S_0x133030950 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133030740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f7210 .functor NMOS 1, L_0x128040be0, L_0x1330f7a20, C4<0>, C4<0>;
L_0x1330f4900 .functor NMOS 1, L_0x1330f7210, L_0x1330f7880, C4<0>, C4<0>;
L_0x128040c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f7340 .functor PMOS 1, L_0x128040c28, L_0x1330f7880, C4<0>, C4<0>;
L_0x128040c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f73f0 .functor PMOS 1, L_0x128040c70, L_0x1330f7a20, C4<0>, C4<0>;
v0x133030b80_0 .net/2s *"_ivl_0", 0 0, L_0x128040be0;  1 drivers
v0x133030c40_0 .net/2s *"_ivl_2", 0 0, L_0x128040c28;  1 drivers
v0x133030cf0_0 .net/2s *"_ivl_4", 0 0, L_0x128040c70;  1 drivers
v0x133030db0_0 .net "a", 0 0, L_0x1330f7880;  alias, 1 drivers
v0x133030e50_0 .net "b", 0 0, L_0x1330f7a20;  alias, 1 drivers
v0x133030f30_0 .net8 "o1", 0 0, L_0x1330f7210;  1 drivers, strength-aware
v0x133030fd0_0 .net8 "out", 0 0, RS_0x128009cc0;  alias, 3 drivers, strength-aware
S_0x1330310a0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133030740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f74a0 .functor NMOS 1, L_0x128040cb8, RS_0x128009cc0, C4<0>, C4<0>;
L_0x1330f7590 .functor NMOS 1, L_0x1330f74a0, RS_0x128009cc0, C4<0>, C4<0>;
L_0x128040d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f7740 .functor PMOS 1, L_0x128040d00, RS_0x128009cc0, C4<0>, C4<0>;
L_0x128040d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f77d0 .functor PMOS 1, L_0x128040d48, RS_0x128009cc0, C4<0>, C4<0>;
v0x1330312c0_0 .net/2s *"_ivl_0", 0 0, L_0x128040cb8;  1 drivers
v0x133031370_0 .net/2s *"_ivl_2", 0 0, L_0x128040d00;  1 drivers
v0x133031420_0 .net/2s *"_ivl_4", 0 0, L_0x128040d48;  1 drivers
v0x1330314e0_0 .net8 "a", 0 0, RS_0x128009cc0;  alias, 3 drivers, strength-aware
v0x133031590_0 .net8 "b", 0 0, RS_0x128009cc0;  alias, 3 drivers, strength-aware
v0x1330316a0_0 .net8 "o1", 0 0, L_0x1330f74a0;  1 drivers, strength-aware
v0x133031730_0 .net8 "out", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
S_0x133031ab0 .scope module, "and20" "And" 3 25, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133032b90_0 .net "a", 0 0, L_0x1330f8210;  1 drivers
v0x133032c30_0 .net "b", 0 0, L_0x1330f83c0;  1 drivers
RS_0x12800a0b0 .resolv tri, L_0x1330f7b80, L_0x1330f7cb0, L_0x1330f7d60;
v0x133032ce0_0 .net8 "nand_out", 0 0, RS_0x12800a0b0;  3 drivers, strength-aware
v0x133032d90_0 .net8 "out", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
S_0x133031d40 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133031ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f7000 .functor NMOS 1, L_0x128040d90, L_0x1330f83c0, C4<0>, C4<0>;
L_0x1330f7b80 .functor NMOS 1, L_0x1330f7000, L_0x1330f8210, C4<0>, C4<0>;
L_0x128040dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f7cb0 .functor PMOS 1, L_0x128040dd8, L_0x1330f8210, C4<0>, C4<0>;
L_0x128040e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f7d60 .functor PMOS 1, L_0x128040e20, L_0x1330f83c0, C4<0>, C4<0>;
v0x133031f70_0 .net/2s *"_ivl_0", 0 0, L_0x128040d90;  1 drivers
v0x133032030_0 .net/2s *"_ivl_2", 0 0, L_0x128040dd8;  1 drivers
v0x1330320d0_0 .net/2s *"_ivl_4", 0 0, L_0x128040e20;  1 drivers
v0x133032160_0 .net "a", 0 0, L_0x1330f8210;  alias, 1 drivers
v0x133032200_0 .net "b", 0 0, L_0x1330f83c0;  alias, 1 drivers
v0x1330322e0_0 .net8 "o1", 0 0, L_0x1330f7000;  1 drivers, strength-aware
v0x133032380_0 .net8 "out", 0 0, RS_0x12800a0b0;  alias, 3 drivers, strength-aware
S_0x133032450 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133031ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f7e30 .functor NMOS 1, L_0x128040e68, RS_0x12800a0b0, C4<0>, C4<0>;
L_0x1330f7f20 .functor NMOS 1, L_0x1330f7e30, RS_0x12800a0b0, C4<0>, C4<0>;
L_0x128040eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f80d0 .functor PMOS 1, L_0x128040eb0, RS_0x12800a0b0, C4<0>, C4<0>;
L_0x128040ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f8160 .functor PMOS 1, L_0x128040ef8, RS_0x12800a0b0, C4<0>, C4<0>;
v0x133032670_0 .net/2s *"_ivl_0", 0 0, L_0x128040e68;  1 drivers
v0x133032720_0 .net/2s *"_ivl_2", 0 0, L_0x128040eb0;  1 drivers
v0x1330327d0_0 .net/2s *"_ivl_4", 0 0, L_0x128040ef8;  1 drivers
v0x133032890_0 .net8 "a", 0 0, RS_0x12800a0b0;  alias, 3 drivers, strength-aware
v0x133032940_0 .net8 "b", 0 0, RS_0x12800a0b0;  alias, 3 drivers, strength-aware
v0x133032a50_0 .net8 "o1", 0 0, L_0x1330f7e30;  1 drivers, strength-aware
v0x133032ae0_0 .net8 "out", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
S_0x133032e60 .scope module, "and21" "And" 3 26, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133033f00_0 .net "a", 0 0, L_0x1330f8ba0;  1 drivers
v0x133033fa0_0 .net "b", 0 0, L_0x1330f8d60;  1 drivers
RS_0x12800a4a0 .resolv tri, L_0x1330f8510, L_0x1330f8640, L_0x1330f86f0;
v0x133034050_0 .net8 "nand_out", 0 0, RS_0x12800a4a0;  3 drivers, strength-aware
v0x133034100_0 .net8 "out", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
S_0x133033070 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133032e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f8460 .functor NMOS 1, L_0x128040f40, L_0x1330f8d60, C4<0>, C4<0>;
L_0x1330f8510 .functor NMOS 1, L_0x1330f8460, L_0x1330f8ba0, C4<0>, C4<0>;
L_0x128040f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f8640 .functor PMOS 1, L_0x128040f88, L_0x1330f8ba0, C4<0>, C4<0>;
L_0x128040fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f86f0 .functor PMOS 1, L_0x128040fd0, L_0x1330f8d60, C4<0>, C4<0>;
v0x1330332a0_0 .net/2s *"_ivl_0", 0 0, L_0x128040f40;  1 drivers
v0x133033360_0 .net/2s *"_ivl_2", 0 0, L_0x128040f88;  1 drivers
v0x133033410_0 .net/2s *"_ivl_4", 0 0, L_0x128040fd0;  1 drivers
v0x1330334d0_0 .net "a", 0 0, L_0x1330f8ba0;  alias, 1 drivers
v0x133033570_0 .net "b", 0 0, L_0x1330f8d60;  alias, 1 drivers
v0x133033650_0 .net8 "o1", 0 0, L_0x1330f8460;  1 drivers, strength-aware
v0x1330336f0_0 .net8 "out", 0 0, RS_0x12800a4a0;  alias, 3 drivers, strength-aware
S_0x1330337c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133032e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f87c0 .functor NMOS 1, L_0x128041018, RS_0x12800a4a0, C4<0>, C4<0>;
L_0x1330f88b0 .functor NMOS 1, L_0x1330f87c0, RS_0x12800a4a0, C4<0>, C4<0>;
L_0x128041060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f8a60 .functor PMOS 1, L_0x128041060, RS_0x12800a4a0, C4<0>, C4<0>;
L_0x1280410a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f8af0 .functor PMOS 1, L_0x1280410a8, RS_0x12800a4a0, C4<0>, C4<0>;
v0x1330339e0_0 .net/2s *"_ivl_0", 0 0, L_0x128041018;  1 drivers
v0x133033a90_0 .net/2s *"_ivl_2", 0 0, L_0x128041060;  1 drivers
v0x133033b40_0 .net/2s *"_ivl_4", 0 0, L_0x1280410a8;  1 drivers
v0x133033c00_0 .net8 "a", 0 0, RS_0x12800a4a0;  alias, 3 drivers, strength-aware
v0x133033cb0_0 .net8 "b", 0 0, RS_0x12800a4a0;  alias, 3 drivers, strength-aware
v0x133033dc0_0 .net8 "o1", 0 0, L_0x1330f87c0;  1 drivers, strength-aware
v0x133033e50_0 .net8 "out", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
S_0x1330341d0 .scope module, "and22" "And" 3 27, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133035270_0 .net "a", 0 0, L_0x1330f6020;  1 drivers
v0x133035310_0 .net "b", 0 0, L_0x1330f8cc0;  1 drivers
RS_0x12800a890 .resolv tri, L_0x1330f8ec0, L_0x1330f8ff0, L_0x1330f90a0;
v0x1330353c0_0 .net8 "nand_out", 0 0, RS_0x12800a890;  3 drivers, strength-aware
v0x133035470_0 .net8 "out", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
S_0x1330343e0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330341d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f8330 .functor NMOS 1, L_0x1280410f0, L_0x1330f8cc0, C4<0>, C4<0>;
L_0x1330f8ec0 .functor NMOS 1, L_0x1330f8330, L_0x1330f6020, C4<0>, C4<0>;
L_0x128041138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f8ff0 .functor PMOS 1, L_0x128041138, L_0x1330f6020, C4<0>, C4<0>;
L_0x128041180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f90a0 .functor PMOS 1, L_0x128041180, L_0x1330f8cc0, C4<0>, C4<0>;
v0x133034610_0 .net/2s *"_ivl_0", 0 0, L_0x1280410f0;  1 drivers
v0x1330346d0_0 .net/2s *"_ivl_2", 0 0, L_0x128041138;  1 drivers
v0x133034780_0 .net/2s *"_ivl_4", 0 0, L_0x128041180;  1 drivers
v0x133034840_0 .net "a", 0 0, L_0x1330f6020;  alias, 1 drivers
v0x1330348e0_0 .net "b", 0 0, L_0x1330f8cc0;  alias, 1 drivers
v0x1330349c0_0 .net8 "o1", 0 0, L_0x1330f8330;  1 drivers, strength-aware
v0x133034a60_0 .net8 "out", 0 0, RS_0x12800a890;  alias, 3 drivers, strength-aware
S_0x133034b30 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330341d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f9150 .functor NMOS 1, L_0x1280411c8, RS_0x12800a890, C4<0>, C4<0>;
L_0x1330f9240 .functor NMOS 1, L_0x1330f9150, RS_0x12800a890, C4<0>, C4<0>;
L_0x128041210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f93f0 .functor PMOS 1, L_0x128041210, RS_0x12800a890, C4<0>, C4<0>;
L_0x128041258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f5f70 .functor PMOS 1, L_0x128041258, RS_0x12800a890, C4<0>, C4<0>;
v0x133034d50_0 .net/2s *"_ivl_0", 0 0, L_0x1280411c8;  1 drivers
v0x133034e00_0 .net/2s *"_ivl_2", 0 0, L_0x128041210;  1 drivers
v0x133034eb0_0 .net/2s *"_ivl_4", 0 0, L_0x128041258;  1 drivers
v0x133034f70_0 .net8 "a", 0 0, RS_0x12800a890;  alias, 3 drivers, strength-aware
v0x133035020_0 .net8 "b", 0 0, RS_0x12800a890;  alias, 3 drivers, strength-aware
v0x133035130_0 .net8 "o1", 0 0, L_0x1330f9150;  1 drivers, strength-aware
v0x1330351c0_0 .net8 "out", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
S_0x133035540 .scope module, "and23" "And" 3 28, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330365e0_0 .net "a", 0 0, L_0x1330f9cd0;  1 drivers
v0x133036680_0 .net "b", 0 0, L_0x1330f9eb0;  1 drivers
RS_0x12800ac80 .resolv tri, L_0x1330f9660, L_0x1330f9790, L_0x1330f9840;
v0x133036730_0 .net8 "nand_out", 0 0, RS_0x12800ac80;  3 drivers, strength-aware
v0x1330367e0_0 .net8 "out", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
S_0x133035750 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133035540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f95b0 .functor NMOS 1, L_0x1280412a0, L_0x1330f9eb0, C4<0>, C4<0>;
L_0x1330f9660 .functor NMOS 1, L_0x1330f95b0, L_0x1330f9cd0, C4<0>, C4<0>;
L_0x1280412e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f9790 .functor PMOS 1, L_0x1280412e8, L_0x1330f9cd0, C4<0>, C4<0>;
L_0x128041330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f9840 .functor PMOS 1, L_0x128041330, L_0x1330f9eb0, C4<0>, C4<0>;
v0x133035980_0 .net/2s *"_ivl_0", 0 0, L_0x1280412a0;  1 drivers
v0x133035a40_0 .net/2s *"_ivl_2", 0 0, L_0x1280412e8;  1 drivers
v0x133035af0_0 .net/2s *"_ivl_4", 0 0, L_0x128041330;  1 drivers
v0x133035bb0_0 .net "a", 0 0, L_0x1330f9cd0;  alias, 1 drivers
v0x133035c50_0 .net "b", 0 0, L_0x1330f9eb0;  alias, 1 drivers
v0x133035d30_0 .net8 "o1", 0 0, L_0x1330f95b0;  1 drivers, strength-aware
v0x133035dd0_0 .net8 "out", 0 0, RS_0x12800ac80;  alias, 3 drivers, strength-aware
S_0x133035ea0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133035540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f98f0 .functor NMOS 1, L_0x128041378, RS_0x12800ac80, C4<0>, C4<0>;
L_0x1330f99e0 .functor NMOS 1, L_0x1330f98f0, RS_0x12800ac80, C4<0>, C4<0>;
L_0x1280413c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f9b90 .functor PMOS 1, L_0x1280413c0, RS_0x12800ac80, C4<0>, C4<0>;
L_0x128041408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f9c20 .functor PMOS 1, L_0x128041408, RS_0x12800ac80, C4<0>, C4<0>;
v0x1330360c0_0 .net/2s *"_ivl_0", 0 0, L_0x128041378;  1 drivers
v0x133036170_0 .net/2s *"_ivl_2", 0 0, L_0x1280413c0;  1 drivers
v0x133036220_0 .net/2s *"_ivl_4", 0 0, L_0x128041408;  1 drivers
v0x1330362e0_0 .net8 "a", 0 0, RS_0x12800ac80;  alias, 3 drivers, strength-aware
v0x133036390_0 .net8 "b", 0 0, RS_0x12800ac80;  alias, 3 drivers, strength-aware
v0x1330364a0_0 .net8 "o1", 0 0, L_0x1330f98f0;  1 drivers, strength-aware
v0x133036530_0 .net8 "out", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
S_0x1330368b0 .scope module, "and30" "And" 3 30, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133037950_0 .net "a", 0 0, L_0x1330fa660;  1 drivers
v0x1330379f0_0 .net "b", 0 0, L_0x1330fa850;  1 drivers
RS_0x12800b070 .resolv tri, L_0x1330fa010, L_0x1330fa140, L_0x1330fa1f0;
v0x133037aa0_0 .net8 "nand_out", 0 0, RS_0x12800b070;  3 drivers, strength-aware
v0x133037b50_0 .net8 "out", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
S_0x133036ac0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330368b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f9480 .functor NMOS 1, L_0x128041450, L_0x1330fa850, C4<0>, C4<0>;
L_0x1330fa010 .functor NMOS 1, L_0x1330f9480, L_0x1330fa660, C4<0>, C4<0>;
L_0x128041498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fa140 .functor PMOS 1, L_0x128041498, L_0x1330fa660, C4<0>, C4<0>;
L_0x1280414e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fa1f0 .functor PMOS 1, L_0x1280414e0, L_0x1330fa850, C4<0>, C4<0>;
v0x133036cf0_0 .net/2s *"_ivl_0", 0 0, L_0x128041450;  1 drivers
v0x133036db0_0 .net/2s *"_ivl_2", 0 0, L_0x128041498;  1 drivers
v0x133036e60_0 .net/2s *"_ivl_4", 0 0, L_0x1280414e0;  1 drivers
v0x133036f20_0 .net "a", 0 0, L_0x1330fa660;  alias, 1 drivers
v0x133036fc0_0 .net "b", 0 0, L_0x1330fa850;  alias, 1 drivers
v0x1330370a0_0 .net8 "o1", 0 0, L_0x1330f9480;  1 drivers, strength-aware
v0x133037140_0 .net8 "out", 0 0, RS_0x12800b070;  alias, 3 drivers, strength-aware
S_0x133037210 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330368b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fa2a0 .functor NMOS 1, L_0x128041528, RS_0x12800b070, C4<0>, C4<0>;
L_0x1330fa370 .functor NMOS 1, L_0x1330fa2a0, RS_0x12800b070, C4<0>, C4<0>;
L_0x128041570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fa520 .functor PMOS 1, L_0x128041570, RS_0x12800b070, C4<0>, C4<0>;
L_0x1280415b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fa5b0 .functor PMOS 1, L_0x1280415b8, RS_0x12800b070, C4<0>, C4<0>;
v0x133037430_0 .net/2s *"_ivl_0", 0 0, L_0x128041528;  1 drivers
v0x1330374e0_0 .net/2s *"_ivl_2", 0 0, L_0x128041570;  1 drivers
v0x133037590_0 .net/2s *"_ivl_4", 0 0, L_0x1280415b8;  1 drivers
v0x133037650_0 .net8 "a", 0 0, RS_0x12800b070;  alias, 3 drivers, strength-aware
v0x133037700_0 .net8 "b", 0 0, RS_0x12800b070;  alias, 3 drivers, strength-aware
v0x133037810_0 .net8 "o1", 0 0, L_0x1330fa2a0;  1 drivers, strength-aware
v0x1330378a0_0 .net8 "out", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
S_0x133037c20 .scope module, "and31" "And" 3 31, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133038cc0_0 .net "a", 0 0, L_0x1330fb000;  1 drivers
v0x133038d60_0 .net "b", 0 0, L_0x1330fb200;  1 drivers
RS_0x12800b460 .resolv tri, L_0x1330fa9b0, L_0x1330faae0, L_0x1330fab90;
v0x133038e10_0 .net8 "nand_out", 0 0, RS_0x12800b460;  3 drivers, strength-aware
v0x133038ec0_0 .net8 "out", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
S_0x133037e30 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133037c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330f9df0 .functor NMOS 1, L_0x128041600, L_0x1330fb200, C4<0>, C4<0>;
L_0x1330fa9b0 .functor NMOS 1, L_0x1330f9df0, L_0x1330fb000, C4<0>, C4<0>;
L_0x128041648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330faae0 .functor PMOS 1, L_0x128041648, L_0x1330fb000, C4<0>, C4<0>;
L_0x128041690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fab90 .functor PMOS 1, L_0x128041690, L_0x1330fb200, C4<0>, C4<0>;
v0x133038060_0 .net/2s *"_ivl_0", 0 0, L_0x128041600;  1 drivers
v0x133038120_0 .net/2s *"_ivl_2", 0 0, L_0x128041648;  1 drivers
v0x1330381d0_0 .net/2s *"_ivl_4", 0 0, L_0x128041690;  1 drivers
v0x133038290_0 .net "a", 0 0, L_0x1330fb000;  alias, 1 drivers
v0x133038330_0 .net "b", 0 0, L_0x1330fb200;  alias, 1 drivers
v0x133038410_0 .net8 "o1", 0 0, L_0x1330f9df0;  1 drivers, strength-aware
v0x1330384b0_0 .net8 "out", 0 0, RS_0x12800b460;  alias, 3 drivers, strength-aware
S_0x133038580 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133037c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fac40 .functor NMOS 1, L_0x1280416d8, RS_0x12800b460, C4<0>, C4<0>;
L_0x1330fad10 .functor NMOS 1, L_0x1330fac40, RS_0x12800b460, C4<0>, C4<0>;
L_0x128041720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330faec0 .functor PMOS 1, L_0x128041720, RS_0x12800b460, C4<0>, C4<0>;
L_0x128041768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330faf50 .functor PMOS 1, L_0x128041768, RS_0x12800b460, C4<0>, C4<0>;
v0x1330387a0_0 .net/2s *"_ivl_0", 0 0, L_0x1280416d8;  1 drivers
v0x133038850_0 .net/2s *"_ivl_2", 0 0, L_0x128041720;  1 drivers
v0x133038900_0 .net/2s *"_ivl_4", 0 0, L_0x128041768;  1 drivers
v0x1330389c0_0 .net8 "a", 0 0, RS_0x12800b460;  alias, 3 drivers, strength-aware
v0x133038a70_0 .net8 "b", 0 0, RS_0x12800b460;  alias, 3 drivers, strength-aware
v0x133038b80_0 .net8 "o1", 0 0, L_0x1330fac40;  1 drivers, strength-aware
v0x133038c10_0 .net8 "out", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
S_0x133038f90 .scope module, "and32" "And" 3 32, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13303a030_0 .net "a", 0 0, L_0x1330fb990;  1 drivers
v0x13303a0d0_0 .net "b", 0 0, L_0x1330fbcb0;  1 drivers
RS_0x12800b850 .resolv tri, L_0x1330fb320, L_0x1330fb450, L_0x1330fb500;
v0x13303a180_0 .net8 "nand_out", 0 0, RS_0x12800b850;  3 drivers, strength-aware
v0x13303a230_0 .net8 "out", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
S_0x1330391a0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133038f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fa780 .functor NMOS 1, L_0x1280417b0, L_0x1330fbcb0, C4<0>, C4<0>;
L_0x1330fb320 .functor NMOS 1, L_0x1330fa780, L_0x1330fb990, C4<0>, C4<0>;
L_0x1280417f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fb450 .functor PMOS 1, L_0x1280417f8, L_0x1330fb990, C4<0>, C4<0>;
L_0x128041840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fb500 .functor PMOS 1, L_0x128041840, L_0x1330fbcb0, C4<0>, C4<0>;
v0x1330393d0_0 .net/2s *"_ivl_0", 0 0, L_0x1280417b0;  1 drivers
v0x133039490_0 .net/2s *"_ivl_2", 0 0, L_0x1280417f8;  1 drivers
v0x133039540_0 .net/2s *"_ivl_4", 0 0, L_0x128041840;  1 drivers
v0x133039600_0 .net "a", 0 0, L_0x1330fb990;  alias, 1 drivers
v0x1330396a0_0 .net "b", 0 0, L_0x1330fbcb0;  alias, 1 drivers
v0x133039780_0 .net8 "o1", 0 0, L_0x1330fa780;  1 drivers, strength-aware
v0x133039820_0 .net8 "out", 0 0, RS_0x12800b850;  alias, 3 drivers, strength-aware
S_0x1330398f0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133038f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fb5b0 .functor NMOS 1, L_0x128041888, RS_0x12800b850, C4<0>, C4<0>;
L_0x1330fb6a0 .functor NMOS 1, L_0x1330fb5b0, RS_0x12800b850, C4<0>, C4<0>;
L_0x1280418d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fb850 .functor PMOS 1, L_0x1280418d0, RS_0x12800b850, C4<0>, C4<0>;
L_0x128041918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fb8e0 .functor PMOS 1, L_0x128041918, RS_0x12800b850, C4<0>, C4<0>;
v0x133039b10_0 .net/2s *"_ivl_0", 0 0, L_0x128041888;  1 drivers
v0x133039bc0_0 .net/2s *"_ivl_2", 0 0, L_0x1280418d0;  1 drivers
v0x133039c70_0 .net/2s *"_ivl_4", 0 0, L_0x128041918;  1 drivers
v0x133039d30_0 .net8 "a", 0 0, RS_0x12800b850;  alias, 3 drivers, strength-aware
v0x133039de0_0 .net8 "b", 0 0, RS_0x12800b850;  alias, 3 drivers, strength-aware
v0x133039ef0_0 .net8 "o1", 0 0, L_0x1330fb5b0;  1 drivers, strength-aware
v0x133039f80_0 .net8 "out", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
S_0x13303a300 .scope module, "and33" "And" 3 33, 4 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13303b3a0_0 .net "a", 0 0, L_0x1330fc550;  1 drivers
v0x13303b440_0 .net "b", 0 0, L_0x1330fc670;  1 drivers
RS_0x12800bc40 .resolv tri, L_0x1330f7110, L_0x1330fc010, L_0x1330fc0c0;
v0x13303b4f0_0 .net8 "nand_out", 0 0, RS_0x12800bc40;  3 drivers, strength-aware
v0x13303b5a0_0 .net8 "out", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
S_0x13303a510 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13303a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fb120 .functor NMOS 1, L_0x128041960, L_0x1330fc670, C4<0>, C4<0>;
L_0x1330f7110 .functor NMOS 1, L_0x1330fb120, L_0x1330fc550, C4<0>, C4<0>;
L_0x1280419a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fc010 .functor PMOS 1, L_0x1280419a8, L_0x1330fc550, C4<0>, C4<0>;
L_0x1280419f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fc0c0 .functor PMOS 1, L_0x1280419f0, L_0x1330fc670, C4<0>, C4<0>;
v0x13303a740_0 .net/2s *"_ivl_0", 0 0, L_0x128041960;  1 drivers
v0x13303a800_0 .net/2s *"_ivl_2", 0 0, L_0x1280419a8;  1 drivers
v0x13303a8b0_0 .net/2s *"_ivl_4", 0 0, L_0x1280419f0;  1 drivers
v0x13303a970_0 .net "a", 0 0, L_0x1330fc550;  alias, 1 drivers
v0x13303aa10_0 .net "b", 0 0, L_0x1330fc670;  alias, 1 drivers
v0x13303aaf0_0 .net8 "o1", 0 0, L_0x1330fb120;  1 drivers, strength-aware
v0x13303ab90_0 .net8 "out", 0 0, RS_0x12800bc40;  alias, 3 drivers, strength-aware
S_0x13303ac60 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13303a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fc170 .functor NMOS 1, L_0x128041a38, RS_0x12800bc40, C4<0>, C4<0>;
L_0x1330fc260 .functor NMOS 1, L_0x1330fc170, RS_0x12800bc40, C4<0>, C4<0>;
L_0x128041a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fc410 .functor PMOS 1, L_0x128041a80, RS_0x12800bc40, C4<0>, C4<0>;
L_0x128041ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fc4a0 .functor PMOS 1, L_0x128041ac8, RS_0x12800bc40, C4<0>, C4<0>;
v0x13303ae80_0 .net/2s *"_ivl_0", 0 0, L_0x128041a38;  1 drivers
v0x13303af30_0 .net/2s *"_ivl_2", 0 0, L_0x128041a80;  1 drivers
v0x13303afe0_0 .net/2s *"_ivl_4", 0 0, L_0x128041ac8;  1 drivers
v0x13303b0a0_0 .net8 "a", 0 0, RS_0x12800bc40;  alias, 3 drivers, strength-aware
v0x13303b150_0 .net8 "b", 0 0, RS_0x12800bc40;  alias, 3 drivers, strength-aware
v0x13303b260_0 .net8 "o1", 0 0, L_0x1330fc170;  1 drivers, strength-aware
v0x13303b2f0_0 .net8 "out", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
S_0x13303b670 .scope module, "fa21" "FullAdder" 3 52, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x13304c740_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13304c7d0_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
RS_0x12800c150 .resolv tri, L_0x122e05fe0, L_0x122e06190, L_0x122e05cb0;
v0x13304c860_0 .net8 "carry1", 0 0, RS_0x12800c150;  3 drivers, strength-aware
RS_0x12800d650 .resolv tri, L_0x122e08b10, L_0x122e08cc0, L_0x13304baa0;
v0x13304c8f0_0 .net8 "carry2", 0 0, RS_0x12800d650;  3 drivers, strength-aware
v0x13304c980_0 .net8 "cin", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x13304ca50_0 .net8 "cout", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x13304cb20_0 .net8 "sum", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
RS_0x12800d140 .resolv tri, L_0x122e057f0, L_0x122e058a0, L_0x122e05970;
v0x13304cc30_0 .net8 "sum1", 0 0, RS_0x12800d140;  3 drivers, strength-aware
S_0x13303b960 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x13303b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x133043020_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x1330430b0_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x133043140_0 .net8 "carry", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
v0x1330431d0_0 .net8 "sum", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
S_0x13303bb80 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x13303b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13303cc80_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13303cd20_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
RS_0x12800bfd0 .resolv tri, L_0x122e05c40, L_0x122e05d30, L_0x122e05e20;
v0x13303cdc0_0 .net8 "nand_out", 0 0, RS_0x12800bfd0;  3 drivers, strength-aware
v0x13303ce50_0 .net8 "out", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
S_0x13303bdc0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13303bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x133047890 .functor NMOS 1, L_0x128042bf0, RS_0x128009660, C4<0>, C4<0>;
L_0x122e05c40 .functor NMOS 1, L_0x133047890, RS_0x128008a90, C4<0>, C4<0>;
L_0x128042c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05d30 .functor PMOS 1, L_0x128042c38, RS_0x128008a90, C4<0>, C4<0>;
L_0x128042c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05e20 .functor PMOS 1, L_0x128042c80, RS_0x128009660, C4<0>, C4<0>;
v0x13303c000_0 .net/2s *"_ivl_0", 0 0, L_0x128042bf0;  1 drivers
v0x13303c0c0_0 .net/2s *"_ivl_2", 0 0, L_0x128042c38;  1 drivers
v0x13303c170_0 .net/2s *"_ivl_4", 0 0, L_0x128042c80;  1 drivers
v0x13303c230_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13303c300_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x13303c410_0 .net8 "o1", 0 0, L_0x133047890;  1 drivers, strength-aware
v0x13303c4a0_0 .net8 "out", 0 0, RS_0x12800bfd0;  alias, 3 drivers, strength-aware
S_0x13303c540 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13303bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e05ef0 .functor NMOS 1, L_0x128042cc8, RS_0x12800bfd0, C4<0>, C4<0>;
L_0x122e05fe0 .functor NMOS 1, L_0x122e05ef0, RS_0x12800bfd0, C4<0>, C4<0>;
L_0x128042d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e06190 .functor PMOS 1, L_0x128042d10, RS_0x12800bfd0, C4<0>, C4<0>;
L_0x128042d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05cb0 .functor PMOS 1, L_0x128042d58, RS_0x12800bfd0, C4<0>, C4<0>;
v0x13303c760_0 .net/2s *"_ivl_0", 0 0, L_0x128042cc8;  1 drivers
v0x13303c810_0 .net/2s *"_ivl_2", 0 0, L_0x128042d10;  1 drivers
v0x13303c8c0_0 .net/2s *"_ivl_4", 0 0, L_0x128042d58;  1 drivers
v0x13303c980_0 .net8 "a", 0 0, RS_0x12800bfd0;  alias, 3 drivers, strength-aware
v0x13303ca30_0 .net8 "b", 0 0, RS_0x12800bfd0;  alias, 3 drivers, strength-aware
v0x13303cb40_0 .net8 "o1", 0 0, L_0x122e05ef0;  1 drivers, strength-aware
v0x13303cbd0_0 .net8 "out", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
S_0x13303cf20 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x13303b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133042af0_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
RS_0x12800c510 .resolv tri, L_0x122e043f0, L_0x122e045a0, L_0x122e04630;
v0x133042b80_0 .net8 "and1_out", 0 0, RS_0x12800c510;  3 drivers, strength-aware
RS_0x12800c8d0 .resolv tri, L_0x122e04c70, L_0x122e04e20, L_0x122e04e90;
v0x133042c10_0 .net8 "and2_out", 0 0, RS_0x12800c8d0;  3 drivers, strength-aware
v0x133042ca0_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
RS_0x12800c6f0 .resolv tri, L_0x133040260, L_0x1330ff880, L_0x1330ff930;
v0x133042d30_0 .net8 "not_a", 0 0, RS_0x12800c6f0;  3 drivers, strength-aware
RS_0x12800c330 .resolv tri, L_0x133040da0, L_0x1330ffc90, L_0x1330ffd80;
v0x133042e80_0 .net8 "not_b", 0 0, RS_0x12800c330;  3 drivers, strength-aware
v0x133042f90_0 .net8 "out", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
S_0x13303d140 .scope module, "and1" "And" 4 30, 4 3 0, S_0x13303cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13303e240_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13303e2e0_0 .net8 "b", 0 0, RS_0x12800c330;  alias, 3 drivers, strength-aware
RS_0x12800c390 .resolv tri, L_0x133042f10, L_0x122e04140, L_0x122e04230;
v0x13303e380_0 .net8 "nand_out", 0 0, RS_0x12800c390;  3 drivers, strength-aware
v0x13303e430_0 .net8 "out", 0 0, RS_0x12800c510;  alias, 3 drivers, strength-aware
S_0x13303d370 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13303d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330ffe50 .functor NMOS 1, L_0x128042608, RS_0x12800c330, C4<0>, C4<0>;
L_0x133042f10 .functor NMOS 1, L_0x1330ffe50, RS_0x128008a90, C4<0>, C4<0>;
L_0x128042650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04140 .functor PMOS 1, L_0x128042650, RS_0x128008a90, C4<0>, C4<0>;
L_0x128042698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04230 .functor PMOS 1, L_0x128042698, RS_0x12800c330, C4<0>, C4<0>;
v0x13303d5b0_0 .net/2s *"_ivl_0", 0 0, L_0x128042608;  1 drivers
v0x13303d670_0 .net/2s *"_ivl_2", 0 0, L_0x128042650;  1 drivers
v0x13303d720_0 .net/2s *"_ivl_4", 0 0, L_0x128042698;  1 drivers
v0x13303d7e0_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13303d8f0_0 .net8 "b", 0 0, RS_0x12800c330;  alias, 3 drivers, strength-aware
v0x13303d990_0 .net8 "o1", 0 0, L_0x1330ffe50;  1 drivers, strength-aware
v0x13303da30_0 .net8 "out", 0 0, RS_0x12800c390;  alias, 3 drivers, strength-aware
S_0x13303db00 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13303d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e04300 .functor NMOS 1, L_0x1280426e0, RS_0x12800c390, C4<0>, C4<0>;
L_0x122e043f0 .functor NMOS 1, L_0x122e04300, RS_0x12800c390, C4<0>, C4<0>;
L_0x128042728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e045a0 .functor PMOS 1, L_0x128042728, RS_0x12800c390, C4<0>, C4<0>;
L_0x128042770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04630 .functor PMOS 1, L_0x128042770, RS_0x12800c390, C4<0>, C4<0>;
v0x13303dd20_0 .net/2s *"_ivl_0", 0 0, L_0x1280426e0;  1 drivers
v0x13303ddd0_0 .net/2s *"_ivl_2", 0 0, L_0x128042728;  1 drivers
v0x13303de80_0 .net/2s *"_ivl_4", 0 0, L_0x128042770;  1 drivers
v0x13303df40_0 .net8 "a", 0 0, RS_0x12800c390;  alias, 3 drivers, strength-aware
v0x13303dff0_0 .net8 "b", 0 0, RS_0x12800c390;  alias, 3 drivers, strength-aware
v0x13303e100_0 .net8 "o1", 0 0, L_0x122e04300;  1 drivers, strength-aware
v0x13303e190_0 .net8 "out", 0 0, RS_0x12800c510;  alias, 3 drivers, strength-aware
S_0x13303e500 .scope module, "and2" "And" 4 31, 4 3 0, S_0x13303cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13303f5d0_0 .net8 "a", 0 0, RS_0x12800c6f0;  alias, 3 drivers, strength-aware
v0x13303f670_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
RS_0x12800c750 .resolv tri, L_0x122e04850, L_0x122e04a40, L_0x122e04ad0;
v0x13303f700_0 .net8 "nand_out", 0 0, RS_0x12800c750;  3 drivers, strength-aware
v0x13303f7b0_0 .net8 "out", 0 0, RS_0x12800c8d0;  alias, 3 drivers, strength-aware
S_0x13303e710 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13303e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e047a0 .functor NMOS 1, L_0x1280427b8, RS_0x128009660, C4<0>, C4<0>;
L_0x122e04850 .functor NMOS 1, L_0x122e047a0, RS_0x12800c6f0, C4<0>, C4<0>;
L_0x128042800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04a40 .functor PMOS 1, L_0x128042800, RS_0x12800c6f0, C4<0>, C4<0>;
L_0x128042848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04ad0 .functor PMOS 1, L_0x128042848, RS_0x128009660, C4<0>, C4<0>;
v0x13303e940_0 .net/2s *"_ivl_0", 0 0, L_0x1280427b8;  1 drivers
v0x13303ea00_0 .net/2s *"_ivl_2", 0 0, L_0x128042800;  1 drivers
v0x13303eab0_0 .net/2s *"_ivl_4", 0 0, L_0x128042848;  1 drivers
v0x13303eb70_0 .net8 "a", 0 0, RS_0x12800c6f0;  alias, 3 drivers, strength-aware
v0x13303ec10_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x13303ed60_0 .net8 "o1", 0 0, L_0x122e047a0;  1 drivers, strength-aware
v0x13303edf0_0 .net8 "out", 0 0, RS_0x12800c750;  alias, 3 drivers, strength-aware
S_0x13303eed0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13303e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e04b80 .functor NMOS 1, L_0x128042890, RS_0x12800c750, C4<0>, C4<0>;
L_0x122e04c70 .functor NMOS 1, L_0x122e04b80, RS_0x12800c750, C4<0>, C4<0>;
L_0x1280428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04e20 .functor PMOS 1, L_0x1280428d8, RS_0x12800c750, C4<0>, C4<0>;
L_0x128042920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e04e90 .functor PMOS 1, L_0x128042920, RS_0x12800c750, C4<0>, C4<0>;
v0x13303f0e0_0 .net/2s *"_ivl_0", 0 0, L_0x128042890;  1 drivers
v0x13303f170_0 .net/2s *"_ivl_2", 0 0, L_0x1280428d8;  1 drivers
v0x13303f210_0 .net/2s *"_ivl_4", 0 0, L_0x128042920;  1 drivers
v0x13303f2d0_0 .net8 "a", 0 0, RS_0x12800c750;  alias, 3 drivers, strength-aware
v0x13303f380_0 .net8 "b", 0 0, RS_0x12800c750;  alias, 3 drivers, strength-aware
v0x13303f490_0 .net8 "o1", 0 0, L_0x122e04b80;  1 drivers, strength-aware
v0x13303f520_0 .net8 "out", 0 0, RS_0x12800c8d0;  alias, 3 drivers, strength-aware
S_0x13303f880 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x13303cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330401c0_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x133040360_0 .net8 "out", 0 0, RS_0x12800c6f0;  alias, 3 drivers, strength-aware
S_0x13303fa70 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13303f880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330ff610 .functor NMOS 1, L_0x128042458, RS_0x128008a90, C4<0>, C4<0>;
L_0x133040260 .functor NMOS 1, L_0x1330ff610, RS_0x128008a90, C4<0>, C4<0>;
L_0x1280424a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ff880 .functor PMOS 1, L_0x1280424a0, RS_0x128008a90, C4<0>, C4<0>;
L_0x1280424e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ff930 .functor PMOS 1, L_0x1280424e8, RS_0x128008a90, C4<0>, C4<0>;
v0x13303fcb0_0 .net/2s *"_ivl_0", 0 0, L_0x128042458;  1 drivers
v0x13303fd70_0 .net/2s *"_ivl_2", 0 0, L_0x1280424a0;  1 drivers
v0x13303fe20_0 .net/2s *"_ivl_4", 0 0, L_0x1280424e8;  1 drivers
v0x13303fee0_0 .net8 "a", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x13303ff70_0 .net8 "b", 0 0, RS_0x128008a90;  alias, 3 drivers, strength-aware
v0x133040040_0 .net8 "o1", 0 0, L_0x1330ff610;  1 drivers, strength-aware
v0x1330400e0_0 .net8 "out", 0 0, RS_0x12800c6f0;  alias, 3 drivers, strength-aware
S_0x1330403f0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x13303cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133040cc0_0 .net8 "a", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x133040e60_0 .net8 "out", 0 0, RS_0x12800c330;  alias, 3 drivers, strength-aware
S_0x133040590 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330ff9e0 .functor NMOS 1, L_0x128042530, RS_0x128009660, C4<0>, C4<0>;
L_0x133040da0 .functor NMOS 1, L_0x1330ff9e0, RS_0x128009660, C4<0>, C4<0>;
L_0x128042578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ffc90 .functor PMOS 1, L_0x128042578, RS_0x128009660, C4<0>, C4<0>;
L_0x1280425c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ffd80 .functor PMOS 1, L_0x1280425c0, RS_0x128009660, C4<0>, C4<0>;
v0x1330407c0_0 .net/2s *"_ivl_0", 0 0, L_0x128042530;  1 drivers
v0x133040870_0 .net/2s *"_ivl_2", 0 0, L_0x128042578;  1 drivers
v0x133040920_0 .net/2s *"_ivl_4", 0 0, L_0x1280425c0;  1 drivers
v0x1330409e0_0 .net8 "a", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x133040a70_0 .net8 "b", 0 0, RS_0x128009660;  alias, 3 drivers, strength-aware
v0x133040b40_0 .net8 "o1", 0 0, L_0x1330ff9e0;  1 drivers, strength-aware
v0x133040be0_0 .net8 "out", 0 0, RS_0x12800c330;  alias, 3 drivers, strength-aware
S_0x133040ef0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x13303cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133042690_0 .net8 "a", 0 0, RS_0x12800c510;  alias, 3 drivers, strength-aware
v0x1330427b0_0 .net8 "b", 0 0, RS_0x12800c8d0;  alias, 3 drivers, strength-aware
RS_0x12800ce40 .resolv tri, L_0x122e050b0, L_0x122e05160, L_0x122e052b0;
v0x1330428c0_0 .net8 "nand_out1", 0 0, RS_0x12800ce40;  3 drivers, strength-aware
RS_0x12800cfc0 .resolv tri, L_0x122e05450, L_0x122e05500, L_0x122e05650;
v0x133042950_0 .net8 "nand_out2", 0 0, RS_0x12800cfc0;  3 drivers, strength-aware
v0x133042a20_0 .net8 "out", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
S_0x1330410f0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x133040ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e05000 .functor NMOS 1, L_0x128042968, RS_0x12800c510, C4<0>, C4<0>;
L_0x122e050b0 .functor NMOS 1, L_0x122e05000, RS_0x12800c510, C4<0>, C4<0>;
L_0x1280429b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05160 .functor PMOS 1, L_0x1280429b0, RS_0x12800c510, C4<0>, C4<0>;
L_0x1280429f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e052b0 .functor PMOS 1, L_0x1280429f8, RS_0x12800c510, C4<0>, C4<0>;
v0x133041300_0 .net/2s *"_ivl_0", 0 0, L_0x128042968;  1 drivers
v0x1330413c0_0 .net/2s *"_ivl_2", 0 0, L_0x1280429b0;  1 drivers
v0x133041470_0 .net/2s *"_ivl_4", 0 0, L_0x1280429f8;  1 drivers
v0x133041530_0 .net8 "a", 0 0, RS_0x12800c510;  alias, 3 drivers, strength-aware
v0x133041600_0 .net8 "b", 0 0, RS_0x12800c510;  alias, 3 drivers, strength-aware
v0x1330416d0_0 .net8 "o1", 0 0, L_0x122e05000;  1 drivers, strength-aware
v0x133041760_0 .net8 "out", 0 0, RS_0x12800ce40;  alias, 3 drivers, strength-aware
S_0x133041820 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x133040ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e05360 .functor NMOS 1, L_0x128042a40, RS_0x12800c8d0, C4<0>, C4<0>;
L_0x122e05450 .functor NMOS 1, L_0x122e05360, RS_0x12800c8d0, C4<0>, C4<0>;
L_0x128042a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05500 .functor PMOS 1, L_0x128042a88, RS_0x12800c8d0, C4<0>, C4<0>;
L_0x128042ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05650 .functor PMOS 1, L_0x128042ad0, RS_0x12800c8d0, C4<0>, C4<0>;
v0x133041a40_0 .net/2s *"_ivl_0", 0 0, L_0x128042a40;  1 drivers
v0x133041af0_0 .net/2s *"_ivl_2", 0 0, L_0x128042a88;  1 drivers
v0x133041ba0_0 .net/2s *"_ivl_4", 0 0, L_0x128042ad0;  1 drivers
v0x133041c60_0 .net8 "a", 0 0, RS_0x12800c8d0;  alias, 3 drivers, strength-aware
v0x133041d30_0 .net8 "b", 0 0, RS_0x12800c8d0;  alias, 3 drivers, strength-aware
v0x133041e00_0 .net8 "o1", 0 0, L_0x122e05360;  1 drivers, strength-aware
v0x133041e90_0 .net8 "out", 0 0, RS_0x12800cfc0;  alias, 3 drivers, strength-aware
S_0x133041f50 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x133040ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e05700 .functor NMOS 1, L_0x128042b18, RS_0x12800cfc0, C4<0>, C4<0>;
L_0x122e057f0 .functor NMOS 1, L_0x122e05700, RS_0x12800ce40, C4<0>, C4<0>;
L_0x128042b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e058a0 .functor PMOS 1, L_0x128042b60, RS_0x12800ce40, C4<0>, C4<0>;
L_0x128042ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e05970 .functor PMOS 1, L_0x128042ba8, RS_0x12800cfc0, C4<0>, C4<0>;
v0x133042180_0 .net/2s *"_ivl_0", 0 0, L_0x128042b18;  1 drivers
v0x133042230_0 .net/2s *"_ivl_2", 0 0, L_0x128042b60;  1 drivers
v0x1330422e0_0 .net/2s *"_ivl_4", 0 0, L_0x128042ba8;  1 drivers
v0x1330423a0_0 .net8 "a", 0 0, RS_0x12800ce40;  alias, 3 drivers, strength-aware
v0x133042450_0 .net8 "b", 0 0, RS_0x12800cfc0;  alias, 3 drivers, strength-aware
v0x133042520_0 .net8 "o1", 0 0, L_0x122e05700;  1 drivers, strength-aware
v0x1330425b0_0 .net8 "out", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
S_0x133043260 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x13303b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x13304a8a0_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x13304a930_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x13304aac0_0 .net8 "carry", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
v0x13304ab50_0 .net8 "sum", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
S_0x133043490 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133043260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133044590_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133044630_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
RS_0x12800d4d0 .resolv tri, L_0x122e08770, L_0x122e08860, L_0x122e08950;
v0x1330446d0_0 .net8 "nand_out", 0 0, RS_0x12800d4d0;  3 drivers, strength-aware
v0x133044780_0 .net8 "out", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
S_0x1330436c0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133043490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e08680 .functor NMOS 1, L_0x128043538, RS_0x12800d470, C4<0>, C4<0>;
L_0x122e08770 .functor NMOS 1, L_0x122e08680, RS_0x12800d140, C4<0>, C4<0>;
L_0x128043580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e08860 .functor PMOS 1, L_0x128043580, RS_0x12800d140, C4<0>, C4<0>;
L_0x1280435c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e08950 .functor PMOS 1, L_0x1280435c8, RS_0x12800d470, C4<0>, C4<0>;
v0x133043900_0 .net/2s *"_ivl_0", 0 0, L_0x128043538;  1 drivers
v0x1330439c0_0 .net/2s *"_ivl_2", 0 0, L_0x128043580;  1 drivers
v0x133043a70_0 .net/2s *"_ivl_4", 0 0, L_0x1280435c8;  1 drivers
v0x133043b30_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133043c40_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x133043ce0_0 .net8 "o1", 0 0, L_0x122e08680;  1 drivers, strength-aware
v0x133043d80_0 .net8 "out", 0 0, RS_0x12800d4d0;  alias, 3 drivers, strength-aware
S_0x133043e50 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133043490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e08a20 .functor NMOS 1, L_0x128043610, RS_0x12800d4d0, C4<0>, C4<0>;
L_0x122e08b10 .functor NMOS 1, L_0x122e08a20, RS_0x12800d4d0, C4<0>, C4<0>;
L_0x128043658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e08cc0 .functor PMOS 1, L_0x128043658, RS_0x12800d4d0, C4<0>, C4<0>;
L_0x1280436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13304baa0 .functor PMOS 1, L_0x1280436a0, RS_0x12800d4d0, C4<0>, C4<0>;
v0x133044070_0 .net/2s *"_ivl_0", 0 0, L_0x128043610;  1 drivers
v0x133044120_0 .net/2s *"_ivl_2", 0 0, L_0x128043658;  1 drivers
v0x1330441d0_0 .net/2s *"_ivl_4", 0 0, L_0x1280436a0;  1 drivers
v0x133044290_0 .net8 "a", 0 0, RS_0x12800d4d0;  alias, 3 drivers, strength-aware
v0x133044340_0 .net8 "b", 0 0, RS_0x12800d4d0;  alias, 3 drivers, strength-aware
v0x133044450_0 .net8 "o1", 0 0, L_0x122e08a20;  1 drivers, strength-aware
v0x1330444e0_0 .net8 "out", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
S_0x133044850 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133043260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13304a370_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
RS_0x12800da10 .resolv tri, L_0x122e06f20, L_0x122e070d0, L_0x122e07160;
v0x13304a400_0 .net8 "and1_out", 0 0, RS_0x12800da10;  3 drivers, strength-aware
RS_0x12800ddd0 .resolv tri, L_0x122e077a0, L_0x122e07950, L_0x122e079c0;
v0x13304a490_0 .net8 "and2_out", 0 0, RS_0x12800ddd0;  3 drivers, strength-aware
v0x13304a520_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
RS_0x12800dbf0 .resolv tri, L_0x122e06430, L_0x122e064e0, L_0x122e065d0;
v0x13304a5b0_0 .net8 "not_a", 0 0, RS_0x12800dbf0;  3 drivers, strength-aware
RS_0x12800d830 .resolv tri, L_0x122e06790, L_0x122e06840, L_0x122e06930;
v0x13304a700_0 .net8 "not_b", 0 0, RS_0x12800d830;  3 drivers, strength-aware
v0x13304a810_0 .net8 "out", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
S_0x133044a60 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133044850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133045b20_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133045bc0_0 .net8 "b", 0 0, RS_0x12800d830;  alias, 3 drivers, strength-aware
RS_0x12800d890 .resolv tri, L_0x13304a790, L_0x122e06c70, L_0x122e06d60;
v0x133045c60_0 .net8 "nand_out", 0 0, RS_0x12800d890;  3 drivers, strength-aware
v0x133045d10_0 .net8 "out", 0 0, RS_0x12800da10;  alias, 3 drivers, strength-aware
S_0x133044c90 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133044a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e06a00 .functor NMOS 1, L_0x128042f50, RS_0x12800d830, C4<0>, C4<0>;
L_0x13304a790 .functor NMOS 1, L_0x122e06a00, RS_0x12800d140, C4<0>, C4<0>;
L_0x128042f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e06c70 .functor PMOS 1, L_0x128042f98, RS_0x12800d140, C4<0>, C4<0>;
L_0x128042fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e06d60 .functor PMOS 1, L_0x128042fe0, RS_0x12800d830, C4<0>, C4<0>;
v0x133044ed0_0 .net/2s *"_ivl_0", 0 0, L_0x128042f50;  1 drivers
v0x133044f90_0 .net/2s *"_ivl_2", 0 0, L_0x128042f98;  1 drivers
v0x133045040_0 .net/2s *"_ivl_4", 0 0, L_0x128042fe0;  1 drivers
v0x133045100_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133045190_0 .net8 "b", 0 0, RS_0x12800d830;  alias, 3 drivers, strength-aware
v0x133045270_0 .net8 "o1", 0 0, L_0x122e06a00;  1 drivers, strength-aware
v0x133045310_0 .net8 "out", 0 0, RS_0x12800d890;  alias, 3 drivers, strength-aware
S_0x1330453e0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133044a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e06e30 .functor NMOS 1, L_0x128043028, RS_0x12800d890, C4<0>, C4<0>;
L_0x122e06f20 .functor NMOS 1, L_0x122e06e30, RS_0x12800d890, C4<0>, C4<0>;
L_0x128043070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e070d0 .functor PMOS 1, L_0x128043070, RS_0x12800d890, C4<0>, C4<0>;
L_0x1280430b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07160 .functor PMOS 1, L_0x1280430b8, RS_0x12800d890, C4<0>, C4<0>;
v0x133045600_0 .net/2s *"_ivl_0", 0 0, L_0x128043028;  1 drivers
v0x1330456b0_0 .net/2s *"_ivl_2", 0 0, L_0x128043070;  1 drivers
v0x133045760_0 .net/2s *"_ivl_4", 0 0, L_0x1280430b8;  1 drivers
v0x133045820_0 .net8 "a", 0 0, RS_0x12800d890;  alias, 3 drivers, strength-aware
v0x1330458d0_0 .net8 "b", 0 0, RS_0x12800d890;  alias, 3 drivers, strength-aware
v0x1330459e0_0 .net8 "o1", 0 0, L_0x122e06e30;  1 drivers, strength-aware
v0x133045a70_0 .net8 "out", 0 0, RS_0x12800da10;  alias, 3 drivers, strength-aware
S_0x133045de0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133044850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133046e90_0 .net8 "a", 0 0, RS_0x12800dbf0;  alias, 3 drivers, strength-aware
v0x133046f30_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
RS_0x12800dc50 .resolv tri, L_0x122e07380, L_0x122e07570, L_0x122e07600;
v0x133046fc0_0 .net8 "nand_out", 0 0, RS_0x12800dc50;  3 drivers, strength-aware
v0x133047070_0 .net8 "out", 0 0, RS_0x12800ddd0;  alias, 3 drivers, strength-aware
S_0x133045ff0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133045de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e072d0 .functor NMOS 1, L_0x128043100, RS_0x12800d470, C4<0>, C4<0>;
L_0x122e07380 .functor NMOS 1, L_0x122e072d0, RS_0x12800dbf0, C4<0>, C4<0>;
L_0x128043148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07570 .functor PMOS 1, L_0x128043148, RS_0x12800dbf0, C4<0>, C4<0>;
L_0x128043190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07600 .functor PMOS 1, L_0x128043190, RS_0x12800d470, C4<0>, C4<0>;
v0x133046220_0 .net/2s *"_ivl_0", 0 0, L_0x128043100;  1 drivers
v0x1330462e0_0 .net/2s *"_ivl_2", 0 0, L_0x128043148;  1 drivers
v0x133046390_0 .net/2s *"_ivl_4", 0 0, L_0x128043190;  1 drivers
v0x133046450_0 .net8 "a", 0 0, RS_0x12800dbf0;  alias, 3 drivers, strength-aware
v0x1330464f0_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x133046600_0 .net8 "o1", 0 0, L_0x122e072d0;  1 drivers, strength-aware
v0x133046690_0 .net8 "out", 0 0, RS_0x12800dc50;  alias, 3 drivers, strength-aware
S_0x133046750 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133045de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e076b0 .functor NMOS 1, L_0x1280431d8, RS_0x12800dc50, C4<0>, C4<0>;
L_0x122e077a0 .functor NMOS 1, L_0x122e076b0, RS_0x12800dc50, C4<0>, C4<0>;
L_0x128043220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07950 .functor PMOS 1, L_0x128043220, RS_0x12800dc50, C4<0>, C4<0>;
L_0x128043268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e079c0 .functor PMOS 1, L_0x128043268, RS_0x12800dc50, C4<0>, C4<0>;
v0x133046970_0 .net/2s *"_ivl_0", 0 0, L_0x1280431d8;  1 drivers
v0x133046a20_0 .net/2s *"_ivl_2", 0 0, L_0x128043220;  1 drivers
v0x133046ad0_0 .net/2s *"_ivl_4", 0 0, L_0x128043268;  1 drivers
v0x133046b90_0 .net8 "a", 0 0, RS_0x12800dc50;  alias, 3 drivers, strength-aware
v0x133046c40_0 .net8 "b", 0 0, RS_0x12800dc50;  alias, 3 drivers, strength-aware
v0x133046d50_0 .net8 "o1", 0 0, L_0x122e076b0;  1 drivers, strength-aware
v0x133046de0_0 .net8 "out", 0 0, RS_0x12800ddd0;  alias, 3 drivers, strength-aware
S_0x133047140 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133044850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133047b20_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133047bb0_0 .net8 "out", 0 0, RS_0x12800dbf0;  alias, 3 drivers, strength-aware
S_0x133047330 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133047140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e06340 .functor NMOS 1, L_0x128042da0, RS_0x12800d140, C4<0>, C4<0>;
L_0x122e06430 .functor NMOS 1, L_0x122e06340, RS_0x12800d140, C4<0>, C4<0>;
L_0x128042de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e064e0 .functor PMOS 1, L_0x128042de8, RS_0x12800d140, C4<0>, C4<0>;
L_0x128042e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e065d0 .functor PMOS 1, L_0x128042e30, RS_0x12800d140, C4<0>, C4<0>;
v0x133047570_0 .net/2s *"_ivl_0", 0 0, L_0x128042da0;  1 drivers
v0x133047630_0 .net/2s *"_ivl_2", 0 0, L_0x128042de8;  1 drivers
v0x1330476e0_0 .net/2s *"_ivl_4", 0 0, L_0x128042e30;  1 drivers
v0x1330477a0_0 .net8 "a", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133047930_0 .net8 "b", 0 0, RS_0x12800d140;  alias, 3 drivers, strength-aware
v0x133047a00_0 .net8 "o1", 0 0, L_0x122e06340;  1 drivers, strength-aware
v0x133047a90_0 .net8 "out", 0 0, RS_0x12800dbf0;  alias, 3 drivers, strength-aware
S_0x133047c40 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133044850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330485c0_0 .net8 "a", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x133048660_0 .net8 "out", 0 0, RS_0x12800d830;  alias, 3 drivers, strength-aware
S_0x133047e30 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133047c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e066a0 .functor NMOS 1, L_0x128042e78, RS_0x12800d470, C4<0>, C4<0>;
L_0x122e06790 .functor NMOS 1, L_0x122e066a0, RS_0x12800d470, C4<0>, C4<0>;
L_0x128042ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e06840 .functor PMOS 1, L_0x128042ec0, RS_0x12800d470, C4<0>, C4<0>;
L_0x128042f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e06930 .functor PMOS 1, L_0x128042f08, RS_0x12800d470, C4<0>, C4<0>;
v0x133048070_0 .net/2s *"_ivl_0", 0 0, L_0x128042e78;  1 drivers
v0x133048130_0 .net/2s *"_ivl_2", 0 0, L_0x128042ec0;  1 drivers
v0x1330481e0_0 .net/2s *"_ivl_4", 0 0, L_0x128042f08;  1 drivers
v0x1330482a0_0 .net8 "a", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x1330483b0_0 .net8 "b", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x133048440_0 .net8 "o1", 0 0, L_0x122e066a0;  1 drivers, strength-aware
v0x1330484e0_0 .net8 "out", 0 0, RS_0x12800d830;  alias, 3 drivers, strength-aware
S_0x133048700 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133044850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133049f10_0 .net8 "a", 0 0, RS_0x12800da10;  alias, 3 drivers, strength-aware
v0x13304a030_0 .net8 "b", 0 0, RS_0x12800ddd0;  alias, 3 drivers, strength-aware
RS_0x12800e340 .resolv tri, L_0x122e07be0, L_0x122e07c90, L_0x122e07de0;
v0x13304a140_0 .net8 "nand_out1", 0 0, RS_0x12800e340;  3 drivers, strength-aware
RS_0x12800e4c0 .resolv tri, L_0x122e07f80, L_0x122e08030, L_0x122e08180;
v0x13304a1d0_0 .net8 "nand_out2", 0 0, RS_0x12800e4c0;  3 drivers, strength-aware
v0x13304a2a0_0 .net8 "out", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
S_0x133048950 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x133048700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280432b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e07b30 .functor NMOS 1, L_0x1280432b0, RS_0x12800da10, C4<0>, C4<0>;
L_0x122e07be0 .functor NMOS 1, L_0x122e07b30, RS_0x12800da10, C4<0>, C4<0>;
L_0x1280432f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07c90 .functor PMOS 1, L_0x1280432f8, RS_0x12800da10, C4<0>, C4<0>;
L_0x128043340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e07de0 .functor PMOS 1, L_0x128043340, RS_0x12800da10, C4<0>, C4<0>;
v0x133048b80_0 .net/2s *"_ivl_0", 0 0, L_0x1280432b0;  1 drivers
v0x133048c40_0 .net/2s *"_ivl_2", 0 0, L_0x1280432f8;  1 drivers
v0x133048cf0_0 .net/2s *"_ivl_4", 0 0, L_0x128043340;  1 drivers
v0x133048db0_0 .net8 "a", 0 0, RS_0x12800da10;  alias, 3 drivers, strength-aware
v0x133048e80_0 .net8 "b", 0 0, RS_0x12800da10;  alias, 3 drivers, strength-aware
v0x133048f50_0 .net8 "o1", 0 0, L_0x122e07b30;  1 drivers, strength-aware
v0x133048fe0_0 .net8 "out", 0 0, RS_0x12800e340;  alias, 3 drivers, strength-aware
S_0x1330490a0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x133048700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e07e90 .functor NMOS 1, L_0x128043388, RS_0x12800ddd0, C4<0>, C4<0>;
L_0x122e07f80 .functor NMOS 1, L_0x122e07e90, RS_0x12800ddd0, C4<0>, C4<0>;
L_0x1280433d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e08030 .functor PMOS 1, L_0x1280433d0, RS_0x12800ddd0, C4<0>, C4<0>;
L_0x128043418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e08180 .functor PMOS 1, L_0x128043418, RS_0x12800ddd0, C4<0>, C4<0>;
v0x1330492c0_0 .net/2s *"_ivl_0", 0 0, L_0x128043388;  1 drivers
v0x133049370_0 .net/2s *"_ivl_2", 0 0, L_0x1280433d0;  1 drivers
v0x133049420_0 .net/2s *"_ivl_4", 0 0, L_0x128043418;  1 drivers
v0x1330494e0_0 .net8 "a", 0 0, RS_0x12800ddd0;  alias, 3 drivers, strength-aware
v0x1330495b0_0 .net8 "b", 0 0, RS_0x12800ddd0;  alias, 3 drivers, strength-aware
v0x133049680_0 .net8 "o1", 0 0, L_0x122e07e90;  1 drivers, strength-aware
v0x133049710_0 .net8 "out", 0 0, RS_0x12800e4c0;  alias, 3 drivers, strength-aware
S_0x1330497d0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x133048700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e08230 .functor NMOS 1, L_0x128043460, RS_0x12800e4c0, C4<0>, C4<0>;
L_0x122e08320 .functor NMOS 1, L_0x122e08230, RS_0x12800e340, C4<0>, C4<0>;
L_0x1280434a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e083d0 .functor PMOS 1, L_0x1280434a8, RS_0x12800e340, C4<0>, C4<0>;
L_0x1280434f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330e1910 .functor PMOS 1, L_0x1280434f0, RS_0x12800e4c0, C4<0>, C4<0>;
v0x133049a00_0 .net/2s *"_ivl_0", 0 0, L_0x128043460;  1 drivers
v0x133049ab0_0 .net/2s *"_ivl_2", 0 0, L_0x1280434a8;  1 drivers
v0x133049b60_0 .net/2s *"_ivl_4", 0 0, L_0x1280434f0;  1 drivers
v0x133049c20_0 .net8 "a", 0 0, RS_0x12800e340;  alias, 3 drivers, strength-aware
v0x133049cd0_0 .net8 "b", 0 0, RS_0x12800e4c0;  alias, 3 drivers, strength-aware
v0x133049da0_0 .net8 "o1", 0 0, L_0x122e08230;  1 drivers, strength-aware
v0x133049e30_0 .net8 "out", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
S_0x13304abe0 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x13303b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13304c390_0 .net8 "a", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
v0x13304c430_0 .net8 "b", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
RS_0x12800e9a0 .resolv tri, L_0x122e08f80, L_0x122e09030, L_0x122e09180;
v0x13304c4d0_0 .net8 "nand_out1", 0 0, RS_0x12800e9a0;  3 drivers, strength-aware
RS_0x12800eb20 .resolv tri, L_0x122e09320, L_0x122e093d0, L_0x122e09520;
v0x13304c5a0_0 .net8 "nand_out2", 0 0, RS_0x12800eb20;  3 drivers, strength-aware
v0x13304c670_0 .net8 "out", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
S_0x13304ada0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13304abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e08e90 .functor NMOS 1, L_0x1280436e8, RS_0x12800c150, C4<0>, C4<0>;
L_0x122e08f80 .functor NMOS 1, L_0x122e08e90, RS_0x12800c150, C4<0>, C4<0>;
L_0x128043730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09030 .functor PMOS 1, L_0x128043730, RS_0x12800c150, C4<0>, C4<0>;
L_0x128043778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09180 .functor PMOS 1, L_0x128043778, RS_0x12800c150, C4<0>, C4<0>;
v0x13304afd0_0 .net/2s *"_ivl_0", 0 0, L_0x1280436e8;  1 drivers
v0x13304b080_0 .net/2s *"_ivl_2", 0 0, L_0x128043730;  1 drivers
v0x13304b130_0 .net/2s *"_ivl_4", 0 0, L_0x128043778;  1 drivers
v0x13304b1f0_0 .net8 "a", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
v0x13304b280_0 .net8 "b", 0 0, RS_0x12800c150;  alias, 3 drivers, strength-aware
v0x13304b3d0_0 .net8 "o1", 0 0, L_0x122e08e90;  1 drivers, strength-aware
v0x13304b460_0 .net8 "out", 0 0, RS_0x12800e9a0;  alias, 3 drivers, strength-aware
S_0x13304b540 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13304abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280437c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e09230 .functor NMOS 1, L_0x1280437c0, RS_0x12800d650, C4<0>, C4<0>;
L_0x122e09320 .functor NMOS 1, L_0x122e09230, RS_0x12800d650, C4<0>, C4<0>;
L_0x128043808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e093d0 .functor PMOS 1, L_0x128043808, RS_0x12800d650, C4<0>, C4<0>;
L_0x128043850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09520 .functor PMOS 1, L_0x128043850, RS_0x12800d650, C4<0>, C4<0>;
v0x13304b750_0 .net/2s *"_ivl_0", 0 0, L_0x1280437c0;  1 drivers
v0x13304b7e0_0 .net/2s *"_ivl_2", 0 0, L_0x128043808;  1 drivers
v0x13304b880_0 .net/2s *"_ivl_4", 0 0, L_0x128043850;  1 drivers
v0x13304b940_0 .net8 "a", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
v0x13304b9d0_0 .net8 "b", 0 0, RS_0x12800d650;  alias, 3 drivers, strength-aware
v0x13304bb20_0 .net8 "o1", 0 0, L_0x122e09230;  1 drivers, strength-aware
v0x13304bbb0_0 .net8 "out", 0 0, RS_0x12800eb20;  alias, 3 drivers, strength-aware
S_0x13304bc90 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13304abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e095d0 .functor NMOS 1, L_0x128043898, RS_0x12800eb20, C4<0>, C4<0>;
L_0x122e096c0 .functor NMOS 1, L_0x122e095d0, RS_0x12800e9a0, C4<0>, C4<0>;
L_0x1280438e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09770 .functor PMOS 1, L_0x1280438e0, RS_0x12800e9a0, C4<0>, C4<0>;
L_0x128043928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09840 .functor PMOS 1, L_0x128043928, RS_0x12800eb20, C4<0>, C4<0>;
v0x13304bea0_0 .net/2s *"_ivl_0", 0 0, L_0x128043898;  1 drivers
v0x13304bf30_0 .net/2s *"_ivl_2", 0 0, L_0x1280438e0;  1 drivers
v0x13304bfe0_0 .net/2s *"_ivl_4", 0 0, L_0x128043928;  1 drivers
v0x13304c0a0_0 .net8 "a", 0 0, RS_0x12800e9a0;  alias, 3 drivers, strength-aware
v0x13304c150_0 .net8 "b", 0 0, RS_0x12800eb20;  alias, 3 drivers, strength-aware
v0x13304c220_0 .net8 "o1", 0 0, L_0x122e095d0;  1 drivers, strength-aware
v0x13304c2b0_0 .net8 "out", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
S_0x13304ccf0 .scope module, "fa31" "FullAdder" 3 57, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x13305dcb0_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x13305dd40_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
RS_0x12800f120 .resolv tri, L_0x122e0f0e0, L_0x122e0f290, L_0x122e0edb0;
v0x13305ddd0_0 .net8 "carry1", 0 0, RS_0x12800f120;  3 drivers, strength-aware
RS_0x1280105f0 .resolv tri, L_0x122e11c30, L_0x122e11de0, L_0x13305d010;
v0x13305de60_0 .net8 "carry2", 0 0, RS_0x1280105f0;  3 drivers, strength-aware
v0x13305def0_0 .net8 "cin", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x13305dfc0_0 .net8 "cout", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13305e090_0 .net8 "sum", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
RS_0x128010110 .resolv tri, L_0x122e0e8f0, L_0x122e0e9a0, L_0x122e0ea70;
v0x13305e1a0_0 .net8 "sum1", 0 0, RS_0x128010110;  3 drivers, strength-aware
S_0x13304cf30 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x13304ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330545d0_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x133054660_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x1330546f0_0 .net8 "carry", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
v0x133054780_0 .net8 "sum", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
S_0x13304d150 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x13304cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13304e230_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x13304e2d0_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
RS_0x12800efa0 .resolv tri, L_0x122e0ed40, L_0x122e0ee30, L_0x122e0ef20;
v0x13304e370_0 .net8 "nand_out", 0 0, RS_0x12800efa0;  3 drivers, strength-aware
v0x13304e400_0 .net8 "out", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
S_0x13304d380 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13304d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x133058e40 .functor NMOS 1, L_0x128044a50, RS_0x128009a50, C4<0>, C4<0>;
L_0x122e0ed40 .functor NMOS 1, L_0x133058e40, RS_0x128008e80, C4<0>, C4<0>;
L_0x128044a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ee30 .functor PMOS 1, L_0x128044a98, RS_0x128008e80, C4<0>, C4<0>;
L_0x128044ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ef20 .functor PMOS 1, L_0x128044ae0, RS_0x128009a50, C4<0>, C4<0>;
v0x13304d5b0_0 .net/2s *"_ivl_0", 0 0, L_0x128044a50;  1 drivers
v0x13304d670_0 .net/2s *"_ivl_2", 0 0, L_0x128044a98;  1 drivers
v0x13304d720_0 .net/2s *"_ivl_4", 0 0, L_0x128044ae0;  1 drivers
v0x13304d7e0_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x13304d8b0_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x13304d9c0_0 .net8 "o1", 0 0, L_0x133058e40;  1 drivers, strength-aware
v0x13304da50_0 .net8 "out", 0 0, RS_0x12800efa0;  alias, 3 drivers, strength-aware
S_0x13304daf0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13304d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0eff0 .functor NMOS 1, L_0x128044b28, RS_0x12800efa0, C4<0>, C4<0>;
L_0x122e0f0e0 .functor NMOS 1, L_0x122e0eff0, RS_0x12800efa0, C4<0>, C4<0>;
L_0x128044b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0f290 .functor PMOS 1, L_0x128044b70, RS_0x12800efa0, C4<0>, C4<0>;
L_0x128044bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0edb0 .functor PMOS 1, L_0x128044bb8, RS_0x12800efa0, C4<0>, C4<0>;
v0x13304dd10_0 .net/2s *"_ivl_0", 0 0, L_0x128044b28;  1 drivers
v0x13304ddc0_0 .net/2s *"_ivl_2", 0 0, L_0x128044b70;  1 drivers
v0x13304de70_0 .net/2s *"_ivl_4", 0 0, L_0x128044bb8;  1 drivers
v0x13304df30_0 .net8 "a", 0 0, RS_0x12800efa0;  alias, 3 drivers, strength-aware
v0x13304dfe0_0 .net8 "b", 0 0, RS_0x12800efa0;  alias, 3 drivers, strength-aware
v0x13304e0f0_0 .net8 "o1", 0 0, L_0x122e0eff0;  1 drivers, strength-aware
v0x13304e180_0 .net8 "out", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
S_0x13304e4d0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x13304cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330540a0_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
RS_0x12800f4e0 .resolv tri, L_0x122e0d4f0, L_0x122e0d6a0, L_0x122e0d730;
v0x133054130_0 .net8 "and1_out", 0 0, RS_0x12800f4e0;  3 drivers, strength-aware
RS_0x12800f8a0 .resolv tri, L_0x122e0dd70, L_0x122e0df20, L_0x122e0df90;
v0x1330541c0_0 .net8 "and2_out", 0 0, RS_0x12800f8a0;  3 drivers, strength-aware
v0x133054250_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
RS_0x12800f6c0 .resolv tri, L_0x133051850, L_0x122e0c9a0, L_0x122e0ca90;
v0x1330542e0_0 .net8 "not_a", 0 0, RS_0x12800f6c0;  3 drivers, strength-aware
RS_0x12800f300 .resolv tri, L_0x133052350, L_0x122e0ce10, L_0x122e0cf00;
v0x133054430_0 .net8 "not_b", 0 0, RS_0x12800f300;  3 drivers, strength-aware
v0x133054540_0 .net8 "out", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
S_0x13304e6f0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x13304e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13304f7f0_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x13304f890_0 .net8 "b", 0 0, RS_0x12800f300;  alias, 3 drivers, strength-aware
RS_0x12800f360 .resolv tri, L_0x1330544c0, L_0x122e0d240, L_0x122e0d330;
v0x13304f930_0 .net8 "nand_out", 0 0, RS_0x12800f360;  3 drivers, strength-aware
v0x13304f9e0_0 .net8 "out", 0 0, RS_0x12800f4e0;  alias, 3 drivers, strength-aware
S_0x13304e920 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13304e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0cfd0 .functor NMOS 1, L_0x128044468, RS_0x12800f300, C4<0>, C4<0>;
L_0x1330544c0 .functor NMOS 1, L_0x122e0cfd0, RS_0x128008e80, C4<0>, C4<0>;
L_0x1280444b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0d240 .functor PMOS 1, L_0x1280444b0, RS_0x128008e80, C4<0>, C4<0>;
L_0x1280444f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0d330 .functor PMOS 1, L_0x1280444f8, RS_0x12800f300, C4<0>, C4<0>;
v0x13304eb60_0 .net/2s *"_ivl_0", 0 0, L_0x128044468;  1 drivers
v0x13304ec20_0 .net/2s *"_ivl_2", 0 0, L_0x1280444b0;  1 drivers
v0x13304ecd0_0 .net/2s *"_ivl_4", 0 0, L_0x1280444f8;  1 drivers
v0x13304ed90_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x13304eea0_0 .net8 "b", 0 0, RS_0x12800f300;  alias, 3 drivers, strength-aware
v0x13304ef40_0 .net8 "o1", 0 0, L_0x122e0cfd0;  1 drivers, strength-aware
v0x13304efe0_0 .net8 "out", 0 0, RS_0x12800f360;  alias, 3 drivers, strength-aware
S_0x13304f0b0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13304e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0d400 .functor NMOS 1, L_0x128044540, RS_0x12800f360, C4<0>, C4<0>;
L_0x122e0d4f0 .functor NMOS 1, L_0x122e0d400, RS_0x12800f360, C4<0>, C4<0>;
L_0x128044588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0d6a0 .functor PMOS 1, L_0x128044588, RS_0x12800f360, C4<0>, C4<0>;
L_0x1280445d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0d730 .functor PMOS 1, L_0x1280445d0, RS_0x12800f360, C4<0>, C4<0>;
v0x13304f2d0_0 .net/2s *"_ivl_0", 0 0, L_0x128044540;  1 drivers
v0x13304f380_0 .net/2s *"_ivl_2", 0 0, L_0x128044588;  1 drivers
v0x13304f430_0 .net/2s *"_ivl_4", 0 0, L_0x1280445d0;  1 drivers
v0x13304f4f0_0 .net8 "a", 0 0, RS_0x12800f360;  alias, 3 drivers, strength-aware
v0x13304f5a0_0 .net8 "b", 0 0, RS_0x12800f360;  alias, 3 drivers, strength-aware
v0x13304f6b0_0 .net8 "o1", 0 0, L_0x122e0d400;  1 drivers, strength-aware
v0x13304f740_0 .net8 "out", 0 0, RS_0x12800f4e0;  alias, 3 drivers, strength-aware
S_0x13304fab0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x13304e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133050b80_0 .net8 "a", 0 0, RS_0x12800f6c0;  alias, 3 drivers, strength-aware
v0x133050c20_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
RS_0x12800f720 .resolv tri, L_0x122e0d950, L_0x122e0db40, L_0x122e0dbd0;
v0x133050cb0_0 .net8 "nand_out", 0 0, RS_0x12800f720;  3 drivers, strength-aware
v0x133050d60_0 .net8 "out", 0 0, RS_0x12800f8a0;  alias, 3 drivers, strength-aware
S_0x13304fcc0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13304fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0d8a0 .functor NMOS 1, L_0x128044618, RS_0x128009a50, C4<0>, C4<0>;
L_0x122e0d950 .functor NMOS 1, L_0x122e0d8a0, RS_0x12800f6c0, C4<0>, C4<0>;
L_0x128044660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0db40 .functor PMOS 1, L_0x128044660, RS_0x12800f6c0, C4<0>, C4<0>;
L_0x1280446a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0dbd0 .functor PMOS 1, L_0x1280446a8, RS_0x128009a50, C4<0>, C4<0>;
v0x13304fef0_0 .net/2s *"_ivl_0", 0 0, L_0x128044618;  1 drivers
v0x13304ffb0_0 .net/2s *"_ivl_2", 0 0, L_0x128044660;  1 drivers
v0x133050060_0 .net/2s *"_ivl_4", 0 0, L_0x1280446a8;  1 drivers
v0x133050120_0 .net8 "a", 0 0, RS_0x12800f6c0;  alias, 3 drivers, strength-aware
v0x1330501c0_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x133050310_0 .net8 "o1", 0 0, L_0x122e0d8a0;  1 drivers, strength-aware
v0x1330503a0_0 .net8 "out", 0 0, RS_0x12800f720;  alias, 3 drivers, strength-aware
S_0x133050480 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13304fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280446f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0dc80 .functor NMOS 1, L_0x1280446f0, RS_0x12800f720, C4<0>, C4<0>;
L_0x122e0dd70 .functor NMOS 1, L_0x122e0dc80, RS_0x12800f720, C4<0>, C4<0>;
L_0x128044738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0df20 .functor PMOS 1, L_0x128044738, RS_0x12800f720, C4<0>, C4<0>;
L_0x128044780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0df90 .functor PMOS 1, L_0x128044780, RS_0x12800f720, C4<0>, C4<0>;
v0x133050690_0 .net/2s *"_ivl_0", 0 0, L_0x1280446f0;  1 drivers
v0x133050720_0 .net/2s *"_ivl_2", 0 0, L_0x128044738;  1 drivers
v0x1330507c0_0 .net/2s *"_ivl_4", 0 0, L_0x128044780;  1 drivers
v0x133050880_0 .net8 "a", 0 0, RS_0x12800f720;  alias, 3 drivers, strength-aware
v0x133050930_0 .net8 "b", 0 0, RS_0x12800f720;  alias, 3 drivers, strength-aware
v0x133050a40_0 .net8 "o1", 0 0, L_0x122e0dc80;  1 drivers, strength-aware
v0x133050ad0_0 .net8 "out", 0 0, RS_0x12800f8a0;  alias, 3 drivers, strength-aware
S_0x133050e30 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x13304e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133051770_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x133051910_0 .net8 "out", 0 0, RS_0x12800f6c0;  alias, 3 drivers, strength-aware
S_0x133051020 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133050e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280442b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330ef8a0 .functor NMOS 1, L_0x1280442b8, RS_0x128008e80, C4<0>, C4<0>;
L_0x133051850 .functor NMOS 1, L_0x1330ef8a0, RS_0x128008e80, C4<0>, C4<0>;
L_0x128044300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0c9a0 .functor PMOS 1, L_0x128044300, RS_0x128008e80, C4<0>, C4<0>;
L_0x128044348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ca90 .functor PMOS 1, L_0x128044348, RS_0x128008e80, C4<0>, C4<0>;
v0x133051260_0 .net/2s *"_ivl_0", 0 0, L_0x1280442b8;  1 drivers
v0x133051320_0 .net/2s *"_ivl_2", 0 0, L_0x128044300;  1 drivers
v0x1330513d0_0 .net/2s *"_ivl_4", 0 0, L_0x128044348;  1 drivers
v0x133051490_0 .net8 "a", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x133051520_0 .net8 "b", 0 0, RS_0x128008e80;  alias, 3 drivers, strength-aware
v0x1330515f0_0 .net8 "o1", 0 0, L_0x1330ef8a0;  1 drivers, strength-aware
v0x133051690_0 .net8 "out", 0 0, RS_0x12800f6c0;  alias, 3 drivers, strength-aware
S_0x1330519a0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x13304e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133052270_0 .net8 "a", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x133052410_0 .net8 "out", 0 0, RS_0x12800f300;  alias, 3 drivers, strength-aware
S_0x133051b40 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330519a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0cb60 .functor NMOS 1, L_0x128044390, RS_0x128009a50, C4<0>, C4<0>;
L_0x133052350 .functor NMOS 1, L_0x122e0cb60, RS_0x128009a50, C4<0>, C4<0>;
L_0x1280443d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ce10 .functor PMOS 1, L_0x1280443d8, RS_0x128009a50, C4<0>, C4<0>;
L_0x128044420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0cf00 .functor PMOS 1, L_0x128044420, RS_0x128009a50, C4<0>, C4<0>;
v0x133051d70_0 .net/2s *"_ivl_0", 0 0, L_0x128044390;  1 drivers
v0x133051e20_0 .net/2s *"_ivl_2", 0 0, L_0x1280443d8;  1 drivers
v0x133051ed0_0 .net/2s *"_ivl_4", 0 0, L_0x128044420;  1 drivers
v0x133051f90_0 .net8 "a", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x133052020_0 .net8 "b", 0 0, RS_0x128009a50;  alias, 3 drivers, strength-aware
v0x1330520f0_0 .net8 "o1", 0 0, L_0x122e0cb60;  1 drivers, strength-aware
v0x133052190_0 .net8 "out", 0 0, RS_0x12800f300;  alias, 3 drivers, strength-aware
S_0x1330524a0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x13304e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133053c40_0 .net8 "a", 0 0, RS_0x12800f4e0;  alias, 3 drivers, strength-aware
v0x133053d60_0 .net8 "b", 0 0, RS_0x12800f8a0;  alias, 3 drivers, strength-aware
RS_0x12800fe10 .resolv tri, L_0x122e0e1b0, L_0x122e0e260, L_0x122e0e3b0;
v0x133053e70_0 .net8 "nand_out1", 0 0, RS_0x12800fe10;  3 drivers, strength-aware
RS_0x12800ff90 .resolv tri, L_0x122e0e550, L_0x122e0e600, L_0x122e0e750;
v0x133053f00_0 .net8 "nand_out2", 0 0, RS_0x12800ff90;  3 drivers, strength-aware
v0x133053fd0_0 .net8 "out", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
S_0x1330526a0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280447c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0e100 .functor NMOS 1, L_0x1280447c8, RS_0x12800f4e0, C4<0>, C4<0>;
L_0x122e0e1b0 .functor NMOS 1, L_0x122e0e100, RS_0x12800f4e0, C4<0>, C4<0>;
L_0x128044810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0e260 .functor PMOS 1, L_0x128044810, RS_0x12800f4e0, C4<0>, C4<0>;
L_0x128044858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0e3b0 .functor PMOS 1, L_0x128044858, RS_0x12800f4e0, C4<0>, C4<0>;
v0x1330528b0_0 .net/2s *"_ivl_0", 0 0, L_0x1280447c8;  1 drivers
v0x133052970_0 .net/2s *"_ivl_2", 0 0, L_0x128044810;  1 drivers
v0x133052a20_0 .net/2s *"_ivl_4", 0 0, L_0x128044858;  1 drivers
v0x133052ae0_0 .net8 "a", 0 0, RS_0x12800f4e0;  alias, 3 drivers, strength-aware
v0x133052bb0_0 .net8 "b", 0 0, RS_0x12800f4e0;  alias, 3 drivers, strength-aware
v0x133052c80_0 .net8 "o1", 0 0, L_0x122e0e100;  1 drivers, strength-aware
v0x133052d10_0 .net8 "out", 0 0, RS_0x12800fe10;  alias, 3 drivers, strength-aware
S_0x133052dd0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280448a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0e460 .functor NMOS 1, L_0x1280448a0, RS_0x12800f8a0, C4<0>, C4<0>;
L_0x122e0e550 .functor NMOS 1, L_0x122e0e460, RS_0x12800f8a0, C4<0>, C4<0>;
L_0x1280448e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0e600 .functor PMOS 1, L_0x1280448e8, RS_0x12800f8a0, C4<0>, C4<0>;
L_0x128044930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0e750 .functor PMOS 1, L_0x128044930, RS_0x12800f8a0, C4<0>, C4<0>;
v0x133052ff0_0 .net/2s *"_ivl_0", 0 0, L_0x1280448a0;  1 drivers
v0x1330530a0_0 .net/2s *"_ivl_2", 0 0, L_0x1280448e8;  1 drivers
v0x133053150_0 .net/2s *"_ivl_4", 0 0, L_0x128044930;  1 drivers
v0x133053210_0 .net8 "a", 0 0, RS_0x12800f8a0;  alias, 3 drivers, strength-aware
v0x1330532e0_0 .net8 "b", 0 0, RS_0x12800f8a0;  alias, 3 drivers, strength-aware
v0x1330533b0_0 .net8 "o1", 0 0, L_0x122e0e460;  1 drivers, strength-aware
v0x133053440_0 .net8 "out", 0 0, RS_0x12800ff90;  alias, 3 drivers, strength-aware
S_0x133053500 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330524a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0e800 .functor NMOS 1, L_0x128044978, RS_0x12800ff90, C4<0>, C4<0>;
L_0x122e0e8f0 .functor NMOS 1, L_0x122e0e800, RS_0x12800fe10, C4<0>, C4<0>;
L_0x1280449c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0e9a0 .functor PMOS 1, L_0x1280449c0, RS_0x12800fe10, C4<0>, C4<0>;
L_0x128044a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ea70 .functor PMOS 1, L_0x128044a08, RS_0x12800ff90, C4<0>, C4<0>;
v0x133053730_0 .net/2s *"_ivl_0", 0 0, L_0x128044978;  1 drivers
v0x1330537e0_0 .net/2s *"_ivl_2", 0 0, L_0x1280449c0;  1 drivers
v0x133053890_0 .net/2s *"_ivl_4", 0 0, L_0x128044a08;  1 drivers
v0x133053950_0 .net8 "a", 0 0, RS_0x12800fe10;  alias, 3 drivers, strength-aware
v0x133053a00_0 .net8 "b", 0 0, RS_0x12800ff90;  alias, 3 drivers, strength-aware
v0x133053ad0_0 .net8 "o1", 0 0, L_0x122e0e800;  1 drivers, strength-aware
v0x133053b60_0 .net8 "out", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
S_0x133054810 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x13304ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x13305be90_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x13305bf20_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x13305bfb0_0 .net8 "carry", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
v0x13305c040_0 .net8 "sum", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
S_0x133054a40 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133054810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133055b30_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133055bd0_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
RS_0x128010470 .resolv tri, L_0x122e11890, L_0x122e11980, L_0x122e11a70;
v0x133055cf0_0 .net8 "nand_out", 0 0, RS_0x128010470;  3 drivers, strength-aware
v0x133055d80_0 .net8 "out", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
S_0x133054c70 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133054a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e117a0 .functor NMOS 1, L_0x128045398, RS_0x12800eca0, C4<0>, C4<0>;
L_0x122e11890 .functor NMOS 1, L_0x122e117a0, RS_0x128010110, C4<0>, C4<0>;
L_0x1280453e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e11980 .functor PMOS 1, L_0x1280453e0, RS_0x128010110, C4<0>, C4<0>;
L_0x128045428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e11a70 .functor PMOS 1, L_0x128045428, RS_0x12800eca0, C4<0>, C4<0>;
v0x133054eb0_0 .net/2s *"_ivl_0", 0 0, L_0x128045398;  1 drivers
v0x133054f70_0 .net/2s *"_ivl_2", 0 0, L_0x1280453e0;  1 drivers
v0x133055020_0 .net/2s *"_ivl_4", 0 0, L_0x128045428;  1 drivers
v0x1330550e0_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x1330551f0_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x133055280_0 .net8 "o1", 0 0, L_0x122e117a0;  1 drivers, strength-aware
v0x133055320_0 .net8 "out", 0 0, RS_0x128010470;  alias, 3 drivers, strength-aware
S_0x1330553f0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133054a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e11b40 .functor NMOS 1, L_0x128045470, RS_0x128010470, C4<0>, C4<0>;
L_0x122e11c30 .functor NMOS 1, L_0x122e11b40, RS_0x128010470, C4<0>, C4<0>;
L_0x1280454b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e11de0 .functor PMOS 1, L_0x1280454b8, RS_0x128010470, C4<0>, C4<0>;
L_0x128045500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13305d010 .functor PMOS 1, L_0x128045500, RS_0x128010470, C4<0>, C4<0>;
v0x133055610_0 .net/2s *"_ivl_0", 0 0, L_0x128045470;  1 drivers
v0x1330556c0_0 .net/2s *"_ivl_2", 0 0, L_0x1280454b8;  1 drivers
v0x133055770_0 .net/2s *"_ivl_4", 0 0, L_0x128045500;  1 drivers
v0x133055830_0 .net8 "a", 0 0, RS_0x128010470;  alias, 3 drivers, strength-aware
v0x1330558e0_0 .net8 "b", 0 0, RS_0x128010470;  alias, 3 drivers, strength-aware
v0x1330559f0_0 .net8 "o1", 0 0, L_0x122e11b40;  1 drivers, strength-aware
v0x133055a80_0 .net8 "out", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
S_0x133055e10 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133054810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13305b960_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
RS_0x1280109b0 .resolv tri, L_0x122e10020, L_0x122e101d0, L_0x122e10260;
v0x13305b9f0_0 .net8 "and1_out", 0 0, RS_0x1280109b0;  3 drivers, strength-aware
RS_0x128010d70 .resolv tri, L_0x122e108a0, L_0x122e10a50, L_0x122e10ae0;
v0x13305ba80_0 .net8 "and2_out", 0 0, RS_0x128010d70;  3 drivers, strength-aware
v0x13305bb10_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
RS_0x128010b90 .resolv tri, L_0x122e0f530, L_0x122e0f5e0, L_0x122e0f6d0;
v0x13305bba0_0 .net8 "not_a", 0 0, RS_0x128010b90;  3 drivers, strength-aware
RS_0x1280107d0 .resolv tri, L_0x122e0f890, L_0x122e0f940, L_0x122e0fa30;
v0x13305bcf0_0 .net8 "not_b", 0 0, RS_0x1280107d0;  3 drivers, strength-aware
v0x13305be00_0 .net8 "out", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
S_0x133056030 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133055e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330570f0_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133057190_0 .net8 "b", 0 0, RS_0x1280107d0;  alias, 3 drivers, strength-aware
RS_0x128010830 .resolv tri, L_0x13305bd80, L_0x122e0fd70, L_0x122e0fe60;
v0x133057230_0 .net8 "nand_out", 0 0, RS_0x128010830;  3 drivers, strength-aware
v0x1330572e0_0 .net8 "out", 0 0, RS_0x1280109b0;  alias, 3 drivers, strength-aware
S_0x133056260 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133056030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0fb00 .functor NMOS 1, L_0x128044db0, RS_0x1280107d0, C4<0>, C4<0>;
L_0x13305bd80 .functor NMOS 1, L_0x122e0fb00, RS_0x128010110, C4<0>, C4<0>;
L_0x128044df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0fd70 .functor PMOS 1, L_0x128044df8, RS_0x128010110, C4<0>, C4<0>;
L_0x128044e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0fe60 .functor PMOS 1, L_0x128044e40, RS_0x1280107d0, C4<0>, C4<0>;
v0x1330564a0_0 .net/2s *"_ivl_0", 0 0, L_0x128044db0;  1 drivers
v0x133056560_0 .net/2s *"_ivl_2", 0 0, L_0x128044df8;  1 drivers
v0x133056610_0 .net/2s *"_ivl_4", 0 0, L_0x128044e40;  1 drivers
v0x1330566d0_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133056760_0 .net8 "b", 0 0, RS_0x1280107d0;  alias, 3 drivers, strength-aware
v0x133056840_0 .net8 "o1", 0 0, L_0x122e0fb00;  1 drivers, strength-aware
v0x1330568e0_0 .net8 "out", 0 0, RS_0x128010830;  alias, 3 drivers, strength-aware
S_0x1330569b0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133056030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0ff30 .functor NMOS 1, L_0x128044e88, RS_0x128010830, C4<0>, C4<0>;
L_0x122e10020 .functor NMOS 1, L_0x122e0ff30, RS_0x128010830, C4<0>, C4<0>;
L_0x128044ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e101d0 .functor PMOS 1, L_0x128044ed0, RS_0x128010830, C4<0>, C4<0>;
L_0x128044f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10260 .functor PMOS 1, L_0x128044f18, RS_0x128010830, C4<0>, C4<0>;
v0x133056bd0_0 .net/2s *"_ivl_0", 0 0, L_0x128044e88;  1 drivers
v0x133056c80_0 .net/2s *"_ivl_2", 0 0, L_0x128044ed0;  1 drivers
v0x133056d30_0 .net/2s *"_ivl_4", 0 0, L_0x128044f18;  1 drivers
v0x133056df0_0 .net8 "a", 0 0, RS_0x128010830;  alias, 3 drivers, strength-aware
v0x133056ea0_0 .net8 "b", 0 0, RS_0x128010830;  alias, 3 drivers, strength-aware
v0x133056fb0_0 .net8 "o1", 0 0, L_0x122e0ff30;  1 drivers, strength-aware
v0x133057040_0 .net8 "out", 0 0, RS_0x1280109b0;  alias, 3 drivers, strength-aware
S_0x1330573b0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133055e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133058440_0 .net8 "a", 0 0, RS_0x128010b90;  alias, 3 drivers, strength-aware
v0x1330584e0_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
RS_0x128010bf0 .resolv tri, L_0x122e10480, L_0x122e10670, L_0x122e10700;
v0x133058570_0 .net8 "nand_out", 0 0, RS_0x128010bf0;  3 drivers, strength-aware
v0x133058620_0 .net8 "out", 0 0, RS_0x128010d70;  alias, 3 drivers, strength-aware
S_0x1330575c0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330573b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e103d0 .functor NMOS 1, L_0x128044f60, RS_0x12800eca0, C4<0>, C4<0>;
L_0x122e10480 .functor NMOS 1, L_0x122e103d0, RS_0x128010b90, C4<0>, C4<0>;
L_0x128044fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10670 .functor PMOS 1, L_0x128044fa8, RS_0x128010b90, C4<0>, C4<0>;
L_0x128044ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10700 .functor PMOS 1, L_0x128044ff0, RS_0x12800eca0, C4<0>, C4<0>;
v0x1330577f0_0 .net/2s *"_ivl_0", 0 0, L_0x128044f60;  1 drivers
v0x1330578b0_0 .net/2s *"_ivl_2", 0 0, L_0x128044fa8;  1 drivers
v0x133057960_0 .net/2s *"_ivl_4", 0 0, L_0x128044ff0;  1 drivers
v0x133057a20_0 .net8 "a", 0 0, RS_0x128010b90;  alias, 3 drivers, strength-aware
v0x133057ac0_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x133057b90_0 .net8 "o1", 0 0, L_0x122e103d0;  1 drivers, strength-aware
v0x133057c30_0 .net8 "out", 0 0, RS_0x128010bf0;  alias, 3 drivers, strength-aware
S_0x133057d00 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330573b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e107b0 .functor NMOS 1, L_0x128045038, RS_0x128010bf0, C4<0>, C4<0>;
L_0x122e108a0 .functor NMOS 1, L_0x122e107b0, RS_0x128010bf0, C4<0>, C4<0>;
L_0x128045080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10a50 .functor PMOS 1, L_0x128045080, RS_0x128010bf0, C4<0>, C4<0>;
L_0x1280450c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10ae0 .functor PMOS 1, L_0x1280450c8, RS_0x128010bf0, C4<0>, C4<0>;
v0x133057f20_0 .net/2s *"_ivl_0", 0 0, L_0x128045038;  1 drivers
v0x133057fd0_0 .net/2s *"_ivl_2", 0 0, L_0x128045080;  1 drivers
v0x133058080_0 .net/2s *"_ivl_4", 0 0, L_0x1280450c8;  1 drivers
v0x133058140_0 .net8 "a", 0 0, RS_0x128010bf0;  alias, 3 drivers, strength-aware
v0x1330581f0_0 .net8 "b", 0 0, RS_0x128010bf0;  alias, 3 drivers, strength-aware
v0x133058300_0 .net8 "o1", 0 0, L_0x122e107b0;  1 drivers, strength-aware
v0x133058390_0 .net8 "out", 0 0, RS_0x128010d70;  alias, 3 drivers, strength-aware
S_0x1330586f0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133055e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330590d0_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133059160_0 .net8 "out", 0 0, RS_0x128010b90;  alias, 3 drivers, strength-aware
S_0x1330588e0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330586f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0f440 .functor NMOS 1, L_0x128044c00, RS_0x128010110, C4<0>, C4<0>;
L_0x122e0f530 .functor NMOS 1, L_0x122e0f440, RS_0x128010110, C4<0>, C4<0>;
L_0x128044c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0f5e0 .functor PMOS 1, L_0x128044c48, RS_0x128010110, C4<0>, C4<0>;
L_0x128044c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0f6d0 .functor PMOS 1, L_0x128044c90, RS_0x128010110, C4<0>, C4<0>;
v0x133058b20_0 .net/2s *"_ivl_0", 0 0, L_0x128044c00;  1 drivers
v0x133058be0_0 .net/2s *"_ivl_2", 0 0, L_0x128044c48;  1 drivers
v0x133058c90_0 .net/2s *"_ivl_4", 0 0, L_0x128044c90;  1 drivers
v0x133058d50_0 .net8 "a", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133058ee0_0 .net8 "b", 0 0, RS_0x128010110;  alias, 3 drivers, strength-aware
v0x133058fb0_0 .net8 "o1", 0 0, L_0x122e0f440;  1 drivers, strength-aware
v0x133059040_0 .net8 "out", 0 0, RS_0x128010b90;  alias, 3 drivers, strength-aware
S_0x1330591f0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133055e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133059c10_0 .net8 "a", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x133059ca0_0 .net8 "out", 0 0, RS_0x1280107d0;  alias, 3 drivers, strength-aware
S_0x1330593e0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330591f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0f7a0 .functor NMOS 1, L_0x128044cd8, RS_0x12800eca0, C4<0>, C4<0>;
L_0x122e0f890 .functor NMOS 1, L_0x122e0f7a0, RS_0x12800eca0, C4<0>, C4<0>;
L_0x128044d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0f940 .functor PMOS 1, L_0x128044d20, RS_0x12800eca0, C4<0>, C4<0>;
L_0x128044d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0fa30 .functor PMOS 1, L_0x128044d68, RS_0x12800eca0, C4<0>, C4<0>;
v0x133059620_0 .net/2s *"_ivl_0", 0 0, L_0x128044cd8;  1 drivers
v0x1330596e0_0 .net/2s *"_ivl_2", 0 0, L_0x128044d20;  1 drivers
v0x133059790_0 .net/2s *"_ivl_4", 0 0, L_0x128044d68;  1 drivers
v0x133059850_0 .net8 "a", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x1330598e0_0 .net8 "b", 0 0, RS_0x12800eca0;  alias, 3 drivers, strength-aware
v0x133059ab0_0 .net8 "o1", 0 0, L_0x122e0f7a0;  1 drivers, strength-aware
v0x133059b40_0 .net8 "out", 0 0, RS_0x1280107d0;  alias, 3 drivers, strength-aware
S_0x133059d30 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133055e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13305b500_0 .net8 "a", 0 0, RS_0x1280109b0;  alias, 3 drivers, strength-aware
v0x13305b620_0 .net8 "b", 0 0, RS_0x128010d70;  alias, 3 drivers, strength-aware
RS_0x1280112e0 .resolv tri, L_0x122e10d00, L_0x122e10db0, L_0x122e10f00;
v0x13305b730_0 .net8 "nand_out1", 0 0, RS_0x1280112e0;  3 drivers, strength-aware
RS_0x128011460 .resolv tri, L_0x122e110a0, L_0x122e11150, L_0x122e112a0;
v0x13305b7c0_0 .net8 "nand_out2", 0 0, RS_0x128011460;  3 drivers, strength-aware
v0x13305b890_0 .net8 "out", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
S_0x133059f40 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x133059d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e10c50 .functor NMOS 1, L_0x128045110, RS_0x1280109b0, C4<0>, C4<0>;
L_0x122e10d00 .functor NMOS 1, L_0x122e10c50, RS_0x1280109b0, C4<0>, C4<0>;
L_0x128045158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10db0 .functor PMOS 1, L_0x128045158, RS_0x1280109b0, C4<0>, C4<0>;
L_0x1280451a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e10f00 .functor PMOS 1, L_0x1280451a0, RS_0x1280109b0, C4<0>, C4<0>;
v0x13305a170_0 .net/2s *"_ivl_0", 0 0, L_0x128045110;  1 drivers
v0x13305a230_0 .net/2s *"_ivl_2", 0 0, L_0x128045158;  1 drivers
v0x13305a2e0_0 .net/2s *"_ivl_4", 0 0, L_0x1280451a0;  1 drivers
v0x13305a3a0_0 .net8 "a", 0 0, RS_0x1280109b0;  alias, 3 drivers, strength-aware
v0x13305a470_0 .net8 "b", 0 0, RS_0x1280109b0;  alias, 3 drivers, strength-aware
v0x13305a540_0 .net8 "o1", 0 0, L_0x122e10c50;  1 drivers, strength-aware
v0x13305a5d0_0 .net8 "out", 0 0, RS_0x1280112e0;  alias, 3 drivers, strength-aware
S_0x13305a690 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x133059d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280451e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e10fb0 .functor NMOS 1, L_0x1280451e8, RS_0x128010d70, C4<0>, C4<0>;
L_0x122e110a0 .functor NMOS 1, L_0x122e10fb0, RS_0x128010d70, C4<0>, C4<0>;
L_0x128045230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e11150 .functor PMOS 1, L_0x128045230, RS_0x128010d70, C4<0>, C4<0>;
L_0x128045278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e112a0 .functor PMOS 1, L_0x128045278, RS_0x128010d70, C4<0>, C4<0>;
v0x13305a8b0_0 .net/2s *"_ivl_0", 0 0, L_0x1280451e8;  1 drivers
v0x13305a960_0 .net/2s *"_ivl_2", 0 0, L_0x128045230;  1 drivers
v0x13305aa10_0 .net/2s *"_ivl_4", 0 0, L_0x128045278;  1 drivers
v0x13305aad0_0 .net8 "a", 0 0, RS_0x128010d70;  alias, 3 drivers, strength-aware
v0x13305aba0_0 .net8 "b", 0 0, RS_0x128010d70;  alias, 3 drivers, strength-aware
v0x13305ac70_0 .net8 "o1", 0 0, L_0x122e10fb0;  1 drivers, strength-aware
v0x13305ad00_0 .net8 "out", 0 0, RS_0x128011460;  alias, 3 drivers, strength-aware
S_0x13305adc0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x133059d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280452c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e11350 .functor NMOS 1, L_0x1280452c0, RS_0x128011460, C4<0>, C4<0>;
L_0x122e11440 .functor NMOS 1, L_0x122e11350, RS_0x1280112e0, C4<0>, C4<0>;
L_0x128045308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x133060de0 .functor PMOS 1, L_0x128045308, RS_0x1280112e0, C4<0>, C4<0>;
L_0x128045350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e116f0 .functor PMOS 1, L_0x128045350, RS_0x128011460, C4<0>, C4<0>;
v0x13305aff0_0 .net/2s *"_ivl_0", 0 0, L_0x1280452c0;  1 drivers
v0x13305b0a0_0 .net/2s *"_ivl_2", 0 0, L_0x128045308;  1 drivers
v0x13305b150_0 .net/2s *"_ivl_4", 0 0, L_0x128045350;  1 drivers
v0x13305b210_0 .net8 "a", 0 0, RS_0x1280112e0;  alias, 3 drivers, strength-aware
v0x13305b2c0_0 .net8 "b", 0 0, RS_0x128011460;  alias, 3 drivers, strength-aware
v0x13305b390_0 .net8 "o1", 0 0, L_0x122e11350;  1 drivers, strength-aware
v0x13305b420_0 .net8 "out", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
S_0x13305c0d0 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x13304ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13305d900_0 .net8 "a", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
v0x13305d9a0_0 .net8 "b", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
RS_0x128011940 .resolv tri, L_0x122e120a0, L_0x122e12150, L_0x122e122a0;
v0x13305da40_0 .net8 "nand_out1", 0 0, RS_0x128011940;  3 drivers, strength-aware
RS_0x128011ac0 .resolv tri, L_0x122e12440, L_0x122e124f0, L_0x122e12640;
v0x13305db10_0 .net8 "nand_out2", 0 0, RS_0x128011ac0;  3 drivers, strength-aware
v0x13305dbe0_0 .net8 "out", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
S_0x13305c300 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13305c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e11fb0 .functor NMOS 1, L_0x128045548, RS_0x12800f120, C4<0>, C4<0>;
L_0x122e120a0 .functor NMOS 1, L_0x122e11fb0, RS_0x12800f120, C4<0>, C4<0>;
L_0x128045590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12150 .functor PMOS 1, L_0x128045590, RS_0x12800f120, C4<0>, C4<0>;
L_0x1280455d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e122a0 .functor PMOS 1, L_0x1280455d8, RS_0x12800f120, C4<0>, C4<0>;
v0x13305c530_0 .net/2s *"_ivl_0", 0 0, L_0x128045548;  1 drivers
v0x13305c5f0_0 .net/2s *"_ivl_2", 0 0, L_0x128045590;  1 drivers
v0x13305c6a0_0 .net/2s *"_ivl_4", 0 0, L_0x1280455d8;  1 drivers
v0x13305c760_0 .net8 "a", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
v0x13305c7f0_0 .net8 "b", 0 0, RS_0x12800f120;  alias, 3 drivers, strength-aware
v0x13305c940_0 .net8 "o1", 0 0, L_0x122e11fb0;  1 drivers, strength-aware
v0x13305c9d0_0 .net8 "out", 0 0, RS_0x128011940;  alias, 3 drivers, strength-aware
S_0x13305cab0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13305c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e12350 .functor NMOS 1, L_0x128045620, RS_0x1280105f0, C4<0>, C4<0>;
L_0x122e12440 .functor NMOS 1, L_0x122e12350, RS_0x1280105f0, C4<0>, C4<0>;
L_0x128045668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e124f0 .functor PMOS 1, L_0x128045668, RS_0x1280105f0, C4<0>, C4<0>;
L_0x1280456b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12640 .functor PMOS 1, L_0x1280456b0, RS_0x1280105f0, C4<0>, C4<0>;
v0x13305ccc0_0 .net/2s *"_ivl_0", 0 0, L_0x128045620;  1 drivers
v0x13305cd50_0 .net/2s *"_ivl_2", 0 0, L_0x128045668;  1 drivers
v0x13305cdf0_0 .net/2s *"_ivl_4", 0 0, L_0x1280456b0;  1 drivers
v0x13305ceb0_0 .net8 "a", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
v0x13305cf40_0 .net8 "b", 0 0, RS_0x1280105f0;  alias, 3 drivers, strength-aware
v0x13305d090_0 .net8 "o1", 0 0, L_0x122e12350;  1 drivers, strength-aware
v0x13305d120_0 .net8 "out", 0 0, RS_0x128011ac0;  alias, 3 drivers, strength-aware
S_0x13305d200 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13305c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280456f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e126f0 .functor NMOS 1, L_0x1280456f8, RS_0x128011ac0, C4<0>, C4<0>;
L_0x122e127e0 .functor NMOS 1, L_0x122e126f0, RS_0x128011940, C4<0>, C4<0>;
L_0x128045740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12890 .functor PMOS 1, L_0x128045740, RS_0x128011940, C4<0>, C4<0>;
L_0x128045788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12960 .functor PMOS 1, L_0x128045788, RS_0x128011ac0, C4<0>, C4<0>;
v0x13305d410_0 .net/2s *"_ivl_0", 0 0, L_0x1280456f8;  1 drivers
v0x13305d4a0_0 .net/2s *"_ivl_2", 0 0, L_0x128045740;  1 drivers
v0x13305d550_0 .net/2s *"_ivl_4", 0 0, L_0x128045788;  1 drivers
v0x13305d610_0 .net8 "a", 0 0, RS_0x128011940;  alias, 3 drivers, strength-aware
v0x13305d6c0_0 .net8 "b", 0 0, RS_0x128011ac0;  alias, 3 drivers, strength-aware
v0x13305d790_0 .net8 "o1", 0 0, L_0x122e126f0;  1 drivers, strength-aware
v0x13305d820_0 .net8 "out", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
S_0x13305e260 .scope module, "fa32" "FullAdder" 3 58, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x13306f200_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x13306f290_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
RS_0x1280120c0 .resolv tri, L_0x122e15420, L_0x122e155d0, L_0x122e150f0;
v0x13306f320_0 .net8 "carry1", 0 0, RS_0x1280120c0;  3 drivers, strength-aware
RS_0x1280135c0 .resolv tri, L_0x122e17f50, L_0x122e18100, L_0x13306e560;
v0x13306f3b0_0 .net8 "carry2", 0 0, RS_0x1280135c0;  3 drivers, strength-aware
v0x13306f440_0 .net8 "cin", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x13306f510_0 .net8 "cout", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13306f5e0_0 .net8 "sum", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
RS_0x1280130b0 .resolv tri, L_0x122e14c30, L_0x122e14ce0, L_0x122e14db0;
v0x13306f6f0_0 .net8 "sum1", 0 0, RS_0x1280130b0;  3 drivers, strength-aware
S_0x13305e4a0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x13305e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x133065ae0_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133065b70_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x133065c00_0 .net8 "carry", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
v0x133065c90_0 .net8 "sum", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
S_0x13305e6c0 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x13305e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13305f780_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x13305f820_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
RS_0x128011f40 .resolv tri, L_0x122e15080, L_0x122e15170, L_0x122e15260;
v0x13305f8c0_0 .net8 "nand_out", 0 0, RS_0x128011f40;  3 drivers, strength-aware
v0x13305f950_0 .net8 "out", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
S_0x13305e8f0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13305e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13306a350 .functor NMOS 1, L_0x128045f68, RS_0x12800a620, C4<0>, C4<0>;
L_0x122e15080 .functor NMOS 1, L_0x13306a350, RS_0x1280115e0, C4<0>, C4<0>;
L_0x128045fb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15170 .functor PMOS 1, L_0x128045fb0, RS_0x1280115e0, C4<0>, C4<0>;
L_0x128045ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15260 .functor PMOS 1, L_0x128045ff8, RS_0x12800a620, C4<0>, C4<0>;
v0x13305eb20_0 .net/2s *"_ivl_0", 0 0, L_0x128045f68;  1 drivers
v0x13305ebe0_0 .net/2s *"_ivl_2", 0 0, L_0x128045fb0;  1 drivers
v0x13305ec90_0 .net/2s *"_ivl_4", 0 0, L_0x128045ff8;  1 drivers
v0x13305ed50_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x13305ede0_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x13305eef0_0 .net8 "o1", 0 0, L_0x13306a350;  1 drivers, strength-aware
v0x13305ef80_0 .net8 "out", 0 0, RS_0x128011f40;  alias, 3 drivers, strength-aware
S_0x13305f040 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13305e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e15330 .functor NMOS 1, L_0x128046040, RS_0x128011f40, C4<0>, C4<0>;
L_0x122e15420 .functor NMOS 1, L_0x122e15330, RS_0x128011f40, C4<0>, C4<0>;
L_0x128046088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e155d0 .functor PMOS 1, L_0x128046088, RS_0x128011f40, C4<0>, C4<0>;
L_0x1280460d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e150f0 .functor PMOS 1, L_0x1280460d0, RS_0x128011f40, C4<0>, C4<0>;
v0x13305f260_0 .net/2s *"_ivl_0", 0 0, L_0x128046040;  1 drivers
v0x13305f310_0 .net/2s *"_ivl_2", 0 0, L_0x128046088;  1 drivers
v0x13305f3c0_0 .net/2s *"_ivl_4", 0 0, L_0x1280460d0;  1 drivers
v0x13305f480_0 .net8 "a", 0 0, RS_0x128011f40;  alias, 3 drivers, strength-aware
v0x13305f530_0 .net8 "b", 0 0, RS_0x128011f40;  alias, 3 drivers, strength-aware
v0x13305f640_0 .net8 "o1", 0 0, L_0x122e15330;  1 drivers, strength-aware
v0x13305f6d0_0 .net8 "out", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
S_0x13305fa20 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x13305e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330655b0_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
RS_0x128012480 .resolv tri, L_0x122e13830, L_0x122e139e0, L_0x122e13a70;
v0x133065640_0 .net8 "and1_out", 0 0, RS_0x128012480;  3 drivers, strength-aware
RS_0x128012840 .resolv tri, L_0x122e140b0, L_0x122e14260, L_0x122e142d0;
v0x1330656d0_0 .net8 "and2_out", 0 0, RS_0x128012840;  3 drivers, strength-aware
v0x133065760_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
RS_0x128012660 .resolv tri, L_0x122e12c30, L_0x122e12ce0, L_0x122e12dd0;
v0x1330657f0_0 .net8 "not_a", 0 0, RS_0x128012660;  3 drivers, strength-aware
RS_0x1280122a0 .resolv tri, L_0x133063860, L_0x122e13150, L_0x122e13240;
v0x133065940_0 .net8 "not_b", 0 0, RS_0x1280122a0;  3 drivers, strength-aware
v0x133065a50_0 .net8 "out", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
S_0x13305fc40 .scope module, "and1" "And" 4 30, 4 3 0, S_0x13305fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133060d00_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133060ea0_0 .net8 "b", 0 0, RS_0x1280122a0;  alias, 3 drivers, strength-aware
RS_0x128012300 .resolv tri, L_0x1330659d0, L_0x122e13580, L_0x122e13670;
v0x133060f30_0 .net8 "nand_out", 0 0, RS_0x128012300;  3 drivers, strength-aware
v0x133060fc0_0 .net8 "out", 0 0, RS_0x128012480;  alias, 3 drivers, strength-aware
S_0x13305fe70 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13305fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e13310 .functor NMOS 1, L_0x128045980, RS_0x1280122a0, C4<0>, C4<0>;
L_0x1330659d0 .functor NMOS 1, L_0x122e13310, RS_0x1280115e0, C4<0>, C4<0>;
L_0x1280459c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13580 .functor PMOS 1, L_0x1280459c8, RS_0x1280115e0, C4<0>, C4<0>;
L_0x128045a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13670 .functor PMOS 1, L_0x128045a10, RS_0x1280122a0, C4<0>, C4<0>;
v0x1330600b0_0 .net/2s *"_ivl_0", 0 0, L_0x128045980;  1 drivers
v0x133060170_0 .net/2s *"_ivl_2", 0 0, L_0x1280459c8;  1 drivers
v0x133060220_0 .net/2s *"_ivl_4", 0 0, L_0x128045a10;  1 drivers
v0x1330602e0_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133060370_0 .net8 "b", 0 0, RS_0x1280122a0;  alias, 3 drivers, strength-aware
v0x133060450_0 .net8 "o1", 0 0, L_0x122e13310;  1 drivers, strength-aware
v0x1330604f0_0 .net8 "out", 0 0, RS_0x128012300;  alias, 3 drivers, strength-aware
S_0x1330605c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13305fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e13740 .functor NMOS 1, L_0x128045a58, RS_0x128012300, C4<0>, C4<0>;
L_0x122e13830 .functor NMOS 1, L_0x122e13740, RS_0x128012300, C4<0>, C4<0>;
L_0x128045aa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e139e0 .functor PMOS 1, L_0x128045aa0, RS_0x128012300, C4<0>, C4<0>;
L_0x128045ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13a70 .functor PMOS 1, L_0x128045ae8, RS_0x128012300, C4<0>, C4<0>;
v0x1330607e0_0 .net/2s *"_ivl_0", 0 0, L_0x128045a58;  1 drivers
v0x133060890_0 .net/2s *"_ivl_2", 0 0, L_0x128045aa0;  1 drivers
v0x133060940_0 .net/2s *"_ivl_4", 0 0, L_0x128045ae8;  1 drivers
v0x133060a00_0 .net8 "a", 0 0, RS_0x128012300;  alias, 3 drivers, strength-aware
v0x133060ab0_0 .net8 "b", 0 0, RS_0x128012300;  alias, 3 drivers, strength-aware
v0x133060bc0_0 .net8 "o1", 0 0, L_0x122e13740;  1 drivers, strength-aware
v0x133060c50_0 .net8 "out", 0 0, RS_0x128012480;  alias, 3 drivers, strength-aware
S_0x133061050 .scope module, "and2" "And" 4 31, 4 3 0, S_0x13305fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133062110_0 .net8 "a", 0 0, RS_0x128012660;  alias, 3 drivers, strength-aware
v0x1330621b0_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
RS_0x1280126c0 .resolv tri, L_0x122e13c90, L_0x122e13e80, L_0x122e13f10;
v0x133062240_0 .net8 "nand_out", 0 0, RS_0x1280126c0;  3 drivers, strength-aware
v0x1330622f0_0 .net8 "out", 0 0, RS_0x128012840;  alias, 3 drivers, strength-aware
S_0x133061260 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133061050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e13be0 .functor NMOS 1, L_0x128045b30, RS_0x12800a620, C4<0>, C4<0>;
L_0x122e13c90 .functor NMOS 1, L_0x122e13be0, RS_0x128012660, C4<0>, C4<0>;
L_0x128045b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13e80 .functor PMOS 1, L_0x128045b78, RS_0x128012660, C4<0>, C4<0>;
L_0x128045bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13f10 .functor PMOS 1, L_0x128045bc0, RS_0x12800a620, C4<0>, C4<0>;
v0x133061490_0 .net/2s *"_ivl_0", 0 0, L_0x128045b30;  1 drivers
v0x133061540_0 .net/2s *"_ivl_2", 0 0, L_0x128045b78;  1 drivers
v0x1330615f0_0 .net/2s *"_ivl_4", 0 0, L_0x128045bc0;  1 drivers
v0x1330616b0_0 .net8 "a", 0 0, RS_0x128012660;  alias, 3 drivers, strength-aware
v0x133061750_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x1330618a0_0 .net8 "o1", 0 0, L_0x122e13be0;  1 drivers, strength-aware
v0x133061930_0 .net8 "out", 0 0, RS_0x1280126c0;  alias, 3 drivers, strength-aware
S_0x133061a10 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133061050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e13fc0 .functor NMOS 1, L_0x128045c08, RS_0x1280126c0, C4<0>, C4<0>;
L_0x122e140b0 .functor NMOS 1, L_0x122e13fc0, RS_0x1280126c0, C4<0>, C4<0>;
L_0x128045c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e14260 .functor PMOS 1, L_0x128045c50, RS_0x1280126c0, C4<0>, C4<0>;
L_0x128045c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e142d0 .functor PMOS 1, L_0x128045c98, RS_0x1280126c0, C4<0>, C4<0>;
v0x133061c20_0 .net/2s *"_ivl_0", 0 0, L_0x128045c08;  1 drivers
v0x133061cb0_0 .net/2s *"_ivl_2", 0 0, L_0x128045c50;  1 drivers
v0x133061d50_0 .net/2s *"_ivl_4", 0 0, L_0x128045c98;  1 drivers
v0x133061e10_0 .net8 "a", 0 0, RS_0x1280126c0;  alias, 3 drivers, strength-aware
v0x133061ec0_0 .net8 "b", 0 0, RS_0x1280126c0;  alias, 3 drivers, strength-aware
v0x133061fd0_0 .net8 "o1", 0 0, L_0x122e13fc0;  1 drivers, strength-aware
v0x133062060_0 .net8 "out", 0 0, RS_0x128012840;  alias, 3 drivers, strength-aware
S_0x1330623c0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x13305fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133062d00_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133062da0_0 .net8 "out", 0 0, RS_0x128012660;  alias, 3 drivers, strength-aware
S_0x1330625b0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330623c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280457d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13307c4d0 .functor NMOS 1, L_0x1280457d0, RS_0x1280115e0, C4<0>, C4<0>;
L_0x122e12c30 .functor NMOS 1, L_0x13307c4d0, RS_0x1280115e0, C4<0>, C4<0>;
L_0x128045818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12ce0 .functor PMOS 1, L_0x128045818, RS_0x1280115e0, C4<0>, C4<0>;
L_0x128045860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e12dd0 .functor PMOS 1, L_0x128045860, RS_0x1280115e0, C4<0>, C4<0>;
v0x1330627f0_0 .net/2s *"_ivl_0", 0 0, L_0x1280457d0;  1 drivers
v0x1330628b0_0 .net/2s *"_ivl_2", 0 0, L_0x128045818;  1 drivers
v0x133062960_0 .net/2s *"_ivl_4", 0 0, L_0x128045860;  1 drivers
v0x133062a20_0 .net8 "a", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133062ab0_0 .net8 "b", 0 0, RS_0x1280115e0;  alias, 3 drivers, strength-aware
v0x133062b80_0 .net8 "o1", 0 0, L_0x13307c4d0;  1 drivers, strength-aware
v0x133062c20_0 .net8 "out", 0 0, RS_0x128012660;  alias, 3 drivers, strength-aware
S_0x133062e40 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x13305fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133063780_0 .net8 "a", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x133063920_0 .net8 "out", 0 0, RS_0x1280122a0;  alias, 3 drivers, strength-aware
S_0x133063030 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133062e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280458a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e12ea0 .functor NMOS 1, L_0x1280458a8, RS_0x12800a620, C4<0>, C4<0>;
L_0x133063860 .functor NMOS 1, L_0x122e12ea0, RS_0x12800a620, C4<0>, C4<0>;
L_0x1280458f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13150 .functor PMOS 1, L_0x1280458f0, RS_0x12800a620, C4<0>, C4<0>;
L_0x128045938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e13240 .functor PMOS 1, L_0x128045938, RS_0x12800a620, C4<0>, C4<0>;
v0x133063270_0 .net/2s *"_ivl_0", 0 0, L_0x1280458a8;  1 drivers
v0x133063330_0 .net/2s *"_ivl_2", 0 0, L_0x1280458f0;  1 drivers
v0x1330633e0_0 .net/2s *"_ivl_4", 0 0, L_0x128045938;  1 drivers
v0x1330634a0_0 .net8 "a", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x133063530_0 .net8 "b", 0 0, RS_0x12800a620;  alias, 3 drivers, strength-aware
v0x133063600_0 .net8 "o1", 0 0, L_0x122e12ea0;  1 drivers, strength-aware
v0x1330636a0_0 .net8 "out", 0 0, RS_0x1280122a0;  alias, 3 drivers, strength-aware
S_0x1330639b0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x13305fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133065150_0 .net8 "a", 0 0, RS_0x128012480;  alias, 3 drivers, strength-aware
v0x133065270_0 .net8 "b", 0 0, RS_0x128012840;  alias, 3 drivers, strength-aware
RS_0x128012db0 .resolv tri, L_0x122e144f0, L_0x122e145a0, L_0x122e146f0;
v0x133065380_0 .net8 "nand_out1", 0 0, RS_0x128012db0;  3 drivers, strength-aware
RS_0x128012f30 .resolv tri, L_0x122e14890, L_0x122e14940, L_0x122e14a90;
v0x133065410_0 .net8 "nand_out2", 0 0, RS_0x128012f30;  3 drivers, strength-aware
v0x1330654e0_0 .net8 "out", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
S_0x133063bb0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330639b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e14440 .functor NMOS 1, L_0x128045ce0, RS_0x128012480, C4<0>, C4<0>;
L_0x122e144f0 .functor NMOS 1, L_0x122e14440, RS_0x128012480, C4<0>, C4<0>;
L_0x128045d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e145a0 .functor PMOS 1, L_0x128045d28, RS_0x128012480, C4<0>, C4<0>;
L_0x128045d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e146f0 .functor PMOS 1, L_0x128045d70, RS_0x128012480, C4<0>, C4<0>;
v0x133063dc0_0 .net/2s *"_ivl_0", 0 0, L_0x128045ce0;  1 drivers
v0x133063e80_0 .net/2s *"_ivl_2", 0 0, L_0x128045d28;  1 drivers
v0x133063f30_0 .net/2s *"_ivl_4", 0 0, L_0x128045d70;  1 drivers
v0x133063ff0_0 .net8 "a", 0 0, RS_0x128012480;  alias, 3 drivers, strength-aware
v0x1330640c0_0 .net8 "b", 0 0, RS_0x128012480;  alias, 3 drivers, strength-aware
v0x133064190_0 .net8 "o1", 0 0, L_0x122e14440;  1 drivers, strength-aware
v0x133064220_0 .net8 "out", 0 0, RS_0x128012db0;  alias, 3 drivers, strength-aware
S_0x1330642e0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330639b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e147a0 .functor NMOS 1, L_0x128045db8, RS_0x128012840, C4<0>, C4<0>;
L_0x122e14890 .functor NMOS 1, L_0x122e147a0, RS_0x128012840, C4<0>, C4<0>;
L_0x128045e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e14940 .functor PMOS 1, L_0x128045e00, RS_0x128012840, C4<0>, C4<0>;
L_0x128045e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e14a90 .functor PMOS 1, L_0x128045e48, RS_0x128012840, C4<0>, C4<0>;
v0x133064500_0 .net/2s *"_ivl_0", 0 0, L_0x128045db8;  1 drivers
v0x1330645b0_0 .net/2s *"_ivl_2", 0 0, L_0x128045e00;  1 drivers
v0x133064660_0 .net/2s *"_ivl_4", 0 0, L_0x128045e48;  1 drivers
v0x133064720_0 .net8 "a", 0 0, RS_0x128012840;  alias, 3 drivers, strength-aware
v0x1330647f0_0 .net8 "b", 0 0, RS_0x128012840;  alias, 3 drivers, strength-aware
v0x1330648c0_0 .net8 "o1", 0 0, L_0x122e147a0;  1 drivers, strength-aware
v0x133064950_0 .net8 "out", 0 0, RS_0x128012f30;  alias, 3 drivers, strength-aware
S_0x133064a10 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330639b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128045e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e14b40 .functor NMOS 1, L_0x128045e90, RS_0x128012f30, C4<0>, C4<0>;
L_0x122e14c30 .functor NMOS 1, L_0x122e14b40, RS_0x128012db0, C4<0>, C4<0>;
L_0x128045ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e14ce0 .functor PMOS 1, L_0x128045ed8, RS_0x128012db0, C4<0>, C4<0>;
L_0x128045f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e14db0 .functor PMOS 1, L_0x128045f20, RS_0x128012f30, C4<0>, C4<0>;
v0x133064c40_0 .net/2s *"_ivl_0", 0 0, L_0x128045e90;  1 drivers
v0x133064cf0_0 .net/2s *"_ivl_2", 0 0, L_0x128045ed8;  1 drivers
v0x133064da0_0 .net/2s *"_ivl_4", 0 0, L_0x128045f20;  1 drivers
v0x133064e60_0 .net8 "a", 0 0, RS_0x128012db0;  alias, 3 drivers, strength-aware
v0x133064f10_0 .net8 "b", 0 0, RS_0x128012f30;  alias, 3 drivers, strength-aware
v0x133064fe0_0 .net8 "o1", 0 0, L_0x122e14b40;  1 drivers, strength-aware
v0x133065070_0 .net8 "out", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
S_0x133065d20 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x13305e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x13306d360_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x13306d3f0_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x13306d580_0 .net8 "carry", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
v0x13306d610_0 .net8 "sum", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
S_0x133065f50 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133065d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133067050_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x1330670f0_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
RS_0x128013440 .resolv tri, L_0x122e17bb0, L_0x122e17ca0, L_0x122e17d90;
v0x133067190_0 .net8 "nand_out", 0 0, RS_0x128013440;  3 drivers, strength-aware
v0x133067240_0 .net8 "out", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
S_0x133066180 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133065f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280468b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e17ac0 .functor NMOS 1, L_0x1280468b0, RS_0x1280133e0, C4<0>, C4<0>;
L_0x122e17bb0 .functor NMOS 1, L_0x122e17ac0, RS_0x1280130b0, C4<0>, C4<0>;
L_0x1280468f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e17ca0 .functor PMOS 1, L_0x1280468f8, RS_0x1280130b0, C4<0>, C4<0>;
L_0x128046940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e17d90 .functor PMOS 1, L_0x128046940, RS_0x1280133e0, C4<0>, C4<0>;
v0x1330663c0_0 .net/2s *"_ivl_0", 0 0, L_0x1280468b0;  1 drivers
v0x133066480_0 .net/2s *"_ivl_2", 0 0, L_0x1280468f8;  1 drivers
v0x133066530_0 .net/2s *"_ivl_4", 0 0, L_0x128046940;  1 drivers
v0x1330665f0_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x133066700_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x1330667a0_0 .net8 "o1", 0 0, L_0x122e17ac0;  1 drivers, strength-aware
v0x133066840_0 .net8 "out", 0 0, RS_0x128013440;  alias, 3 drivers, strength-aware
S_0x133066910 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133065f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e17e60 .functor NMOS 1, L_0x128046988, RS_0x128013440, C4<0>, C4<0>;
L_0x122e17f50 .functor NMOS 1, L_0x122e17e60, RS_0x128013440, C4<0>, C4<0>;
L_0x1280469d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18100 .functor PMOS 1, L_0x1280469d0, RS_0x128013440, C4<0>, C4<0>;
L_0x128046a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13306e560 .functor PMOS 1, L_0x128046a18, RS_0x128013440, C4<0>, C4<0>;
v0x133066b30_0 .net/2s *"_ivl_0", 0 0, L_0x128046988;  1 drivers
v0x133066be0_0 .net/2s *"_ivl_2", 0 0, L_0x1280469d0;  1 drivers
v0x133066c90_0 .net/2s *"_ivl_4", 0 0, L_0x128046a18;  1 drivers
v0x133066d50_0 .net8 "a", 0 0, RS_0x128013440;  alias, 3 drivers, strength-aware
v0x133066e00_0 .net8 "b", 0 0, RS_0x128013440;  alias, 3 drivers, strength-aware
v0x133066f10_0 .net8 "o1", 0 0, L_0x122e17e60;  1 drivers, strength-aware
v0x133066fa0_0 .net8 "out", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
S_0x133067310 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133065d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13306ce30_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
RS_0x128013980 .resolv tri, L_0x122e16360, L_0x122e16510, L_0x122e165a0;
v0x13306cec0_0 .net8 "and1_out", 0 0, RS_0x128013980;  3 drivers, strength-aware
RS_0x128013d40 .resolv tri, L_0x122e16be0, L_0x122e16d90, L_0x122e16e00;
v0x13306cf50_0 .net8 "and2_out", 0 0, RS_0x128013d40;  3 drivers, strength-aware
v0x13306cfe0_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
RS_0x128013b60 .resolv tri, L_0x122e15870, L_0x122e15920, L_0x122e15a10;
v0x13306d070_0 .net8 "not_a", 0 0, RS_0x128013b60;  3 drivers, strength-aware
RS_0x1280137a0 .resolv tri, L_0x122e15bd0, L_0x122e15c80, L_0x122e15d70;
v0x13306d1c0_0 .net8 "not_b", 0 0, RS_0x1280137a0;  3 drivers, strength-aware
v0x13306d2d0_0 .net8 "out", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
S_0x133067520 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133067310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330685e0_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x133068680_0 .net8 "b", 0 0, RS_0x1280137a0;  alias, 3 drivers, strength-aware
RS_0x128013800 .resolv tri, L_0x13306d250, L_0x122e160b0, L_0x122e161a0;
v0x133068720_0 .net8 "nand_out", 0 0, RS_0x128013800;  3 drivers, strength-aware
v0x1330687d0_0 .net8 "out", 0 0, RS_0x128013980;  alias, 3 drivers, strength-aware
S_0x133067750 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133067520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280462c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e15e40 .functor NMOS 1, L_0x1280462c8, RS_0x1280137a0, C4<0>, C4<0>;
L_0x13306d250 .functor NMOS 1, L_0x122e15e40, RS_0x1280130b0, C4<0>, C4<0>;
L_0x128046310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e160b0 .functor PMOS 1, L_0x128046310, RS_0x1280130b0, C4<0>, C4<0>;
L_0x128046358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e161a0 .functor PMOS 1, L_0x128046358, RS_0x1280137a0, C4<0>, C4<0>;
v0x133067990_0 .net/2s *"_ivl_0", 0 0, L_0x1280462c8;  1 drivers
v0x133067a50_0 .net/2s *"_ivl_2", 0 0, L_0x128046310;  1 drivers
v0x133067b00_0 .net/2s *"_ivl_4", 0 0, L_0x128046358;  1 drivers
v0x133067bc0_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x133067c50_0 .net8 "b", 0 0, RS_0x1280137a0;  alias, 3 drivers, strength-aware
v0x133067d30_0 .net8 "o1", 0 0, L_0x122e15e40;  1 drivers, strength-aware
v0x133067dd0_0 .net8 "out", 0 0, RS_0x128013800;  alias, 3 drivers, strength-aware
S_0x133067ea0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133067520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280463a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e16270 .functor NMOS 1, L_0x1280463a0, RS_0x128013800, C4<0>, C4<0>;
L_0x122e16360 .functor NMOS 1, L_0x122e16270, RS_0x128013800, C4<0>, C4<0>;
L_0x1280463e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e16510 .functor PMOS 1, L_0x1280463e8, RS_0x128013800, C4<0>, C4<0>;
L_0x128046430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e165a0 .functor PMOS 1, L_0x128046430, RS_0x128013800, C4<0>, C4<0>;
v0x1330680c0_0 .net/2s *"_ivl_0", 0 0, L_0x1280463a0;  1 drivers
v0x133068170_0 .net/2s *"_ivl_2", 0 0, L_0x1280463e8;  1 drivers
v0x133068220_0 .net/2s *"_ivl_4", 0 0, L_0x128046430;  1 drivers
v0x1330682e0_0 .net8 "a", 0 0, RS_0x128013800;  alias, 3 drivers, strength-aware
v0x133068390_0 .net8 "b", 0 0, RS_0x128013800;  alias, 3 drivers, strength-aware
v0x1330684a0_0 .net8 "o1", 0 0, L_0x122e16270;  1 drivers, strength-aware
v0x133068530_0 .net8 "out", 0 0, RS_0x128013980;  alias, 3 drivers, strength-aware
S_0x1330688a0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133067310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133069950_0 .net8 "a", 0 0, RS_0x128013b60;  alias, 3 drivers, strength-aware
v0x1330699f0_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
RS_0x128013bc0 .resolv tri, L_0x122e167c0, L_0x122e169b0, L_0x122e16a40;
v0x133069a80_0 .net8 "nand_out", 0 0, RS_0x128013bc0;  3 drivers, strength-aware
v0x133069b30_0 .net8 "out", 0 0, RS_0x128013d40;  alias, 3 drivers, strength-aware
S_0x133068ab0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330688a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e16710 .functor NMOS 1, L_0x128046478, RS_0x1280133e0, C4<0>, C4<0>;
L_0x122e167c0 .functor NMOS 1, L_0x122e16710, RS_0x128013b60, C4<0>, C4<0>;
L_0x1280464c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e169b0 .functor PMOS 1, L_0x1280464c0, RS_0x128013b60, C4<0>, C4<0>;
L_0x128046508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e16a40 .functor PMOS 1, L_0x128046508, RS_0x1280133e0, C4<0>, C4<0>;
v0x133068ce0_0 .net/2s *"_ivl_0", 0 0, L_0x128046478;  1 drivers
v0x133068da0_0 .net/2s *"_ivl_2", 0 0, L_0x1280464c0;  1 drivers
v0x133068e50_0 .net/2s *"_ivl_4", 0 0, L_0x128046508;  1 drivers
v0x133068f10_0 .net8 "a", 0 0, RS_0x128013b60;  alias, 3 drivers, strength-aware
v0x133068fb0_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x1330690c0_0 .net8 "o1", 0 0, L_0x122e16710;  1 drivers, strength-aware
v0x133069150_0 .net8 "out", 0 0, RS_0x128013bc0;  alias, 3 drivers, strength-aware
S_0x133069210 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330688a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e16af0 .functor NMOS 1, L_0x128046550, RS_0x128013bc0, C4<0>, C4<0>;
L_0x122e16be0 .functor NMOS 1, L_0x122e16af0, RS_0x128013bc0, C4<0>, C4<0>;
L_0x128046598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e16d90 .functor PMOS 1, L_0x128046598, RS_0x128013bc0, C4<0>, C4<0>;
L_0x1280465e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e16e00 .functor PMOS 1, L_0x1280465e0, RS_0x128013bc0, C4<0>, C4<0>;
v0x133069430_0 .net/2s *"_ivl_0", 0 0, L_0x128046550;  1 drivers
v0x1330694e0_0 .net/2s *"_ivl_2", 0 0, L_0x128046598;  1 drivers
v0x133069590_0 .net/2s *"_ivl_4", 0 0, L_0x1280465e0;  1 drivers
v0x133069650_0 .net8 "a", 0 0, RS_0x128013bc0;  alias, 3 drivers, strength-aware
v0x133069700_0 .net8 "b", 0 0, RS_0x128013bc0;  alias, 3 drivers, strength-aware
v0x133069810_0 .net8 "o1", 0 0, L_0x122e16af0;  1 drivers, strength-aware
v0x1330698a0_0 .net8 "out", 0 0, RS_0x128013d40;  alias, 3 drivers, strength-aware
S_0x133069c00 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133067310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13306a5e0_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x13306a670_0 .net8 "out", 0 0, RS_0x128013b60;  alias, 3 drivers, strength-aware
S_0x133069df0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133069c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e15780 .functor NMOS 1, L_0x128046118, RS_0x1280130b0, C4<0>, C4<0>;
L_0x122e15870 .functor NMOS 1, L_0x122e15780, RS_0x1280130b0, C4<0>, C4<0>;
L_0x128046160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15920 .functor PMOS 1, L_0x128046160, RS_0x1280130b0, C4<0>, C4<0>;
L_0x1280461a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15a10 .functor PMOS 1, L_0x1280461a8, RS_0x1280130b0, C4<0>, C4<0>;
v0x13306a030_0 .net/2s *"_ivl_0", 0 0, L_0x128046118;  1 drivers
v0x13306a0f0_0 .net/2s *"_ivl_2", 0 0, L_0x128046160;  1 drivers
v0x13306a1a0_0 .net/2s *"_ivl_4", 0 0, L_0x1280461a8;  1 drivers
v0x13306a260_0 .net8 "a", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x13306a3f0_0 .net8 "b", 0 0, RS_0x1280130b0;  alias, 3 drivers, strength-aware
v0x13306a4c0_0 .net8 "o1", 0 0, L_0x122e15780;  1 drivers, strength-aware
v0x13306a550_0 .net8 "out", 0 0, RS_0x128013b60;  alias, 3 drivers, strength-aware
S_0x13306a700 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133067310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13306b080_0 .net8 "a", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x13306b120_0 .net8 "out", 0 0, RS_0x1280137a0;  alias, 3 drivers, strength-aware
S_0x13306a8f0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13306a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280461f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e15ae0 .functor NMOS 1, L_0x1280461f0, RS_0x1280133e0, C4<0>, C4<0>;
L_0x122e15bd0 .functor NMOS 1, L_0x122e15ae0, RS_0x1280133e0, C4<0>, C4<0>;
L_0x128046238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15c80 .functor PMOS 1, L_0x128046238, RS_0x1280133e0, C4<0>, C4<0>;
L_0x128046280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e15d70 .functor PMOS 1, L_0x128046280, RS_0x1280133e0, C4<0>, C4<0>;
v0x13306ab30_0 .net/2s *"_ivl_0", 0 0, L_0x1280461f0;  1 drivers
v0x13306abf0_0 .net/2s *"_ivl_2", 0 0, L_0x128046238;  1 drivers
v0x13306aca0_0 .net/2s *"_ivl_4", 0 0, L_0x128046280;  1 drivers
v0x13306ad60_0 .net8 "a", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x13306ae70_0 .net8 "b", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x13306af00_0 .net8 "o1", 0 0, L_0x122e15ae0;  1 drivers, strength-aware
v0x13306afa0_0 .net8 "out", 0 0, RS_0x1280137a0;  alias, 3 drivers, strength-aware
S_0x13306b1c0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133067310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13306c9d0_0 .net8 "a", 0 0, RS_0x128013980;  alias, 3 drivers, strength-aware
v0x13306caf0_0 .net8 "b", 0 0, RS_0x128013d40;  alias, 3 drivers, strength-aware
RS_0x1280142b0 .resolv tri, L_0x122e17020, L_0x122e170d0, L_0x122e17220;
v0x13306cc00_0 .net8 "nand_out1", 0 0, RS_0x1280142b0;  3 drivers, strength-aware
RS_0x128014430 .resolv tri, L_0x122e173c0, L_0x122e17470, L_0x122e175c0;
v0x13306cc90_0 .net8 "nand_out2", 0 0, RS_0x128014430;  3 drivers, strength-aware
v0x13306cd60_0 .net8 "out", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
S_0x13306b410 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13306b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e16f70 .functor NMOS 1, L_0x128046628, RS_0x128013980, C4<0>, C4<0>;
L_0x122e17020 .functor NMOS 1, L_0x122e16f70, RS_0x128013980, C4<0>, C4<0>;
L_0x128046670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e170d0 .functor PMOS 1, L_0x128046670, RS_0x128013980, C4<0>, C4<0>;
L_0x1280466b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e17220 .functor PMOS 1, L_0x1280466b8, RS_0x128013980, C4<0>, C4<0>;
v0x13306b640_0 .net/2s *"_ivl_0", 0 0, L_0x128046628;  1 drivers
v0x13306b700_0 .net/2s *"_ivl_2", 0 0, L_0x128046670;  1 drivers
v0x13306b7b0_0 .net/2s *"_ivl_4", 0 0, L_0x1280466b8;  1 drivers
v0x13306b870_0 .net8 "a", 0 0, RS_0x128013980;  alias, 3 drivers, strength-aware
v0x13306b940_0 .net8 "b", 0 0, RS_0x128013980;  alias, 3 drivers, strength-aware
v0x13306ba10_0 .net8 "o1", 0 0, L_0x122e16f70;  1 drivers, strength-aware
v0x13306baa0_0 .net8 "out", 0 0, RS_0x1280142b0;  alias, 3 drivers, strength-aware
S_0x13306bb60 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13306b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e172d0 .functor NMOS 1, L_0x128046700, RS_0x128013d40, C4<0>, C4<0>;
L_0x122e173c0 .functor NMOS 1, L_0x122e172d0, RS_0x128013d40, C4<0>, C4<0>;
L_0x128046748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e17470 .functor PMOS 1, L_0x128046748, RS_0x128013d40, C4<0>, C4<0>;
L_0x128046790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e175c0 .functor PMOS 1, L_0x128046790, RS_0x128013d40, C4<0>, C4<0>;
v0x13306bd80_0 .net/2s *"_ivl_0", 0 0, L_0x128046700;  1 drivers
v0x13306be30_0 .net/2s *"_ivl_2", 0 0, L_0x128046748;  1 drivers
v0x13306bee0_0 .net/2s *"_ivl_4", 0 0, L_0x128046790;  1 drivers
v0x13306bfa0_0 .net8 "a", 0 0, RS_0x128013d40;  alias, 3 drivers, strength-aware
v0x13306c070_0 .net8 "b", 0 0, RS_0x128013d40;  alias, 3 drivers, strength-aware
v0x13306c140_0 .net8 "o1", 0 0, L_0x122e172d0;  1 drivers, strength-aware
v0x13306c1d0_0 .net8 "out", 0 0, RS_0x128014430;  alias, 3 drivers, strength-aware
S_0x13306c290 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13306b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280467d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e17670 .functor NMOS 1, L_0x1280467d8, RS_0x128014430, C4<0>, C4<0>;
L_0x122e17760 .functor NMOS 1, L_0x122e17670, RS_0x1280142b0, C4<0>, C4<0>;
L_0x128046820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e17810 .functor PMOS 1, L_0x128046820, RS_0x1280142b0, C4<0>, C4<0>;
L_0x128046868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330e9170 .functor PMOS 1, L_0x128046868, RS_0x128014430, C4<0>, C4<0>;
v0x13306c4c0_0 .net/2s *"_ivl_0", 0 0, L_0x1280467d8;  1 drivers
v0x13306c570_0 .net/2s *"_ivl_2", 0 0, L_0x128046820;  1 drivers
v0x13306c620_0 .net/2s *"_ivl_4", 0 0, L_0x128046868;  1 drivers
v0x13306c6e0_0 .net8 "a", 0 0, RS_0x1280142b0;  alias, 3 drivers, strength-aware
v0x13306c790_0 .net8 "b", 0 0, RS_0x128014430;  alias, 3 drivers, strength-aware
v0x13306c860_0 .net8 "o1", 0 0, L_0x122e17670;  1 drivers, strength-aware
v0x13306c8f0_0 .net8 "out", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
S_0x13306d6a0 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x13305e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13306ee50_0 .net8 "a", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
v0x13306eef0_0 .net8 "b", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
RS_0x128014910 .resolv tri, L_0x122e183c0, L_0x122e18470, L_0x122e185c0;
v0x13306ef90_0 .net8 "nand_out1", 0 0, RS_0x128014910;  3 drivers, strength-aware
RS_0x128014a90 .resolv tri, L_0x122e18760, L_0x122e18810, L_0x122e18960;
v0x13306f060_0 .net8 "nand_out2", 0 0, RS_0x128014a90;  3 drivers, strength-aware
v0x13306f130_0 .net8 "out", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
S_0x13306d860 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13306d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e182d0 .functor NMOS 1, L_0x128046a60, RS_0x1280120c0, C4<0>, C4<0>;
L_0x122e183c0 .functor NMOS 1, L_0x122e182d0, RS_0x1280120c0, C4<0>, C4<0>;
L_0x128046aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18470 .functor PMOS 1, L_0x128046aa8, RS_0x1280120c0, C4<0>, C4<0>;
L_0x128046af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e185c0 .functor PMOS 1, L_0x128046af0, RS_0x1280120c0, C4<0>, C4<0>;
v0x13306da90_0 .net/2s *"_ivl_0", 0 0, L_0x128046a60;  1 drivers
v0x13306db40_0 .net/2s *"_ivl_2", 0 0, L_0x128046aa8;  1 drivers
v0x13306dbf0_0 .net/2s *"_ivl_4", 0 0, L_0x128046af0;  1 drivers
v0x13306dcb0_0 .net8 "a", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
v0x13306dd40_0 .net8 "b", 0 0, RS_0x1280120c0;  alias, 3 drivers, strength-aware
v0x13306de90_0 .net8 "o1", 0 0, L_0x122e182d0;  1 drivers, strength-aware
v0x13306df20_0 .net8 "out", 0 0, RS_0x128014910;  alias, 3 drivers, strength-aware
S_0x13306e000 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13306d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e18670 .functor NMOS 1, L_0x128046b38, RS_0x1280135c0, C4<0>, C4<0>;
L_0x122e18760 .functor NMOS 1, L_0x122e18670, RS_0x1280135c0, C4<0>, C4<0>;
L_0x128046b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18810 .functor PMOS 1, L_0x128046b80, RS_0x1280135c0, C4<0>, C4<0>;
L_0x128046bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18960 .functor PMOS 1, L_0x128046bc8, RS_0x1280135c0, C4<0>, C4<0>;
v0x13306e210_0 .net/2s *"_ivl_0", 0 0, L_0x128046b38;  1 drivers
v0x13306e2a0_0 .net/2s *"_ivl_2", 0 0, L_0x128046b80;  1 drivers
v0x13306e340_0 .net/2s *"_ivl_4", 0 0, L_0x128046bc8;  1 drivers
v0x13306e400_0 .net8 "a", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
v0x13306e490_0 .net8 "b", 0 0, RS_0x1280135c0;  alias, 3 drivers, strength-aware
v0x13306e5e0_0 .net8 "o1", 0 0, L_0x122e18670;  1 drivers, strength-aware
v0x13306e670_0 .net8 "out", 0 0, RS_0x128014a90;  alias, 3 drivers, strength-aware
S_0x13306e750 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13306d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e18a10 .functor NMOS 1, L_0x128046c10, RS_0x128014a90, C4<0>, C4<0>;
L_0x122e18b00 .functor NMOS 1, L_0x122e18a10, RS_0x128014910, C4<0>, C4<0>;
L_0x128046c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18bb0 .functor PMOS 1, L_0x128046c58, RS_0x128014910, C4<0>, C4<0>;
L_0x128046ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e18c80 .functor PMOS 1, L_0x128046ca0, RS_0x128014a90, C4<0>, C4<0>;
v0x13306e960_0 .net/2s *"_ivl_0", 0 0, L_0x128046c10;  1 drivers
v0x13306e9f0_0 .net/2s *"_ivl_2", 0 0, L_0x128046c58;  1 drivers
v0x13306eaa0_0 .net/2s *"_ivl_4", 0 0, L_0x128046ca0;  1 drivers
v0x13306eb60_0 .net8 "a", 0 0, RS_0x128014910;  alias, 3 drivers, strength-aware
v0x13306ec10_0 .net8 "b", 0 0, RS_0x128014a90;  alias, 3 drivers, strength-aware
v0x13306ece0_0 .net8 "o1", 0 0, L_0x122e18a10;  1 drivers, strength-aware
v0x13306ed70_0 .net8 "out", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
S_0x13306f7b0 .scope module, "fa41" "FullAdder" 3 63, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x133080770_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133080800_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
RS_0x128015090 .resolv tri, L_0x122e1e510, L_0x122e1e6c0, L_0x122e1e1e0;
v0x133080890_0 .net8 "carry1", 0 0, RS_0x128015090;  3 drivers, strength-aware
RS_0x128016560 .resolv tri, L_0x122e21060, L_0x122e21210, L_0x13307fad0;
v0x133080920_0 .net8 "carry2", 0 0, RS_0x128016560;  3 drivers, strength-aware
v0x1330809b0_0 .net8 "cin", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x133080a80_0 .net8 "cout", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x133080b50_0 .net8 "sum", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
RS_0x128016080 .resolv tri, L_0x122e1dd20, L_0x122e1ddd0, L_0x122e1dea0;
v0x133080c60_0 .net8 "sum1", 0 0, RS_0x128016080;  3 drivers, strength-aware
S_0x13306f9f0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x13306f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x133077090_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133077120_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x1330771b0_0 .net8 "carry", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
v0x133077240_0 .net8 "sum", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
S_0x13306fc10 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x13306f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133070cf0_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133070d90_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
RS_0x128014f10 .resolv tri, L_0x122e1e170, L_0x122e1e260, L_0x122e1e350;
v0x133070e30_0 .net8 "nand_out", 0 0, RS_0x128014f10;  3 drivers, strength-aware
v0x133070ec0_0 .net8 "out", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
S_0x13306fe40 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13306fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047dc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13307b900 .functor NMOS 1, L_0x128047dc8, RS_0x12800aa10, C4<0>, C4<0>;
L_0x122e1e170 .functor NMOS 1, L_0x13307b900, RS_0x128009e40, C4<0>, C4<0>;
L_0x128047e10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1e260 .functor PMOS 1, L_0x128047e10, RS_0x128009e40, C4<0>, C4<0>;
L_0x128047e58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1e350 .functor PMOS 1, L_0x128047e58, RS_0x12800aa10, C4<0>, C4<0>;
v0x133070070_0 .net/2s *"_ivl_0", 0 0, L_0x128047dc8;  1 drivers
v0x133070130_0 .net/2s *"_ivl_2", 0 0, L_0x128047e10;  1 drivers
v0x1330701e0_0 .net/2s *"_ivl_4", 0 0, L_0x128047e58;  1 drivers
v0x1330702a0_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133070370_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x133070480_0 .net8 "o1", 0 0, L_0x13307b900;  1 drivers, strength-aware
v0x133070510_0 .net8 "out", 0 0, RS_0x128014f10;  alias, 3 drivers, strength-aware
S_0x1330705b0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13306fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1e420 .functor NMOS 1, L_0x128047ea0, RS_0x128014f10, C4<0>, C4<0>;
L_0x122e1e510 .functor NMOS 1, L_0x122e1e420, RS_0x128014f10, C4<0>, C4<0>;
L_0x128047ee8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1e6c0 .functor PMOS 1, L_0x128047ee8, RS_0x128014f10, C4<0>, C4<0>;
L_0x128047f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1e1e0 .functor PMOS 1, L_0x128047f30, RS_0x128014f10, C4<0>, C4<0>;
v0x1330707d0_0 .net/2s *"_ivl_0", 0 0, L_0x128047ea0;  1 drivers
v0x133070880_0 .net/2s *"_ivl_2", 0 0, L_0x128047ee8;  1 drivers
v0x133070930_0 .net/2s *"_ivl_4", 0 0, L_0x128047f30;  1 drivers
v0x1330709f0_0 .net8 "a", 0 0, RS_0x128014f10;  alias, 3 drivers, strength-aware
v0x133070aa0_0 .net8 "b", 0 0, RS_0x128014f10;  alias, 3 drivers, strength-aware
v0x133070bb0_0 .net8 "o1", 0 0, L_0x122e1e420;  1 drivers, strength-aware
v0x133070c40_0 .net8 "out", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
S_0x133070f90 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x13306f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133076b60_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
RS_0x128015450 .resolv tri, L_0x122e1c920, L_0x122e1cad0, L_0x122e1cb60;
v0x133076bf0_0 .net8 "and1_out", 0 0, RS_0x128015450;  3 drivers, strength-aware
RS_0x128015810 .resolv tri, L_0x122e1d1a0, L_0x122e1d350, L_0x122e1d3c0;
v0x133076c80_0 .net8 "and2_out", 0 0, RS_0x128015810;  3 drivers, strength-aware
v0x133076d10_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
RS_0x128015630 .resolv tri, L_0x1330742d0, L_0x122e1be30, L_0x122e1bee0;
v0x133076da0_0 .net8 "not_a", 0 0, RS_0x128015630;  3 drivers, strength-aware
RS_0x128015270 .resolv tri, L_0x133074e10, L_0x122e1c240, L_0x122e1c330;
v0x133076ef0_0 .net8 "not_b", 0 0, RS_0x128015270;  3 drivers, strength-aware
v0x133077000_0 .net8 "out", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
S_0x1330711b0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133070f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330722b0_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133072350_0 .net8 "b", 0 0, RS_0x128015270;  alias, 3 drivers, strength-aware
RS_0x1280152d0 .resolv tri, L_0x133076f80, L_0x122e1c670, L_0x122e1c760;
v0x1330723f0_0 .net8 "nand_out", 0 0, RS_0x1280152d0;  3 drivers, strength-aware
v0x1330724a0_0 .net8 "out", 0 0, RS_0x128015450;  alias, 3 drivers, strength-aware
S_0x1330713e0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330711b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280477e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1c400 .functor NMOS 1, L_0x1280477e0, RS_0x128015270, C4<0>, C4<0>;
L_0x133076f80 .functor NMOS 1, L_0x122e1c400, RS_0x128009e40, C4<0>, C4<0>;
L_0x128047828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1c670 .functor PMOS 1, L_0x128047828, RS_0x128009e40, C4<0>, C4<0>;
L_0x128047870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1c760 .functor PMOS 1, L_0x128047870, RS_0x128015270, C4<0>, C4<0>;
v0x133071620_0 .net/2s *"_ivl_0", 0 0, L_0x1280477e0;  1 drivers
v0x1330716e0_0 .net/2s *"_ivl_2", 0 0, L_0x128047828;  1 drivers
v0x133071790_0 .net/2s *"_ivl_4", 0 0, L_0x128047870;  1 drivers
v0x133071850_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133071960_0 .net8 "b", 0 0, RS_0x128015270;  alias, 3 drivers, strength-aware
v0x133071a00_0 .net8 "o1", 0 0, L_0x122e1c400;  1 drivers, strength-aware
v0x133071aa0_0 .net8 "out", 0 0, RS_0x1280152d0;  alias, 3 drivers, strength-aware
S_0x133071b70 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330711b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280478b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1c830 .functor NMOS 1, L_0x1280478b8, RS_0x1280152d0, C4<0>, C4<0>;
L_0x122e1c920 .functor NMOS 1, L_0x122e1c830, RS_0x1280152d0, C4<0>, C4<0>;
L_0x128047900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1cad0 .functor PMOS 1, L_0x128047900, RS_0x1280152d0, C4<0>, C4<0>;
L_0x128047948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1cb60 .functor PMOS 1, L_0x128047948, RS_0x1280152d0, C4<0>, C4<0>;
v0x133071d90_0 .net/2s *"_ivl_0", 0 0, L_0x1280478b8;  1 drivers
v0x133071e40_0 .net/2s *"_ivl_2", 0 0, L_0x128047900;  1 drivers
v0x133071ef0_0 .net/2s *"_ivl_4", 0 0, L_0x128047948;  1 drivers
v0x133071fb0_0 .net8 "a", 0 0, RS_0x1280152d0;  alias, 3 drivers, strength-aware
v0x133072060_0 .net8 "b", 0 0, RS_0x1280152d0;  alias, 3 drivers, strength-aware
v0x133072170_0 .net8 "o1", 0 0, L_0x122e1c830;  1 drivers, strength-aware
v0x133072200_0 .net8 "out", 0 0, RS_0x128015450;  alias, 3 drivers, strength-aware
S_0x133072570 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133070f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133073640_0 .net8 "a", 0 0, RS_0x128015630;  alias, 3 drivers, strength-aware
v0x1330736e0_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
RS_0x128015690 .resolv tri, L_0x122e1cd80, L_0x122e1cf70, L_0x122e1d000;
v0x133073770_0 .net8 "nand_out", 0 0, RS_0x128015690;  3 drivers, strength-aware
v0x133073820_0 .net8 "out", 0 0, RS_0x128015810;  alias, 3 drivers, strength-aware
S_0x133072780 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133072570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1ccd0 .functor NMOS 1, L_0x128047990, RS_0x12800aa10, C4<0>, C4<0>;
L_0x122e1cd80 .functor NMOS 1, L_0x122e1ccd0, RS_0x128015630, C4<0>, C4<0>;
L_0x1280479d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1cf70 .functor PMOS 1, L_0x1280479d8, RS_0x128015630, C4<0>, C4<0>;
L_0x128047a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1d000 .functor PMOS 1, L_0x128047a20, RS_0x12800aa10, C4<0>, C4<0>;
v0x1330729b0_0 .net/2s *"_ivl_0", 0 0, L_0x128047990;  1 drivers
v0x133072a70_0 .net/2s *"_ivl_2", 0 0, L_0x1280479d8;  1 drivers
v0x133072b20_0 .net/2s *"_ivl_4", 0 0, L_0x128047a20;  1 drivers
v0x133072be0_0 .net8 "a", 0 0, RS_0x128015630;  alias, 3 drivers, strength-aware
v0x133072c80_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x133072dd0_0 .net8 "o1", 0 0, L_0x122e1ccd0;  1 drivers, strength-aware
v0x133072e60_0 .net8 "out", 0 0, RS_0x128015690;  alias, 3 drivers, strength-aware
S_0x133072f40 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133072570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1d0b0 .functor NMOS 1, L_0x128047a68, RS_0x128015690, C4<0>, C4<0>;
L_0x122e1d1a0 .functor NMOS 1, L_0x122e1d0b0, RS_0x128015690, C4<0>, C4<0>;
L_0x128047ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1d350 .functor PMOS 1, L_0x128047ab0, RS_0x128015690, C4<0>, C4<0>;
L_0x128047af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1d3c0 .functor PMOS 1, L_0x128047af8, RS_0x128015690, C4<0>, C4<0>;
v0x133073150_0 .net/2s *"_ivl_0", 0 0, L_0x128047a68;  1 drivers
v0x1330731e0_0 .net/2s *"_ivl_2", 0 0, L_0x128047ab0;  1 drivers
v0x133073280_0 .net/2s *"_ivl_4", 0 0, L_0x128047af8;  1 drivers
v0x133073340_0 .net8 "a", 0 0, RS_0x128015690;  alias, 3 drivers, strength-aware
v0x1330733f0_0 .net8 "b", 0 0, RS_0x128015690;  alias, 3 drivers, strength-aware
v0x133073500_0 .net8 "o1", 0 0, L_0x122e1d0b0;  1 drivers, strength-aware
v0x133073590_0 .net8 "out", 0 0, RS_0x128015810;  alias, 3 drivers, strength-aware
S_0x1330738f0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133070f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133074230_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x1330743d0_0 .net8 "out", 0 0, RS_0x128015630;  alias, 3 drivers, strength-aware
S_0x133073ae0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330738f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1bbc0 .functor NMOS 1, L_0x128047630, RS_0x128009e40, C4<0>, C4<0>;
L_0x1330742d0 .functor NMOS 1, L_0x122e1bbc0, RS_0x128009e40, C4<0>, C4<0>;
L_0x128047678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1be30 .functor PMOS 1, L_0x128047678, RS_0x128009e40, C4<0>, C4<0>;
L_0x1280476c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1bee0 .functor PMOS 1, L_0x1280476c0, RS_0x128009e40, C4<0>, C4<0>;
v0x133073d20_0 .net/2s *"_ivl_0", 0 0, L_0x128047630;  1 drivers
v0x133073de0_0 .net/2s *"_ivl_2", 0 0, L_0x128047678;  1 drivers
v0x133073e90_0 .net/2s *"_ivl_4", 0 0, L_0x1280476c0;  1 drivers
v0x133073f50_0 .net8 "a", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x133073fe0_0 .net8 "b", 0 0, RS_0x128009e40;  alias, 3 drivers, strength-aware
v0x1330740b0_0 .net8 "o1", 0 0, L_0x122e1bbc0;  1 drivers, strength-aware
v0x133074150_0 .net8 "out", 0 0, RS_0x128015630;  alias, 3 drivers, strength-aware
S_0x133074460 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133070f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133074d30_0 .net8 "a", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x133074ed0_0 .net8 "out", 0 0, RS_0x128015270;  alias, 3 drivers, strength-aware
S_0x133074600 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133074460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1bf90 .functor NMOS 1, L_0x128047708, RS_0x12800aa10, C4<0>, C4<0>;
L_0x133074e10 .functor NMOS 1, L_0x122e1bf90, RS_0x12800aa10, C4<0>, C4<0>;
L_0x128047750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1c240 .functor PMOS 1, L_0x128047750, RS_0x12800aa10, C4<0>, C4<0>;
L_0x128047798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1c330 .functor PMOS 1, L_0x128047798, RS_0x12800aa10, C4<0>, C4<0>;
v0x133074830_0 .net/2s *"_ivl_0", 0 0, L_0x128047708;  1 drivers
v0x1330748e0_0 .net/2s *"_ivl_2", 0 0, L_0x128047750;  1 drivers
v0x133074990_0 .net/2s *"_ivl_4", 0 0, L_0x128047798;  1 drivers
v0x133074a50_0 .net8 "a", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x133074ae0_0 .net8 "b", 0 0, RS_0x12800aa10;  alias, 3 drivers, strength-aware
v0x133074bb0_0 .net8 "o1", 0 0, L_0x122e1bf90;  1 drivers, strength-aware
v0x133074c50_0 .net8 "out", 0 0, RS_0x128015270;  alias, 3 drivers, strength-aware
S_0x133074f60 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133070f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133076700_0 .net8 "a", 0 0, RS_0x128015450;  alias, 3 drivers, strength-aware
v0x133076820_0 .net8 "b", 0 0, RS_0x128015810;  alias, 3 drivers, strength-aware
RS_0x128015d80 .resolv tri, L_0x122e1d5e0, L_0x122e1d690, L_0x122e1d7e0;
v0x133076930_0 .net8 "nand_out1", 0 0, RS_0x128015d80;  3 drivers, strength-aware
RS_0x128015f00 .resolv tri, L_0x122e1d980, L_0x122e1da30, L_0x122e1db80;
v0x1330769c0_0 .net8 "nand_out2", 0 0, RS_0x128015f00;  3 drivers, strength-aware
v0x133076a90_0 .net8 "out", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
S_0x133075160 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x133074f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1d530 .functor NMOS 1, L_0x128047b40, RS_0x128015450, C4<0>, C4<0>;
L_0x122e1d5e0 .functor NMOS 1, L_0x122e1d530, RS_0x128015450, C4<0>, C4<0>;
L_0x128047b88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1d690 .functor PMOS 1, L_0x128047b88, RS_0x128015450, C4<0>, C4<0>;
L_0x128047bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1d7e0 .functor PMOS 1, L_0x128047bd0, RS_0x128015450, C4<0>, C4<0>;
v0x133075370_0 .net/2s *"_ivl_0", 0 0, L_0x128047b40;  1 drivers
v0x133075430_0 .net/2s *"_ivl_2", 0 0, L_0x128047b88;  1 drivers
v0x1330754e0_0 .net/2s *"_ivl_4", 0 0, L_0x128047bd0;  1 drivers
v0x1330755a0_0 .net8 "a", 0 0, RS_0x128015450;  alias, 3 drivers, strength-aware
v0x133075670_0 .net8 "b", 0 0, RS_0x128015450;  alias, 3 drivers, strength-aware
v0x133075740_0 .net8 "o1", 0 0, L_0x122e1d530;  1 drivers, strength-aware
v0x1330757d0_0 .net8 "out", 0 0, RS_0x128015d80;  alias, 3 drivers, strength-aware
S_0x133075890 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x133074f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047c18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1d890 .functor NMOS 1, L_0x128047c18, RS_0x128015810, C4<0>, C4<0>;
L_0x122e1d980 .functor NMOS 1, L_0x122e1d890, RS_0x128015810, C4<0>, C4<0>;
L_0x128047c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1da30 .functor PMOS 1, L_0x128047c60, RS_0x128015810, C4<0>, C4<0>;
L_0x128047ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1db80 .functor PMOS 1, L_0x128047ca8, RS_0x128015810, C4<0>, C4<0>;
v0x133075ab0_0 .net/2s *"_ivl_0", 0 0, L_0x128047c18;  1 drivers
v0x133075b60_0 .net/2s *"_ivl_2", 0 0, L_0x128047c60;  1 drivers
v0x133075c10_0 .net/2s *"_ivl_4", 0 0, L_0x128047ca8;  1 drivers
v0x133075cd0_0 .net8 "a", 0 0, RS_0x128015810;  alias, 3 drivers, strength-aware
v0x133075da0_0 .net8 "b", 0 0, RS_0x128015810;  alias, 3 drivers, strength-aware
v0x133075e70_0 .net8 "o1", 0 0, L_0x122e1d890;  1 drivers, strength-aware
v0x133075f00_0 .net8 "out", 0 0, RS_0x128015f00;  alias, 3 drivers, strength-aware
S_0x133075fc0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x133074f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1dc30 .functor NMOS 1, L_0x128047cf0, RS_0x128015f00, C4<0>, C4<0>;
L_0x122e1dd20 .functor NMOS 1, L_0x122e1dc30, RS_0x128015d80, C4<0>, C4<0>;
L_0x128047d38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ddd0 .functor PMOS 1, L_0x128047d38, RS_0x128015d80, C4<0>, C4<0>;
L_0x128047d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1dea0 .functor PMOS 1, L_0x128047d80, RS_0x128015f00, C4<0>, C4<0>;
v0x1330761f0_0 .net/2s *"_ivl_0", 0 0, L_0x128047cf0;  1 drivers
v0x1330762a0_0 .net/2s *"_ivl_2", 0 0, L_0x128047d38;  1 drivers
v0x133076350_0 .net/2s *"_ivl_4", 0 0, L_0x128047d80;  1 drivers
v0x133076410_0 .net8 "a", 0 0, RS_0x128015d80;  alias, 3 drivers, strength-aware
v0x1330764c0_0 .net8 "b", 0 0, RS_0x128015f00;  alias, 3 drivers, strength-aware
v0x133076590_0 .net8 "o1", 0 0, L_0x122e1dc30;  1 drivers, strength-aware
v0x133076620_0 .net8 "out", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
S_0x1330772d0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x13306f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x13307e950_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x13307e9e0_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13307ea70_0 .net8 "carry", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
v0x13307eb00_0 .net8 "sum", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
S_0x133077500 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330772d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330785f0_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x133078690_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
RS_0x1280163e0 .resolv tri, L_0x122e20cc0, L_0x122e20db0, L_0x122e20ea0;
v0x1330787b0_0 .net8 "nand_out", 0 0, RS_0x1280163e0;  3 drivers, strength-aware
v0x133078840_0 .net8 "out", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
S_0x133077730 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133077500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e20bd0 .functor NMOS 1, L_0x128048710, RS_0x128011c40, C4<0>, C4<0>;
L_0x122e20cc0 .functor NMOS 1, L_0x122e20bd0, RS_0x128016080, C4<0>, C4<0>;
L_0x128048758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e20db0 .functor PMOS 1, L_0x128048758, RS_0x128016080, C4<0>, C4<0>;
L_0x1280487a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e20ea0 .functor PMOS 1, L_0x1280487a0, RS_0x128011c40, C4<0>, C4<0>;
v0x133077970_0 .net/2s *"_ivl_0", 0 0, L_0x128048710;  1 drivers
v0x133077a30_0 .net/2s *"_ivl_2", 0 0, L_0x128048758;  1 drivers
v0x133077ae0_0 .net/2s *"_ivl_4", 0 0, L_0x1280487a0;  1 drivers
v0x133077ba0_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x133077cb0_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x133077d40_0 .net8 "o1", 0 0, L_0x122e20bd0;  1 drivers, strength-aware
v0x133077de0_0 .net8 "out", 0 0, RS_0x1280163e0;  alias, 3 drivers, strength-aware
S_0x133077eb0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133077500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280487e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e20f70 .functor NMOS 1, L_0x1280487e8, RS_0x1280163e0, C4<0>, C4<0>;
L_0x122e21060 .functor NMOS 1, L_0x122e20f70, RS_0x1280163e0, C4<0>, C4<0>;
L_0x128048830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21210 .functor PMOS 1, L_0x128048830, RS_0x1280163e0, C4<0>, C4<0>;
L_0x128048878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13307fad0 .functor PMOS 1, L_0x128048878, RS_0x1280163e0, C4<0>, C4<0>;
v0x1330780d0_0 .net/2s *"_ivl_0", 0 0, L_0x1280487e8;  1 drivers
v0x133078180_0 .net/2s *"_ivl_2", 0 0, L_0x128048830;  1 drivers
v0x133078230_0 .net/2s *"_ivl_4", 0 0, L_0x128048878;  1 drivers
v0x1330782f0_0 .net8 "a", 0 0, RS_0x1280163e0;  alias, 3 drivers, strength-aware
v0x1330783a0_0 .net8 "b", 0 0, RS_0x1280163e0;  alias, 3 drivers, strength-aware
v0x1330784b0_0 .net8 "o1", 0 0, L_0x122e20f70;  1 drivers, strength-aware
v0x133078540_0 .net8 "out", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
S_0x1330788d0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330772d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13307e420_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
RS_0x128016920 .resolv tri, L_0x122e1f450, L_0x122e1f600, L_0x122e1f690;
v0x13307e4b0_0 .net8 "and1_out", 0 0, RS_0x128016920;  3 drivers, strength-aware
RS_0x128016ce0 .resolv tri, L_0x122e1fcd0, L_0x122e1fe80, L_0x122e1ff10;
v0x13307e540_0 .net8 "and2_out", 0 0, RS_0x128016ce0;  3 drivers, strength-aware
v0x13307e5d0_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
RS_0x128016b00 .resolv tri, L_0x122e1e960, L_0x122e1ea10, L_0x122e1eb00;
v0x13307e660_0 .net8 "not_a", 0 0, RS_0x128016b00;  3 drivers, strength-aware
RS_0x128016740 .resolv tri, L_0x122e1ecc0, L_0x122e1ed70, L_0x122e1ee60;
v0x13307e7b0_0 .net8 "not_b", 0 0, RS_0x128016740;  3 drivers, strength-aware
v0x13307e8c0_0 .net8 "out", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
S_0x133078af0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330788d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133079bb0_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x133079c50_0 .net8 "b", 0 0, RS_0x128016740;  alias, 3 drivers, strength-aware
RS_0x1280167a0 .resolv tri, L_0x13307e840, L_0x122e1f1a0, L_0x122e1f290;
v0x133079cf0_0 .net8 "nand_out", 0 0, RS_0x1280167a0;  3 drivers, strength-aware
v0x133079da0_0 .net8 "out", 0 0, RS_0x128016920;  alias, 3 drivers, strength-aware
S_0x133078d20 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133078af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1ef30 .functor NMOS 1, L_0x128048128, RS_0x128016740, C4<0>, C4<0>;
L_0x13307e840 .functor NMOS 1, L_0x122e1ef30, RS_0x128016080, C4<0>, C4<0>;
L_0x128048170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1f1a0 .functor PMOS 1, L_0x128048170, RS_0x128016080, C4<0>, C4<0>;
L_0x1280481b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1f290 .functor PMOS 1, L_0x1280481b8, RS_0x128016740, C4<0>, C4<0>;
v0x133078f60_0 .net/2s *"_ivl_0", 0 0, L_0x128048128;  1 drivers
v0x133079020_0 .net/2s *"_ivl_2", 0 0, L_0x128048170;  1 drivers
v0x1330790d0_0 .net/2s *"_ivl_4", 0 0, L_0x1280481b8;  1 drivers
v0x133079190_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x133079220_0 .net8 "b", 0 0, RS_0x128016740;  alias, 3 drivers, strength-aware
v0x133079300_0 .net8 "o1", 0 0, L_0x122e1ef30;  1 drivers, strength-aware
v0x1330793a0_0 .net8 "out", 0 0, RS_0x1280167a0;  alias, 3 drivers, strength-aware
S_0x133079470 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133078af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1f360 .functor NMOS 1, L_0x128048200, RS_0x1280167a0, C4<0>, C4<0>;
L_0x122e1f450 .functor NMOS 1, L_0x122e1f360, RS_0x1280167a0, C4<0>, C4<0>;
L_0x128048248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1f600 .functor PMOS 1, L_0x128048248, RS_0x1280167a0, C4<0>, C4<0>;
L_0x128048290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1f690 .functor PMOS 1, L_0x128048290, RS_0x1280167a0, C4<0>, C4<0>;
v0x133079690_0 .net/2s *"_ivl_0", 0 0, L_0x128048200;  1 drivers
v0x133079740_0 .net/2s *"_ivl_2", 0 0, L_0x128048248;  1 drivers
v0x1330797f0_0 .net/2s *"_ivl_4", 0 0, L_0x128048290;  1 drivers
v0x1330798b0_0 .net8 "a", 0 0, RS_0x1280167a0;  alias, 3 drivers, strength-aware
v0x133079960_0 .net8 "b", 0 0, RS_0x1280167a0;  alias, 3 drivers, strength-aware
v0x133079a70_0 .net8 "o1", 0 0, L_0x122e1f360;  1 drivers, strength-aware
v0x133079b00_0 .net8 "out", 0 0, RS_0x128016920;  alias, 3 drivers, strength-aware
S_0x133079e70 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330788d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13307af00_0 .net8 "a", 0 0, RS_0x128016b00;  alias, 3 drivers, strength-aware
v0x13307afa0_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
RS_0x128016b60 .resolv tri, L_0x122e1f8b0, L_0x122e1faa0, L_0x122e1fb30;
v0x13307b030_0 .net8 "nand_out", 0 0, RS_0x128016b60;  3 drivers, strength-aware
v0x13307b0e0_0 .net8 "out", 0 0, RS_0x128016ce0;  alias, 3 drivers, strength-aware
S_0x13307a080 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133079e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280482d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1f800 .functor NMOS 1, L_0x1280482d8, RS_0x128011c40, C4<0>, C4<0>;
L_0x122e1f8b0 .functor NMOS 1, L_0x122e1f800, RS_0x128016b00, C4<0>, C4<0>;
L_0x128048320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1faa0 .functor PMOS 1, L_0x128048320, RS_0x128016b00, C4<0>, C4<0>;
L_0x128048368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1fb30 .functor PMOS 1, L_0x128048368, RS_0x128011c40, C4<0>, C4<0>;
v0x13307a2b0_0 .net/2s *"_ivl_0", 0 0, L_0x1280482d8;  1 drivers
v0x13307a370_0 .net/2s *"_ivl_2", 0 0, L_0x128048320;  1 drivers
v0x13307a420_0 .net/2s *"_ivl_4", 0 0, L_0x128048368;  1 drivers
v0x13307a4e0_0 .net8 "a", 0 0, RS_0x128016b00;  alias, 3 drivers, strength-aware
v0x13307a580_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13307a650_0 .net8 "o1", 0 0, L_0x122e1f800;  1 drivers, strength-aware
v0x13307a6f0_0 .net8 "out", 0 0, RS_0x128016b60;  alias, 3 drivers, strength-aware
S_0x13307a7c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133079e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280483b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1fbe0 .functor NMOS 1, L_0x1280483b0, RS_0x128016b60, C4<0>, C4<0>;
L_0x122e1fcd0 .functor NMOS 1, L_0x122e1fbe0, RS_0x128016b60, C4<0>, C4<0>;
L_0x1280483f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1fe80 .functor PMOS 1, L_0x1280483f8, RS_0x128016b60, C4<0>, C4<0>;
L_0x128048440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ff10 .functor PMOS 1, L_0x128048440, RS_0x128016b60, C4<0>, C4<0>;
v0x13307a9e0_0 .net/2s *"_ivl_0", 0 0, L_0x1280483b0;  1 drivers
v0x13307aa90_0 .net/2s *"_ivl_2", 0 0, L_0x1280483f8;  1 drivers
v0x13307ab40_0 .net/2s *"_ivl_4", 0 0, L_0x128048440;  1 drivers
v0x13307ac00_0 .net8 "a", 0 0, RS_0x128016b60;  alias, 3 drivers, strength-aware
v0x13307acb0_0 .net8 "b", 0 0, RS_0x128016b60;  alias, 3 drivers, strength-aware
v0x13307adc0_0 .net8 "o1", 0 0, L_0x122e1fbe0;  1 drivers, strength-aware
v0x13307ae50_0 .net8 "out", 0 0, RS_0x128016ce0;  alias, 3 drivers, strength-aware
S_0x13307b1b0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330788d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13307bb90_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x13307bc20_0 .net8 "out", 0 0, RS_0x128016b00;  alias, 3 drivers, strength-aware
S_0x13307b3a0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13307b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1e870 .functor NMOS 1, L_0x128047f78, RS_0x128016080, C4<0>, C4<0>;
L_0x122e1e960 .functor NMOS 1, L_0x122e1e870, RS_0x128016080, C4<0>, C4<0>;
L_0x128047fc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ea10 .functor PMOS 1, L_0x128047fc0, RS_0x128016080, C4<0>, C4<0>;
L_0x128048008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1eb00 .functor PMOS 1, L_0x128048008, RS_0x128016080, C4<0>, C4<0>;
v0x13307b5e0_0 .net/2s *"_ivl_0", 0 0, L_0x128047f78;  1 drivers
v0x13307b6a0_0 .net/2s *"_ivl_2", 0 0, L_0x128047fc0;  1 drivers
v0x13307b750_0 .net/2s *"_ivl_4", 0 0, L_0x128048008;  1 drivers
v0x13307b810_0 .net8 "a", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x13307b9a0_0 .net8 "b", 0 0, RS_0x128016080;  alias, 3 drivers, strength-aware
v0x13307ba70_0 .net8 "o1", 0 0, L_0x122e1e870;  1 drivers, strength-aware
v0x13307bb00_0 .net8 "out", 0 0, RS_0x128016b00;  alias, 3 drivers, strength-aware
S_0x13307bcb0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330788d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13307c6d0_0 .net8 "a", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13307c760_0 .net8 "out", 0 0, RS_0x128016740;  alias, 3 drivers, strength-aware
S_0x13307bea0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13307bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1ebd0 .functor NMOS 1, L_0x128048050, RS_0x128011c40, C4<0>, C4<0>;
L_0x122e1ecc0 .functor NMOS 1, L_0x122e1ebd0, RS_0x128011c40, C4<0>, C4<0>;
L_0x128048098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ed70 .functor PMOS 1, L_0x128048098, RS_0x128011c40, C4<0>, C4<0>;
L_0x1280480e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ee60 .functor PMOS 1, L_0x1280480e0, RS_0x128011c40, C4<0>, C4<0>;
v0x13307c0e0_0 .net/2s *"_ivl_0", 0 0, L_0x128048050;  1 drivers
v0x13307c1a0_0 .net/2s *"_ivl_2", 0 0, L_0x128048098;  1 drivers
v0x13307c250_0 .net/2s *"_ivl_4", 0 0, L_0x1280480e0;  1 drivers
v0x13307c310_0 .net8 "a", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13307c3a0_0 .net8 "b", 0 0, RS_0x128011c40;  alias, 3 drivers, strength-aware
v0x13307c570_0 .net8 "o1", 0 0, L_0x122e1ebd0;  1 drivers, strength-aware
v0x13307c600_0 .net8 "out", 0 0, RS_0x128016740;  alias, 3 drivers, strength-aware
S_0x13307c7f0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330788d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13307dfc0_0 .net8 "a", 0 0, RS_0x128016920;  alias, 3 drivers, strength-aware
v0x13307e0e0_0 .net8 "b", 0 0, RS_0x128016ce0;  alias, 3 drivers, strength-aware
RS_0x128017250 .resolv tri, L_0x122e20130, L_0x122e201e0, L_0x122e20330;
v0x13307e1f0_0 .net8 "nand_out1", 0 0, RS_0x128017250;  3 drivers, strength-aware
RS_0x1280173d0 .resolv tri, L_0x122e204d0, L_0x122e20580, L_0x122e206d0;
v0x13307e280_0 .net8 "nand_out2", 0 0, RS_0x1280173d0;  3 drivers, strength-aware
v0x13307e350_0 .net8 "out", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
S_0x13307ca00 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13307c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e20080 .functor NMOS 1, L_0x128048488, RS_0x128016920, C4<0>, C4<0>;
L_0x122e20130 .functor NMOS 1, L_0x122e20080, RS_0x128016920, C4<0>, C4<0>;
L_0x1280484d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e201e0 .functor PMOS 1, L_0x1280484d0, RS_0x128016920, C4<0>, C4<0>;
L_0x128048518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e20330 .functor PMOS 1, L_0x128048518, RS_0x128016920, C4<0>, C4<0>;
v0x13307cc30_0 .net/2s *"_ivl_0", 0 0, L_0x128048488;  1 drivers
v0x13307ccf0_0 .net/2s *"_ivl_2", 0 0, L_0x1280484d0;  1 drivers
v0x13307cda0_0 .net/2s *"_ivl_4", 0 0, L_0x128048518;  1 drivers
v0x13307ce60_0 .net8 "a", 0 0, RS_0x128016920;  alias, 3 drivers, strength-aware
v0x13307cf30_0 .net8 "b", 0 0, RS_0x128016920;  alias, 3 drivers, strength-aware
v0x13307d000_0 .net8 "o1", 0 0, L_0x122e20080;  1 drivers, strength-aware
v0x13307d090_0 .net8 "out", 0 0, RS_0x128017250;  alias, 3 drivers, strength-aware
S_0x13307d150 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13307c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e203e0 .functor NMOS 1, L_0x128048560, RS_0x128016ce0, C4<0>, C4<0>;
L_0x122e204d0 .functor NMOS 1, L_0x122e203e0, RS_0x128016ce0, C4<0>, C4<0>;
L_0x1280485a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e20580 .functor PMOS 1, L_0x1280485a8, RS_0x128016ce0, C4<0>, C4<0>;
L_0x1280485f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e206d0 .functor PMOS 1, L_0x1280485f0, RS_0x128016ce0, C4<0>, C4<0>;
v0x13307d370_0 .net/2s *"_ivl_0", 0 0, L_0x128048560;  1 drivers
v0x13307d420_0 .net/2s *"_ivl_2", 0 0, L_0x1280485a8;  1 drivers
v0x13307d4d0_0 .net/2s *"_ivl_4", 0 0, L_0x1280485f0;  1 drivers
v0x13307d590_0 .net8 "a", 0 0, RS_0x128016ce0;  alias, 3 drivers, strength-aware
v0x13307d660_0 .net8 "b", 0 0, RS_0x128016ce0;  alias, 3 drivers, strength-aware
v0x13307d730_0 .net8 "o1", 0 0, L_0x122e203e0;  1 drivers, strength-aware
v0x13307d7c0_0 .net8 "out", 0 0, RS_0x1280173d0;  alias, 3 drivers, strength-aware
S_0x13307d880 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13307c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e20780 .functor NMOS 1, L_0x128048638, RS_0x1280173d0, C4<0>, C4<0>;
L_0x122e20870 .functor NMOS 1, L_0x122e20780, RS_0x128017250, C4<0>, C4<0>;
L_0x128048680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330838a0 .functor PMOS 1, L_0x128048680, RS_0x128017250, C4<0>, C4<0>;
L_0x1280486c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e20b20 .functor PMOS 1, L_0x1280486c8, RS_0x1280173d0, C4<0>, C4<0>;
v0x13307dab0_0 .net/2s *"_ivl_0", 0 0, L_0x128048638;  1 drivers
v0x13307db60_0 .net/2s *"_ivl_2", 0 0, L_0x128048680;  1 drivers
v0x13307dc10_0 .net/2s *"_ivl_4", 0 0, L_0x1280486c8;  1 drivers
v0x13307dcd0_0 .net8 "a", 0 0, RS_0x128017250;  alias, 3 drivers, strength-aware
v0x13307dd80_0 .net8 "b", 0 0, RS_0x1280173d0;  alias, 3 drivers, strength-aware
v0x13307de50_0 .net8 "o1", 0 0, L_0x122e20780;  1 drivers, strength-aware
v0x13307dee0_0 .net8 "out", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
S_0x13307eb90 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x13306f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330803c0_0 .net8 "a", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
v0x133080460_0 .net8 "b", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
RS_0x1280178b0 .resolv tri, L_0x122e214d0, L_0x122e21580, L_0x122e216d0;
v0x133080500_0 .net8 "nand_out1", 0 0, RS_0x1280178b0;  3 drivers, strength-aware
RS_0x128017a30 .resolv tri, L_0x122e21870, L_0x122e21920, L_0x122e21a70;
v0x1330805d0_0 .net8 "nand_out2", 0 0, RS_0x128017a30;  3 drivers, strength-aware
v0x1330806a0_0 .net8 "out", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
S_0x13307edc0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13307eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280488c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e213e0 .functor NMOS 1, L_0x1280488c0, RS_0x128015090, C4<0>, C4<0>;
L_0x122e214d0 .functor NMOS 1, L_0x122e213e0, RS_0x128015090, C4<0>, C4<0>;
L_0x128048908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21580 .functor PMOS 1, L_0x128048908, RS_0x128015090, C4<0>, C4<0>;
L_0x128048950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e216d0 .functor PMOS 1, L_0x128048950, RS_0x128015090, C4<0>, C4<0>;
v0x13307eff0_0 .net/2s *"_ivl_0", 0 0, L_0x1280488c0;  1 drivers
v0x13307f0b0_0 .net/2s *"_ivl_2", 0 0, L_0x128048908;  1 drivers
v0x13307f160_0 .net/2s *"_ivl_4", 0 0, L_0x128048950;  1 drivers
v0x13307f220_0 .net8 "a", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
v0x13307f2b0_0 .net8 "b", 0 0, RS_0x128015090;  alias, 3 drivers, strength-aware
v0x13307f400_0 .net8 "o1", 0 0, L_0x122e213e0;  1 drivers, strength-aware
v0x13307f490_0 .net8 "out", 0 0, RS_0x1280178b0;  alias, 3 drivers, strength-aware
S_0x13307f570 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13307eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e21780 .functor NMOS 1, L_0x128048998, RS_0x128016560, C4<0>, C4<0>;
L_0x122e21870 .functor NMOS 1, L_0x122e21780, RS_0x128016560, C4<0>, C4<0>;
L_0x1280489e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21920 .functor PMOS 1, L_0x1280489e0, RS_0x128016560, C4<0>, C4<0>;
L_0x128048a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21a70 .functor PMOS 1, L_0x128048a28, RS_0x128016560, C4<0>, C4<0>;
v0x13307f780_0 .net/2s *"_ivl_0", 0 0, L_0x128048998;  1 drivers
v0x13307f810_0 .net/2s *"_ivl_2", 0 0, L_0x1280489e0;  1 drivers
v0x13307f8b0_0 .net/2s *"_ivl_4", 0 0, L_0x128048a28;  1 drivers
v0x13307f970_0 .net8 "a", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
v0x13307fa00_0 .net8 "b", 0 0, RS_0x128016560;  alias, 3 drivers, strength-aware
v0x13307fb50_0 .net8 "o1", 0 0, L_0x122e21780;  1 drivers, strength-aware
v0x13307fbe0_0 .net8 "out", 0 0, RS_0x128017a30;  alias, 3 drivers, strength-aware
S_0x13307fcc0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13307eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e21b20 .functor NMOS 1, L_0x128048a70, RS_0x128017a30, C4<0>, C4<0>;
L_0x122e21c10 .functor NMOS 1, L_0x122e21b20, RS_0x1280178b0, C4<0>, C4<0>;
L_0x128048ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21cc0 .functor PMOS 1, L_0x128048ab8, RS_0x1280178b0, C4<0>, C4<0>;
L_0x128048b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e21d90 .functor PMOS 1, L_0x128048b00, RS_0x128017a30, C4<0>, C4<0>;
v0x13307fed0_0 .net/2s *"_ivl_0", 0 0, L_0x128048a70;  1 drivers
v0x13307ff60_0 .net/2s *"_ivl_2", 0 0, L_0x128048ab8;  1 drivers
v0x133080010_0 .net/2s *"_ivl_4", 0 0, L_0x128048b00;  1 drivers
v0x1330800d0_0 .net8 "a", 0 0, RS_0x1280178b0;  alias, 3 drivers, strength-aware
v0x133080180_0 .net8 "b", 0 0, RS_0x128017a30;  alias, 3 drivers, strength-aware
v0x133080250_0 .net8 "o1", 0 0, L_0x122e21b20;  1 drivers, strength-aware
v0x1330802e0_0 .net8 "out", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
S_0x133080d20 .scope module, "fa42" "FullAdder" 3 64, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x133091c80_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133091d10_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
RS_0x128018030 .resolv tri, L_0x122e24850, L_0x122e24a00, L_0x122e24520;
v0x133091da0_0 .net8 "carry1", 0 0, RS_0x128018030;  3 drivers, strength-aware
RS_0x128019500 .resolv tri, L_0x122e273a0, L_0x122e27550, L_0x133090fe0;
v0x133091e30_0 .net8 "carry2", 0 0, RS_0x128019500;  3 drivers, strength-aware
v0x133091ec0_0 .net8 "cin", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x133091f90_0 .net8 "cout", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x133092060_0 .net8 "sum", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
RS_0x128019020 .resolv tri, L_0x122e24060, L_0x122e24110, L_0x122e241e0;
v0x133092170_0 .net8 "sum1", 0 0, RS_0x128019020;  3 drivers, strength-aware
S_0x133080f60 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x133080d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330885a0_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133088630_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x1330886c0_0 .net8 "carry", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
v0x133088750_0 .net8 "sum", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
S_0x133081180 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133080f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133082240_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x1330822e0_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
RS_0x128017eb0 .resolv tri, L_0x122e244b0, L_0x122e245a0, L_0x122e24690;
v0x133082380_0 .net8 "nand_out", 0 0, RS_0x128017eb0;  3 drivers, strength-aware
v0x133082410_0 .net8 "out", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
S_0x1330813b0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133081180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280492e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13308ce10 .functor NMOS 1, L_0x1280492e0, RS_0x12800b5e0, C4<0>, C4<0>;
L_0x122e244b0 .functor NMOS 1, L_0x13308ce10, RS_0x128017550, C4<0>, C4<0>;
L_0x128049328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e245a0 .functor PMOS 1, L_0x128049328, RS_0x128017550, C4<0>, C4<0>;
L_0x128049370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24690 .functor PMOS 1, L_0x128049370, RS_0x12800b5e0, C4<0>, C4<0>;
v0x1330815e0_0 .net/2s *"_ivl_0", 0 0, L_0x1280492e0;  1 drivers
v0x1330816a0_0 .net/2s *"_ivl_2", 0 0, L_0x128049328;  1 drivers
v0x133081750_0 .net/2s *"_ivl_4", 0 0, L_0x128049370;  1 drivers
v0x133081810_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x1330818a0_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x1330819b0_0 .net8 "o1", 0 0, L_0x13308ce10;  1 drivers, strength-aware
v0x133081a40_0 .net8 "out", 0 0, RS_0x128017eb0;  alias, 3 drivers, strength-aware
S_0x133081b00 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133081180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280493b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e24760 .functor NMOS 1, L_0x1280493b8, RS_0x128017eb0, C4<0>, C4<0>;
L_0x122e24850 .functor NMOS 1, L_0x122e24760, RS_0x128017eb0, C4<0>, C4<0>;
L_0x128049400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24a00 .functor PMOS 1, L_0x128049400, RS_0x128017eb0, C4<0>, C4<0>;
L_0x128049448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24520 .functor PMOS 1, L_0x128049448, RS_0x128017eb0, C4<0>, C4<0>;
v0x133081d20_0 .net/2s *"_ivl_0", 0 0, L_0x1280493b8;  1 drivers
v0x133081dd0_0 .net/2s *"_ivl_2", 0 0, L_0x128049400;  1 drivers
v0x133081e80_0 .net/2s *"_ivl_4", 0 0, L_0x128049448;  1 drivers
v0x133081f40_0 .net8 "a", 0 0, RS_0x128017eb0;  alias, 3 drivers, strength-aware
v0x133081ff0_0 .net8 "b", 0 0, RS_0x128017eb0;  alias, 3 drivers, strength-aware
v0x133082100_0 .net8 "o1", 0 0, L_0x122e24760;  1 drivers, strength-aware
v0x133082190_0 .net8 "out", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
S_0x1330824e0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133080f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133088070_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
RS_0x1280183f0 .resolv tri, L_0x122e22c60, L_0x122e22e10, L_0x122e22ea0;
v0x133088100_0 .net8 "and1_out", 0 0, RS_0x1280183f0;  3 drivers, strength-aware
RS_0x1280187b0 .resolv tri, L_0x122e234e0, L_0x122e23690, L_0x122e23700;
v0x133088190_0 .net8 "and2_out", 0 0, RS_0x1280187b0;  3 drivers, strength-aware
v0x133088220_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
RS_0x1280185d0 .resolv tri, L_0x122e22060, L_0x122e22110, L_0x122e22200;
v0x1330882b0_0 .net8 "not_a", 0 0, RS_0x1280185d0;  3 drivers, strength-aware
RS_0x128018210 .resolv tri, L_0x133086320, L_0x122e22580, L_0x122e22670;
v0x133088400_0 .net8 "not_b", 0 0, RS_0x128018210;  3 drivers, strength-aware
v0x133088510_0 .net8 "out", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
S_0x133082700 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330837c0_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133083960_0 .net8 "b", 0 0, RS_0x128018210;  alias, 3 drivers, strength-aware
RS_0x128018270 .resolv tri, L_0x133088490, L_0x122e229b0, L_0x122e22aa0;
v0x1330839f0_0 .net8 "nand_out", 0 0, RS_0x128018270;  3 drivers, strength-aware
v0x133083a80_0 .net8 "out", 0 0, RS_0x1280183f0;  alias, 3 drivers, strength-aware
S_0x133082930 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133082700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e22740 .functor NMOS 1, L_0x128048cf8, RS_0x128018210, C4<0>, C4<0>;
L_0x133088490 .functor NMOS 1, L_0x122e22740, RS_0x128017550, C4<0>, C4<0>;
L_0x128048d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e229b0 .functor PMOS 1, L_0x128048d40, RS_0x128017550, C4<0>, C4<0>;
L_0x128048d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22aa0 .functor PMOS 1, L_0x128048d88, RS_0x128018210, C4<0>, C4<0>;
v0x133082b70_0 .net/2s *"_ivl_0", 0 0, L_0x128048cf8;  1 drivers
v0x133082c30_0 .net/2s *"_ivl_2", 0 0, L_0x128048d40;  1 drivers
v0x133082ce0_0 .net/2s *"_ivl_4", 0 0, L_0x128048d88;  1 drivers
v0x133082da0_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133082e30_0 .net8 "b", 0 0, RS_0x128018210;  alias, 3 drivers, strength-aware
v0x133082f10_0 .net8 "o1", 0 0, L_0x122e22740;  1 drivers, strength-aware
v0x133082fb0_0 .net8 "out", 0 0, RS_0x128018270;  alias, 3 drivers, strength-aware
S_0x133083080 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133082700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e22b70 .functor NMOS 1, L_0x128048dd0, RS_0x128018270, C4<0>, C4<0>;
L_0x122e22c60 .functor NMOS 1, L_0x122e22b70, RS_0x128018270, C4<0>, C4<0>;
L_0x128048e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22e10 .functor PMOS 1, L_0x128048e18, RS_0x128018270, C4<0>, C4<0>;
L_0x128048e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22ea0 .functor PMOS 1, L_0x128048e60, RS_0x128018270, C4<0>, C4<0>;
v0x1330832a0_0 .net/2s *"_ivl_0", 0 0, L_0x128048dd0;  1 drivers
v0x133083350_0 .net/2s *"_ivl_2", 0 0, L_0x128048e18;  1 drivers
v0x133083400_0 .net/2s *"_ivl_4", 0 0, L_0x128048e60;  1 drivers
v0x1330834c0_0 .net8 "a", 0 0, RS_0x128018270;  alias, 3 drivers, strength-aware
v0x133083570_0 .net8 "b", 0 0, RS_0x128018270;  alias, 3 drivers, strength-aware
v0x133083680_0 .net8 "o1", 0 0, L_0x122e22b70;  1 drivers, strength-aware
v0x133083710_0 .net8 "out", 0 0, RS_0x1280183f0;  alias, 3 drivers, strength-aware
S_0x133083b10 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133084bd0_0 .net8 "a", 0 0, RS_0x1280185d0;  alias, 3 drivers, strength-aware
v0x133084c70_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
RS_0x128018630 .resolv tri, L_0x122e230c0, L_0x122e232b0, L_0x122e23340;
v0x133084d00_0 .net8 "nand_out", 0 0, RS_0x128018630;  3 drivers, strength-aware
v0x133084db0_0 .net8 "out", 0 0, RS_0x1280187b0;  alias, 3 drivers, strength-aware
S_0x133083d20 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133083b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e23010 .functor NMOS 1, L_0x128048ea8, RS_0x12800b5e0, C4<0>, C4<0>;
L_0x122e230c0 .functor NMOS 1, L_0x122e23010, RS_0x1280185d0, C4<0>, C4<0>;
L_0x128048ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e232b0 .functor PMOS 1, L_0x128048ef0, RS_0x1280185d0, C4<0>, C4<0>;
L_0x128048f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23340 .functor PMOS 1, L_0x128048f38, RS_0x12800b5e0, C4<0>, C4<0>;
v0x133083f50_0 .net/2s *"_ivl_0", 0 0, L_0x128048ea8;  1 drivers
v0x133084000_0 .net/2s *"_ivl_2", 0 0, L_0x128048ef0;  1 drivers
v0x1330840b0_0 .net/2s *"_ivl_4", 0 0, L_0x128048f38;  1 drivers
v0x133084170_0 .net8 "a", 0 0, RS_0x1280185d0;  alias, 3 drivers, strength-aware
v0x133084210_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x133084360_0 .net8 "o1", 0 0, L_0x122e23010;  1 drivers, strength-aware
v0x1330843f0_0 .net8 "out", 0 0, RS_0x128018630;  alias, 3 drivers, strength-aware
S_0x1330844d0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133083b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e233f0 .functor NMOS 1, L_0x128048f80, RS_0x128018630, C4<0>, C4<0>;
L_0x122e234e0 .functor NMOS 1, L_0x122e233f0, RS_0x128018630, C4<0>, C4<0>;
L_0x128048fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23690 .functor PMOS 1, L_0x128048fc8, RS_0x128018630, C4<0>, C4<0>;
L_0x128049010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23700 .functor PMOS 1, L_0x128049010, RS_0x128018630, C4<0>, C4<0>;
v0x1330846e0_0 .net/2s *"_ivl_0", 0 0, L_0x128048f80;  1 drivers
v0x133084770_0 .net/2s *"_ivl_2", 0 0, L_0x128048fc8;  1 drivers
v0x133084810_0 .net/2s *"_ivl_4", 0 0, L_0x128049010;  1 drivers
v0x1330848d0_0 .net8 "a", 0 0, RS_0x128018630;  alias, 3 drivers, strength-aware
v0x133084980_0 .net8 "b", 0 0, RS_0x128018630;  alias, 3 drivers, strength-aware
v0x133084a90_0 .net8 "o1", 0 0, L_0x122e233f0;  1 drivers, strength-aware
v0x133084b20_0 .net8 "out", 0 0, RS_0x1280187b0;  alias, 3 drivers, strength-aware
S_0x133084e80 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330857c0_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133085860_0 .net8 "out", 0 0, RS_0x1280185d0;  alias, 3 drivers, strength-aware
S_0x133085070 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133084e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330b04c0 .functor NMOS 1, L_0x128048b48, RS_0x128017550, C4<0>, C4<0>;
L_0x122e22060 .functor NMOS 1, L_0x1330b04c0, RS_0x128017550, C4<0>, C4<0>;
L_0x128048b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22110 .functor PMOS 1, L_0x128048b90, RS_0x128017550, C4<0>, C4<0>;
L_0x128048bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22200 .functor PMOS 1, L_0x128048bd8, RS_0x128017550, C4<0>, C4<0>;
v0x1330852b0_0 .net/2s *"_ivl_0", 0 0, L_0x128048b48;  1 drivers
v0x133085370_0 .net/2s *"_ivl_2", 0 0, L_0x128048b90;  1 drivers
v0x133085420_0 .net/2s *"_ivl_4", 0 0, L_0x128048bd8;  1 drivers
v0x1330854e0_0 .net8 "a", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133085570_0 .net8 "b", 0 0, RS_0x128017550;  alias, 3 drivers, strength-aware
v0x133085640_0 .net8 "o1", 0 0, L_0x1330b04c0;  1 drivers, strength-aware
v0x1330856e0_0 .net8 "out", 0 0, RS_0x1280185d0;  alias, 3 drivers, strength-aware
S_0x133085900 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133086240_0 .net8 "a", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x1330863e0_0 .net8 "out", 0 0, RS_0x128018210;  alias, 3 drivers, strength-aware
S_0x133085af0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133085900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128048c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e222d0 .functor NMOS 1, L_0x128048c20, RS_0x12800b5e0, C4<0>, C4<0>;
L_0x133086320 .functor NMOS 1, L_0x122e222d0, RS_0x12800b5e0, C4<0>, C4<0>;
L_0x128048c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22580 .functor PMOS 1, L_0x128048c68, RS_0x12800b5e0, C4<0>, C4<0>;
L_0x128048cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e22670 .functor PMOS 1, L_0x128048cb0, RS_0x12800b5e0, C4<0>, C4<0>;
v0x133085d30_0 .net/2s *"_ivl_0", 0 0, L_0x128048c20;  1 drivers
v0x133085df0_0 .net/2s *"_ivl_2", 0 0, L_0x128048c68;  1 drivers
v0x133085ea0_0 .net/2s *"_ivl_4", 0 0, L_0x128048cb0;  1 drivers
v0x133085f60_0 .net8 "a", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x133085ff0_0 .net8 "b", 0 0, RS_0x12800b5e0;  alias, 3 drivers, strength-aware
v0x1330860c0_0 .net8 "o1", 0 0, L_0x122e222d0;  1 drivers, strength-aware
v0x133086160_0 .net8 "out", 0 0, RS_0x128018210;  alias, 3 drivers, strength-aware
S_0x133086470 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133087c10_0 .net8 "a", 0 0, RS_0x1280183f0;  alias, 3 drivers, strength-aware
v0x133087d30_0 .net8 "b", 0 0, RS_0x1280187b0;  alias, 3 drivers, strength-aware
RS_0x128018d20 .resolv tri, L_0x122e23920, L_0x122e239d0, L_0x122e23b20;
v0x133087e40_0 .net8 "nand_out1", 0 0, RS_0x128018d20;  3 drivers, strength-aware
RS_0x128018ea0 .resolv tri, L_0x122e23cc0, L_0x122e23d70, L_0x122e23ec0;
v0x133087ed0_0 .net8 "nand_out2", 0 0, RS_0x128018ea0;  3 drivers, strength-aware
v0x133087fa0_0 .net8 "out", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
S_0x133086670 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x133086470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e23870 .functor NMOS 1, L_0x128049058, RS_0x1280183f0, C4<0>, C4<0>;
L_0x122e23920 .functor NMOS 1, L_0x122e23870, RS_0x1280183f0, C4<0>, C4<0>;
L_0x1280490a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e239d0 .functor PMOS 1, L_0x1280490a0, RS_0x1280183f0, C4<0>, C4<0>;
L_0x1280490e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23b20 .functor PMOS 1, L_0x1280490e8, RS_0x1280183f0, C4<0>, C4<0>;
v0x133086880_0 .net/2s *"_ivl_0", 0 0, L_0x128049058;  1 drivers
v0x133086940_0 .net/2s *"_ivl_2", 0 0, L_0x1280490a0;  1 drivers
v0x1330869f0_0 .net/2s *"_ivl_4", 0 0, L_0x1280490e8;  1 drivers
v0x133086ab0_0 .net8 "a", 0 0, RS_0x1280183f0;  alias, 3 drivers, strength-aware
v0x133086b80_0 .net8 "b", 0 0, RS_0x1280183f0;  alias, 3 drivers, strength-aware
v0x133086c50_0 .net8 "o1", 0 0, L_0x122e23870;  1 drivers, strength-aware
v0x133086ce0_0 .net8 "out", 0 0, RS_0x128018d20;  alias, 3 drivers, strength-aware
S_0x133086da0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x133086470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e23bd0 .functor NMOS 1, L_0x128049130, RS_0x1280187b0, C4<0>, C4<0>;
L_0x122e23cc0 .functor NMOS 1, L_0x122e23bd0, RS_0x1280187b0, C4<0>, C4<0>;
L_0x128049178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23d70 .functor PMOS 1, L_0x128049178, RS_0x1280187b0, C4<0>, C4<0>;
L_0x1280491c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e23ec0 .functor PMOS 1, L_0x1280491c0, RS_0x1280187b0, C4<0>, C4<0>;
v0x133086fc0_0 .net/2s *"_ivl_0", 0 0, L_0x128049130;  1 drivers
v0x133087070_0 .net/2s *"_ivl_2", 0 0, L_0x128049178;  1 drivers
v0x133087120_0 .net/2s *"_ivl_4", 0 0, L_0x1280491c0;  1 drivers
v0x1330871e0_0 .net8 "a", 0 0, RS_0x1280187b0;  alias, 3 drivers, strength-aware
v0x1330872b0_0 .net8 "b", 0 0, RS_0x1280187b0;  alias, 3 drivers, strength-aware
v0x133087380_0 .net8 "o1", 0 0, L_0x122e23bd0;  1 drivers, strength-aware
v0x133087410_0 .net8 "out", 0 0, RS_0x128018ea0;  alias, 3 drivers, strength-aware
S_0x1330874d0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x133086470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e23f70 .functor NMOS 1, L_0x128049208, RS_0x128018ea0, C4<0>, C4<0>;
L_0x122e24060 .functor NMOS 1, L_0x122e23f70, RS_0x128018d20, C4<0>, C4<0>;
L_0x128049250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24110 .functor PMOS 1, L_0x128049250, RS_0x128018d20, C4<0>, C4<0>;
L_0x128049298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e241e0 .functor PMOS 1, L_0x128049298, RS_0x128018ea0, C4<0>, C4<0>;
v0x133087700_0 .net/2s *"_ivl_0", 0 0, L_0x128049208;  1 drivers
v0x1330877b0_0 .net/2s *"_ivl_2", 0 0, L_0x128049250;  1 drivers
v0x133087860_0 .net/2s *"_ivl_4", 0 0, L_0x128049298;  1 drivers
v0x133087920_0 .net8 "a", 0 0, RS_0x128018d20;  alias, 3 drivers, strength-aware
v0x1330879d0_0 .net8 "b", 0 0, RS_0x128018ea0;  alias, 3 drivers, strength-aware
v0x133087aa0_0 .net8 "o1", 0 0, L_0x122e23f70;  1 drivers, strength-aware
v0x133087b30_0 .net8 "out", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
S_0x1330887e0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x133080d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x13308fe60_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308fef0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13308ff80_0 .net8 "carry", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
v0x133090010_0 .net8 "sum", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
S_0x133088a10 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330887e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133089b00_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x133089ba0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
RS_0x128019380 .resolv tri, L_0x122e27000, L_0x122e270f0, L_0x122e271e0;
v0x133089cc0_0 .net8 "nand_out", 0 0, RS_0x128019380;  3 drivers, strength-aware
v0x133089d50_0 .net8 "out", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
S_0x133088c40 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133088a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e26f10 .functor NMOS 1, L_0x128049c28, RS_0x128014c10, C4<0>, C4<0>;
L_0x122e27000 .functor NMOS 1, L_0x122e26f10, RS_0x128019020, C4<0>, C4<0>;
L_0x128049c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e270f0 .functor PMOS 1, L_0x128049c70, RS_0x128019020, C4<0>, C4<0>;
L_0x128049cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e271e0 .functor PMOS 1, L_0x128049cb8, RS_0x128014c10, C4<0>, C4<0>;
v0x133088e80_0 .net/2s *"_ivl_0", 0 0, L_0x128049c28;  1 drivers
v0x133088f40_0 .net/2s *"_ivl_2", 0 0, L_0x128049c70;  1 drivers
v0x133088ff0_0 .net/2s *"_ivl_4", 0 0, L_0x128049cb8;  1 drivers
v0x1330890b0_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x1330891c0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x133089250_0 .net8 "o1", 0 0, L_0x122e26f10;  1 drivers, strength-aware
v0x1330892f0_0 .net8 "out", 0 0, RS_0x128019380;  alias, 3 drivers, strength-aware
S_0x1330893c0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133088a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e272b0 .functor NMOS 1, L_0x128049d00, RS_0x128019380, C4<0>, C4<0>;
L_0x122e273a0 .functor NMOS 1, L_0x122e272b0, RS_0x128019380, C4<0>, C4<0>;
L_0x128049d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e27550 .functor PMOS 1, L_0x128049d48, RS_0x128019380, C4<0>, C4<0>;
L_0x128049d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x133090fe0 .functor PMOS 1, L_0x128049d90, RS_0x128019380, C4<0>, C4<0>;
v0x1330895e0_0 .net/2s *"_ivl_0", 0 0, L_0x128049d00;  1 drivers
v0x133089690_0 .net/2s *"_ivl_2", 0 0, L_0x128049d48;  1 drivers
v0x133089740_0 .net/2s *"_ivl_4", 0 0, L_0x128049d90;  1 drivers
v0x133089800_0 .net8 "a", 0 0, RS_0x128019380;  alias, 3 drivers, strength-aware
v0x1330898b0_0 .net8 "b", 0 0, RS_0x128019380;  alias, 3 drivers, strength-aware
v0x1330899c0_0 .net8 "o1", 0 0, L_0x122e272b0;  1 drivers, strength-aware
v0x133089a50_0 .net8 "out", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
S_0x133089de0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330887e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13308f930_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
RS_0x1280198c0 .resolv tri, L_0x122e25790, L_0x122e25940, L_0x122e259d0;
v0x13308f9c0_0 .net8 "and1_out", 0 0, RS_0x1280198c0;  3 drivers, strength-aware
RS_0x128019c80 .resolv tri, L_0x122e26010, L_0x122e261c0, L_0x122e26250;
v0x13308fa50_0 .net8 "and2_out", 0 0, RS_0x128019c80;  3 drivers, strength-aware
v0x13308fae0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
RS_0x128019aa0 .resolv tri, L_0x122e24ca0, L_0x122e24d50, L_0x122e24e40;
v0x13308fb70_0 .net8 "not_a", 0 0, RS_0x128019aa0;  3 drivers, strength-aware
RS_0x1280196e0 .resolv tri, L_0x122e25000, L_0x122e250b0, L_0x122e251a0;
v0x13308fcc0_0 .net8 "not_b", 0 0, RS_0x1280196e0;  3 drivers, strength-aware
v0x13308fdd0_0 .net8 "out", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
S_0x13308a000 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133089de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13308b0c0_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308b160_0 .net8 "b", 0 0, RS_0x1280196e0;  alias, 3 drivers, strength-aware
RS_0x128019740 .resolv tri, L_0x13308fd50, L_0x122e254e0, L_0x122e255d0;
v0x13308b200_0 .net8 "nand_out", 0 0, RS_0x128019740;  3 drivers, strength-aware
v0x13308b2b0_0 .net8 "out", 0 0, RS_0x1280198c0;  alias, 3 drivers, strength-aware
S_0x13308a230 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13308a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e25270 .functor NMOS 1, L_0x128049640, RS_0x1280196e0, C4<0>, C4<0>;
L_0x13308fd50 .functor NMOS 1, L_0x122e25270, RS_0x128019020, C4<0>, C4<0>;
L_0x128049688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e254e0 .functor PMOS 1, L_0x128049688, RS_0x128019020, C4<0>, C4<0>;
L_0x1280496d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e255d0 .functor PMOS 1, L_0x1280496d0, RS_0x1280196e0, C4<0>, C4<0>;
v0x13308a470_0 .net/2s *"_ivl_0", 0 0, L_0x128049640;  1 drivers
v0x13308a530_0 .net/2s *"_ivl_2", 0 0, L_0x128049688;  1 drivers
v0x13308a5e0_0 .net/2s *"_ivl_4", 0 0, L_0x1280496d0;  1 drivers
v0x13308a6a0_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308a730_0 .net8 "b", 0 0, RS_0x1280196e0;  alias, 3 drivers, strength-aware
v0x13308a810_0 .net8 "o1", 0 0, L_0x122e25270;  1 drivers, strength-aware
v0x13308a8b0_0 .net8 "out", 0 0, RS_0x128019740;  alias, 3 drivers, strength-aware
S_0x13308a980 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13308a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e256a0 .functor NMOS 1, L_0x128049718, RS_0x128019740, C4<0>, C4<0>;
L_0x122e25790 .functor NMOS 1, L_0x122e256a0, RS_0x128019740, C4<0>, C4<0>;
L_0x128049760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e25940 .functor PMOS 1, L_0x128049760, RS_0x128019740, C4<0>, C4<0>;
L_0x1280497a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e259d0 .functor PMOS 1, L_0x1280497a8, RS_0x128019740, C4<0>, C4<0>;
v0x13308aba0_0 .net/2s *"_ivl_0", 0 0, L_0x128049718;  1 drivers
v0x13308ac50_0 .net/2s *"_ivl_2", 0 0, L_0x128049760;  1 drivers
v0x13308ad00_0 .net/2s *"_ivl_4", 0 0, L_0x1280497a8;  1 drivers
v0x13308adc0_0 .net8 "a", 0 0, RS_0x128019740;  alias, 3 drivers, strength-aware
v0x13308ae70_0 .net8 "b", 0 0, RS_0x128019740;  alias, 3 drivers, strength-aware
v0x13308af80_0 .net8 "o1", 0 0, L_0x122e256a0;  1 drivers, strength-aware
v0x13308b010_0 .net8 "out", 0 0, RS_0x1280198c0;  alias, 3 drivers, strength-aware
S_0x13308b380 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133089de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13308c410_0 .net8 "a", 0 0, RS_0x128019aa0;  alias, 3 drivers, strength-aware
v0x13308c4b0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
RS_0x128019b00 .resolv tri, L_0x122e25bf0, L_0x122e25de0, L_0x122e25e70;
v0x13308c540_0 .net8 "nand_out", 0 0, RS_0x128019b00;  3 drivers, strength-aware
v0x13308c5f0_0 .net8 "out", 0 0, RS_0x128019c80;  alias, 3 drivers, strength-aware
S_0x13308b590 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13308b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280497f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e25b40 .functor NMOS 1, L_0x1280497f0, RS_0x128014c10, C4<0>, C4<0>;
L_0x122e25bf0 .functor NMOS 1, L_0x122e25b40, RS_0x128019aa0, C4<0>, C4<0>;
L_0x128049838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e25de0 .functor PMOS 1, L_0x128049838, RS_0x128019aa0, C4<0>, C4<0>;
L_0x128049880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e25e70 .functor PMOS 1, L_0x128049880, RS_0x128014c10, C4<0>, C4<0>;
v0x13308b7c0_0 .net/2s *"_ivl_0", 0 0, L_0x1280497f0;  1 drivers
v0x13308b880_0 .net/2s *"_ivl_2", 0 0, L_0x128049838;  1 drivers
v0x13308b930_0 .net/2s *"_ivl_4", 0 0, L_0x128049880;  1 drivers
v0x13308b9f0_0 .net8 "a", 0 0, RS_0x128019aa0;  alias, 3 drivers, strength-aware
v0x13308ba90_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13308bb60_0 .net8 "o1", 0 0, L_0x122e25b40;  1 drivers, strength-aware
v0x13308bc00_0 .net8 "out", 0 0, RS_0x128019b00;  alias, 3 drivers, strength-aware
S_0x13308bcd0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13308b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280498c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e25f20 .functor NMOS 1, L_0x1280498c8, RS_0x128019b00, C4<0>, C4<0>;
L_0x122e26010 .functor NMOS 1, L_0x122e25f20, RS_0x128019b00, C4<0>, C4<0>;
L_0x128049910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e261c0 .functor PMOS 1, L_0x128049910, RS_0x128019b00, C4<0>, C4<0>;
L_0x128049958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e26250 .functor PMOS 1, L_0x128049958, RS_0x128019b00, C4<0>, C4<0>;
v0x13308bef0_0 .net/2s *"_ivl_0", 0 0, L_0x1280498c8;  1 drivers
v0x13308bfa0_0 .net/2s *"_ivl_2", 0 0, L_0x128049910;  1 drivers
v0x13308c050_0 .net/2s *"_ivl_4", 0 0, L_0x128049958;  1 drivers
v0x13308c110_0 .net8 "a", 0 0, RS_0x128019b00;  alias, 3 drivers, strength-aware
v0x13308c1c0_0 .net8 "b", 0 0, RS_0x128019b00;  alias, 3 drivers, strength-aware
v0x13308c2d0_0 .net8 "o1", 0 0, L_0x122e25f20;  1 drivers, strength-aware
v0x13308c360_0 .net8 "out", 0 0, RS_0x128019c80;  alias, 3 drivers, strength-aware
S_0x13308c6c0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133089de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13308d0a0_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308d130_0 .net8 "out", 0 0, RS_0x128019aa0;  alias, 3 drivers, strength-aware
S_0x13308c8b0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13308c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e24bb0 .functor NMOS 1, L_0x128049490, RS_0x128019020, C4<0>, C4<0>;
L_0x122e24ca0 .functor NMOS 1, L_0x122e24bb0, RS_0x128019020, C4<0>, C4<0>;
L_0x1280494d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24d50 .functor PMOS 1, L_0x1280494d8, RS_0x128019020, C4<0>, C4<0>;
L_0x128049520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e24e40 .functor PMOS 1, L_0x128049520, RS_0x128019020, C4<0>, C4<0>;
v0x13308caf0_0 .net/2s *"_ivl_0", 0 0, L_0x128049490;  1 drivers
v0x13308cbb0_0 .net/2s *"_ivl_2", 0 0, L_0x1280494d8;  1 drivers
v0x13308cc60_0 .net/2s *"_ivl_4", 0 0, L_0x128049520;  1 drivers
v0x13308cd20_0 .net8 "a", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308ceb0_0 .net8 "b", 0 0, RS_0x128019020;  alias, 3 drivers, strength-aware
v0x13308cf80_0 .net8 "o1", 0 0, L_0x122e24bb0;  1 drivers, strength-aware
v0x13308d010_0 .net8 "out", 0 0, RS_0x128019aa0;  alias, 3 drivers, strength-aware
S_0x13308d1c0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133089de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13308dbe0_0 .net8 "a", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13308dc70_0 .net8 "out", 0 0, RS_0x1280196e0;  alias, 3 drivers, strength-aware
S_0x13308d3b0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13308d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e24f10 .functor NMOS 1, L_0x128049568, RS_0x128014c10, C4<0>, C4<0>;
L_0x122e25000 .functor NMOS 1, L_0x122e24f10, RS_0x128014c10, C4<0>, C4<0>;
L_0x1280495b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e250b0 .functor PMOS 1, L_0x1280495b0, RS_0x128014c10, C4<0>, C4<0>;
L_0x1280495f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e251a0 .functor PMOS 1, L_0x1280495f8, RS_0x128014c10, C4<0>, C4<0>;
v0x13308d5f0_0 .net/2s *"_ivl_0", 0 0, L_0x128049568;  1 drivers
v0x13308d6b0_0 .net/2s *"_ivl_2", 0 0, L_0x1280495b0;  1 drivers
v0x13308d760_0 .net/2s *"_ivl_4", 0 0, L_0x1280495f8;  1 drivers
v0x13308d820_0 .net8 "a", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13308d8b0_0 .net8 "b", 0 0, RS_0x128014c10;  alias, 3 drivers, strength-aware
v0x13308da80_0 .net8 "o1", 0 0, L_0x122e24f10;  1 drivers, strength-aware
v0x13308db10_0 .net8 "out", 0 0, RS_0x1280196e0;  alias, 3 drivers, strength-aware
S_0x13308dd00 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133089de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13308f4d0_0 .net8 "a", 0 0, RS_0x1280198c0;  alias, 3 drivers, strength-aware
v0x13308f5f0_0 .net8 "b", 0 0, RS_0x128019c80;  alias, 3 drivers, strength-aware
RS_0x12801a1f0 .resolv tri, L_0x122e26470, L_0x122e26520, L_0x122e26670;
v0x13308f700_0 .net8 "nand_out1", 0 0, RS_0x12801a1f0;  3 drivers, strength-aware
RS_0x12801a370 .resolv tri, L_0x122e26810, L_0x122e268c0, L_0x122e26a10;
v0x13308f790_0 .net8 "nand_out2", 0 0, RS_0x12801a370;  3 drivers, strength-aware
v0x13308f860_0 .net8 "out", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
S_0x13308df10 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13308dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280499a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e263c0 .functor NMOS 1, L_0x1280499a0, RS_0x1280198c0, C4<0>, C4<0>;
L_0x122e26470 .functor NMOS 1, L_0x122e263c0, RS_0x1280198c0, C4<0>, C4<0>;
L_0x1280499e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e26520 .functor PMOS 1, L_0x1280499e8, RS_0x1280198c0, C4<0>, C4<0>;
L_0x128049a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e26670 .functor PMOS 1, L_0x128049a30, RS_0x1280198c0, C4<0>, C4<0>;
v0x13308e140_0 .net/2s *"_ivl_0", 0 0, L_0x1280499a0;  1 drivers
v0x13308e200_0 .net/2s *"_ivl_2", 0 0, L_0x1280499e8;  1 drivers
v0x13308e2b0_0 .net/2s *"_ivl_4", 0 0, L_0x128049a30;  1 drivers
v0x13308e370_0 .net8 "a", 0 0, RS_0x1280198c0;  alias, 3 drivers, strength-aware
v0x13308e440_0 .net8 "b", 0 0, RS_0x1280198c0;  alias, 3 drivers, strength-aware
v0x13308e510_0 .net8 "o1", 0 0, L_0x122e263c0;  1 drivers, strength-aware
v0x13308e5a0_0 .net8 "out", 0 0, RS_0x12801a1f0;  alias, 3 drivers, strength-aware
S_0x13308e660 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13308dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e26720 .functor NMOS 1, L_0x128049a78, RS_0x128019c80, C4<0>, C4<0>;
L_0x122e26810 .functor NMOS 1, L_0x122e26720, RS_0x128019c80, C4<0>, C4<0>;
L_0x128049ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e268c0 .functor PMOS 1, L_0x128049ac0, RS_0x128019c80, C4<0>, C4<0>;
L_0x128049b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e26a10 .functor PMOS 1, L_0x128049b08, RS_0x128019c80, C4<0>, C4<0>;
v0x13308e880_0 .net/2s *"_ivl_0", 0 0, L_0x128049a78;  1 drivers
v0x13308e930_0 .net/2s *"_ivl_2", 0 0, L_0x128049ac0;  1 drivers
v0x13308e9e0_0 .net/2s *"_ivl_4", 0 0, L_0x128049b08;  1 drivers
v0x13308eaa0_0 .net8 "a", 0 0, RS_0x128019c80;  alias, 3 drivers, strength-aware
v0x13308eb70_0 .net8 "b", 0 0, RS_0x128019c80;  alias, 3 drivers, strength-aware
v0x13308ec40_0 .net8 "o1", 0 0, L_0x122e26720;  1 drivers, strength-aware
v0x13308ecd0_0 .net8 "out", 0 0, RS_0x12801a370;  alias, 3 drivers, strength-aware
S_0x13308ed90 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13308dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e26ac0 .functor NMOS 1, L_0x128049b50, RS_0x12801a370, C4<0>, C4<0>;
L_0x122e26bb0 .functor NMOS 1, L_0x122e26ac0, RS_0x12801a1f0, C4<0>, C4<0>;
L_0x128049b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x133094db0 .functor PMOS 1, L_0x128049b98, RS_0x12801a1f0, C4<0>, C4<0>;
L_0x128049be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e26e60 .functor PMOS 1, L_0x128049be0, RS_0x12801a370, C4<0>, C4<0>;
v0x13308efc0_0 .net/2s *"_ivl_0", 0 0, L_0x128049b50;  1 drivers
v0x13308f070_0 .net/2s *"_ivl_2", 0 0, L_0x128049b98;  1 drivers
v0x13308f120_0 .net/2s *"_ivl_4", 0 0, L_0x128049be0;  1 drivers
v0x13308f1e0_0 .net8 "a", 0 0, RS_0x12801a1f0;  alias, 3 drivers, strength-aware
v0x13308f290_0 .net8 "b", 0 0, RS_0x12801a370;  alias, 3 drivers, strength-aware
v0x13308f360_0 .net8 "o1", 0 0, L_0x122e26ac0;  1 drivers, strength-aware
v0x13308f3f0_0 .net8 "out", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
S_0x1330900a0 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x133080d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330918d0_0 .net8 "a", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
v0x133091970_0 .net8 "b", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
RS_0x12801a850 .resolv tri, L_0x122e27810, L_0x122e278c0, L_0x122e27a10;
v0x133091a10_0 .net8 "nand_out1", 0 0, RS_0x12801a850;  3 drivers, strength-aware
RS_0x12801a9d0 .resolv tri, L_0x122e27bb0, L_0x122e27c60, L_0x122e27db0;
v0x133091ae0_0 .net8 "nand_out2", 0 0, RS_0x12801a9d0;  3 drivers, strength-aware
v0x133091bb0_0 .net8 "out", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
S_0x1330902d0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330900a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e27720 .functor NMOS 1, L_0x128049dd8, RS_0x128018030, C4<0>, C4<0>;
L_0x122e27810 .functor NMOS 1, L_0x122e27720, RS_0x128018030, C4<0>, C4<0>;
L_0x128049e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e278c0 .functor PMOS 1, L_0x128049e20, RS_0x128018030, C4<0>, C4<0>;
L_0x128049e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e27a10 .functor PMOS 1, L_0x128049e68, RS_0x128018030, C4<0>, C4<0>;
v0x133090500_0 .net/2s *"_ivl_0", 0 0, L_0x128049dd8;  1 drivers
v0x1330905c0_0 .net/2s *"_ivl_2", 0 0, L_0x128049e20;  1 drivers
v0x133090670_0 .net/2s *"_ivl_4", 0 0, L_0x128049e68;  1 drivers
v0x133090730_0 .net8 "a", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
v0x1330907c0_0 .net8 "b", 0 0, RS_0x128018030;  alias, 3 drivers, strength-aware
v0x133090910_0 .net8 "o1", 0 0, L_0x122e27720;  1 drivers, strength-aware
v0x1330909a0_0 .net8 "out", 0 0, RS_0x12801a850;  alias, 3 drivers, strength-aware
S_0x133090a80 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330900a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e27ac0 .functor NMOS 1, L_0x128049eb0, RS_0x128019500, C4<0>, C4<0>;
L_0x122e27bb0 .functor NMOS 1, L_0x122e27ac0, RS_0x128019500, C4<0>, C4<0>;
L_0x128049ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e27c60 .functor PMOS 1, L_0x128049ef8, RS_0x128019500, C4<0>, C4<0>;
L_0x128049f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e27db0 .functor PMOS 1, L_0x128049f40, RS_0x128019500, C4<0>, C4<0>;
v0x133090c90_0 .net/2s *"_ivl_0", 0 0, L_0x128049eb0;  1 drivers
v0x133090d20_0 .net/2s *"_ivl_2", 0 0, L_0x128049ef8;  1 drivers
v0x133090dc0_0 .net/2s *"_ivl_4", 0 0, L_0x128049f40;  1 drivers
v0x133090e80_0 .net8 "a", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
v0x133090f10_0 .net8 "b", 0 0, RS_0x128019500;  alias, 3 drivers, strength-aware
v0x133091060_0 .net8 "o1", 0 0, L_0x122e27ac0;  1 drivers, strength-aware
v0x1330910f0_0 .net8 "out", 0 0, RS_0x12801a9d0;  alias, 3 drivers, strength-aware
S_0x1330911d0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330900a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128049f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e27e60 .functor NMOS 1, L_0x128049f88, RS_0x12801a9d0, C4<0>, C4<0>;
L_0x122e27f50 .functor NMOS 1, L_0x122e27e60, RS_0x12801a850, C4<0>, C4<0>;
L_0x128049fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e28000 .functor PMOS 1, L_0x128049fd0, RS_0x12801a850, C4<0>, C4<0>;
L_0x12804a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e280d0 .functor PMOS 1, L_0x12804a018, RS_0x12801a9d0, C4<0>, C4<0>;
v0x1330913e0_0 .net/2s *"_ivl_0", 0 0, L_0x128049f88;  1 drivers
v0x133091470_0 .net/2s *"_ivl_2", 0 0, L_0x128049fd0;  1 drivers
v0x133091520_0 .net/2s *"_ivl_4", 0 0, L_0x12804a018;  1 drivers
v0x1330915e0_0 .net8 "a", 0 0, RS_0x12801a850;  alias, 3 drivers, strength-aware
v0x133091690_0 .net8 "b", 0 0, RS_0x12801a9d0;  alias, 3 drivers, strength-aware
v0x133091760_0 .net8 "o1", 0 0, L_0x122e27e60;  1 drivers, strength-aware
v0x1330917f0_0 .net8 "out", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
S_0x133092230 .scope module, "fa43" "FullAdder" 3 65, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1330a31f0_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x1330a3280_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
RS_0x12801b000 .resolv tri, L_0x122e2aa80, L_0x122e2ac30, L_0x1330a1e00;
v0x1330a3310_0 .net8 "carry1", 0 0, RS_0x12801b000;  3 drivers, strength-aware
RS_0x12801c500 .resolv tri, L_0x122e2d5d0, L_0x122e2d780, L_0x1330a2550;
v0x1330a33a0_0 .net8 "carry2", 0 0, RS_0x12801c500;  3 drivers, strength-aware
L_0x12804b578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1330a3430_0 .net "cin", 0 0, L_0x12804b578;  1 drivers
v0x1330a3500_0 .net8 "cout", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330a35d0_0 .net8 "sum", 0 0, RS_0x12801d4f0;  3 drivers, strength-aware
RS_0x12801bff0 .resolv tri, L_0x122e2a290, L_0x122e2a340, L_0x122e2a410;
v0x1330a36e0_0 .net8 "sum1", 0 0, RS_0x12801bff0;  3 drivers, strength-aware
S_0x133092470 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x133092230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x133099a50_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133099ae0_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x133099c70_0 .net8 "carry", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
v0x133099d00_0 .net8 "sum", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
S_0x133092690 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133092470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133093740_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x1330937e0_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
RS_0x12801ae80 .resolv tri, L_0x122e2a6e0, L_0x122e2a7d0, L_0x122e2a8c0;
v0x133093880_0 .net8 "nand_out", 0 0, RS_0x12801ae80;  3 drivers, strength-aware
v0x133093930_0 .net8 "out", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
S_0x1330928c0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133092690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13309e340 .functor NMOS 1, L_0x12804a7f8, RS_0x12801ae20, C4<0>, C4<0>;
L_0x122e2a6e0 .functor NMOS 1, L_0x13309e340, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2a7d0 .functor PMOS 1, L_0x12804a840, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2a8c0 .functor PMOS 1, L_0x12804a888, RS_0x12801ae20, C4<0>, C4<0>;
v0x133092af0_0 .net/2s *"_ivl_0", 0 0, L_0x12804a7f8;  1 drivers
v0x133092bb0_0 .net/2s *"_ivl_2", 0 0, L_0x12804a840;  1 drivers
v0x133092c60_0 .net/2s *"_ivl_4", 0 0, L_0x12804a888;  1 drivers
v0x133092d20_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133092db0_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x133092e90_0 .net8 "o1", 0 0, L_0x13309e340;  1 drivers, strength-aware
v0x133092f30_0 .net8 "out", 0 0, RS_0x12801ae80;  alias, 3 drivers, strength-aware
S_0x133093000 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133092690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2a990 .functor NMOS 1, L_0x12804a8d0, RS_0x12801ae80, C4<0>, C4<0>;
L_0x122e2aa80 .functor NMOS 1, L_0x122e2a990, RS_0x12801ae80, C4<0>, C4<0>;
L_0x12804a918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2ac30 .functor PMOS 1, L_0x12804a918, RS_0x12801ae80, C4<0>, C4<0>;
L_0x12804a960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330a1e00 .functor PMOS 1, L_0x12804a960, RS_0x12801ae80, C4<0>, C4<0>;
v0x133093220_0 .net/2s *"_ivl_0", 0 0, L_0x12804a8d0;  1 drivers
v0x1330932d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804a918;  1 drivers
v0x133093380_0 .net/2s *"_ivl_4", 0 0, L_0x12804a960;  1 drivers
v0x133093440_0 .net8 "a", 0 0, RS_0x12801ae80;  alias, 3 drivers, strength-aware
v0x1330934f0_0 .net8 "b", 0 0, RS_0x12801ae80;  alias, 3 drivers, strength-aware
v0x133093600_0 .net8 "o1", 0 0, L_0x122e2a990;  1 drivers, strength-aware
v0x133093690_0 .net8 "out", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
S_0x133093a00 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133092470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133099520_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
RS_0x12801b3c0 .resolv tri, L_0x122e28e90, L_0x122e29040, L_0x122e290d0;
v0x1330995b0_0 .net8 "and1_out", 0 0, RS_0x12801b3c0;  3 drivers, strength-aware
RS_0x12801b780 .resolv tri, L_0x122e29710, L_0x122e298c0, L_0x122e29930;
v0x133099640_0 .net8 "and2_out", 0 0, RS_0x12801b780;  3 drivers, strength-aware
v0x1330996d0_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
RS_0x12801b5a0 .resolv tri, L_0x122e283a0, L_0x122e28450, L_0x122e28540;
v0x133099760_0 .net8 "not_a", 0 0, RS_0x12801b5a0;  3 drivers, strength-aware
RS_0x12801b1e0 .resolv tri, L_0x122e28700, L_0x122e287b0, L_0x122e288a0;
v0x1330998b0_0 .net8 "not_b", 0 0, RS_0x12801b1e0;  3 drivers, strength-aware
v0x1330999c0_0 .net8 "out", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
S_0x133093c10 .scope module, "and1" "And" 4 30, 4 3 0, S_0x133093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x133094cd0_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133094e70_0 .net8 "b", 0 0, RS_0x12801b1e0;  alias, 3 drivers, strength-aware
RS_0x12801b240 .resolv tri, L_0x133099940, L_0x122e28be0, L_0x122e28cd0;
v0x133094f00_0 .net8 "nand_out", 0 0, RS_0x12801b240;  3 drivers, strength-aware
v0x133094f90_0 .net8 "out", 0 0, RS_0x12801b3c0;  alias, 3 drivers, strength-aware
S_0x133093e40 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133093c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e28970 .functor NMOS 1, L_0x12804a210, RS_0x12801b1e0, C4<0>, C4<0>;
L_0x133099940 .functor NMOS 1, L_0x122e28970, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e28be0 .functor PMOS 1, L_0x12804a258, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e28cd0 .functor PMOS 1, L_0x12804a2a0, RS_0x12801b1e0, C4<0>, C4<0>;
v0x133094080_0 .net/2s *"_ivl_0", 0 0, L_0x12804a210;  1 drivers
v0x133094140_0 .net/2s *"_ivl_2", 0 0, L_0x12804a258;  1 drivers
v0x1330941f0_0 .net/2s *"_ivl_4", 0 0, L_0x12804a2a0;  1 drivers
v0x1330942b0_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133094340_0 .net8 "b", 0 0, RS_0x12801b1e0;  alias, 3 drivers, strength-aware
v0x133094420_0 .net8 "o1", 0 0, L_0x122e28970;  1 drivers, strength-aware
v0x1330944c0_0 .net8 "out", 0 0, RS_0x12801b240;  alias, 3 drivers, strength-aware
S_0x133094590 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133093c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e28da0 .functor NMOS 1, L_0x12804a2e8, RS_0x12801b240, C4<0>, C4<0>;
L_0x122e28e90 .functor NMOS 1, L_0x122e28da0, RS_0x12801b240, C4<0>, C4<0>;
L_0x12804a330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29040 .functor PMOS 1, L_0x12804a330, RS_0x12801b240, C4<0>, C4<0>;
L_0x12804a378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e290d0 .functor PMOS 1, L_0x12804a378, RS_0x12801b240, C4<0>, C4<0>;
v0x1330947b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804a2e8;  1 drivers
v0x133094860_0 .net/2s *"_ivl_2", 0 0, L_0x12804a330;  1 drivers
v0x133094910_0 .net/2s *"_ivl_4", 0 0, L_0x12804a378;  1 drivers
v0x1330949d0_0 .net8 "a", 0 0, RS_0x12801b240;  alias, 3 drivers, strength-aware
v0x133094a80_0 .net8 "b", 0 0, RS_0x12801b240;  alias, 3 drivers, strength-aware
v0x133094b90_0 .net8 "o1", 0 0, L_0x122e28da0;  1 drivers, strength-aware
v0x133094c20_0 .net8 "out", 0 0, RS_0x12801b3c0;  alias, 3 drivers, strength-aware
S_0x133095020 .scope module, "and2" "And" 4 31, 4 3 0, S_0x133093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330960c0_0 .net8 "a", 0 0, RS_0x12801b5a0;  alias, 3 drivers, strength-aware
v0x133096160_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
RS_0x12801b600 .resolv tri, L_0x122e292f0, L_0x122e294e0, L_0x122e29570;
v0x1330961f0_0 .net8 "nand_out", 0 0, RS_0x12801b600;  3 drivers, strength-aware
v0x1330962a0_0 .net8 "out", 0 0, RS_0x12801b780;  alias, 3 drivers, strength-aware
S_0x133095230 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133095020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e29240 .functor NMOS 1, L_0x12804a3c0, RS_0x12801ae20, C4<0>, C4<0>;
L_0x122e292f0 .functor NMOS 1, L_0x122e29240, RS_0x12801b5a0, C4<0>, C4<0>;
L_0x12804a408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e294e0 .functor PMOS 1, L_0x12804a408, RS_0x12801b5a0, C4<0>, C4<0>;
L_0x12804a450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29570 .functor PMOS 1, L_0x12804a450, RS_0x12801ae20, C4<0>, C4<0>;
v0x133095460_0 .net/2s *"_ivl_0", 0 0, L_0x12804a3c0;  1 drivers
v0x133095510_0 .net/2s *"_ivl_2", 0 0, L_0x12804a408;  1 drivers
v0x1330955c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804a450;  1 drivers
v0x133095680_0 .net8 "a", 0 0, RS_0x12801b5a0;  alias, 3 drivers, strength-aware
v0x133095720_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x133095830_0 .net8 "o1", 0 0, L_0x122e29240;  1 drivers, strength-aware
v0x1330958c0_0 .net8 "out", 0 0, RS_0x12801b600;  alias, 3 drivers, strength-aware
S_0x133095980 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133095020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e29620 .functor NMOS 1, L_0x12804a498, RS_0x12801b600, C4<0>, C4<0>;
L_0x122e29710 .functor NMOS 1, L_0x122e29620, RS_0x12801b600, C4<0>, C4<0>;
L_0x12804a4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e298c0 .functor PMOS 1, L_0x12804a4e0, RS_0x12801b600, C4<0>, C4<0>;
L_0x12804a528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29930 .functor PMOS 1, L_0x12804a528, RS_0x12801b600, C4<0>, C4<0>;
v0x133095ba0_0 .net/2s *"_ivl_0", 0 0, L_0x12804a498;  1 drivers
v0x133095c50_0 .net/2s *"_ivl_2", 0 0, L_0x12804a4e0;  1 drivers
v0x133095d00_0 .net/2s *"_ivl_4", 0 0, L_0x12804a528;  1 drivers
v0x133095dc0_0 .net8 "a", 0 0, RS_0x12801b600;  alias, 3 drivers, strength-aware
v0x133095e70_0 .net8 "b", 0 0, RS_0x12801b600;  alias, 3 drivers, strength-aware
v0x133095f80_0 .net8 "o1", 0 0, L_0x122e29620;  1 drivers, strength-aware
v0x133096010_0 .net8 "out", 0 0, RS_0x12801b780;  alias, 3 drivers, strength-aware
S_0x133096370 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x133093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133096cb0_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133096d50_0 .net8 "out", 0 0, RS_0x12801b5a0;  alias, 3 drivers, strength-aware
S_0x133096560 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133096370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330ba0f0 .functor NMOS 1, L_0x12804a060, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x122e283a0 .functor NMOS 1, L_0x1330ba0f0, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e28450 .functor PMOS 1, L_0x12804a0a8, RS_0x12801a4f0, C4<0>, C4<0>;
L_0x12804a0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e28540 .functor PMOS 1, L_0x12804a0f0, RS_0x12801a4f0, C4<0>, C4<0>;
v0x1330967a0_0 .net/2s *"_ivl_0", 0 0, L_0x12804a060;  1 drivers
v0x133096860_0 .net/2s *"_ivl_2", 0 0, L_0x12804a0a8;  1 drivers
v0x133096910_0 .net/2s *"_ivl_4", 0 0, L_0x12804a0f0;  1 drivers
v0x1330969d0_0 .net8 "a", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133096a60_0 .net8 "b", 0 0, RS_0x12801a4f0;  alias, 3 drivers, strength-aware
v0x133096b30_0 .net8 "o1", 0 0, L_0x1330ba0f0;  1 drivers, strength-aware
v0x133096bd0_0 .net8 "out", 0 0, RS_0x12801b5a0;  alias, 3 drivers, strength-aware
S_0x133096df0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x133093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x133097770_0 .net8 "a", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x133097810_0 .net8 "out", 0 0, RS_0x12801b1e0;  alias, 3 drivers, strength-aware
S_0x133096fe0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x133096df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e28610 .functor NMOS 1, L_0x12804a138, RS_0x12801ae20, C4<0>, C4<0>;
L_0x122e28700 .functor NMOS 1, L_0x122e28610, RS_0x12801ae20, C4<0>, C4<0>;
L_0x12804a180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e287b0 .functor PMOS 1, L_0x12804a180, RS_0x12801ae20, C4<0>, C4<0>;
L_0x12804a1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e288a0 .functor PMOS 1, L_0x12804a1c8, RS_0x12801ae20, C4<0>, C4<0>;
v0x133097220_0 .net/2s *"_ivl_0", 0 0, L_0x12804a138;  1 drivers
v0x1330972e0_0 .net/2s *"_ivl_2", 0 0, L_0x12804a180;  1 drivers
v0x133097390_0 .net/2s *"_ivl_4", 0 0, L_0x12804a1c8;  1 drivers
v0x133097450_0 .net8 "a", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x133097560_0 .net8 "b", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x1330975f0_0 .net8 "o1", 0 0, L_0x122e28610;  1 drivers, strength-aware
v0x133097690_0 .net8 "out", 0 0, RS_0x12801b1e0;  alias, 3 drivers, strength-aware
S_0x1330978b0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x133093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330990c0_0 .net8 "a", 0 0, RS_0x12801b3c0;  alias, 3 drivers, strength-aware
v0x1330991e0_0 .net8 "b", 0 0, RS_0x12801b780;  alias, 3 drivers, strength-aware
RS_0x12801bcf0 .resolv tri, L_0x122e29b50, L_0x122e29c00, L_0x122e29d50;
v0x1330992f0_0 .net8 "nand_out1", 0 0, RS_0x12801bcf0;  3 drivers, strength-aware
RS_0x12801be70 .resolv tri, L_0x122e29ef0, L_0x122e29fa0, L_0x122e2a0f0;
v0x133099380_0 .net8 "nand_out2", 0 0, RS_0x12801be70;  3 drivers, strength-aware
v0x133099450_0 .net8 "out", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
S_0x133097b00 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330978b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e29aa0 .functor NMOS 1, L_0x12804a570, RS_0x12801b3c0, C4<0>, C4<0>;
L_0x122e29b50 .functor NMOS 1, L_0x122e29aa0, RS_0x12801b3c0, C4<0>, C4<0>;
L_0x12804a5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29c00 .functor PMOS 1, L_0x12804a5b8, RS_0x12801b3c0, C4<0>, C4<0>;
L_0x12804a600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29d50 .functor PMOS 1, L_0x12804a600, RS_0x12801b3c0, C4<0>, C4<0>;
v0x133097d30_0 .net/2s *"_ivl_0", 0 0, L_0x12804a570;  1 drivers
v0x133097df0_0 .net/2s *"_ivl_2", 0 0, L_0x12804a5b8;  1 drivers
v0x133097ea0_0 .net/2s *"_ivl_4", 0 0, L_0x12804a600;  1 drivers
v0x133097f60_0 .net8 "a", 0 0, RS_0x12801b3c0;  alias, 3 drivers, strength-aware
v0x133098030_0 .net8 "b", 0 0, RS_0x12801b3c0;  alias, 3 drivers, strength-aware
v0x133098100_0 .net8 "o1", 0 0, L_0x122e29aa0;  1 drivers, strength-aware
v0x133098190_0 .net8 "out", 0 0, RS_0x12801bcf0;  alias, 3 drivers, strength-aware
S_0x133098250 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330978b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e29e00 .functor NMOS 1, L_0x12804a648, RS_0x12801b780, C4<0>, C4<0>;
L_0x122e29ef0 .functor NMOS 1, L_0x122e29e00, RS_0x12801b780, C4<0>, C4<0>;
L_0x12804a690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e29fa0 .functor PMOS 1, L_0x12804a690, RS_0x12801b780, C4<0>, C4<0>;
L_0x12804a6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2a0f0 .functor PMOS 1, L_0x12804a6d8, RS_0x12801b780, C4<0>, C4<0>;
v0x133098470_0 .net/2s *"_ivl_0", 0 0, L_0x12804a648;  1 drivers
v0x133098520_0 .net/2s *"_ivl_2", 0 0, L_0x12804a690;  1 drivers
v0x1330985d0_0 .net/2s *"_ivl_4", 0 0, L_0x12804a6d8;  1 drivers
v0x133098690_0 .net8 "a", 0 0, RS_0x12801b780;  alias, 3 drivers, strength-aware
v0x133098760_0 .net8 "b", 0 0, RS_0x12801b780;  alias, 3 drivers, strength-aware
v0x133098830_0 .net8 "o1", 0 0, L_0x122e29e00;  1 drivers, strength-aware
v0x1330988c0_0 .net8 "out", 0 0, RS_0x12801be70;  alias, 3 drivers, strength-aware
S_0x133098980 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330978b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2a1a0 .functor NMOS 1, L_0x12804a720, RS_0x12801be70, C4<0>, C4<0>;
L_0x122e2a290 .functor NMOS 1, L_0x122e2a1a0, RS_0x12801bcf0, C4<0>, C4<0>;
L_0x12804a768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2a340 .functor PMOS 1, L_0x12804a768, RS_0x12801bcf0, C4<0>, C4<0>;
L_0x12804a7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2a410 .functor PMOS 1, L_0x12804a7b0, RS_0x12801be70, C4<0>, C4<0>;
v0x133098bb0_0 .net/2s *"_ivl_0", 0 0, L_0x12804a720;  1 drivers
v0x133098c60_0 .net/2s *"_ivl_2", 0 0, L_0x12804a768;  1 drivers
v0x133098d10_0 .net/2s *"_ivl_4", 0 0, L_0x12804a7b0;  1 drivers
v0x133098dd0_0 .net8 "a", 0 0, RS_0x12801bcf0;  alias, 3 drivers, strength-aware
v0x133098e80_0 .net8 "b", 0 0, RS_0x12801be70;  alias, 3 drivers, strength-aware
v0x133098f50_0 .net8 "o1", 0 0, L_0x122e2a1a0;  1 drivers, strength-aware
v0x133098fe0_0 .net8 "out", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
S_0x133099d90 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x133092230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330a1350_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x1330a13e0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
v0x1330a1570_0 .net8 "carry", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
v0x1330a1600_0 .net8 "sum", 0 0, RS_0x12801d4f0;  alias, 3 drivers, strength-aware
S_0x133099f60 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x133099d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13309b040_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309b0e0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
RS_0x12801c380 .resolv tri, L_0x1330a14b0, L_0x122e2d360, L_0x122e2d410;
v0x13309b180_0 .net8 "nand_out", 0 0, RS_0x12801c380;  3 drivers, strength-aware
v0x13309b230_0 .net8 "out", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
S_0x13309a170 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x133099f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2d030 .functor NMOS 1, L_0x12804b140, L_0x12804b578, C4<0>, C4<0>;
L_0x1330a14b0 .functor NMOS 1, L_0x122e2d030, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804b188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2d360 .functor PMOS 1, L_0x12804b188, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804b1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2d410 .functor PMOS 1, L_0x12804b1d0, L_0x12804b578, C4<0>, C4<0>;
v0x13309a3b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804b140;  1 drivers
v0x13309a470_0 .net/2s *"_ivl_2", 0 0, L_0x12804b188;  1 drivers
v0x13309a520_0 .net/2s *"_ivl_4", 0 0, L_0x12804b1d0;  1 drivers
v0x13309a5e0_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309a6f0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
v0x13309a790_0 .net8 "o1", 0 0, L_0x122e2d030;  1 drivers, strength-aware
v0x13309a830_0 .net8 "out", 0 0, RS_0x12801c380;  alias, 3 drivers, strength-aware
S_0x13309a900 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x133099f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2d4e0 .functor NMOS 1, L_0x12804b218, RS_0x12801c380, C4<0>, C4<0>;
L_0x122e2d5d0 .functor NMOS 1, L_0x122e2d4e0, RS_0x12801c380, C4<0>, C4<0>;
L_0x12804b260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2d780 .functor PMOS 1, L_0x12804b260, RS_0x12801c380, C4<0>, C4<0>;
L_0x12804b2a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330a2550 .functor PMOS 1, L_0x12804b2a8, RS_0x12801c380, C4<0>, C4<0>;
v0x13309ab20_0 .net/2s *"_ivl_0", 0 0, L_0x12804b218;  1 drivers
v0x13309abd0_0 .net/2s *"_ivl_2", 0 0, L_0x12804b260;  1 drivers
v0x13309ac80_0 .net/2s *"_ivl_4", 0 0, L_0x12804b2a8;  1 drivers
v0x13309ad40_0 .net8 "a", 0 0, RS_0x12801c380;  alias, 3 drivers, strength-aware
v0x13309adf0_0 .net8 "b", 0 0, RS_0x12801c380;  alias, 3 drivers, strength-aware
v0x13309af00_0 .net8 "o1", 0 0, L_0x122e2d4e0;  1 drivers, strength-aware
v0x13309af90_0 .net8 "out", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
S_0x13309b300 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x133099d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a0e20_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
RS_0x12801c8c0 .resolv tri, L_0x122e2b9e0, L_0x122e2bb90, L_0x122e2bc20;
v0x1330a0eb0_0 .net8 "and1_out", 0 0, RS_0x12801c8c0;  3 drivers, strength-aware
RS_0x12801cc80 .resolv tri, L_0x122e2c260, L_0x122e2c410, L_0x122e2c480;
v0x1330a0f40_0 .net8 "and2_out", 0 0, RS_0x12801cc80;  3 drivers, strength-aware
v0x1330a0fd0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
RS_0x12801caa0 .resolv tri, L_0x122e2aef0, L_0x122e2afa0, L_0x122e2b090;
v0x1330a1060_0 .net8 "not_a", 0 0, RS_0x12801caa0;  3 drivers, strength-aware
RS_0x12801c6e0 .resolv tri, L_0x122e2b250, L_0x122e2b300, L_0x122e2b3f0;
v0x1330a11b0_0 .net8 "not_b", 0 0, RS_0x12801c6e0;  3 drivers, strength-aware
v0x1330a12c0_0 .net8 "out", 0 0, RS_0x12801d4f0;  alias, 3 drivers, strength-aware
S_0x13309b510 .scope module, "and1" "And" 4 30, 4 3 0, S_0x13309b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13309c5d0_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309c670_0 .net8 "b", 0 0, RS_0x12801c6e0;  alias, 3 drivers, strength-aware
RS_0x12801c740 .resolv tri, L_0x1330a1240, L_0x122e2b730, L_0x122e2b820;
v0x13309c710_0 .net8 "nand_out", 0 0, RS_0x12801c740;  3 drivers, strength-aware
v0x13309c7c0_0 .net8 "out", 0 0, RS_0x12801c8c0;  alias, 3 drivers, strength-aware
S_0x13309b740 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13309b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2b4c0 .functor NMOS 1, L_0x12804ab58, RS_0x12801c6e0, C4<0>, C4<0>;
L_0x1330a1240 .functor NMOS 1, L_0x122e2b4c0, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804aba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2b730 .functor PMOS 1, L_0x12804aba0, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804abe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2b820 .functor PMOS 1, L_0x12804abe8, RS_0x12801c6e0, C4<0>, C4<0>;
v0x13309b980_0 .net/2s *"_ivl_0", 0 0, L_0x12804ab58;  1 drivers
v0x13309ba40_0 .net/2s *"_ivl_2", 0 0, L_0x12804aba0;  1 drivers
v0x13309baf0_0 .net/2s *"_ivl_4", 0 0, L_0x12804abe8;  1 drivers
v0x13309bbb0_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309bc40_0 .net8 "b", 0 0, RS_0x12801c6e0;  alias, 3 drivers, strength-aware
v0x13309bd20_0 .net8 "o1", 0 0, L_0x122e2b4c0;  1 drivers, strength-aware
v0x13309bdc0_0 .net8 "out", 0 0, RS_0x12801c740;  alias, 3 drivers, strength-aware
S_0x13309be90 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13309b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ac30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2b8f0 .functor NMOS 1, L_0x12804ac30, RS_0x12801c740, C4<0>, C4<0>;
L_0x122e2b9e0 .functor NMOS 1, L_0x122e2b8f0, RS_0x12801c740, C4<0>, C4<0>;
L_0x12804ac78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2bb90 .functor PMOS 1, L_0x12804ac78, RS_0x12801c740, C4<0>, C4<0>;
L_0x12804acc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2bc20 .functor PMOS 1, L_0x12804acc0, RS_0x12801c740, C4<0>, C4<0>;
v0x13309c0b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ac30;  1 drivers
v0x13309c160_0 .net/2s *"_ivl_2", 0 0, L_0x12804ac78;  1 drivers
v0x13309c210_0 .net/2s *"_ivl_4", 0 0, L_0x12804acc0;  1 drivers
v0x13309c2d0_0 .net8 "a", 0 0, RS_0x12801c740;  alias, 3 drivers, strength-aware
v0x13309c380_0 .net8 "b", 0 0, RS_0x12801c740;  alias, 3 drivers, strength-aware
v0x13309c490_0 .net8 "o1", 0 0, L_0x122e2b8f0;  1 drivers, strength-aware
v0x13309c520_0 .net8 "out", 0 0, RS_0x12801c8c0;  alias, 3 drivers, strength-aware
S_0x13309c890 .scope module, "and2" "And" 4 31, 4 3 0, S_0x13309b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13309d940_0 .net8 "a", 0 0, RS_0x12801caa0;  alias, 3 drivers, strength-aware
v0x13309d9e0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
RS_0x12801cb00 .resolv tri, L_0x122e2be40, L_0x122e2c030, L_0x122e2c0c0;
v0x13309da70_0 .net8 "nand_out", 0 0, RS_0x12801cb00;  3 drivers, strength-aware
v0x13309db20_0 .net8 "out", 0 0, RS_0x12801cc80;  alias, 3 drivers, strength-aware
S_0x13309caa0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x13309c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ad08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2bd90 .functor NMOS 1, L_0x12804ad08, L_0x12804b578, C4<0>, C4<0>;
L_0x122e2be40 .functor NMOS 1, L_0x122e2bd90, RS_0x12801caa0, C4<0>, C4<0>;
L_0x12804ad50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c030 .functor PMOS 1, L_0x12804ad50, RS_0x12801caa0, C4<0>, C4<0>;
L_0x12804ad98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c0c0 .functor PMOS 1, L_0x12804ad98, L_0x12804b578, C4<0>, C4<0>;
v0x13309ccd0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ad08;  1 drivers
v0x13309cd90_0 .net/2s *"_ivl_2", 0 0, L_0x12804ad50;  1 drivers
v0x13309ce40_0 .net/2s *"_ivl_4", 0 0, L_0x12804ad98;  1 drivers
v0x13309cf00_0 .net8 "a", 0 0, RS_0x12801caa0;  alias, 3 drivers, strength-aware
v0x13309cfa0_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
v0x13309d0b0_0 .net8 "o1", 0 0, L_0x122e2bd90;  1 drivers, strength-aware
v0x13309d140_0 .net8 "out", 0 0, RS_0x12801cb00;  alias, 3 drivers, strength-aware
S_0x13309d200 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x13309c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2c170 .functor NMOS 1, L_0x12804ade0, RS_0x12801cb00, C4<0>, C4<0>;
L_0x122e2c260 .functor NMOS 1, L_0x122e2c170, RS_0x12801cb00, C4<0>, C4<0>;
L_0x12804ae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c410 .functor PMOS 1, L_0x12804ae28, RS_0x12801cb00, C4<0>, C4<0>;
L_0x12804ae70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c480 .functor PMOS 1, L_0x12804ae70, RS_0x12801cb00, C4<0>, C4<0>;
v0x13309d420_0 .net/2s *"_ivl_0", 0 0, L_0x12804ade0;  1 drivers
v0x13309d4d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804ae28;  1 drivers
v0x13309d580_0 .net/2s *"_ivl_4", 0 0, L_0x12804ae70;  1 drivers
v0x13309d640_0 .net8 "a", 0 0, RS_0x12801cb00;  alias, 3 drivers, strength-aware
v0x13309d6f0_0 .net8 "b", 0 0, RS_0x12801cb00;  alias, 3 drivers, strength-aware
v0x13309d800_0 .net8 "o1", 0 0, L_0x122e2c170;  1 drivers, strength-aware
v0x13309d890_0 .net8 "out", 0 0, RS_0x12801cc80;  alias, 3 drivers, strength-aware
S_0x13309dbf0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x13309b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13309e5d0_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309e660_0 .net8 "out", 0 0, RS_0x12801caa0;  alias, 3 drivers, strength-aware
S_0x13309dde0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13309dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804a9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2ae00 .functor NMOS 1, L_0x12804a9a8, RS_0x12801bff0, C4<0>, C4<0>;
L_0x122e2aef0 .functor NMOS 1, L_0x122e2ae00, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804a9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2afa0 .functor PMOS 1, L_0x12804a9f0, RS_0x12801bff0, C4<0>, C4<0>;
L_0x12804aa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2b090 .functor PMOS 1, L_0x12804aa38, RS_0x12801bff0, C4<0>, C4<0>;
v0x13309e020_0 .net/2s *"_ivl_0", 0 0, L_0x12804a9a8;  1 drivers
v0x13309e0e0_0 .net/2s *"_ivl_2", 0 0, L_0x12804a9f0;  1 drivers
v0x13309e190_0 .net/2s *"_ivl_4", 0 0, L_0x12804aa38;  1 drivers
v0x13309e250_0 .net8 "a", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309e3e0_0 .net8 "b", 0 0, RS_0x12801bff0;  alias, 3 drivers, strength-aware
v0x13309e4b0_0 .net8 "o1", 0 0, L_0x122e2ae00;  1 drivers, strength-aware
v0x13309e540_0 .net8 "out", 0 0, RS_0x12801caa0;  alias, 3 drivers, strength-aware
S_0x13309e6f0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x13309b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13309f070_0 .net "a", 0 0, L_0x12804b578;  alias, 1 drivers
v0x13309f110_0 .net8 "out", 0 0, RS_0x12801c6e0;  alias, 3 drivers, strength-aware
S_0x13309e8e0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x13309e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804aa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2b160 .functor NMOS 1, L_0x12804aa80, L_0x12804b578, C4<0>, C4<0>;
L_0x122e2b250 .functor NMOS 1, L_0x122e2b160, L_0x12804b578, C4<0>, C4<0>;
L_0x12804aac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2b300 .functor PMOS 1, L_0x12804aac8, L_0x12804b578, C4<0>, C4<0>;
L_0x12804ab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2b3f0 .functor PMOS 1, L_0x12804ab10, L_0x12804b578, C4<0>, C4<0>;
v0x13309eb20_0 .net/2s *"_ivl_0", 0 0, L_0x12804aa80;  1 drivers
v0x13309ebe0_0 .net/2s *"_ivl_2", 0 0, L_0x12804aac8;  1 drivers
v0x13309ec90_0 .net/2s *"_ivl_4", 0 0, L_0x12804ab10;  1 drivers
v0x13309ed50_0 .net "a", 0 0, L_0x12804b578;  alias, 1 drivers
v0x13309ee60_0 .net "b", 0 0, L_0x12804b578;  alias, 1 drivers
v0x13309eef0_0 .net8 "o1", 0 0, L_0x122e2b160;  1 drivers, strength-aware
v0x13309ef90_0 .net8 "out", 0 0, RS_0x12801c6e0;  alias, 3 drivers, strength-aware
S_0x13309f1b0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x13309b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a09c0_0 .net8 "a", 0 0, RS_0x12801c8c0;  alias, 3 drivers, strength-aware
v0x1330a0ae0_0 .net8 "b", 0 0, RS_0x12801cc80;  alias, 3 drivers, strength-aware
RS_0x12801d1f0 .resolv tri, L_0x122e2c6a0, L_0x122e2c750, L_0x122e2c8a0;
v0x1330a0bf0_0 .net8 "nand_out1", 0 0, RS_0x12801d1f0;  3 drivers, strength-aware
RS_0x12801d370 .resolv tri, L_0x122e2ca40, L_0x122e2caf0, L_0x122e2cc40;
v0x1330a0c80_0 .net8 "nand_out2", 0 0, RS_0x12801d370;  3 drivers, strength-aware
v0x1330a0d50_0 .net8 "out", 0 0, RS_0x12801d4f0;  alias, 3 drivers, strength-aware
S_0x13309f400 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x13309f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804aeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2c5f0 .functor NMOS 1, L_0x12804aeb8, RS_0x12801c8c0, C4<0>, C4<0>;
L_0x122e2c6a0 .functor NMOS 1, L_0x122e2c5f0, RS_0x12801c8c0, C4<0>, C4<0>;
L_0x12804af00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c750 .functor PMOS 1, L_0x12804af00, RS_0x12801c8c0, C4<0>, C4<0>;
L_0x12804af48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2c8a0 .functor PMOS 1, L_0x12804af48, RS_0x12801c8c0, C4<0>, C4<0>;
v0x13309f630_0 .net/2s *"_ivl_0", 0 0, L_0x12804aeb8;  1 drivers
v0x13309f6f0_0 .net/2s *"_ivl_2", 0 0, L_0x12804af00;  1 drivers
v0x13309f7a0_0 .net/2s *"_ivl_4", 0 0, L_0x12804af48;  1 drivers
v0x13309f860_0 .net8 "a", 0 0, RS_0x12801c8c0;  alias, 3 drivers, strength-aware
v0x13309f930_0 .net8 "b", 0 0, RS_0x12801c8c0;  alias, 3 drivers, strength-aware
v0x13309fa00_0 .net8 "o1", 0 0, L_0x122e2c5f0;  1 drivers, strength-aware
v0x13309fa90_0 .net8 "out", 0 0, RS_0x12801d1f0;  alias, 3 drivers, strength-aware
S_0x13309fb50 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x13309f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804af90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2c950 .functor NMOS 1, L_0x12804af90, RS_0x12801cc80, C4<0>, C4<0>;
L_0x122e2ca40 .functor NMOS 1, L_0x122e2c950, RS_0x12801cc80, C4<0>, C4<0>;
L_0x12804afd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2caf0 .functor PMOS 1, L_0x12804afd8, RS_0x12801cc80, C4<0>, C4<0>;
L_0x12804b020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2cc40 .functor PMOS 1, L_0x12804b020, RS_0x12801cc80, C4<0>, C4<0>;
v0x13309fd70_0 .net/2s *"_ivl_0", 0 0, L_0x12804af90;  1 drivers
v0x13309fe20_0 .net/2s *"_ivl_2", 0 0, L_0x12804afd8;  1 drivers
v0x13309fed0_0 .net/2s *"_ivl_4", 0 0, L_0x12804b020;  1 drivers
v0x13309ff90_0 .net8 "a", 0 0, RS_0x12801cc80;  alias, 3 drivers, strength-aware
v0x1330a0060_0 .net8 "b", 0 0, RS_0x12801cc80;  alias, 3 drivers, strength-aware
v0x1330a0130_0 .net8 "o1", 0 0, L_0x122e2c950;  1 drivers, strength-aware
v0x1330a01c0_0 .net8 "out", 0 0, RS_0x12801d370;  alias, 3 drivers, strength-aware
S_0x1330a0280 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x13309f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2ccf0 .functor NMOS 1, L_0x12804b068, RS_0x12801d370, C4<0>, C4<0>;
L_0x122e2cde0 .functor NMOS 1, L_0x122e2ccf0, RS_0x12801d1f0, C4<0>, C4<0>;
L_0x12804b0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2ce90 .functor PMOS 1, L_0x12804b0b0, RS_0x12801d1f0, C4<0>, C4<0>;
L_0x12804b0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2cf60 .functor PMOS 1, L_0x12804b0f8, RS_0x12801d370, C4<0>, C4<0>;
v0x1330a04b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804b068;  1 drivers
v0x1330a0560_0 .net/2s *"_ivl_2", 0 0, L_0x12804b0b0;  1 drivers
v0x1330a0610_0 .net/2s *"_ivl_4", 0 0, L_0x12804b0f8;  1 drivers
v0x1330a06d0_0 .net8 "a", 0 0, RS_0x12801d1f0;  alias, 3 drivers, strength-aware
v0x1330a0780_0 .net8 "b", 0 0, RS_0x12801d370;  alias, 3 drivers, strength-aware
v0x1330a0850_0 .net8 "o1", 0 0, L_0x122e2ccf0;  1 drivers, strength-aware
v0x1330a08e0_0 .net8 "out", 0 0, RS_0x12801d4f0;  alias, 3 drivers, strength-aware
S_0x1330a1690 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x133092230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a2e40_0 .net8 "a", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
v0x1330a2ee0_0 .net8 "b", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
RS_0x12801d850 .resolv tri, L_0x122e2da40, L_0x122e2daf0, L_0x122e2dc40;
v0x1330a2f80_0 .net8 "nand_out1", 0 0, RS_0x12801d850;  3 drivers, strength-aware
RS_0x12801d9d0 .resolv tri, L_0x122e2dde0, L_0x122e2de90, L_0x122e2dfe0;
v0x1330a3050_0 .net8 "nand_out2", 0 0, RS_0x12801d9d0;  3 drivers, strength-aware
v0x1330a3120_0 .net8 "out", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
S_0x1330a1850 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330a1690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2d950 .functor NMOS 1, L_0x12804b2f0, RS_0x12801b000, C4<0>, C4<0>;
L_0x122e2da40 .functor NMOS 1, L_0x122e2d950, RS_0x12801b000, C4<0>, C4<0>;
L_0x12804b338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2daf0 .functor PMOS 1, L_0x12804b338, RS_0x12801b000, C4<0>, C4<0>;
L_0x12804b380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2dc40 .functor PMOS 1, L_0x12804b380, RS_0x12801b000, C4<0>, C4<0>;
v0x1330a1a80_0 .net/2s *"_ivl_0", 0 0, L_0x12804b2f0;  1 drivers
v0x1330a1b30_0 .net/2s *"_ivl_2", 0 0, L_0x12804b338;  1 drivers
v0x1330a1be0_0 .net/2s *"_ivl_4", 0 0, L_0x12804b380;  1 drivers
v0x1330a1ca0_0 .net8 "a", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
v0x1330a1d30_0 .net8 "b", 0 0, RS_0x12801b000;  alias, 3 drivers, strength-aware
v0x1330a1e80_0 .net8 "o1", 0 0, L_0x122e2d950;  1 drivers, strength-aware
v0x1330a1f10_0 .net8 "out", 0 0, RS_0x12801d850;  alias, 3 drivers, strength-aware
S_0x1330a1ff0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330a1690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2dcf0 .functor NMOS 1, L_0x12804b3c8, RS_0x12801c500, C4<0>, C4<0>;
L_0x122e2dde0 .functor NMOS 1, L_0x122e2dcf0, RS_0x12801c500, C4<0>, C4<0>;
L_0x12804b410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2de90 .functor PMOS 1, L_0x12804b410, RS_0x12801c500, C4<0>, C4<0>;
L_0x12804b458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2dfe0 .functor PMOS 1, L_0x12804b458, RS_0x12801c500, C4<0>, C4<0>;
v0x1330a2200_0 .net/2s *"_ivl_0", 0 0, L_0x12804b3c8;  1 drivers
v0x1330a2290_0 .net/2s *"_ivl_2", 0 0, L_0x12804b410;  1 drivers
v0x1330a2330_0 .net/2s *"_ivl_4", 0 0, L_0x12804b458;  1 drivers
v0x1330a23f0_0 .net8 "a", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
v0x1330a2480_0 .net8 "b", 0 0, RS_0x12801c500;  alias, 3 drivers, strength-aware
v0x1330a25d0_0 .net8 "o1", 0 0, L_0x122e2dcf0;  1 drivers, strength-aware
v0x1330a2660_0 .net8 "out", 0 0, RS_0x12801d9d0;  alias, 3 drivers, strength-aware
S_0x1330a2740 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330a1690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2e090 .functor NMOS 1, L_0x12804b4a0, RS_0x12801d9d0, C4<0>, C4<0>;
L_0x122e2e180 .functor NMOS 1, L_0x122e2e090, RS_0x12801d850, C4<0>, C4<0>;
L_0x12804b4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2e230 .functor PMOS 1, L_0x12804b4e8, RS_0x12801d850, C4<0>, C4<0>;
L_0x12804b530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2e300 .functor PMOS 1, L_0x12804b530, RS_0x12801d9d0, C4<0>, C4<0>;
v0x1330a2950_0 .net/2s *"_ivl_0", 0 0, L_0x12804b4a0;  1 drivers
v0x1330a29e0_0 .net/2s *"_ivl_2", 0 0, L_0x12804b4e8;  1 drivers
v0x1330a2a90_0 .net/2s *"_ivl_4", 0 0, L_0x12804b530;  1 drivers
v0x1330a2b50_0 .net8 "a", 0 0, RS_0x12801d850;  alias, 3 drivers, strength-aware
v0x1330a2c00_0 .net8 "b", 0 0, RS_0x12801d9d0;  alias, 3 drivers, strength-aware
v0x1330a2cd0_0 .net8 "o1", 0 0, L_0x122e2e090;  1 drivers, strength-aware
v0x1330a2d60_0 .net8 "out", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
S_0x1330a37a0 .scope module, "fa51" "FullAdder" 3 68, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1330b4760_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330b47f0_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
RS_0x12801dfd0 .resolv tri, L_0x122e30ed0, L_0x122e31080, L_0x122e30ba0;
v0x1330b4880_0 .net8 "carry1", 0 0, RS_0x12801dfd0;  3 drivers, strength-aware
RS_0x12801f4a0 .resolv tri, L_0x122e33a20, L_0x122e33bd0, L_0x1330b3ac0;
v0x1330b4910_0 .net8 "carry2", 0 0, RS_0x12801f4a0;  3 drivers, strength-aware
v0x1330b49a0_0 .net8 "cin", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330b4a70_0 .net8 "cout", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330b4b40_0 .net8 "sum", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
RS_0x12801efc0 .resolv tri, L_0x122e306e0, L_0x122e30790, L_0x122e30860;
v0x1330b4c50_0 .net8 "sum1", 0 0, RS_0x12801efc0;  3 drivers, strength-aware
S_0x1330a39e0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1330a37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330ab080_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330ab110_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330ab1a0_0 .net8 "carry", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
v0x1330ab230_0 .net8 "sum", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
S_0x1330a3c00 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330a39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a4ce0_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a4d80_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
RS_0x12801de50 .resolv tri, L_0x122e30b30, L_0x122e30c20, L_0x122e30d10;
v0x1330a4e20_0 .net8 "nand_out", 0 0, RS_0x12801de50;  3 drivers, strength-aware
v0x1330a4eb0_0 .net8 "out", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
S_0x1330a3e30 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330a3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bd58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330af8f0 .functor NMOS 1, L_0x12804bd58, RS_0x12800b9d0, C4<0>, C4<0>;
L_0x122e30b30 .functor NMOS 1, L_0x1330af8f0, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804bda0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30c20 .functor PMOS 1, L_0x12804bda0, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804bde8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30d10 .functor PMOS 1, L_0x12804bde8, RS_0x12800b9d0, C4<0>, C4<0>;
v0x1330a4060_0 .net/2s *"_ivl_0", 0 0, L_0x12804bd58;  1 drivers
v0x1330a4120_0 .net/2s *"_ivl_2", 0 0, L_0x12804bda0;  1 drivers
v0x1330a41d0_0 .net/2s *"_ivl_4", 0 0, L_0x12804bde8;  1 drivers
v0x1330a4290_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a4360_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330a4470_0 .net8 "o1", 0 0, L_0x1330af8f0;  1 drivers, strength-aware
v0x1330a4500_0 .net8 "out", 0 0, RS_0x12801de50;  alias, 3 drivers, strength-aware
S_0x1330a45a0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330a3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804be30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e30de0 .functor NMOS 1, L_0x12804be30, RS_0x12801de50, C4<0>, C4<0>;
L_0x122e30ed0 .functor NMOS 1, L_0x122e30de0, RS_0x12801de50, C4<0>, C4<0>;
L_0x12804be78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31080 .functor PMOS 1, L_0x12804be78, RS_0x12801de50, C4<0>, C4<0>;
L_0x12804bec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30ba0 .functor PMOS 1, L_0x12804bec0, RS_0x12801de50, C4<0>, C4<0>;
v0x1330a47c0_0 .net/2s *"_ivl_0", 0 0, L_0x12804be30;  1 drivers
v0x1330a4870_0 .net/2s *"_ivl_2", 0 0, L_0x12804be78;  1 drivers
v0x1330a4920_0 .net/2s *"_ivl_4", 0 0, L_0x12804bec0;  1 drivers
v0x1330a49e0_0 .net8 "a", 0 0, RS_0x12801de50;  alias, 3 drivers, strength-aware
v0x1330a4a90_0 .net8 "b", 0 0, RS_0x12801de50;  alias, 3 drivers, strength-aware
v0x1330a4ba0_0 .net8 "o1", 0 0, L_0x122e30de0;  1 drivers, strength-aware
v0x1330a4c30_0 .net8 "out", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
S_0x1330a4f80 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330a39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330aab50_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
RS_0x12801e390 .resolv tri, L_0x122e2f2e0, L_0x122e2f490, L_0x122e2f520;
v0x1330aabe0_0 .net8 "and1_out", 0 0, RS_0x12801e390;  3 drivers, strength-aware
RS_0x12801e750 .resolv tri, L_0x122e2fb60, L_0x122e2fd10, L_0x122e2fd80;
v0x1330aac70_0 .net8 "and2_out", 0 0, RS_0x12801e750;  3 drivers, strength-aware
v0x1330aad00_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
RS_0x12801e570 .resolv tri, L_0x1330a8300, L_0x122e2e790, L_0x122e2e880;
v0x1330aad90_0 .net8 "not_a", 0 0, RS_0x12801e570;  3 drivers, strength-aware
RS_0x12801e1b0 .resolv tri, L_0x1330a8e00, L_0x122e2ec00, L_0x122e2ecf0;
v0x1330aaee0_0 .net8 "not_b", 0 0, RS_0x12801e1b0;  3 drivers, strength-aware
v0x1330aaff0_0 .net8 "out", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
S_0x1330a51a0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330a4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a62a0_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a6340_0 .net8 "b", 0 0, RS_0x12801e1b0;  alias, 3 drivers, strength-aware
RS_0x12801e210 .resolv tri, L_0x1330aaf70, L_0x122e2f030, L_0x122e2f120;
v0x1330a63e0_0 .net8 "nand_out", 0 0, RS_0x12801e210;  3 drivers, strength-aware
v0x1330a6490_0 .net8 "out", 0 0, RS_0x12801e390;  alias, 3 drivers, strength-aware
S_0x1330a53d0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330a51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2edc0 .functor NMOS 1, L_0x12804b770, RS_0x12801e1b0, C4<0>, C4<0>;
L_0x1330aaf70 .functor NMOS 1, L_0x122e2edc0, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804b7b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f030 .functor PMOS 1, L_0x12804b7b8, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804b800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f120 .functor PMOS 1, L_0x12804b800, RS_0x12801e1b0, C4<0>, C4<0>;
v0x1330a5610_0 .net/2s *"_ivl_0", 0 0, L_0x12804b770;  1 drivers
v0x1330a56d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804b7b8;  1 drivers
v0x1330a5780_0 .net/2s *"_ivl_4", 0 0, L_0x12804b800;  1 drivers
v0x1330a5840_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a5950_0 .net8 "b", 0 0, RS_0x12801e1b0;  alias, 3 drivers, strength-aware
v0x1330a59f0_0 .net8 "o1", 0 0, L_0x122e2edc0;  1 drivers, strength-aware
v0x1330a5a90_0 .net8 "out", 0 0, RS_0x12801e210;  alias, 3 drivers, strength-aware
S_0x1330a5b60 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330a51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2f1f0 .functor NMOS 1, L_0x12804b848, RS_0x12801e210, C4<0>, C4<0>;
L_0x122e2f2e0 .functor NMOS 1, L_0x122e2f1f0, RS_0x12801e210, C4<0>, C4<0>;
L_0x12804b890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f490 .functor PMOS 1, L_0x12804b890, RS_0x12801e210, C4<0>, C4<0>;
L_0x12804b8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f520 .functor PMOS 1, L_0x12804b8d8, RS_0x12801e210, C4<0>, C4<0>;
v0x1330a5d80_0 .net/2s *"_ivl_0", 0 0, L_0x12804b848;  1 drivers
v0x1330a5e30_0 .net/2s *"_ivl_2", 0 0, L_0x12804b890;  1 drivers
v0x1330a5ee0_0 .net/2s *"_ivl_4", 0 0, L_0x12804b8d8;  1 drivers
v0x1330a5fa0_0 .net8 "a", 0 0, RS_0x12801e210;  alias, 3 drivers, strength-aware
v0x1330a6050_0 .net8 "b", 0 0, RS_0x12801e210;  alias, 3 drivers, strength-aware
v0x1330a6160_0 .net8 "o1", 0 0, L_0x122e2f1f0;  1 drivers, strength-aware
v0x1330a61f0_0 .net8 "out", 0 0, RS_0x12801e390;  alias, 3 drivers, strength-aware
S_0x1330a6560 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330a4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330a7630_0 .net8 "a", 0 0, RS_0x12801e570;  alias, 3 drivers, strength-aware
v0x1330a76d0_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
RS_0x12801e5d0 .resolv tri, L_0x122e2f740, L_0x122e2f930, L_0x122e2f9c0;
v0x1330a7760_0 .net8 "nand_out", 0 0, RS_0x12801e5d0;  3 drivers, strength-aware
v0x1330a7810_0 .net8 "out", 0 0, RS_0x12801e750;  alias, 3 drivers, strength-aware
S_0x1330a6770 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330a6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2f690 .functor NMOS 1, L_0x12804b920, RS_0x12800b9d0, C4<0>, C4<0>;
L_0x122e2f740 .functor NMOS 1, L_0x122e2f690, RS_0x12801e570, C4<0>, C4<0>;
L_0x12804b968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f930 .functor PMOS 1, L_0x12804b968, RS_0x12801e570, C4<0>, C4<0>;
L_0x12804b9b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2f9c0 .functor PMOS 1, L_0x12804b9b0, RS_0x12800b9d0, C4<0>, C4<0>;
v0x1330a69a0_0 .net/2s *"_ivl_0", 0 0, L_0x12804b920;  1 drivers
v0x1330a6a60_0 .net/2s *"_ivl_2", 0 0, L_0x12804b968;  1 drivers
v0x1330a6b10_0 .net/2s *"_ivl_4", 0 0, L_0x12804b9b0;  1 drivers
v0x1330a6bd0_0 .net8 "a", 0 0, RS_0x12801e570;  alias, 3 drivers, strength-aware
v0x1330a6c70_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330a6dc0_0 .net8 "o1", 0 0, L_0x122e2f690;  1 drivers, strength-aware
v0x1330a6e50_0 .net8 "out", 0 0, RS_0x12801e5d0;  alias, 3 drivers, strength-aware
S_0x1330a6f30 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330a6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2fa70 .functor NMOS 1, L_0x12804b9f8, RS_0x12801e5d0, C4<0>, C4<0>;
L_0x122e2fb60 .functor NMOS 1, L_0x122e2fa70, RS_0x12801e5d0, C4<0>, C4<0>;
L_0x12804ba40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2fd10 .functor PMOS 1, L_0x12804ba40, RS_0x12801e5d0, C4<0>, C4<0>;
L_0x12804ba88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2fd80 .functor PMOS 1, L_0x12804ba88, RS_0x12801e5d0, C4<0>, C4<0>;
v0x1330a7140_0 .net/2s *"_ivl_0", 0 0, L_0x12804b9f8;  1 drivers
v0x1330a71d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804ba40;  1 drivers
v0x1330a7270_0 .net/2s *"_ivl_4", 0 0, L_0x12804ba88;  1 drivers
v0x1330a7330_0 .net8 "a", 0 0, RS_0x12801e5d0;  alias, 3 drivers, strength-aware
v0x1330a73e0_0 .net8 "b", 0 0, RS_0x12801e5d0;  alias, 3 drivers, strength-aware
v0x1330a74f0_0 .net8 "o1", 0 0, L_0x122e2fa70;  1 drivers, strength-aware
v0x1330a7580_0 .net8 "out", 0 0, RS_0x12801e750;  alias, 3 drivers, strength-aware
S_0x1330a78e0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330a4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330a8220_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a83c0_0 .net8 "out", 0 0, RS_0x12801e570;  alias, 3 drivers, strength-aware
S_0x1330a7ad0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330a78e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330c19b0 .functor NMOS 1, L_0x12804b5c0, RS_0x12800ae00, C4<0>, C4<0>;
L_0x1330a8300 .functor NMOS 1, L_0x1330c19b0, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804b608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2e790 .functor PMOS 1, L_0x12804b608, RS_0x12800ae00, C4<0>, C4<0>;
L_0x12804b650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2e880 .functor PMOS 1, L_0x12804b650, RS_0x12800ae00, C4<0>, C4<0>;
v0x1330a7d10_0 .net/2s *"_ivl_0", 0 0, L_0x12804b5c0;  1 drivers
v0x1330a7dd0_0 .net/2s *"_ivl_2", 0 0, L_0x12804b608;  1 drivers
v0x1330a7e80_0 .net/2s *"_ivl_4", 0 0, L_0x12804b650;  1 drivers
v0x1330a7f40_0 .net8 "a", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a7fd0_0 .net8 "b", 0 0, RS_0x12800ae00;  alias, 3 drivers, strength-aware
v0x1330a80a0_0 .net8 "o1", 0 0, L_0x1330c19b0;  1 drivers, strength-aware
v0x1330a8140_0 .net8 "out", 0 0, RS_0x12801e570;  alias, 3 drivers, strength-aware
S_0x1330a8450 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330a4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330a8d20_0 .net8 "a", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330a8ec0_0 .net8 "out", 0 0, RS_0x12801e1b0;  alias, 3 drivers, strength-aware
S_0x1330a85f0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330a8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804b698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2e950 .functor NMOS 1, L_0x12804b698, RS_0x12800b9d0, C4<0>, C4<0>;
L_0x1330a8e00 .functor NMOS 1, L_0x122e2e950, RS_0x12800b9d0, C4<0>, C4<0>;
L_0x12804b6e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2ec00 .functor PMOS 1, L_0x12804b6e0, RS_0x12800b9d0, C4<0>, C4<0>;
L_0x12804b728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e2ecf0 .functor PMOS 1, L_0x12804b728, RS_0x12800b9d0, C4<0>, C4<0>;
v0x1330a8820_0 .net/2s *"_ivl_0", 0 0, L_0x12804b698;  1 drivers
v0x1330a88d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804b6e0;  1 drivers
v0x1330a8980_0 .net/2s *"_ivl_4", 0 0, L_0x12804b728;  1 drivers
v0x1330a8a40_0 .net8 "a", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330a8ad0_0 .net8 "b", 0 0, RS_0x12800b9d0;  alias, 3 drivers, strength-aware
v0x1330a8ba0_0 .net8 "o1", 0 0, L_0x122e2e950;  1 drivers, strength-aware
v0x1330a8c40_0 .net8 "out", 0 0, RS_0x12801e1b0;  alias, 3 drivers, strength-aware
S_0x1330a8f50 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330a4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330aa6f0_0 .net8 "a", 0 0, RS_0x12801e390;  alias, 3 drivers, strength-aware
v0x1330aa810_0 .net8 "b", 0 0, RS_0x12801e750;  alias, 3 drivers, strength-aware
RS_0x12801ecc0 .resolv tri, L_0x122e2ffa0, L_0x122e30050, L_0x122e301a0;
v0x1330aa920_0 .net8 "nand_out1", 0 0, RS_0x12801ecc0;  3 drivers, strength-aware
RS_0x12801ee40 .resolv tri, L_0x122e30340, L_0x122e303f0, L_0x122e30540;
v0x1330aa9b0_0 .net8 "nand_out2", 0 0, RS_0x12801ee40;  3 drivers, strength-aware
v0x1330aaa80_0 .net8 "out", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
S_0x1330a9150 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330a8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e2fef0 .functor NMOS 1, L_0x12804bad0, RS_0x12801e390, C4<0>, C4<0>;
L_0x122e2ffa0 .functor NMOS 1, L_0x122e2fef0, RS_0x12801e390, C4<0>, C4<0>;
L_0x12804bb18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30050 .functor PMOS 1, L_0x12804bb18, RS_0x12801e390, C4<0>, C4<0>;
L_0x12804bb60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e301a0 .functor PMOS 1, L_0x12804bb60, RS_0x12801e390, C4<0>, C4<0>;
v0x1330a9360_0 .net/2s *"_ivl_0", 0 0, L_0x12804bad0;  1 drivers
v0x1330a9420_0 .net/2s *"_ivl_2", 0 0, L_0x12804bb18;  1 drivers
v0x1330a94d0_0 .net/2s *"_ivl_4", 0 0, L_0x12804bb60;  1 drivers
v0x1330a9590_0 .net8 "a", 0 0, RS_0x12801e390;  alias, 3 drivers, strength-aware
v0x1330a9660_0 .net8 "b", 0 0, RS_0x12801e390;  alias, 3 drivers, strength-aware
v0x1330a9730_0 .net8 "o1", 0 0, L_0x122e2fef0;  1 drivers, strength-aware
v0x1330a97c0_0 .net8 "out", 0 0, RS_0x12801ecc0;  alias, 3 drivers, strength-aware
S_0x1330a9880 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330a8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e30250 .functor NMOS 1, L_0x12804bba8, RS_0x12801e750, C4<0>, C4<0>;
L_0x122e30340 .functor NMOS 1, L_0x122e30250, RS_0x12801e750, C4<0>, C4<0>;
L_0x12804bbf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e303f0 .functor PMOS 1, L_0x12804bbf0, RS_0x12801e750, C4<0>, C4<0>;
L_0x12804bc38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30540 .functor PMOS 1, L_0x12804bc38, RS_0x12801e750, C4<0>, C4<0>;
v0x1330a9aa0_0 .net/2s *"_ivl_0", 0 0, L_0x12804bba8;  1 drivers
v0x1330a9b50_0 .net/2s *"_ivl_2", 0 0, L_0x12804bbf0;  1 drivers
v0x1330a9c00_0 .net/2s *"_ivl_4", 0 0, L_0x12804bc38;  1 drivers
v0x1330a9cc0_0 .net8 "a", 0 0, RS_0x12801e750;  alias, 3 drivers, strength-aware
v0x1330a9d90_0 .net8 "b", 0 0, RS_0x12801e750;  alias, 3 drivers, strength-aware
v0x1330a9e60_0 .net8 "o1", 0 0, L_0x122e30250;  1 drivers, strength-aware
v0x1330a9ef0_0 .net8 "out", 0 0, RS_0x12801ee40;  alias, 3 drivers, strength-aware
S_0x1330a9fb0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330a8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e305f0 .functor NMOS 1, L_0x12804bc80, RS_0x12801ee40, C4<0>, C4<0>;
L_0x122e306e0 .functor NMOS 1, L_0x122e305f0, RS_0x12801ecc0, C4<0>, C4<0>;
L_0x12804bcc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30790 .functor PMOS 1, L_0x12804bcc8, RS_0x12801ecc0, C4<0>, C4<0>;
L_0x12804bd10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e30860 .functor PMOS 1, L_0x12804bd10, RS_0x12801ee40, C4<0>, C4<0>;
v0x1330aa1e0_0 .net/2s *"_ivl_0", 0 0, L_0x12804bc80;  1 drivers
v0x1330aa290_0 .net/2s *"_ivl_2", 0 0, L_0x12804bcc8;  1 drivers
v0x1330aa340_0 .net/2s *"_ivl_4", 0 0, L_0x12804bd10;  1 drivers
v0x1330aa400_0 .net8 "a", 0 0, RS_0x12801ecc0;  alias, 3 drivers, strength-aware
v0x1330aa4b0_0 .net8 "b", 0 0, RS_0x12801ee40;  alias, 3 drivers, strength-aware
v0x1330aa580_0 .net8 "o1", 0 0, L_0x122e305f0;  1 drivers, strength-aware
v0x1330aa610_0 .net8 "out", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
S_0x1330ab2c0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1330a37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330b2940_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330b29d0_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330b2a60_0 .net8 "carry", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
v0x1330b2af0_0 .net8 "sum", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
S_0x1330ab4f0 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330ab2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330ac5e0_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330ac680_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
RS_0x12801f320 .resolv tri, L_0x122e33680, L_0x122e33770, L_0x122e33860;
v0x1330ac7a0_0 .net8 "nand_out", 0 0, RS_0x12801f320;  3 drivers, strength-aware
v0x1330ac830_0 .net8 "out", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
S_0x1330ab720 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330ab4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c6a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e33590 .functor NMOS 1, L_0x12804c6a0, RS_0x128017bb0, C4<0>, C4<0>;
L_0x122e33680 .functor NMOS 1, L_0x122e33590, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804c6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e33770 .functor PMOS 1, L_0x12804c6e8, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804c730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e33860 .functor PMOS 1, L_0x12804c730, RS_0x128017bb0, C4<0>, C4<0>;
v0x1330ab960_0 .net/2s *"_ivl_0", 0 0, L_0x12804c6a0;  1 drivers
v0x1330aba20_0 .net/2s *"_ivl_2", 0 0, L_0x12804c6e8;  1 drivers
v0x1330abad0_0 .net/2s *"_ivl_4", 0 0, L_0x12804c730;  1 drivers
v0x1330abb90_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330abca0_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330abd30_0 .net8 "o1", 0 0, L_0x122e33590;  1 drivers, strength-aware
v0x1330abdd0_0 .net8 "out", 0 0, RS_0x12801f320;  alias, 3 drivers, strength-aware
S_0x1330abea0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330ab4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e33930 .functor NMOS 1, L_0x12804c778, RS_0x12801f320, C4<0>, C4<0>;
L_0x122e33a20 .functor NMOS 1, L_0x122e33930, RS_0x12801f320, C4<0>, C4<0>;
L_0x12804c7c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e33bd0 .functor PMOS 1, L_0x12804c7c0, RS_0x12801f320, C4<0>, C4<0>;
L_0x12804c808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330b3ac0 .functor PMOS 1, L_0x12804c808, RS_0x12801f320, C4<0>, C4<0>;
v0x1330ac0c0_0 .net/2s *"_ivl_0", 0 0, L_0x12804c778;  1 drivers
v0x1330ac170_0 .net/2s *"_ivl_2", 0 0, L_0x12804c7c0;  1 drivers
v0x1330ac220_0 .net/2s *"_ivl_4", 0 0, L_0x12804c808;  1 drivers
v0x1330ac2e0_0 .net8 "a", 0 0, RS_0x12801f320;  alias, 3 drivers, strength-aware
v0x1330ac390_0 .net8 "b", 0 0, RS_0x12801f320;  alias, 3 drivers, strength-aware
v0x1330ac4a0_0 .net8 "o1", 0 0, L_0x122e33930;  1 drivers, strength-aware
v0x1330ac530_0 .net8 "out", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
S_0x1330ac8c0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330ab2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b2410_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
RS_0x12801f860 .resolv tri, L_0x122e31e10, L_0x122e31fc0, L_0x122e32050;
v0x1330b24a0_0 .net8 "and1_out", 0 0, RS_0x12801f860;  3 drivers, strength-aware
RS_0x12801fc20 .resolv tri, L_0x122e32690, L_0x122e32840, L_0x122e328d0;
v0x1330b2530_0 .net8 "and2_out", 0 0, RS_0x12801fc20;  3 drivers, strength-aware
v0x1330b25c0_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
RS_0x12801fa40 .resolv tri, L_0x122e31320, L_0x122e313d0, L_0x122e314c0;
v0x1330b2650_0 .net8 "not_a", 0 0, RS_0x12801fa40;  3 drivers, strength-aware
RS_0x12801f680 .resolv tri, L_0x122e31680, L_0x122e31730, L_0x122e31820;
v0x1330b27a0_0 .net8 "not_b", 0 0, RS_0x12801f680;  3 drivers, strength-aware
v0x1330b28b0_0 .net8 "out", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
S_0x1330acae0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330adba0_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330adc40_0 .net8 "b", 0 0, RS_0x12801f680;  alias, 3 drivers, strength-aware
RS_0x12801f6e0 .resolv tri, L_0x1330b2830, L_0x122e31b60, L_0x122e31c50;
v0x1330adce0_0 .net8 "nand_out", 0 0, RS_0x12801f6e0;  3 drivers, strength-aware
v0x1330add90_0 .net8 "out", 0 0, RS_0x12801f860;  alias, 3 drivers, strength-aware
S_0x1330acd10 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330acae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e318f0 .functor NMOS 1, L_0x12804c0b8, RS_0x12801f680, C4<0>, C4<0>;
L_0x1330b2830 .functor NMOS 1, L_0x122e318f0, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804c100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31b60 .functor PMOS 1, L_0x12804c100, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804c148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31c50 .functor PMOS 1, L_0x12804c148, RS_0x12801f680, C4<0>, C4<0>;
v0x1330acf50_0 .net/2s *"_ivl_0", 0 0, L_0x12804c0b8;  1 drivers
v0x1330ad010_0 .net/2s *"_ivl_2", 0 0, L_0x12804c100;  1 drivers
v0x1330ad0c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804c148;  1 drivers
v0x1330ad180_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330ad210_0 .net8 "b", 0 0, RS_0x12801f680;  alias, 3 drivers, strength-aware
v0x1330ad2f0_0 .net8 "o1", 0 0, L_0x122e318f0;  1 drivers, strength-aware
v0x1330ad390_0 .net8 "out", 0 0, RS_0x12801f6e0;  alias, 3 drivers, strength-aware
S_0x1330ad460 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330acae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e31d20 .functor NMOS 1, L_0x12804c190, RS_0x12801f6e0, C4<0>, C4<0>;
L_0x122e31e10 .functor NMOS 1, L_0x122e31d20, RS_0x12801f6e0, C4<0>, C4<0>;
L_0x12804c1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31fc0 .functor PMOS 1, L_0x12804c1d8, RS_0x12801f6e0, C4<0>, C4<0>;
L_0x12804c220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32050 .functor PMOS 1, L_0x12804c220, RS_0x12801f6e0, C4<0>, C4<0>;
v0x1330ad680_0 .net/2s *"_ivl_0", 0 0, L_0x12804c190;  1 drivers
v0x1330ad730_0 .net/2s *"_ivl_2", 0 0, L_0x12804c1d8;  1 drivers
v0x1330ad7e0_0 .net/2s *"_ivl_4", 0 0, L_0x12804c220;  1 drivers
v0x1330ad8a0_0 .net8 "a", 0 0, RS_0x12801f6e0;  alias, 3 drivers, strength-aware
v0x1330ad950_0 .net8 "b", 0 0, RS_0x12801f6e0;  alias, 3 drivers, strength-aware
v0x1330ada60_0 .net8 "o1", 0 0, L_0x122e31d20;  1 drivers, strength-aware
v0x1330adaf0_0 .net8 "out", 0 0, RS_0x12801f860;  alias, 3 drivers, strength-aware
S_0x1330ade60 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330aeef0_0 .net8 "a", 0 0, RS_0x12801fa40;  alias, 3 drivers, strength-aware
v0x1330aef90_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
RS_0x12801faa0 .resolv tri, L_0x122e32270, L_0x122e32460, L_0x122e324f0;
v0x1330af020_0 .net8 "nand_out", 0 0, RS_0x12801faa0;  3 drivers, strength-aware
v0x1330af0d0_0 .net8 "out", 0 0, RS_0x12801fc20;  alias, 3 drivers, strength-aware
S_0x1330ae070 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330ade60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e321c0 .functor NMOS 1, L_0x12804c268, RS_0x128017bb0, C4<0>, C4<0>;
L_0x122e32270 .functor NMOS 1, L_0x122e321c0, RS_0x12801fa40, C4<0>, C4<0>;
L_0x12804c2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32460 .functor PMOS 1, L_0x12804c2b0, RS_0x12801fa40, C4<0>, C4<0>;
L_0x12804c2f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e324f0 .functor PMOS 1, L_0x12804c2f8, RS_0x128017bb0, C4<0>, C4<0>;
v0x1330ae2a0_0 .net/2s *"_ivl_0", 0 0, L_0x12804c268;  1 drivers
v0x1330ae360_0 .net/2s *"_ivl_2", 0 0, L_0x12804c2b0;  1 drivers
v0x1330ae410_0 .net/2s *"_ivl_4", 0 0, L_0x12804c2f8;  1 drivers
v0x1330ae4d0_0 .net8 "a", 0 0, RS_0x12801fa40;  alias, 3 drivers, strength-aware
v0x1330ae570_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330ae640_0 .net8 "o1", 0 0, L_0x122e321c0;  1 drivers, strength-aware
v0x1330ae6e0_0 .net8 "out", 0 0, RS_0x12801faa0;  alias, 3 drivers, strength-aware
S_0x1330ae7b0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330ade60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e325a0 .functor NMOS 1, L_0x12804c340, RS_0x12801faa0, C4<0>, C4<0>;
L_0x122e32690 .functor NMOS 1, L_0x122e325a0, RS_0x12801faa0, C4<0>, C4<0>;
L_0x12804c388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32840 .functor PMOS 1, L_0x12804c388, RS_0x12801faa0, C4<0>, C4<0>;
L_0x12804c3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e328d0 .functor PMOS 1, L_0x12804c3d0, RS_0x12801faa0, C4<0>, C4<0>;
v0x1330ae9d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804c340;  1 drivers
v0x1330aea80_0 .net/2s *"_ivl_2", 0 0, L_0x12804c388;  1 drivers
v0x1330aeb30_0 .net/2s *"_ivl_4", 0 0, L_0x12804c3d0;  1 drivers
v0x1330aebf0_0 .net8 "a", 0 0, RS_0x12801faa0;  alias, 3 drivers, strength-aware
v0x1330aeca0_0 .net8 "b", 0 0, RS_0x12801faa0;  alias, 3 drivers, strength-aware
v0x1330aedb0_0 .net8 "o1", 0 0, L_0x122e325a0;  1 drivers, strength-aware
v0x1330aee40_0 .net8 "out", 0 0, RS_0x12801fc20;  alias, 3 drivers, strength-aware
S_0x1330af1a0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330afb80_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330afc10_0 .net8 "out", 0 0, RS_0x12801fa40;  alias, 3 drivers, strength-aware
S_0x1330af390 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330af1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e31230 .functor NMOS 1, L_0x12804bf08, RS_0x12801efc0, C4<0>, C4<0>;
L_0x122e31320 .functor NMOS 1, L_0x122e31230, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804bf50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e313d0 .functor PMOS 1, L_0x12804bf50, RS_0x12801efc0, C4<0>, C4<0>;
L_0x12804bf98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e314c0 .functor PMOS 1, L_0x12804bf98, RS_0x12801efc0, C4<0>, C4<0>;
v0x1330af5d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804bf08;  1 drivers
v0x1330af690_0 .net/2s *"_ivl_2", 0 0, L_0x12804bf50;  1 drivers
v0x1330af740_0 .net/2s *"_ivl_4", 0 0, L_0x12804bf98;  1 drivers
v0x1330af800_0 .net8 "a", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330af990_0 .net8 "b", 0 0, RS_0x12801efc0;  alias, 3 drivers, strength-aware
v0x1330afa60_0 .net8 "o1", 0 0, L_0x122e31230;  1 drivers, strength-aware
v0x1330afaf0_0 .net8 "out", 0 0, RS_0x12801fa40;  alias, 3 drivers, strength-aware
S_0x1330afca0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330b06c0_0 .net8 "a", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330b0750_0 .net8 "out", 0 0, RS_0x12801f680;  alias, 3 drivers, strength-aware
S_0x1330afe90 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330afca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804bfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e31590 .functor NMOS 1, L_0x12804bfe0, RS_0x128017bb0, C4<0>, C4<0>;
L_0x122e31680 .functor NMOS 1, L_0x122e31590, RS_0x128017bb0, C4<0>, C4<0>;
L_0x12804c028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31730 .functor PMOS 1, L_0x12804c028, RS_0x128017bb0, C4<0>, C4<0>;
L_0x12804c070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e31820 .functor PMOS 1, L_0x12804c070, RS_0x128017bb0, C4<0>, C4<0>;
v0x1330b00d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804bfe0;  1 drivers
v0x1330b0190_0 .net/2s *"_ivl_2", 0 0, L_0x12804c028;  1 drivers
v0x1330b0240_0 .net/2s *"_ivl_4", 0 0, L_0x12804c070;  1 drivers
v0x1330b0300_0 .net8 "a", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330b0390_0 .net8 "b", 0 0, RS_0x128017bb0;  alias, 3 drivers, strength-aware
v0x1330b0560_0 .net8 "o1", 0 0, L_0x122e31590;  1 drivers, strength-aware
v0x1330b05f0_0 .net8 "out", 0 0, RS_0x12801f680;  alias, 3 drivers, strength-aware
S_0x1330b07e0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b1fb0_0 .net8 "a", 0 0, RS_0x12801f860;  alias, 3 drivers, strength-aware
v0x1330b20d0_0 .net8 "b", 0 0, RS_0x12801fc20;  alias, 3 drivers, strength-aware
RS_0x128020190 .resolv tri, L_0x122e32af0, L_0x122e32ba0, L_0x122e32cf0;
v0x1330b21e0_0 .net8 "nand_out1", 0 0, RS_0x128020190;  3 drivers, strength-aware
RS_0x128020310 .resolv tri, L_0x122e32e90, L_0x122e32f40, L_0x122e33090;
v0x1330b2270_0 .net8 "nand_out2", 0 0, RS_0x128020310;  3 drivers, strength-aware
v0x1330b2340_0 .net8 "out", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
S_0x1330b09f0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330b07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e32a40 .functor NMOS 1, L_0x12804c418, RS_0x12801f860, C4<0>, C4<0>;
L_0x122e32af0 .functor NMOS 1, L_0x122e32a40, RS_0x12801f860, C4<0>, C4<0>;
L_0x12804c460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32ba0 .functor PMOS 1, L_0x12804c460, RS_0x12801f860, C4<0>, C4<0>;
L_0x12804c4a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32cf0 .functor PMOS 1, L_0x12804c4a8, RS_0x12801f860, C4<0>, C4<0>;
v0x1330b0c20_0 .net/2s *"_ivl_0", 0 0, L_0x12804c418;  1 drivers
v0x1330b0ce0_0 .net/2s *"_ivl_2", 0 0, L_0x12804c460;  1 drivers
v0x1330b0d90_0 .net/2s *"_ivl_4", 0 0, L_0x12804c4a8;  1 drivers
v0x1330b0e50_0 .net8 "a", 0 0, RS_0x12801f860;  alias, 3 drivers, strength-aware
v0x1330b0f20_0 .net8 "b", 0 0, RS_0x12801f860;  alias, 3 drivers, strength-aware
v0x1330b0ff0_0 .net8 "o1", 0 0, L_0x122e32a40;  1 drivers, strength-aware
v0x1330b1080_0 .net8 "out", 0 0, RS_0x128020190;  alias, 3 drivers, strength-aware
S_0x1330b1140 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330b07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e32da0 .functor NMOS 1, L_0x12804c4f0, RS_0x12801fc20, C4<0>, C4<0>;
L_0x122e32e90 .functor NMOS 1, L_0x122e32da0, RS_0x12801fc20, C4<0>, C4<0>;
L_0x12804c538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e32f40 .functor PMOS 1, L_0x12804c538, RS_0x12801fc20, C4<0>, C4<0>;
L_0x12804c580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e33090 .functor PMOS 1, L_0x12804c580, RS_0x12801fc20, C4<0>, C4<0>;
v0x1330b1360_0 .net/2s *"_ivl_0", 0 0, L_0x12804c4f0;  1 drivers
v0x1330b1410_0 .net/2s *"_ivl_2", 0 0, L_0x12804c538;  1 drivers
v0x1330b14c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804c580;  1 drivers
v0x1330b1580_0 .net8 "a", 0 0, RS_0x12801fc20;  alias, 3 drivers, strength-aware
v0x1330b1650_0 .net8 "b", 0 0, RS_0x12801fc20;  alias, 3 drivers, strength-aware
v0x1330b1720_0 .net8 "o1", 0 0, L_0x122e32da0;  1 drivers, strength-aware
v0x1330b17b0_0 .net8 "out", 0 0, RS_0x128020310;  alias, 3 drivers, strength-aware
S_0x1330b1870 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330b07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e33140 .functor NMOS 1, L_0x12804c5c8, RS_0x128020310, C4<0>, C4<0>;
L_0x122e33230 .functor NMOS 1, L_0x122e33140, RS_0x128020190, C4<0>, C4<0>;
L_0x12804c610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330b78b0 .functor PMOS 1, L_0x12804c610, RS_0x128020190, C4<0>, C4<0>;
L_0x12804c658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e334e0 .functor PMOS 1, L_0x12804c658, RS_0x128020310, C4<0>, C4<0>;
v0x1330b1aa0_0 .net/2s *"_ivl_0", 0 0, L_0x12804c5c8;  1 drivers
v0x1330b1b50_0 .net/2s *"_ivl_2", 0 0, L_0x12804c610;  1 drivers
v0x1330b1c00_0 .net/2s *"_ivl_4", 0 0, L_0x12804c658;  1 drivers
v0x1330b1cc0_0 .net8 "a", 0 0, RS_0x128020190;  alias, 3 drivers, strength-aware
v0x1330b1d70_0 .net8 "b", 0 0, RS_0x128020310;  alias, 3 drivers, strength-aware
v0x1330b1e40_0 .net8 "o1", 0 0, L_0x122e33140;  1 drivers, strength-aware
v0x1330b1ed0_0 .net8 "out", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
S_0x1330b2b80 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x1330a37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b43b0_0 .net8 "a", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
v0x1330b4450_0 .net8 "b", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
RS_0x1280207f0 .resolv tri, L_0x122e33e90, L_0x122e33f40, L_0x122e34090;
v0x1330b44f0_0 .net8 "nand_out1", 0 0, RS_0x1280207f0;  3 drivers, strength-aware
RS_0x128020970 .resolv tri, L_0x122e34230, L_0x122e342e0, L_0x122e34430;
v0x1330b45c0_0 .net8 "nand_out2", 0 0, RS_0x128020970;  3 drivers, strength-aware
v0x1330b4690_0 .net8 "out", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
S_0x1330b2db0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330b2b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e33da0 .functor NMOS 1, L_0x12804c850, RS_0x12801dfd0, C4<0>, C4<0>;
L_0x122e33e90 .functor NMOS 1, L_0x122e33da0, RS_0x12801dfd0, C4<0>, C4<0>;
L_0x12804c898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e33f40 .functor PMOS 1, L_0x12804c898, RS_0x12801dfd0, C4<0>, C4<0>;
L_0x12804c8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34090 .functor PMOS 1, L_0x12804c8e0, RS_0x12801dfd0, C4<0>, C4<0>;
v0x1330b2fe0_0 .net/2s *"_ivl_0", 0 0, L_0x12804c850;  1 drivers
v0x1330b30a0_0 .net/2s *"_ivl_2", 0 0, L_0x12804c898;  1 drivers
v0x1330b3150_0 .net/2s *"_ivl_4", 0 0, L_0x12804c8e0;  1 drivers
v0x1330b3210_0 .net8 "a", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
v0x1330b32a0_0 .net8 "b", 0 0, RS_0x12801dfd0;  alias, 3 drivers, strength-aware
v0x1330b33f0_0 .net8 "o1", 0 0, L_0x122e33da0;  1 drivers, strength-aware
v0x1330b3480_0 .net8 "out", 0 0, RS_0x1280207f0;  alias, 3 drivers, strength-aware
S_0x1330b3560 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330b2b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804c928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e34140 .functor NMOS 1, L_0x12804c928, RS_0x12801f4a0, C4<0>, C4<0>;
L_0x122e34230 .functor NMOS 1, L_0x122e34140, RS_0x12801f4a0, C4<0>, C4<0>;
L_0x12804c970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e342e0 .functor PMOS 1, L_0x12804c970, RS_0x12801f4a0, C4<0>, C4<0>;
L_0x12804c9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34430 .functor PMOS 1, L_0x12804c9b8, RS_0x12801f4a0, C4<0>, C4<0>;
v0x1330b3770_0 .net/2s *"_ivl_0", 0 0, L_0x12804c928;  1 drivers
v0x1330b3800_0 .net/2s *"_ivl_2", 0 0, L_0x12804c970;  1 drivers
v0x1330b38a0_0 .net/2s *"_ivl_4", 0 0, L_0x12804c9b8;  1 drivers
v0x1330b3960_0 .net8 "a", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
v0x1330b39f0_0 .net8 "b", 0 0, RS_0x12801f4a0;  alias, 3 drivers, strength-aware
v0x1330b3b40_0 .net8 "o1", 0 0, L_0x122e34140;  1 drivers, strength-aware
v0x1330b3bd0_0 .net8 "out", 0 0, RS_0x128020970;  alias, 3 drivers, strength-aware
S_0x1330b3cb0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330b2b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ca00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e344e0 .functor NMOS 1, L_0x12804ca00, RS_0x128020970, C4<0>, C4<0>;
L_0x122e345d0 .functor NMOS 1, L_0x122e344e0, RS_0x1280207f0, C4<0>, C4<0>;
L_0x12804ca48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34680 .functor PMOS 1, L_0x12804ca48, RS_0x1280207f0, C4<0>, C4<0>;
L_0x12804ca90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34750 .functor PMOS 1, L_0x12804ca90, RS_0x128020970, C4<0>, C4<0>;
v0x1330b3ec0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ca00;  1 drivers
v0x1330b3f50_0 .net/2s *"_ivl_2", 0 0, L_0x12804ca48;  1 drivers
v0x1330b4000_0 .net/2s *"_ivl_4", 0 0, L_0x12804ca90;  1 drivers
v0x1330b40c0_0 .net8 "a", 0 0, RS_0x1280207f0;  alias, 3 drivers, strength-aware
v0x1330b4170_0 .net8 "b", 0 0, RS_0x128020970;  alias, 3 drivers, strength-aware
v0x1330b4240_0 .net8 "o1", 0 0, L_0x122e344e0;  1 drivers, strength-aware
v0x1330b42d0_0 .net8 "out", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
S_0x1330b4d10 .scope module, "fa52" "FullAdder" 3 69, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1330c5c50_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330c5ce0_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
RS_0x128020f70 .resolv tri, L_0x122e37120, L_0x122e372d0, L_0x1330c4860;
v0x1330c5d70_0 .net8 "carry1", 0 0, RS_0x128020f70;  3 drivers, strength-aware
RS_0x128022440 .resolv tri, L_0x122e39b80, L_0x122e39d30, L_0x1330c4fb0;
v0x1330c5e00_0 .net8 "carry2", 0 0, RS_0x128022440;  3 drivers, strength-aware
v0x1330c5e90_0 .net8 "cin", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330c5f60_0 .net8 "cout", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330c6030_0 .net8 "sum", 0 0, RS_0x128023430;  3 drivers, strength-aware
RS_0x128021f60 .resolv tri, L_0x122e36930, L_0x122e369e0, L_0x122e36ab0;
v0x1330c6140_0 .net8 "sum1", 0 0, RS_0x128021f60;  3 drivers, strength-aware
S_0x1330b4f50 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1330b4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330bc570_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330bc600_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330bc690_0 .net8 "carry", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
v0x1330bc720_0 .net8 "sum", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
S_0x1330b5170 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330b4f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b6210_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b62b0_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
RS_0x128020df0 .resolv tri, L_0x122e36d80, L_0x122e36e70, L_0x122e36f60;
v0x1330b63d0_0 .net8 "nand_out", 0 0, RS_0x128020df0;  3 drivers, strength-aware
v0x1330b6460_0 .net8 "out", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
S_0x1330b53a0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330b5170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330c0de0 .functor NMOS 1, L_0x12804d270, RS_0x12801ab50, C4<0>, C4<0>;
L_0x122e36d80 .functor NMOS 1, L_0x1330c0de0, RS_0x128020490, C4<0>, C4<0>;
L_0x12804d2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e36e70 .functor PMOS 1, L_0x12804d2b8, RS_0x128020490, C4<0>, C4<0>;
L_0x12804d300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e36f60 .functor PMOS 1, L_0x12804d300, RS_0x12801ab50, C4<0>, C4<0>;
v0x1330b55d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d270;  1 drivers
v0x1330b5690_0 .net/2s *"_ivl_2", 0 0, L_0x12804d2b8;  1 drivers
v0x1330b5740_0 .net/2s *"_ivl_4", 0 0, L_0x12804d300;  1 drivers
v0x1330b5800_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b5890_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330b5960_0 .net8 "o1", 0 0, L_0x1330c0de0;  1 drivers, strength-aware
v0x1330b5a00_0 .net8 "out", 0 0, RS_0x128020df0;  alias, 3 drivers, strength-aware
S_0x1330b5ad0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330b5170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e37030 .functor NMOS 1, L_0x12804d348, RS_0x128020df0, C4<0>, C4<0>;
L_0x122e37120 .functor NMOS 1, L_0x122e37030, RS_0x128020df0, C4<0>, C4<0>;
L_0x12804d390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e372d0 .functor PMOS 1, L_0x12804d390, RS_0x128020df0, C4<0>, C4<0>;
L_0x12804d3d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330c4860 .functor PMOS 1, L_0x12804d3d8, RS_0x128020df0, C4<0>, C4<0>;
v0x1330b5cf0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d348;  1 drivers
v0x1330b5da0_0 .net/2s *"_ivl_2", 0 0, L_0x12804d390;  1 drivers
v0x1330b5e50_0 .net/2s *"_ivl_4", 0 0, L_0x12804d3d8;  1 drivers
v0x1330b5f10_0 .net8 "a", 0 0, RS_0x128020df0;  alias, 3 drivers, strength-aware
v0x1330b5fc0_0 .net8 "b", 0 0, RS_0x128020df0;  alias, 3 drivers, strength-aware
v0x1330b60d0_0 .net8 "o1", 0 0, L_0x122e37030;  1 drivers, strength-aware
v0x1330b6160_0 .net8 "out", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
S_0x1330b64f0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330b4f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330bc040_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
RS_0x128021330 .resolv tri, L_0x122e35510, L_0x122e356c0, L_0x122e35750;
v0x1330bc0d0_0 .net8 "and1_out", 0 0, RS_0x128021330;  3 drivers, strength-aware
RS_0x1280216f0 .resolv tri, L_0x122e35d90, L_0x122e35f40, L_0x122e35fd0;
v0x1330bc160_0 .net8 "and2_out", 0 0, RS_0x1280216f0;  3 drivers, strength-aware
v0x1330bc1f0_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
RS_0x128021510 .resolv tri, L_0x122e34a20, L_0x122e34ad0, L_0x122e34bc0;
v0x1330bc280_0 .net8 "not_a", 0 0, RS_0x128021510;  3 drivers, strength-aware
RS_0x128021150 .resolv tri, L_0x122e34d80, L_0x122e34e30, L_0x122e34f20;
v0x1330bc3d0_0 .net8 "not_b", 0 0, RS_0x128021150;  3 drivers, strength-aware
v0x1330bc4e0_0 .net8 "out", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
S_0x1330b6710 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b77d0_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b7970_0 .net8 "b", 0 0, RS_0x128021150;  alias, 3 drivers, strength-aware
RS_0x1280211b0 .resolv tri, L_0x1330bc460, L_0x122e35260, L_0x122e35350;
v0x1330b7a00_0 .net8 "nand_out", 0 0, RS_0x1280211b0;  3 drivers, strength-aware
v0x1330b7a90_0 .net8 "out", 0 0, RS_0x128021330;  alias, 3 drivers, strength-aware
S_0x1330b6940 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330b6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cc88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e34ff0 .functor NMOS 1, L_0x12804cc88, RS_0x128021150, C4<0>, C4<0>;
L_0x1330bc460 .functor NMOS 1, L_0x122e34ff0, RS_0x128020490, C4<0>, C4<0>;
L_0x12804ccd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35260 .functor PMOS 1, L_0x12804ccd0, RS_0x128020490, C4<0>, C4<0>;
L_0x12804cd18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35350 .functor PMOS 1, L_0x12804cd18, RS_0x128021150, C4<0>, C4<0>;
v0x1330b6b80_0 .net/2s *"_ivl_0", 0 0, L_0x12804cc88;  1 drivers
v0x1330b6c40_0 .net/2s *"_ivl_2", 0 0, L_0x12804ccd0;  1 drivers
v0x1330b6cf0_0 .net/2s *"_ivl_4", 0 0, L_0x12804cd18;  1 drivers
v0x1330b6db0_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b6e40_0 .net8 "b", 0 0, RS_0x128021150;  alias, 3 drivers, strength-aware
v0x1330b6f20_0 .net8 "o1", 0 0, L_0x122e34ff0;  1 drivers, strength-aware
v0x1330b6fc0_0 .net8 "out", 0 0, RS_0x1280211b0;  alias, 3 drivers, strength-aware
S_0x1330b7090 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330b6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cd60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e35420 .functor NMOS 1, L_0x12804cd60, RS_0x1280211b0, C4<0>, C4<0>;
L_0x122e35510 .functor NMOS 1, L_0x122e35420, RS_0x1280211b0, C4<0>, C4<0>;
L_0x12804cda8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e356c0 .functor PMOS 1, L_0x12804cda8, RS_0x1280211b0, C4<0>, C4<0>;
L_0x12804cdf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35750 .functor PMOS 1, L_0x12804cdf0, RS_0x1280211b0, C4<0>, C4<0>;
v0x1330b72b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804cd60;  1 drivers
v0x1330b7360_0 .net/2s *"_ivl_2", 0 0, L_0x12804cda8;  1 drivers
v0x1330b7410_0 .net/2s *"_ivl_4", 0 0, L_0x12804cdf0;  1 drivers
v0x1330b74d0_0 .net8 "a", 0 0, RS_0x1280211b0;  alias, 3 drivers, strength-aware
v0x1330b7580_0 .net8 "b", 0 0, RS_0x1280211b0;  alias, 3 drivers, strength-aware
v0x1330b7690_0 .net8 "o1", 0 0, L_0x122e35420;  1 drivers, strength-aware
v0x1330b7720_0 .net8 "out", 0 0, RS_0x128021330;  alias, 3 drivers, strength-aware
S_0x1330b7b20 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330b8ba0_0 .net8 "a", 0 0, RS_0x128021510;  alias, 3 drivers, strength-aware
v0x1330b8c40_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
RS_0x128021570 .resolv tri, L_0x122e35970, L_0x122e35b60, L_0x122e35bf0;
v0x1330b8cd0_0 .net8 "nand_out", 0 0, RS_0x128021570;  3 drivers, strength-aware
v0x1330b8d80_0 .net8 "out", 0 0, RS_0x1280216f0;  alias, 3 drivers, strength-aware
S_0x1330b7d30 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330b7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ce38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e358c0 .functor NMOS 1, L_0x12804ce38, RS_0x12801ab50, C4<0>, C4<0>;
L_0x122e35970 .functor NMOS 1, L_0x122e358c0, RS_0x128021510, C4<0>, C4<0>;
L_0x12804ce80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35b60 .functor PMOS 1, L_0x12804ce80, RS_0x128021510, C4<0>, C4<0>;
L_0x12804cec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35bf0 .functor PMOS 1, L_0x12804cec8, RS_0x12801ab50, C4<0>, C4<0>;
v0x1330b7f60_0 .net/2s *"_ivl_0", 0 0, L_0x12804ce38;  1 drivers
v0x1330b8010_0 .net/2s *"_ivl_2", 0 0, L_0x12804ce80;  1 drivers
v0x1330b80c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804cec8;  1 drivers
v0x1330b8180_0 .net8 "a", 0 0, RS_0x128021510;  alias, 3 drivers, strength-aware
v0x1330b8220_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330b82f0_0 .net8 "o1", 0 0, L_0x122e358c0;  1 drivers, strength-aware
v0x1330b8390_0 .net8 "out", 0 0, RS_0x128021570;  alias, 3 drivers, strength-aware
S_0x1330b8460 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330b7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e35ca0 .functor NMOS 1, L_0x12804cf10, RS_0x128021570, C4<0>, C4<0>;
L_0x122e35d90 .functor NMOS 1, L_0x122e35ca0, RS_0x128021570, C4<0>, C4<0>;
L_0x12804cf58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35f40 .functor PMOS 1, L_0x12804cf58, RS_0x128021570, C4<0>, C4<0>;
L_0x12804cfa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e35fd0 .functor PMOS 1, L_0x12804cfa0, RS_0x128021570, C4<0>, C4<0>;
v0x1330b8680_0 .net/2s *"_ivl_0", 0 0, L_0x12804cf10;  1 drivers
v0x1330b8730_0 .net/2s *"_ivl_2", 0 0, L_0x12804cf58;  1 drivers
v0x1330b87e0_0 .net/2s *"_ivl_4", 0 0, L_0x12804cfa0;  1 drivers
v0x1330b88a0_0 .net8 "a", 0 0, RS_0x128021570;  alias, 3 drivers, strength-aware
v0x1330b8950_0 .net8 "b", 0 0, RS_0x128021570;  alias, 3 drivers, strength-aware
v0x1330b8a60_0 .net8 "o1", 0 0, L_0x122e35ca0;  1 drivers, strength-aware
v0x1330b8af0_0 .net8 "out", 0 0, RS_0x1280216f0;  alias, 3 drivers, strength-aware
S_0x1330b8e50 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330b9790_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b9830_0 .net8 "out", 0 0, RS_0x128021510;  alias, 3 drivers, strength-aware
S_0x1330b9040 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330b8e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330cb640 .functor NMOS 1, L_0x12804cad8, RS_0x128020490, C4<0>, C4<0>;
L_0x122e34a20 .functor NMOS 1, L_0x1330cb640, RS_0x128020490, C4<0>, C4<0>;
L_0x12804cb20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34ad0 .functor PMOS 1, L_0x12804cb20, RS_0x128020490, C4<0>, C4<0>;
L_0x12804cb68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34bc0 .functor PMOS 1, L_0x12804cb68, RS_0x128020490, C4<0>, C4<0>;
v0x1330b9280_0 .net/2s *"_ivl_0", 0 0, L_0x12804cad8;  1 drivers
v0x1330b9340_0 .net/2s *"_ivl_2", 0 0, L_0x12804cb20;  1 drivers
v0x1330b93f0_0 .net/2s *"_ivl_4", 0 0, L_0x12804cb68;  1 drivers
v0x1330b94b0_0 .net8 "a", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b9540_0 .net8 "b", 0 0, RS_0x128020490;  alias, 3 drivers, strength-aware
v0x1330b9610_0 .net8 "o1", 0 0, L_0x1330cb640;  1 drivers, strength-aware
v0x1330b96b0_0 .net8 "out", 0 0, RS_0x128021510;  alias, 3 drivers, strength-aware
S_0x1330b98d0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330ba2f0_0 .net8 "a", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330ba380_0 .net8 "out", 0 0, RS_0x128021150;  alias, 3 drivers, strength-aware
S_0x1330b9ac0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330b98d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cbb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e34c90 .functor NMOS 1, L_0x12804cbb0, RS_0x12801ab50, C4<0>, C4<0>;
L_0x122e34d80 .functor NMOS 1, L_0x122e34c90, RS_0x12801ab50, C4<0>, C4<0>;
L_0x12804cbf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34e30 .functor PMOS 1, L_0x12804cbf8, RS_0x12801ab50, C4<0>, C4<0>;
L_0x12804cc40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e34f20 .functor PMOS 1, L_0x12804cc40, RS_0x12801ab50, C4<0>, C4<0>;
v0x1330b9d00_0 .net/2s *"_ivl_0", 0 0, L_0x12804cbb0;  1 drivers
v0x1330b9dc0_0 .net/2s *"_ivl_2", 0 0, L_0x12804cbf8;  1 drivers
v0x1330b9e70_0 .net/2s *"_ivl_4", 0 0, L_0x12804cc40;  1 drivers
v0x1330b9f30_0 .net8 "a", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330b9fc0_0 .net8 "b", 0 0, RS_0x12801ab50;  alias, 3 drivers, strength-aware
v0x1330ba190_0 .net8 "o1", 0 0, L_0x122e34c90;  1 drivers, strength-aware
v0x1330ba220_0 .net8 "out", 0 0, RS_0x128021150;  alias, 3 drivers, strength-aware
S_0x1330ba410 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330bbbe0_0 .net8 "a", 0 0, RS_0x128021330;  alias, 3 drivers, strength-aware
v0x1330bbd00_0 .net8 "b", 0 0, RS_0x1280216f0;  alias, 3 drivers, strength-aware
RS_0x128021c60 .resolv tri, L_0x122e361f0, L_0x122e362a0, L_0x122e363f0;
v0x1330bbe10_0 .net8 "nand_out1", 0 0, RS_0x128021c60;  3 drivers, strength-aware
RS_0x128021de0 .resolv tri, L_0x122e36590, L_0x122e36640, L_0x122e36790;
v0x1330bbea0_0 .net8 "nand_out2", 0 0, RS_0x128021de0;  3 drivers, strength-aware
v0x1330bbf70_0 .net8 "out", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
S_0x1330ba620 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330ba410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804cfe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e36140 .functor NMOS 1, L_0x12804cfe8, RS_0x128021330, C4<0>, C4<0>;
L_0x122e361f0 .functor NMOS 1, L_0x122e36140, RS_0x128021330, C4<0>, C4<0>;
L_0x12804d030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e362a0 .functor PMOS 1, L_0x12804d030, RS_0x128021330, C4<0>, C4<0>;
L_0x12804d078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e363f0 .functor PMOS 1, L_0x12804d078, RS_0x128021330, C4<0>, C4<0>;
v0x1330ba850_0 .net/2s *"_ivl_0", 0 0, L_0x12804cfe8;  1 drivers
v0x1330ba910_0 .net/2s *"_ivl_2", 0 0, L_0x12804d030;  1 drivers
v0x1330ba9c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804d078;  1 drivers
v0x1330baa80_0 .net8 "a", 0 0, RS_0x128021330;  alias, 3 drivers, strength-aware
v0x1330bab50_0 .net8 "b", 0 0, RS_0x128021330;  alias, 3 drivers, strength-aware
v0x1330bac20_0 .net8 "o1", 0 0, L_0x122e36140;  1 drivers, strength-aware
v0x1330bacb0_0 .net8 "out", 0 0, RS_0x128021c60;  alias, 3 drivers, strength-aware
S_0x1330bad70 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330ba410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e364a0 .functor NMOS 1, L_0x12804d0c0, RS_0x1280216f0, C4<0>, C4<0>;
L_0x122e36590 .functor NMOS 1, L_0x122e364a0, RS_0x1280216f0, C4<0>, C4<0>;
L_0x12804d108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e36640 .functor PMOS 1, L_0x12804d108, RS_0x1280216f0, C4<0>, C4<0>;
L_0x12804d150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e36790 .functor PMOS 1, L_0x12804d150, RS_0x1280216f0, C4<0>, C4<0>;
v0x1330baf90_0 .net/2s *"_ivl_0", 0 0, L_0x12804d0c0;  1 drivers
v0x1330bb040_0 .net/2s *"_ivl_2", 0 0, L_0x12804d108;  1 drivers
v0x1330bb0f0_0 .net/2s *"_ivl_4", 0 0, L_0x12804d150;  1 drivers
v0x1330bb1b0_0 .net8 "a", 0 0, RS_0x1280216f0;  alias, 3 drivers, strength-aware
v0x1330bb280_0 .net8 "b", 0 0, RS_0x1280216f0;  alias, 3 drivers, strength-aware
v0x1330bb350_0 .net8 "o1", 0 0, L_0x122e364a0;  1 drivers, strength-aware
v0x1330bb3e0_0 .net8 "out", 0 0, RS_0x128021de0;  alias, 3 drivers, strength-aware
S_0x1330bb4a0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330ba410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e36840 .functor NMOS 1, L_0x12804d198, RS_0x128021de0, C4<0>, C4<0>;
L_0x122e36930 .functor NMOS 1, L_0x122e36840, RS_0x128021c60, C4<0>, C4<0>;
L_0x12804d1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e369e0 .functor PMOS 1, L_0x12804d1e0, RS_0x128021c60, C4<0>, C4<0>;
L_0x12804d228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e36ab0 .functor PMOS 1, L_0x12804d228, RS_0x128021de0, C4<0>, C4<0>;
v0x1330bb6d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d198;  1 drivers
v0x1330bb780_0 .net/2s *"_ivl_2", 0 0, L_0x12804d1e0;  1 drivers
v0x1330bb830_0 .net/2s *"_ivl_4", 0 0, L_0x12804d228;  1 drivers
v0x1330bb8f0_0 .net8 "a", 0 0, RS_0x128021c60;  alias, 3 drivers, strength-aware
v0x1330bb9a0_0 .net8 "b", 0 0, RS_0x128021de0;  alias, 3 drivers, strength-aware
v0x1330bba70_0 .net8 "o1", 0 0, L_0x122e36840;  1 drivers, strength-aware
v0x1330bbb00_0 .net8 "out", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
S_0x1330bc7b0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1330b4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330c3e30_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330c3ec0_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330c3f50_0 .net8 "carry", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
v0x1330c3fe0_0 .net8 "sum", 0 0, RS_0x128023430;  alias, 3 drivers, strength-aware
S_0x1330bc9e0 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330bc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330bdad0_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330bdb70_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
RS_0x1280222c0 .resolv tri, L_0x122e397e0, L_0x122e398d0, L_0x122e399c0;
v0x1330bdc90_0 .net8 "nand_out", 0 0, RS_0x1280222c0;  3 drivers, strength-aware
v0x1330bdd20_0 .net8 "out", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
S_0x1330bcc10 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330bc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804dbb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e396f0 .functor NMOS 1, L_0x12804dbb8, RS_0x12801db50, C4<0>, C4<0>;
L_0x122e397e0 .functor NMOS 1, L_0x122e396f0, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804dc00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e398d0 .functor PMOS 1, L_0x12804dc00, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804dc48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e399c0 .functor PMOS 1, L_0x12804dc48, RS_0x12801db50, C4<0>, C4<0>;
v0x1330bce50_0 .net/2s *"_ivl_0", 0 0, L_0x12804dbb8;  1 drivers
v0x1330bcf10_0 .net/2s *"_ivl_2", 0 0, L_0x12804dc00;  1 drivers
v0x1330bcfc0_0 .net/2s *"_ivl_4", 0 0, L_0x12804dc48;  1 drivers
v0x1330bd080_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330bd190_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330bd220_0 .net8 "o1", 0 0, L_0x122e396f0;  1 drivers, strength-aware
v0x1330bd2c0_0 .net8 "out", 0 0, RS_0x1280222c0;  alias, 3 drivers, strength-aware
S_0x1330bd390 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330bc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804dc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e39a90 .functor NMOS 1, L_0x12804dc90, RS_0x1280222c0, C4<0>, C4<0>;
L_0x122e39b80 .functor NMOS 1, L_0x122e39a90, RS_0x1280222c0, C4<0>, C4<0>;
L_0x12804dcd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e39d30 .functor PMOS 1, L_0x12804dcd8, RS_0x1280222c0, C4<0>, C4<0>;
L_0x12804dd20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330c4fb0 .functor PMOS 1, L_0x12804dd20, RS_0x1280222c0, C4<0>, C4<0>;
v0x1330bd5b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804dc90;  1 drivers
v0x1330bd660_0 .net/2s *"_ivl_2", 0 0, L_0x12804dcd8;  1 drivers
v0x1330bd710_0 .net/2s *"_ivl_4", 0 0, L_0x12804dd20;  1 drivers
v0x1330bd7d0_0 .net8 "a", 0 0, RS_0x1280222c0;  alias, 3 drivers, strength-aware
v0x1330bd880_0 .net8 "b", 0 0, RS_0x1280222c0;  alias, 3 drivers, strength-aware
v0x1330bd990_0 .net8 "o1", 0 0, L_0x122e39a90;  1 drivers, strength-aware
v0x1330bda20_0 .net8 "out", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
S_0x1330bddb0 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330bc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c3900_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
RS_0x128022800 .resolv tri, L_0x122e38080, L_0x122e38230, L_0x122e382c0;
v0x1330c3990_0 .net8 "and1_out", 0 0, RS_0x128022800;  3 drivers, strength-aware
RS_0x128022bc0 .resolv tri, L_0x122e38900, L_0x122e38ab0, L_0x122e38b40;
v0x1330c3a20_0 .net8 "and2_out", 0 0, RS_0x128022bc0;  3 drivers, strength-aware
v0x1330c3ab0_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
RS_0x1280229e0 .resolv tri, L_0x122e37590, L_0x122e37640, L_0x122e37730;
v0x1330c3b40_0 .net8 "not_a", 0 0, RS_0x1280229e0;  3 drivers, strength-aware
RS_0x128022620 .resolv tri, L_0x122e378f0, L_0x122e379a0, L_0x122e37a90;
v0x1330c3c90_0 .net8 "not_b", 0 0, RS_0x128022620;  3 drivers, strength-aware
v0x1330c3da0_0 .net8 "out", 0 0, RS_0x128023430;  alias, 3 drivers, strength-aware
S_0x1330bdfd0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330bddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330bf090_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330bf130_0 .net8 "b", 0 0, RS_0x128022620;  alias, 3 drivers, strength-aware
RS_0x128022680 .resolv tri, L_0x1330c3d20, L_0x122e37dd0, L_0x122e37ec0;
v0x1330bf1d0_0 .net8 "nand_out", 0 0, RS_0x128022680;  3 drivers, strength-aware
v0x1330bf280_0 .net8 "out", 0 0, RS_0x128022800;  alias, 3 drivers, strength-aware
S_0x1330be200 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330bdfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e37b60 .functor NMOS 1, L_0x12804d5d0, RS_0x128022620, C4<0>, C4<0>;
L_0x1330c3d20 .functor NMOS 1, L_0x122e37b60, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804d618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e37dd0 .functor PMOS 1, L_0x12804d618, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804d660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e37ec0 .functor PMOS 1, L_0x12804d660, RS_0x128022620, C4<0>, C4<0>;
v0x1330be440_0 .net/2s *"_ivl_0", 0 0, L_0x12804d5d0;  1 drivers
v0x1330be500_0 .net/2s *"_ivl_2", 0 0, L_0x12804d618;  1 drivers
v0x1330be5b0_0 .net/2s *"_ivl_4", 0 0, L_0x12804d660;  1 drivers
v0x1330be670_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330be700_0 .net8 "b", 0 0, RS_0x128022620;  alias, 3 drivers, strength-aware
v0x1330be7e0_0 .net8 "o1", 0 0, L_0x122e37b60;  1 drivers, strength-aware
v0x1330be880_0 .net8 "out", 0 0, RS_0x128022680;  alias, 3 drivers, strength-aware
S_0x1330be950 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330bdfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e37f90 .functor NMOS 1, L_0x12804d6a8, RS_0x128022680, C4<0>, C4<0>;
L_0x122e38080 .functor NMOS 1, L_0x122e37f90, RS_0x128022680, C4<0>, C4<0>;
L_0x12804d6f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38230 .functor PMOS 1, L_0x12804d6f0, RS_0x128022680, C4<0>, C4<0>;
L_0x12804d738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e382c0 .functor PMOS 1, L_0x12804d738, RS_0x128022680, C4<0>, C4<0>;
v0x1330beb70_0 .net/2s *"_ivl_0", 0 0, L_0x12804d6a8;  1 drivers
v0x1330bec20_0 .net/2s *"_ivl_2", 0 0, L_0x12804d6f0;  1 drivers
v0x1330becd0_0 .net/2s *"_ivl_4", 0 0, L_0x12804d738;  1 drivers
v0x1330bed90_0 .net8 "a", 0 0, RS_0x128022680;  alias, 3 drivers, strength-aware
v0x1330bee40_0 .net8 "b", 0 0, RS_0x128022680;  alias, 3 drivers, strength-aware
v0x1330bef50_0 .net8 "o1", 0 0, L_0x122e37f90;  1 drivers, strength-aware
v0x1330befe0_0 .net8 "out", 0 0, RS_0x128022800;  alias, 3 drivers, strength-aware
S_0x1330bf350 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330bddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c03e0_0 .net8 "a", 0 0, RS_0x1280229e0;  alias, 3 drivers, strength-aware
v0x1330c0480_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
RS_0x128022a40 .resolv tri, L_0x122e384e0, L_0x122e386d0, L_0x122e38760;
v0x1330c0510_0 .net8 "nand_out", 0 0, RS_0x128022a40;  3 drivers, strength-aware
v0x1330c05c0_0 .net8 "out", 0 0, RS_0x128022bc0;  alias, 3 drivers, strength-aware
S_0x1330bf560 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330bf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e38430 .functor NMOS 1, L_0x12804d780, RS_0x12801db50, C4<0>, C4<0>;
L_0x122e384e0 .functor NMOS 1, L_0x122e38430, RS_0x1280229e0, C4<0>, C4<0>;
L_0x12804d7c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e386d0 .functor PMOS 1, L_0x12804d7c8, RS_0x1280229e0, C4<0>, C4<0>;
L_0x12804d810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38760 .functor PMOS 1, L_0x12804d810, RS_0x12801db50, C4<0>, C4<0>;
v0x1330bf790_0 .net/2s *"_ivl_0", 0 0, L_0x12804d780;  1 drivers
v0x1330bf850_0 .net/2s *"_ivl_2", 0 0, L_0x12804d7c8;  1 drivers
v0x1330bf900_0 .net/2s *"_ivl_4", 0 0, L_0x12804d810;  1 drivers
v0x1330bf9c0_0 .net8 "a", 0 0, RS_0x1280229e0;  alias, 3 drivers, strength-aware
v0x1330bfa60_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330bfb30_0 .net8 "o1", 0 0, L_0x122e38430;  1 drivers, strength-aware
v0x1330bfbd0_0 .net8 "out", 0 0, RS_0x128022a40;  alias, 3 drivers, strength-aware
S_0x1330bfca0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330bf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e38810 .functor NMOS 1, L_0x12804d858, RS_0x128022a40, C4<0>, C4<0>;
L_0x122e38900 .functor NMOS 1, L_0x122e38810, RS_0x128022a40, C4<0>, C4<0>;
L_0x12804d8a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38ab0 .functor PMOS 1, L_0x12804d8a0, RS_0x128022a40, C4<0>, C4<0>;
L_0x12804d8e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38b40 .functor PMOS 1, L_0x12804d8e8, RS_0x128022a40, C4<0>, C4<0>;
v0x1330bfec0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d858;  1 drivers
v0x1330bff70_0 .net/2s *"_ivl_2", 0 0, L_0x12804d8a0;  1 drivers
v0x1330c0020_0 .net/2s *"_ivl_4", 0 0, L_0x12804d8e8;  1 drivers
v0x1330c00e0_0 .net8 "a", 0 0, RS_0x128022a40;  alias, 3 drivers, strength-aware
v0x1330c0190_0 .net8 "b", 0 0, RS_0x128022a40;  alias, 3 drivers, strength-aware
v0x1330c02a0_0 .net8 "o1", 0 0, L_0x122e38810;  1 drivers, strength-aware
v0x1330c0330_0 .net8 "out", 0 0, RS_0x128022bc0;  alias, 3 drivers, strength-aware
S_0x1330c0690 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330bddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330c1070_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330c1100_0 .net8 "out", 0 0, RS_0x1280229e0;  alias, 3 drivers, strength-aware
S_0x1330c0880 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330c0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e374a0 .functor NMOS 1, L_0x12804d420, RS_0x128021f60, C4<0>, C4<0>;
L_0x122e37590 .functor NMOS 1, L_0x122e374a0, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804d468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e37640 .functor PMOS 1, L_0x12804d468, RS_0x128021f60, C4<0>, C4<0>;
L_0x12804d4b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e37730 .functor PMOS 1, L_0x12804d4b0, RS_0x128021f60, C4<0>, C4<0>;
v0x1330c0ac0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d420;  1 drivers
v0x1330c0b80_0 .net/2s *"_ivl_2", 0 0, L_0x12804d468;  1 drivers
v0x1330c0c30_0 .net/2s *"_ivl_4", 0 0, L_0x12804d4b0;  1 drivers
v0x1330c0cf0_0 .net8 "a", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330c0e80_0 .net8 "b", 0 0, RS_0x128021f60;  alias, 3 drivers, strength-aware
v0x1330c0f50_0 .net8 "o1", 0 0, L_0x122e374a0;  1 drivers, strength-aware
v0x1330c0fe0_0 .net8 "out", 0 0, RS_0x1280229e0;  alias, 3 drivers, strength-aware
S_0x1330c1190 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330bddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330c1bb0_0 .net8 "a", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330c1c40_0 .net8 "out", 0 0, RS_0x128022620;  alias, 3 drivers, strength-aware
S_0x1330c1380 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330c1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e37800 .functor NMOS 1, L_0x12804d4f8, RS_0x12801db50, C4<0>, C4<0>;
L_0x122e378f0 .functor NMOS 1, L_0x122e37800, RS_0x12801db50, C4<0>, C4<0>;
L_0x12804d540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e379a0 .functor PMOS 1, L_0x12804d540, RS_0x12801db50, C4<0>, C4<0>;
L_0x12804d588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e37a90 .functor PMOS 1, L_0x12804d588, RS_0x12801db50, C4<0>, C4<0>;
v0x1330c15c0_0 .net/2s *"_ivl_0", 0 0, L_0x12804d4f8;  1 drivers
v0x1330c1680_0 .net/2s *"_ivl_2", 0 0, L_0x12804d540;  1 drivers
v0x1330c1730_0 .net/2s *"_ivl_4", 0 0, L_0x12804d588;  1 drivers
v0x1330c17f0_0 .net8 "a", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330c1880_0 .net8 "b", 0 0, RS_0x12801db50;  alias, 3 drivers, strength-aware
v0x1330c1a50_0 .net8 "o1", 0 0, L_0x122e37800;  1 drivers, strength-aware
v0x1330c1ae0_0 .net8 "out", 0 0, RS_0x128022620;  alias, 3 drivers, strength-aware
S_0x1330c1cd0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330bddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c34a0_0 .net8 "a", 0 0, RS_0x128022800;  alias, 3 drivers, strength-aware
v0x1330c35c0_0 .net8 "b", 0 0, RS_0x128022bc0;  alias, 3 drivers, strength-aware
RS_0x128023130 .resolv tri, L_0x122e38d60, L_0x122e38e10, L_0x122e38f60;
v0x1330c36d0_0 .net8 "nand_out1", 0 0, RS_0x128023130;  3 drivers, strength-aware
RS_0x1280232b0 .resolv tri, L_0x122e39100, L_0x122e391b0, L_0x122e39300;
v0x1330c3760_0 .net8 "nand_out2", 0 0, RS_0x1280232b0;  3 drivers, strength-aware
v0x1330c3830_0 .net8 "out", 0 0, RS_0x128023430;  alias, 3 drivers, strength-aware
S_0x1330c1ee0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330c1cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804d930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e38cb0 .functor NMOS 1, L_0x12804d930, RS_0x128022800, C4<0>, C4<0>;
L_0x122e38d60 .functor NMOS 1, L_0x122e38cb0, RS_0x128022800, C4<0>, C4<0>;
L_0x12804d978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38e10 .functor PMOS 1, L_0x12804d978, RS_0x128022800, C4<0>, C4<0>;
L_0x12804d9c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e38f60 .functor PMOS 1, L_0x12804d9c0, RS_0x128022800, C4<0>, C4<0>;
v0x1330c2110_0 .net/2s *"_ivl_0", 0 0, L_0x12804d930;  1 drivers
v0x1330c21d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804d978;  1 drivers
v0x1330c2280_0 .net/2s *"_ivl_4", 0 0, L_0x12804d9c0;  1 drivers
v0x1330c2340_0 .net8 "a", 0 0, RS_0x128022800;  alias, 3 drivers, strength-aware
v0x1330c2410_0 .net8 "b", 0 0, RS_0x128022800;  alias, 3 drivers, strength-aware
v0x1330c24e0_0 .net8 "o1", 0 0, L_0x122e38cb0;  1 drivers, strength-aware
v0x1330c2570_0 .net8 "out", 0 0, RS_0x128023130;  alias, 3 drivers, strength-aware
S_0x1330c2630 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330c1cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804da08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e39010 .functor NMOS 1, L_0x12804da08, RS_0x128022bc0, C4<0>, C4<0>;
L_0x122e39100 .functor NMOS 1, L_0x122e39010, RS_0x128022bc0, C4<0>, C4<0>;
L_0x12804da50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e391b0 .functor PMOS 1, L_0x12804da50, RS_0x128022bc0, C4<0>, C4<0>;
L_0x12804da98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e39300 .functor PMOS 1, L_0x12804da98, RS_0x128022bc0, C4<0>, C4<0>;
v0x1330c2850_0 .net/2s *"_ivl_0", 0 0, L_0x12804da08;  1 drivers
v0x1330c2900_0 .net/2s *"_ivl_2", 0 0, L_0x12804da50;  1 drivers
v0x1330c29b0_0 .net/2s *"_ivl_4", 0 0, L_0x12804da98;  1 drivers
v0x1330c2a70_0 .net8 "a", 0 0, RS_0x128022bc0;  alias, 3 drivers, strength-aware
v0x1330c2b40_0 .net8 "b", 0 0, RS_0x128022bc0;  alias, 3 drivers, strength-aware
v0x1330c2c10_0 .net8 "o1", 0 0, L_0x122e39010;  1 drivers, strength-aware
v0x1330c2ca0_0 .net8 "out", 0 0, RS_0x1280232b0;  alias, 3 drivers, strength-aware
S_0x1330c2d60 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330c1cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804dae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e393b0 .functor NMOS 1, L_0x12804dae0, RS_0x1280232b0, C4<0>, C4<0>;
L_0x122e394a0 .functor NMOS 1, L_0x122e393b0, RS_0x128023130, C4<0>, C4<0>;
L_0x12804db28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e39550 .functor PMOS 1, L_0x12804db28, RS_0x128023130, C4<0>, C4<0>;
L_0x12804db70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e39620 .functor PMOS 1, L_0x12804db70, RS_0x1280232b0, C4<0>, C4<0>;
v0x1330c2f90_0 .net/2s *"_ivl_0", 0 0, L_0x12804dae0;  1 drivers
v0x1330c3040_0 .net/2s *"_ivl_2", 0 0, L_0x12804db28;  1 drivers
v0x1330c30f0_0 .net/2s *"_ivl_4", 0 0, L_0x12804db70;  1 drivers
v0x1330c31b0_0 .net8 "a", 0 0, RS_0x128023130;  alias, 3 drivers, strength-aware
v0x1330c3260_0 .net8 "b", 0 0, RS_0x1280232b0;  alias, 3 drivers, strength-aware
v0x1330c3330_0 .net8 "o1", 0 0, L_0x122e393b0;  1 drivers, strength-aware
v0x1330c33c0_0 .net8 "out", 0 0, RS_0x128023430;  alias, 3 drivers, strength-aware
S_0x1330c4070 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x1330b4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c58a0_0 .net8 "a", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
v0x1330c5940_0 .net8 "b", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
RS_0x128023790 .resolv tri, L_0x122e39ff0, L_0x122e3a0a0, L_0x122e3a1f0;
v0x1330c59e0_0 .net8 "nand_out1", 0 0, RS_0x128023790;  3 drivers, strength-aware
RS_0x128023910 .resolv tri, L_0x122e3a390, L_0x122e3a440, L_0x122e3a590;
v0x1330c5ab0_0 .net8 "nand_out2", 0 0, RS_0x128023910;  3 drivers, strength-aware
v0x1330c5b80_0 .net8 "out", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
S_0x1330c42a0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330c4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804dd68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e39f00 .functor NMOS 1, L_0x12804dd68, RS_0x128020f70, C4<0>, C4<0>;
L_0x122e39ff0 .functor NMOS 1, L_0x122e39f00, RS_0x128020f70, C4<0>, C4<0>;
L_0x12804ddb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a0a0 .functor PMOS 1, L_0x12804ddb0, RS_0x128020f70, C4<0>, C4<0>;
L_0x12804ddf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a1f0 .functor PMOS 1, L_0x12804ddf8, RS_0x128020f70, C4<0>, C4<0>;
v0x1330c44d0_0 .net/2s *"_ivl_0", 0 0, L_0x12804dd68;  1 drivers
v0x1330c4590_0 .net/2s *"_ivl_2", 0 0, L_0x12804ddb0;  1 drivers
v0x1330c4640_0 .net/2s *"_ivl_4", 0 0, L_0x12804ddf8;  1 drivers
v0x1330c4700_0 .net8 "a", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
v0x1330c4790_0 .net8 "b", 0 0, RS_0x128020f70;  alias, 3 drivers, strength-aware
v0x1330c48e0_0 .net8 "o1", 0 0, L_0x122e39f00;  1 drivers, strength-aware
v0x1330c4970_0 .net8 "out", 0 0, RS_0x128023790;  alias, 3 drivers, strength-aware
S_0x1330c4a50 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330c4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804de40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3a2a0 .functor NMOS 1, L_0x12804de40, RS_0x128022440, C4<0>, C4<0>;
L_0x122e3a390 .functor NMOS 1, L_0x122e3a2a0, RS_0x128022440, C4<0>, C4<0>;
L_0x12804de88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a440 .functor PMOS 1, L_0x12804de88, RS_0x128022440, C4<0>, C4<0>;
L_0x12804ded0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a590 .functor PMOS 1, L_0x12804ded0, RS_0x128022440, C4<0>, C4<0>;
v0x1330c4c60_0 .net/2s *"_ivl_0", 0 0, L_0x12804de40;  1 drivers
v0x1330c4cf0_0 .net/2s *"_ivl_2", 0 0, L_0x12804de88;  1 drivers
v0x1330c4d90_0 .net/2s *"_ivl_4", 0 0, L_0x12804ded0;  1 drivers
v0x1330c4e50_0 .net8 "a", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
v0x1330c4ee0_0 .net8 "b", 0 0, RS_0x128022440;  alias, 3 drivers, strength-aware
v0x1330c5030_0 .net8 "o1", 0 0, L_0x122e3a2a0;  1 drivers, strength-aware
v0x1330c50c0_0 .net8 "out", 0 0, RS_0x128023910;  alias, 3 drivers, strength-aware
S_0x1330c51a0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330c4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804df18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3a640 .functor NMOS 1, L_0x12804df18, RS_0x128023910, C4<0>, C4<0>;
L_0x122e3a730 .functor NMOS 1, L_0x122e3a640, RS_0x128023790, C4<0>, C4<0>;
L_0x12804df60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a7e0 .functor PMOS 1, L_0x12804df60, RS_0x128023790, C4<0>, C4<0>;
L_0x12804dfa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3a8b0 .functor PMOS 1, L_0x12804dfa8, RS_0x128023910, C4<0>, C4<0>;
v0x1330c53b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804df18;  1 drivers
v0x1330c5440_0 .net/2s *"_ivl_2", 0 0, L_0x12804df60;  1 drivers
v0x1330c54f0_0 .net/2s *"_ivl_4", 0 0, L_0x12804dfa8;  1 drivers
v0x1330c55b0_0 .net8 "a", 0 0, RS_0x128023790;  alias, 3 drivers, strength-aware
v0x1330c5660_0 .net8 "b", 0 0, RS_0x128023910;  alias, 3 drivers, strength-aware
v0x1330c5730_0 .net8 "o1", 0 0, L_0x122e3a640;  1 drivers, strength-aware
v0x1330c57c0_0 .net8 "out", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
S_0x1330c6200 .scope module, "fa61" "FullAdder" 3 72, 6 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1330d71a0_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330d7230_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
RS_0x128023f10 .resolv tri, L_0x122e3d390, L_0x122e3d540, L_0x122e3d060;
v0x1330d72c0_0 .net8 "carry1", 0 0, RS_0x128023f10;  3 drivers, strength-aware
RS_0x1280253e0 .resolv tri, L_0x122e3fdd0, L_0x122e3ff80, L_0x1330d6500;
v0x1330d7350_0 .net8 "carry2", 0 0, RS_0x1280253e0;  3 drivers, strength-aware
v0x1330d73e0_0 .net8 "cin", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d74b0_0 .net8 "cout", 0 0, RS_0x128026a30;  3 drivers, strength-aware
v0x1330d7580_0 .net8 "sum", 0 0, RS_0x1280263d0;  3 drivers, strength-aware
RS_0x128024f00 .resolv tri, L_0x122e3cba0, L_0x122e3cc50, L_0x122e3cd20;
v0x1330d7690_0 .net8 "sum1", 0 0, RS_0x128024f00;  3 drivers, strength-aware
S_0x1330c6440 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1330c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330cdac0_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330cdb50_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330cdbe0_0 .net8 "carry", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
v0x1330cdc70_0 .net8 "sum", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
S_0x1330c6660 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330c6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c7720_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330c77c0_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
RS_0x128023d90 .resolv tri, L_0x122e3cff0, L_0x122e3d0e0, L_0x122e3d1d0;
v0x1330c78e0_0 .net8 "nand_out", 0 0, RS_0x128023d90;  3 drivers, strength-aware
v0x1330c7970_0 .net8 "out", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
S_0x1330c6890 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330c6660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330d2330 .functor NMOS 1, L_0x12804e788, RS_0x128020af0, C4<0>, C4<0>;
L_0x122e3cff0 .functor NMOS 1, L_0x1330d2330, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e7d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d0e0 .functor PMOS 1, L_0x12804e7d0, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d1d0 .functor PMOS 1, L_0x12804e818, RS_0x128020af0, C4<0>, C4<0>;
v0x1330c6ac0_0 .net/2s *"_ivl_0", 0 0, L_0x12804e788;  1 drivers
v0x1330c6b80_0 .net/2s *"_ivl_2", 0 0, L_0x12804e7d0;  1 drivers
v0x1330c6c30_0 .net/2s *"_ivl_4", 0 0, L_0x12804e818;  1 drivers
v0x1330c6cf0_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330c6dc0_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330c6e90_0 .net8 "o1", 0 0, L_0x1330d2330;  1 drivers, strength-aware
v0x1330c6f20_0 .net8 "out", 0 0, RS_0x128023d90;  alias, 3 drivers, strength-aware
S_0x1330c6fe0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330c6660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3d2a0 .functor NMOS 1, L_0x12804e860, RS_0x128023d90, C4<0>, C4<0>;
L_0x122e3d390 .functor NMOS 1, L_0x122e3d2a0, RS_0x128023d90, C4<0>, C4<0>;
L_0x12804e8a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d540 .functor PMOS 1, L_0x12804e8a8, RS_0x128023d90, C4<0>, C4<0>;
L_0x12804e8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d060 .functor PMOS 1, L_0x12804e8f0, RS_0x128023d90, C4<0>, C4<0>;
v0x1330c7200_0 .net/2s *"_ivl_0", 0 0, L_0x12804e860;  1 drivers
v0x1330c72b0_0 .net/2s *"_ivl_2", 0 0, L_0x12804e8a8;  1 drivers
v0x1330c7360_0 .net/2s *"_ivl_4", 0 0, L_0x12804e8f0;  1 drivers
v0x1330c7420_0 .net8 "a", 0 0, RS_0x128023d90;  alias, 3 drivers, strength-aware
v0x1330c74d0_0 .net8 "b", 0 0, RS_0x128023d90;  alias, 3 drivers, strength-aware
v0x1330c75e0_0 .net8 "o1", 0 0, L_0x122e3d2a0;  1 drivers, strength-aware
v0x1330c7670_0 .net8 "out", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
S_0x1330c7a00 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330c6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330cd590_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
RS_0x1280242d0 .resolv tri, L_0x122e3b780, L_0x122e3b930, L_0x122e3b9c0;
v0x1330cd620_0 .net8 "and1_out", 0 0, RS_0x1280242d0;  3 drivers, strength-aware
RS_0x128024690 .resolv tri, L_0x122e3c000, L_0x122e3c1b0, L_0x122e3c240;
v0x1330cd6b0_0 .net8 "and2_out", 0 0, RS_0x128024690;  3 drivers, strength-aware
v0x1330cd740_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
RS_0x1280244b0 .resolv tri, L_0x1330cad40, L_0x122e3ad40, L_0x122e3ae30;
v0x1330cd7d0_0 .net8 "not_a", 0 0, RS_0x1280244b0;  3 drivers, strength-aware
RS_0x1280240f0 .resolv tri, L_0x122e3aff0, L_0x122e3b0a0, L_0x122e3b190;
v0x1330cd920_0 .net8 "not_b", 0 0, RS_0x1280240f0;  3 drivers, strength-aware
v0x1330cda30_0 .net8 "out", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
S_0x1330c7c20 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330c7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330c8d20_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330c8dc0_0 .net8 "b", 0 0, RS_0x1280240f0;  alias, 3 drivers, strength-aware
RS_0x128024150 .resolv tri, L_0x1330cd9b0, L_0x122e3b4d0, L_0x122e3b5c0;
v0x1330c8e60_0 .net8 "nand_out", 0 0, RS_0x128024150;  3 drivers, strength-aware
v0x1330c8f10_0 .net8 "out", 0 0, RS_0x1280242d0;  alias, 3 drivers, strength-aware
S_0x1330c7e50 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330c7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3b260 .functor NMOS 1, L_0x12804e1a0, RS_0x1280240f0, C4<0>, C4<0>;
L_0x1330cd9b0 .functor NMOS 1, L_0x122e3b260, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e1e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b4d0 .functor PMOS 1, L_0x12804e1e8, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b5c0 .functor PMOS 1, L_0x12804e230, RS_0x1280240f0, C4<0>, C4<0>;
v0x1330c8090_0 .net/2s *"_ivl_0", 0 0, L_0x12804e1a0;  1 drivers
v0x1330c8150_0 .net/2s *"_ivl_2", 0 0, L_0x12804e1e8;  1 drivers
v0x1330c8200_0 .net/2s *"_ivl_4", 0 0, L_0x12804e230;  1 drivers
v0x1330c82c0_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330c83d0_0 .net8 "b", 0 0, RS_0x1280240f0;  alias, 3 drivers, strength-aware
v0x1330c8470_0 .net8 "o1", 0 0, L_0x122e3b260;  1 drivers, strength-aware
v0x1330c8510_0 .net8 "out", 0 0, RS_0x128024150;  alias, 3 drivers, strength-aware
S_0x1330c85e0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330c7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3b690 .functor NMOS 1, L_0x12804e278, RS_0x128024150, C4<0>, C4<0>;
L_0x122e3b780 .functor NMOS 1, L_0x122e3b690, RS_0x128024150, C4<0>, C4<0>;
L_0x12804e2c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b930 .functor PMOS 1, L_0x12804e2c0, RS_0x128024150, C4<0>, C4<0>;
L_0x12804e308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b9c0 .functor PMOS 1, L_0x12804e308, RS_0x128024150, C4<0>, C4<0>;
v0x1330c8800_0 .net/2s *"_ivl_0", 0 0, L_0x12804e278;  1 drivers
v0x1330c88b0_0 .net/2s *"_ivl_2", 0 0, L_0x12804e2c0;  1 drivers
v0x1330c8960_0 .net/2s *"_ivl_4", 0 0, L_0x12804e308;  1 drivers
v0x1330c8a20_0 .net8 "a", 0 0, RS_0x128024150;  alias, 3 drivers, strength-aware
v0x1330c8ad0_0 .net8 "b", 0 0, RS_0x128024150;  alias, 3 drivers, strength-aware
v0x1330c8be0_0 .net8 "o1", 0 0, L_0x122e3b690;  1 drivers, strength-aware
v0x1330c8c70_0 .net8 "out", 0 0, RS_0x1280242d0;  alias, 3 drivers, strength-aware
S_0x1330c8fe0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330c7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330ca070_0 .net8 "a", 0 0, RS_0x1280244b0;  alias, 3 drivers, strength-aware
v0x1330ca110_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
RS_0x128024510 .resolv tri, L_0x122e3bbe0, L_0x122e3bdd0, L_0x122e3be60;
v0x1330ca1a0_0 .net8 "nand_out", 0 0, RS_0x128024510;  3 drivers, strength-aware
v0x1330ca250_0 .net8 "out", 0 0, RS_0x128024690;  alias, 3 drivers, strength-aware
S_0x1330c91f0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330c8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3bb30 .functor NMOS 1, L_0x12804e350, RS_0x128020af0, C4<0>, C4<0>;
L_0x122e3bbe0 .functor NMOS 1, L_0x122e3bb30, RS_0x1280244b0, C4<0>, C4<0>;
L_0x12804e398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3bdd0 .functor PMOS 1, L_0x12804e398, RS_0x1280244b0, C4<0>, C4<0>;
L_0x12804e3e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3be60 .functor PMOS 1, L_0x12804e3e0, RS_0x128020af0, C4<0>, C4<0>;
v0x1330c9420_0 .net/2s *"_ivl_0", 0 0, L_0x12804e350;  1 drivers
v0x1330c94e0_0 .net/2s *"_ivl_2", 0 0, L_0x12804e398;  1 drivers
v0x1330c9590_0 .net/2s *"_ivl_4", 0 0, L_0x12804e3e0;  1 drivers
v0x1330c9650_0 .net8 "a", 0 0, RS_0x1280244b0;  alias, 3 drivers, strength-aware
v0x1330c96f0_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330c97c0_0 .net8 "o1", 0 0, L_0x122e3bb30;  1 drivers, strength-aware
v0x1330c9860_0 .net8 "out", 0 0, RS_0x128024510;  alias, 3 drivers, strength-aware
S_0x1330c9930 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330c8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3bf10 .functor NMOS 1, L_0x12804e428, RS_0x128024510, C4<0>, C4<0>;
L_0x122e3c000 .functor NMOS 1, L_0x122e3bf10, RS_0x128024510, C4<0>, C4<0>;
L_0x12804e470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3c1b0 .functor PMOS 1, L_0x12804e470, RS_0x128024510, C4<0>, C4<0>;
L_0x12804e4b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3c240 .functor PMOS 1, L_0x12804e4b8, RS_0x128024510, C4<0>, C4<0>;
v0x1330c9b50_0 .net/2s *"_ivl_0", 0 0, L_0x12804e428;  1 drivers
v0x1330c9c00_0 .net/2s *"_ivl_2", 0 0, L_0x12804e470;  1 drivers
v0x1330c9cb0_0 .net/2s *"_ivl_4", 0 0, L_0x12804e4b8;  1 drivers
v0x1330c9d70_0 .net8 "a", 0 0, RS_0x128024510;  alias, 3 drivers, strength-aware
v0x1330c9e20_0 .net8 "b", 0 0, RS_0x128024510;  alias, 3 drivers, strength-aware
v0x1330c9f30_0 .net8 "o1", 0 0, L_0x122e3bf10;  1 drivers, strength-aware
v0x1330c9fc0_0 .net8 "out", 0 0, RS_0x128024690;  alias, 3 drivers, strength-aware
S_0x1330ca320 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330c7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330cac60_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330cae00_0 .net8 "out", 0 0, RS_0x1280244b0;  alias, 3 drivers, strength-aware
S_0x1330ca510 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330ca320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804dff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330d2f00 .functor NMOS 1, L_0x12804dff0, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x1330cad40 .functor NMOS 1, L_0x1330d2f00, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ad40 .functor PMOS 1, L_0x12804e038, RS_0x12800bdc0, C4<0>, C4<0>;
L_0x12804e080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ae30 .functor PMOS 1, L_0x12804e080, RS_0x12800bdc0, C4<0>, C4<0>;
v0x1330ca750_0 .net/2s *"_ivl_0", 0 0, L_0x12804dff0;  1 drivers
v0x1330ca810_0 .net/2s *"_ivl_2", 0 0, L_0x12804e038;  1 drivers
v0x1330ca8c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804e080;  1 drivers
v0x1330ca980_0 .net8 "a", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330caa10_0 .net8 "b", 0 0, RS_0x12800bdc0;  alias, 3 drivers, strength-aware
v0x1330caae0_0 .net8 "o1", 0 0, L_0x1330d2f00;  1 drivers, strength-aware
v0x1330cab80_0 .net8 "out", 0 0, RS_0x1280244b0;  alias, 3 drivers, strength-aware
S_0x1330cae90 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330c7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330cb840_0 .net8 "a", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330cb8d0_0 .net8 "out", 0 0, RS_0x1280240f0;  alias, 3 drivers, strength-aware
S_0x1330cb030 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330cae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3af00 .functor NMOS 1, L_0x12804e0c8, RS_0x128020af0, C4<0>, C4<0>;
L_0x122e3aff0 .functor NMOS 1, L_0x122e3af00, RS_0x128020af0, C4<0>, C4<0>;
L_0x12804e110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b0a0 .functor PMOS 1, L_0x12804e110, RS_0x128020af0, C4<0>, C4<0>;
L_0x12804e158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3b190 .functor PMOS 1, L_0x12804e158, RS_0x128020af0, C4<0>, C4<0>;
v0x1330cb260_0 .net/2s *"_ivl_0", 0 0, L_0x12804e0c8;  1 drivers
v0x1330cb310_0 .net/2s *"_ivl_2", 0 0, L_0x12804e110;  1 drivers
v0x1330cb3c0_0 .net/2s *"_ivl_4", 0 0, L_0x12804e158;  1 drivers
v0x1330cb480_0 .net8 "a", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330cb510_0 .net8 "b", 0 0, RS_0x128020af0;  alias, 3 drivers, strength-aware
v0x1330cb6e0_0 .net8 "o1", 0 0, L_0x122e3af00;  1 drivers, strength-aware
v0x1330cb770_0 .net8 "out", 0 0, RS_0x1280240f0;  alias, 3 drivers, strength-aware
S_0x1330cb960 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330c7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330cd130_0 .net8 "a", 0 0, RS_0x1280242d0;  alias, 3 drivers, strength-aware
v0x1330cd250_0 .net8 "b", 0 0, RS_0x128024690;  alias, 3 drivers, strength-aware
RS_0x128024c00 .resolv tri, L_0x122e3c460, L_0x122e3c510, L_0x122e3c660;
v0x1330cd360_0 .net8 "nand_out1", 0 0, RS_0x128024c00;  3 drivers, strength-aware
RS_0x128024d80 .resolv tri, L_0x122e3c800, L_0x122e3c8b0, L_0x122e3ca00;
v0x1330cd3f0_0 .net8 "nand_out2", 0 0, RS_0x128024d80;  3 drivers, strength-aware
v0x1330cd4c0_0 .net8 "out", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
S_0x1330cbb70 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330cb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3c3b0 .functor NMOS 1, L_0x12804e500, RS_0x1280242d0, C4<0>, C4<0>;
L_0x122e3c460 .functor NMOS 1, L_0x122e3c3b0, RS_0x1280242d0, C4<0>, C4<0>;
L_0x12804e548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3c510 .functor PMOS 1, L_0x12804e548, RS_0x1280242d0, C4<0>, C4<0>;
L_0x12804e590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3c660 .functor PMOS 1, L_0x12804e590, RS_0x1280242d0, C4<0>, C4<0>;
v0x1330cbda0_0 .net/2s *"_ivl_0", 0 0, L_0x12804e500;  1 drivers
v0x1330cbe60_0 .net/2s *"_ivl_2", 0 0, L_0x12804e548;  1 drivers
v0x1330cbf10_0 .net/2s *"_ivl_4", 0 0, L_0x12804e590;  1 drivers
v0x1330cbfd0_0 .net8 "a", 0 0, RS_0x1280242d0;  alias, 3 drivers, strength-aware
v0x1330cc0a0_0 .net8 "b", 0 0, RS_0x1280242d0;  alias, 3 drivers, strength-aware
v0x1330cc170_0 .net8 "o1", 0 0, L_0x122e3c3b0;  1 drivers, strength-aware
v0x1330cc200_0 .net8 "out", 0 0, RS_0x128024c00;  alias, 3 drivers, strength-aware
S_0x1330cc2c0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330cb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3c710 .functor NMOS 1, L_0x12804e5d8, RS_0x128024690, C4<0>, C4<0>;
L_0x122e3c800 .functor NMOS 1, L_0x122e3c710, RS_0x128024690, C4<0>, C4<0>;
L_0x12804e620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3c8b0 .functor PMOS 1, L_0x12804e620, RS_0x128024690, C4<0>, C4<0>;
L_0x12804e668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ca00 .functor PMOS 1, L_0x12804e668, RS_0x128024690, C4<0>, C4<0>;
v0x1330cc4e0_0 .net/2s *"_ivl_0", 0 0, L_0x12804e5d8;  1 drivers
v0x1330cc590_0 .net/2s *"_ivl_2", 0 0, L_0x12804e620;  1 drivers
v0x1330cc640_0 .net/2s *"_ivl_4", 0 0, L_0x12804e668;  1 drivers
v0x1330cc700_0 .net8 "a", 0 0, RS_0x128024690;  alias, 3 drivers, strength-aware
v0x1330cc7d0_0 .net8 "b", 0 0, RS_0x128024690;  alias, 3 drivers, strength-aware
v0x1330cc8a0_0 .net8 "o1", 0 0, L_0x122e3c710;  1 drivers, strength-aware
v0x1330cc930_0 .net8 "out", 0 0, RS_0x128024d80;  alias, 3 drivers, strength-aware
S_0x1330cc9f0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330cb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3cab0 .functor NMOS 1, L_0x12804e6b0, RS_0x128024d80, C4<0>, C4<0>;
L_0x122e3cba0 .functor NMOS 1, L_0x122e3cab0, RS_0x128024c00, C4<0>, C4<0>;
L_0x12804e6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3cc50 .functor PMOS 1, L_0x12804e6f8, RS_0x128024c00, C4<0>, C4<0>;
L_0x12804e740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3cd20 .functor PMOS 1, L_0x12804e740, RS_0x128024d80, C4<0>, C4<0>;
v0x1330ccc20_0 .net/2s *"_ivl_0", 0 0, L_0x12804e6b0;  1 drivers
v0x1330cccd0_0 .net/2s *"_ivl_2", 0 0, L_0x12804e6f8;  1 drivers
v0x1330ccd80_0 .net/2s *"_ivl_4", 0 0, L_0x12804e740;  1 drivers
v0x1330cce40_0 .net8 "a", 0 0, RS_0x128024c00;  alias, 3 drivers, strength-aware
v0x1330ccef0_0 .net8 "b", 0 0, RS_0x128024d80;  alias, 3 drivers, strength-aware
v0x1330ccfc0_0 .net8 "o1", 0 0, L_0x122e3cab0;  1 drivers, strength-aware
v0x1330cd050_0 .net8 "out", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
S_0x1330cdd00 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1330c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330d5380_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330d5410_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d54a0_0 .net8 "carry", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
v0x1330d5530_0 .net8 "sum", 0 0, RS_0x1280263d0;  alias, 3 drivers, strength-aware
S_0x1330cdf30 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330cdd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330cf020_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330cf0c0_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
RS_0x128025260 .resolv tri, L_0x122e3fa30, L_0x122e3fb20, L_0x122e3fc10;
v0x1330cf1e0_0 .net8 "nand_out", 0 0, RS_0x128025260;  3 drivers, strength-aware
v0x1330cf270_0 .net8 "out", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
S_0x1330ce160 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330cdf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3f940 .functor NMOS 1, L_0x12804f0d0, RS_0x128023a90, C4<0>, C4<0>;
L_0x122e3fa30 .functor NMOS 1, L_0x122e3f940, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804f118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3fb20 .functor PMOS 1, L_0x12804f118, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804f160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3fc10 .functor PMOS 1, L_0x12804f160, RS_0x128023a90, C4<0>, C4<0>;
v0x1330ce3a0_0 .net/2s *"_ivl_0", 0 0, L_0x12804f0d0;  1 drivers
v0x1330ce460_0 .net/2s *"_ivl_2", 0 0, L_0x12804f118;  1 drivers
v0x1330ce510_0 .net/2s *"_ivl_4", 0 0, L_0x12804f160;  1 drivers
v0x1330ce5d0_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330ce6e0_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330ce770_0 .net8 "o1", 0 0, L_0x122e3f940;  1 drivers, strength-aware
v0x1330ce810_0 .net8 "out", 0 0, RS_0x128025260;  alias, 3 drivers, strength-aware
S_0x1330ce8e0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330cdf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3fce0 .functor NMOS 1, L_0x12804f1a8, RS_0x128025260, C4<0>, C4<0>;
L_0x122e3fdd0 .functor NMOS 1, L_0x122e3fce0, RS_0x128025260, C4<0>, C4<0>;
L_0x12804f1f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ff80 .functor PMOS 1, L_0x12804f1f0, RS_0x128025260, C4<0>, C4<0>;
L_0x12804f238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330d6500 .functor PMOS 1, L_0x12804f238, RS_0x128025260, C4<0>, C4<0>;
v0x1330ceb00_0 .net/2s *"_ivl_0", 0 0, L_0x12804f1a8;  1 drivers
v0x1330cebb0_0 .net/2s *"_ivl_2", 0 0, L_0x12804f1f0;  1 drivers
v0x1330cec60_0 .net/2s *"_ivl_4", 0 0, L_0x12804f238;  1 drivers
v0x1330ced20_0 .net8 "a", 0 0, RS_0x128025260;  alias, 3 drivers, strength-aware
v0x1330cedd0_0 .net8 "b", 0 0, RS_0x128025260;  alias, 3 drivers, strength-aware
v0x1330ceee0_0 .net8 "o1", 0 0, L_0x122e3fce0;  1 drivers, strength-aware
v0x1330cef70_0 .net8 "out", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
S_0x1330cf300 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330cdd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d4e50_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
RS_0x1280257a0 .resolv tri, L_0x122e3e2d0, L_0x122e3e480, L_0x122e3e510;
v0x1330d4ee0_0 .net8 "and1_out", 0 0, RS_0x1280257a0;  3 drivers, strength-aware
RS_0x128025b60 .resolv tri, L_0x122e3eb50, L_0x122e3ed00, L_0x122e3ed90;
v0x1330d4f70_0 .net8 "and2_out", 0 0, RS_0x128025b60;  3 drivers, strength-aware
v0x1330d5000_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
RS_0x128025980 .resolv tri, L_0x122e3d7e0, L_0x122e3d890, L_0x122e3d980;
v0x1330d5090_0 .net8 "not_a", 0 0, RS_0x128025980;  3 drivers, strength-aware
RS_0x1280255c0 .resolv tri, L_0x122e3db40, L_0x122e3dbf0, L_0x122e3dce0;
v0x1330d51e0_0 .net8 "not_b", 0 0, RS_0x1280255c0;  3 drivers, strength-aware
v0x1330d52f0_0 .net8 "out", 0 0, RS_0x1280263d0;  alias, 3 drivers, strength-aware
S_0x1330cf520 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d05e0_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330d0680_0 .net8 "b", 0 0, RS_0x1280255c0;  alias, 3 drivers, strength-aware
RS_0x128025620 .resolv tri, L_0x1330d5270, L_0x122e3e020, L_0x122e3e110;
v0x1330d0720_0 .net8 "nand_out", 0 0, RS_0x128025620;  3 drivers, strength-aware
v0x1330d07d0_0 .net8 "out", 0 0, RS_0x1280257a0;  alias, 3 drivers, strength-aware
S_0x1330cf750 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330cf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804eae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3ddb0 .functor NMOS 1, L_0x12804eae8, RS_0x1280255c0, C4<0>, C4<0>;
L_0x1330d5270 .functor NMOS 1, L_0x122e3ddb0, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804eb30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e020 .functor PMOS 1, L_0x12804eb30, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804eb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e110 .functor PMOS 1, L_0x12804eb78, RS_0x1280255c0, C4<0>, C4<0>;
v0x1330cf990_0 .net/2s *"_ivl_0", 0 0, L_0x12804eae8;  1 drivers
v0x1330cfa50_0 .net/2s *"_ivl_2", 0 0, L_0x12804eb30;  1 drivers
v0x1330cfb00_0 .net/2s *"_ivl_4", 0 0, L_0x12804eb78;  1 drivers
v0x1330cfbc0_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330cfc50_0 .net8 "b", 0 0, RS_0x1280255c0;  alias, 3 drivers, strength-aware
v0x1330cfd30_0 .net8 "o1", 0 0, L_0x122e3ddb0;  1 drivers, strength-aware
v0x1330cfdd0_0 .net8 "out", 0 0, RS_0x128025620;  alias, 3 drivers, strength-aware
S_0x1330cfea0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330cf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ebc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3e1e0 .functor NMOS 1, L_0x12804ebc0, RS_0x128025620, C4<0>, C4<0>;
L_0x122e3e2d0 .functor NMOS 1, L_0x122e3e1e0, RS_0x128025620, C4<0>, C4<0>;
L_0x12804ec08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e480 .functor PMOS 1, L_0x12804ec08, RS_0x128025620, C4<0>, C4<0>;
L_0x12804ec50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e510 .functor PMOS 1, L_0x12804ec50, RS_0x128025620, C4<0>, C4<0>;
v0x1330d00c0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ebc0;  1 drivers
v0x1330d0170_0 .net/2s *"_ivl_2", 0 0, L_0x12804ec08;  1 drivers
v0x1330d0220_0 .net/2s *"_ivl_4", 0 0, L_0x12804ec50;  1 drivers
v0x1330d02e0_0 .net8 "a", 0 0, RS_0x128025620;  alias, 3 drivers, strength-aware
v0x1330d0390_0 .net8 "b", 0 0, RS_0x128025620;  alias, 3 drivers, strength-aware
v0x1330d04a0_0 .net8 "o1", 0 0, L_0x122e3e1e0;  1 drivers, strength-aware
v0x1330d0530_0 .net8 "out", 0 0, RS_0x1280257a0;  alias, 3 drivers, strength-aware
S_0x1330d08a0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d1930_0 .net8 "a", 0 0, RS_0x128025980;  alias, 3 drivers, strength-aware
v0x1330d19d0_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
RS_0x1280259e0 .resolv tri, L_0x122e3e730, L_0x122e3e920, L_0x122e3e9b0;
v0x1330d1a60_0 .net8 "nand_out", 0 0, RS_0x1280259e0;  3 drivers, strength-aware
v0x1330d1b10_0 .net8 "out", 0 0, RS_0x128025b60;  alias, 3 drivers, strength-aware
S_0x1330d0ab0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330d08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ec98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3e680 .functor NMOS 1, L_0x12804ec98, RS_0x128023a90, C4<0>, C4<0>;
L_0x122e3e730 .functor NMOS 1, L_0x122e3e680, RS_0x128025980, C4<0>, C4<0>;
L_0x12804ece0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e920 .functor PMOS 1, L_0x12804ece0, RS_0x128025980, C4<0>, C4<0>;
L_0x12804ed28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3e9b0 .functor PMOS 1, L_0x12804ed28, RS_0x128023a90, C4<0>, C4<0>;
v0x1330d0ce0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ec98;  1 drivers
v0x1330d0da0_0 .net/2s *"_ivl_2", 0 0, L_0x12804ece0;  1 drivers
v0x1330d0e50_0 .net/2s *"_ivl_4", 0 0, L_0x12804ed28;  1 drivers
v0x1330d0f10_0 .net8 "a", 0 0, RS_0x128025980;  alias, 3 drivers, strength-aware
v0x1330d0fb0_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d1080_0 .net8 "o1", 0 0, L_0x122e3e680;  1 drivers, strength-aware
v0x1330d1120_0 .net8 "out", 0 0, RS_0x1280259e0;  alias, 3 drivers, strength-aware
S_0x1330d11f0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330d08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ed70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3ea60 .functor NMOS 1, L_0x12804ed70, RS_0x1280259e0, C4<0>, C4<0>;
L_0x122e3eb50 .functor NMOS 1, L_0x122e3ea60, RS_0x1280259e0, C4<0>, C4<0>;
L_0x12804edb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ed00 .functor PMOS 1, L_0x12804edb8, RS_0x1280259e0, C4<0>, C4<0>;
L_0x12804ee00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3ed90 .functor PMOS 1, L_0x12804ee00, RS_0x1280259e0, C4<0>, C4<0>;
v0x1330d1410_0 .net/2s *"_ivl_0", 0 0, L_0x12804ed70;  1 drivers
v0x1330d14c0_0 .net/2s *"_ivl_2", 0 0, L_0x12804edb8;  1 drivers
v0x1330d1570_0 .net/2s *"_ivl_4", 0 0, L_0x12804ee00;  1 drivers
v0x1330d1630_0 .net8 "a", 0 0, RS_0x1280259e0;  alias, 3 drivers, strength-aware
v0x1330d16e0_0 .net8 "b", 0 0, RS_0x1280259e0;  alias, 3 drivers, strength-aware
v0x1330d17f0_0 .net8 "o1", 0 0, L_0x122e3ea60;  1 drivers, strength-aware
v0x1330d1880_0 .net8 "out", 0 0, RS_0x128025b60;  alias, 3 drivers, strength-aware
S_0x1330d1be0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330d25c0_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330d2650_0 .net8 "out", 0 0, RS_0x128025980;  alias, 3 drivers, strength-aware
S_0x1330d1dd0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330d1be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804e938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3d6f0 .functor NMOS 1, L_0x12804e938, RS_0x128024f00, C4<0>, C4<0>;
L_0x122e3d7e0 .functor NMOS 1, L_0x122e3d6f0, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804e980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d890 .functor PMOS 1, L_0x12804e980, RS_0x128024f00, C4<0>, C4<0>;
L_0x12804e9c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3d980 .functor PMOS 1, L_0x12804e9c8, RS_0x128024f00, C4<0>, C4<0>;
v0x1330d2010_0 .net/2s *"_ivl_0", 0 0, L_0x12804e938;  1 drivers
v0x1330d20d0_0 .net/2s *"_ivl_2", 0 0, L_0x12804e980;  1 drivers
v0x1330d2180_0 .net/2s *"_ivl_4", 0 0, L_0x12804e9c8;  1 drivers
v0x1330d2240_0 .net8 "a", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330d23d0_0 .net8 "b", 0 0, RS_0x128024f00;  alias, 3 drivers, strength-aware
v0x1330d24a0_0 .net8 "o1", 0 0, L_0x122e3d6f0;  1 drivers, strength-aware
v0x1330d2530_0 .net8 "out", 0 0, RS_0x128025980;  alias, 3 drivers, strength-aware
S_0x1330d26e0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330d3100_0 .net8 "a", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d3190_0 .net8 "out", 0 0, RS_0x1280255c0;  alias, 3 drivers, strength-aware
S_0x1330d28d0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330d26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ea10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3da50 .functor NMOS 1, L_0x12804ea10, RS_0x128023a90, C4<0>, C4<0>;
L_0x122e3db40 .functor NMOS 1, L_0x122e3da50, RS_0x128023a90, C4<0>, C4<0>;
L_0x12804ea58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3dbf0 .functor PMOS 1, L_0x12804ea58, RS_0x128023a90, C4<0>, C4<0>;
L_0x12804eaa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3dce0 .functor PMOS 1, L_0x12804eaa0, RS_0x128023a90, C4<0>, C4<0>;
v0x1330d2b10_0 .net/2s *"_ivl_0", 0 0, L_0x12804ea10;  1 drivers
v0x1330d2bd0_0 .net/2s *"_ivl_2", 0 0, L_0x12804ea58;  1 drivers
v0x1330d2c80_0 .net/2s *"_ivl_4", 0 0, L_0x12804eaa0;  1 drivers
v0x1330d2d40_0 .net8 "a", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d2dd0_0 .net8 "b", 0 0, RS_0x128023a90;  alias, 3 drivers, strength-aware
v0x1330d2fa0_0 .net8 "o1", 0 0, L_0x122e3da50;  1 drivers, strength-aware
v0x1330d3030_0 .net8 "out", 0 0, RS_0x1280255c0;  alias, 3 drivers, strength-aware
S_0x1330d3220 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d49f0_0 .net8 "a", 0 0, RS_0x1280257a0;  alias, 3 drivers, strength-aware
v0x1330d4b10_0 .net8 "b", 0 0, RS_0x128025b60;  alias, 3 drivers, strength-aware
RS_0x1280260d0 .resolv tri, L_0x122e3efb0, L_0x122e3f060, L_0x122e3f1b0;
v0x1330d4c20_0 .net8 "nand_out1", 0 0, RS_0x1280260d0;  3 drivers, strength-aware
RS_0x128026250 .resolv tri, L_0x122e3f350, L_0x122e3f400, L_0x122e3f550;
v0x1330d4cb0_0 .net8 "nand_out2", 0 0, RS_0x128026250;  3 drivers, strength-aware
v0x1330d4d80_0 .net8 "out", 0 0, RS_0x1280263d0;  alias, 3 drivers, strength-aware
S_0x1330d3430 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ee48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3ef00 .functor NMOS 1, L_0x12804ee48, RS_0x1280257a0, C4<0>, C4<0>;
L_0x122e3efb0 .functor NMOS 1, L_0x122e3ef00, RS_0x1280257a0, C4<0>, C4<0>;
L_0x12804ee90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f060 .functor PMOS 1, L_0x12804ee90, RS_0x1280257a0, C4<0>, C4<0>;
L_0x12804eed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f1b0 .functor PMOS 1, L_0x12804eed8, RS_0x1280257a0, C4<0>, C4<0>;
v0x1330d3660_0 .net/2s *"_ivl_0", 0 0, L_0x12804ee48;  1 drivers
v0x1330d3720_0 .net/2s *"_ivl_2", 0 0, L_0x12804ee90;  1 drivers
v0x1330d37d0_0 .net/2s *"_ivl_4", 0 0, L_0x12804eed8;  1 drivers
v0x1330d3890_0 .net8 "a", 0 0, RS_0x1280257a0;  alias, 3 drivers, strength-aware
v0x1330d3960_0 .net8 "b", 0 0, RS_0x1280257a0;  alias, 3 drivers, strength-aware
v0x1330d3a30_0 .net8 "o1", 0 0, L_0x122e3ef00;  1 drivers, strength-aware
v0x1330d3ac0_0 .net8 "out", 0 0, RS_0x1280260d0;  alias, 3 drivers, strength-aware
S_0x1330d3b80 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804ef20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3f260 .functor NMOS 1, L_0x12804ef20, RS_0x128025b60, C4<0>, C4<0>;
L_0x122e3f350 .functor NMOS 1, L_0x122e3f260, RS_0x128025b60, C4<0>, C4<0>;
L_0x12804ef68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f400 .functor PMOS 1, L_0x12804ef68, RS_0x128025b60, C4<0>, C4<0>;
L_0x12804efb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f550 .functor PMOS 1, L_0x12804efb0, RS_0x128025b60, C4<0>, C4<0>;
v0x1330d3da0_0 .net/2s *"_ivl_0", 0 0, L_0x12804ef20;  1 drivers
v0x1330d3e50_0 .net/2s *"_ivl_2", 0 0, L_0x12804ef68;  1 drivers
v0x1330d3f00_0 .net/2s *"_ivl_4", 0 0, L_0x12804efb0;  1 drivers
v0x1330d3fc0_0 .net8 "a", 0 0, RS_0x128025b60;  alias, 3 drivers, strength-aware
v0x1330d4090_0 .net8 "b", 0 0, RS_0x128025b60;  alias, 3 drivers, strength-aware
v0x1330d4160_0 .net8 "o1", 0 0, L_0x122e3f260;  1 drivers, strength-aware
v0x1330d41f0_0 .net8 "out", 0 0, RS_0x128026250;  alias, 3 drivers, strength-aware
S_0x1330d42b0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804eff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e3f600 .functor NMOS 1, L_0x12804eff8, RS_0x128026250, C4<0>, C4<0>;
L_0x122e3f6f0 .functor NMOS 1, L_0x122e3f600, RS_0x1280260d0, C4<0>, C4<0>;
L_0x12804f040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f7a0 .functor PMOS 1, L_0x12804f040, RS_0x1280260d0, C4<0>, C4<0>;
L_0x12804f088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e3f870 .functor PMOS 1, L_0x12804f088, RS_0x128026250, C4<0>, C4<0>;
v0x1330d44e0_0 .net/2s *"_ivl_0", 0 0, L_0x12804eff8;  1 drivers
v0x1330d4590_0 .net/2s *"_ivl_2", 0 0, L_0x12804f040;  1 drivers
v0x1330d4640_0 .net/2s *"_ivl_4", 0 0, L_0x12804f088;  1 drivers
v0x1330d4700_0 .net8 "a", 0 0, RS_0x1280260d0;  alias, 3 drivers, strength-aware
v0x1330d47b0_0 .net8 "b", 0 0, RS_0x128026250;  alias, 3 drivers, strength-aware
v0x1330d4880_0 .net8 "o1", 0 0, L_0x122e3f600;  1 drivers, strength-aware
v0x1330d4910_0 .net8 "out", 0 0, RS_0x1280263d0;  alias, 3 drivers, strength-aware
S_0x1330d55c0 .scope module, "or_gate" "Or" 6 7, 4 9 0, S_0x1330c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d6df0_0 .net8 "a", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
v0x1330d6e90_0 .net8 "b", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
RS_0x128026730 .resolv tri, L_0x122e40240, L_0x122e402f0, L_0x122e40440;
v0x1330d6f30_0 .net8 "nand_out1", 0 0, RS_0x128026730;  3 drivers, strength-aware
RS_0x1280268b0 .resolv tri, L_0x122e405e0, L_0x122e40690, L_0x122e407e0;
v0x1330d7000_0 .net8 "nand_out2", 0 0, RS_0x1280268b0;  3 drivers, strength-aware
v0x1330d70d0_0 .net8 "out", 0 0, RS_0x128026a30;  alias, 3 drivers, strength-aware
S_0x1330d57f0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330d55c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e40150 .functor NMOS 1, L_0x12804f280, RS_0x128023f10, C4<0>, C4<0>;
L_0x122e40240 .functor NMOS 1, L_0x122e40150, RS_0x128023f10, C4<0>, C4<0>;
L_0x12804f2c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e402f0 .functor PMOS 1, L_0x12804f2c8, RS_0x128023f10, C4<0>, C4<0>;
L_0x12804f310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e40440 .functor PMOS 1, L_0x12804f310, RS_0x128023f10, C4<0>, C4<0>;
v0x1330d5a20_0 .net/2s *"_ivl_0", 0 0, L_0x12804f280;  1 drivers
v0x1330d5ae0_0 .net/2s *"_ivl_2", 0 0, L_0x12804f2c8;  1 drivers
v0x1330d5b90_0 .net/2s *"_ivl_4", 0 0, L_0x12804f310;  1 drivers
v0x1330d5c50_0 .net8 "a", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
v0x1330d5ce0_0 .net8 "b", 0 0, RS_0x128023f10;  alias, 3 drivers, strength-aware
v0x1330d5e30_0 .net8 "o1", 0 0, L_0x122e40150;  1 drivers, strength-aware
v0x1330d5ec0_0 .net8 "out", 0 0, RS_0x128026730;  alias, 3 drivers, strength-aware
S_0x1330d5fa0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330d55c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e404f0 .functor NMOS 1, L_0x12804f358, RS_0x1280253e0, C4<0>, C4<0>;
L_0x122e405e0 .functor NMOS 1, L_0x122e404f0, RS_0x1280253e0, C4<0>, C4<0>;
L_0x12804f3a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e40690 .functor PMOS 1, L_0x12804f3a0, RS_0x1280253e0, C4<0>, C4<0>;
L_0x12804f3e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e407e0 .functor PMOS 1, L_0x12804f3e8, RS_0x1280253e0, C4<0>, C4<0>;
v0x1330d61b0_0 .net/2s *"_ivl_0", 0 0, L_0x12804f358;  1 drivers
v0x1330d6240_0 .net/2s *"_ivl_2", 0 0, L_0x12804f3a0;  1 drivers
v0x1330d62e0_0 .net/2s *"_ivl_4", 0 0, L_0x12804f3e8;  1 drivers
v0x1330d63a0_0 .net8 "a", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
v0x1330d6430_0 .net8 "b", 0 0, RS_0x1280253e0;  alias, 3 drivers, strength-aware
v0x1330d6580_0 .net8 "o1", 0 0, L_0x122e404f0;  1 drivers, strength-aware
v0x1330d6610_0 .net8 "out", 0 0, RS_0x1280268b0;  alias, 3 drivers, strength-aware
S_0x1330d66f0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330d55c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e40890 .functor NMOS 1, L_0x12804f430, RS_0x1280268b0, C4<0>, C4<0>;
L_0x122e40980 .functor NMOS 1, L_0x122e40890, RS_0x128026730, C4<0>, C4<0>;
L_0x12804f478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e40a30 .functor PMOS 1, L_0x12804f478, RS_0x128026730, C4<0>, C4<0>;
L_0x12804f4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e40b60 .functor PMOS 1, L_0x12804f4c0, RS_0x1280268b0, C4<0>, C4<0>;
v0x1330d6900_0 .net/2s *"_ivl_0", 0 0, L_0x12804f430;  1 drivers
v0x1330d6990_0 .net/2s *"_ivl_2", 0 0, L_0x12804f478;  1 drivers
v0x1330d6a40_0 .net/2s *"_ivl_4", 0 0, L_0x12804f4c0;  1 drivers
v0x1330d6b00_0 .net8 "a", 0 0, RS_0x128026730;  alias, 3 drivers, strength-aware
v0x1330d6bb0_0 .net8 "b", 0 0, RS_0x1280268b0;  alias, 3 drivers, strength-aware
v0x1330d6c80_0 .net8 "o1", 0 0, L_0x122e40890;  1 drivers, strength-aware
v0x1330d6d10_0 .net8 "out", 0 0, RS_0x128026a30;  alias, 3 drivers, strength-aware
S_0x1330d7750 .scope module, "ha11" "HalfAdder" 3 48, 7 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330ded90_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330dee20_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330deeb0_0 .net8 "carry", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
v0x1330def40_0 .net8 "sum", 0 0, RS_0x128027e70;  alias, 3 drivers, strength-aware
S_0x1330d7970 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330d7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d8a00_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330d8aa0_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
RS_0x128026d30 .resolv tri, L_0x1330fece0, L_0x1330fedd0, L_0x1330feec0;
v0x1330d8b40_0 .net8 "nand_out", 0 0, RS_0x128026d30;  3 drivers, strength-aware
v0x1330d8bd0_0 .net8 "out", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
S_0x1330d7b80 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330d7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330febf0 .functor NMOS 1, L_0x1280422a8, RS_0x128009270, C4<0>, C4<0>;
L_0x1330fece0 .functor NMOS 1, L_0x1330febf0, RS_0x1280086a0, C4<0>, C4<0>;
L_0x1280422f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fedd0 .functor PMOS 1, L_0x1280422f0, RS_0x1280086a0, C4<0>, C4<0>;
L_0x128042338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330feec0 .functor PMOS 1, L_0x128042338, RS_0x128009270, C4<0>, C4<0>;
v0x1330d7dc0_0 .net/2s *"_ivl_0", 0 0, L_0x1280422a8;  1 drivers
v0x1330d7e80_0 .net/2s *"_ivl_2", 0 0, L_0x1280422f0;  1 drivers
v0x1330d7f20_0 .net/2s *"_ivl_4", 0 0, L_0x128042338;  1 drivers
v0x1330d7fc0_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330d8090_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330d81a0_0 .net8 "o1", 0 0, L_0x1330febf0;  1 drivers, strength-aware
v0x1330d8230_0 .net8 "out", 0 0, RS_0x128026d30;  alias, 3 drivers, strength-aware
S_0x1330d82d0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330d7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fef70 .functor NMOS 1, L_0x128042380, RS_0x128026d30, C4<0>, C4<0>;
L_0x1330ff060 .functor NMOS 1, L_0x1330fef70, RS_0x128026d30, C4<0>, C4<0>;
L_0x1280423c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ff210 .functor PMOS 1, L_0x1280423c8, RS_0x128026d30, C4<0>, C4<0>;
L_0x128042410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ff2a0 .functor PMOS 1, L_0x128042410, RS_0x128026d30, C4<0>, C4<0>;
v0x1330d84f0_0 .net/2s *"_ivl_0", 0 0, L_0x128042380;  1 drivers
v0x1330d85a0_0 .net/2s *"_ivl_2", 0 0, L_0x1280423c8;  1 drivers
v0x1330d8650_0 .net/2s *"_ivl_4", 0 0, L_0x128042410;  1 drivers
v0x1330d8710_0 .net8 "a", 0 0, RS_0x128026d30;  alias, 3 drivers, strength-aware
v0x1330d87c0_0 .net8 "b", 0 0, RS_0x128026d30;  alias, 3 drivers, strength-aware
v0x1330d88d0_0 .net8 "o1", 0 0, L_0x1330fef70;  1 drivers, strength-aware
v0x1330d8960_0 .net8 "out", 0 0, RS_0x12800d470;  alias, 3 drivers, strength-aware
S_0x1330d8c90 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330d7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330de860_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
RS_0x128027240 .resolv tri, L_0x1330fd5a0, L_0x1330fd750, L_0x1330fd7e0;
v0x1330de8f0_0 .net8 "and1_out", 0 0, RS_0x128027240;  3 drivers, strength-aware
RS_0x128027600 .resolv tri, L_0x1330fde20, L_0x1330fdfd0, L_0x1330fe040;
v0x1330de980_0 .net8 "and2_out", 0 0, RS_0x128027600;  3 drivers, strength-aware
v0x1330dea10_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
RS_0x128027420 .resolv tri, L_0x1330fc8b0, L_0x1330dbfd0, L_0x1330fcb60;
v0x1330deaa0_0 .net8 "not_a", 0 0, RS_0x128027420;  3 drivers, strength-aware
RS_0x128027060 .resolv tri, L_0x1330fcd00, L_0x1330dcad0, L_0x1330fcfb0;
v0x1330debf0_0 .net8 "not_b", 0 0, RS_0x128027060;  3 drivers, strength-aware
v0x1330ded00_0 .net8 "out", 0 0, RS_0x128027e70;  alias, 3 drivers, strength-aware
S_0x1330d8eb0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330d8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330d9fb0_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330da050_0 .net8 "b", 0 0, RS_0x128027060;  alias, 3 drivers, strength-aware
RS_0x1280270c0 .resolv tri, L_0x1330dec80, L_0x1330fd2f0, L_0x1330fd3e0;
v0x1330da0f0_0 .net8 "nand_out", 0 0, RS_0x1280270c0;  3 drivers, strength-aware
v0x1330da1a0_0 .net8 "out", 0 0, RS_0x128027240;  alias, 3 drivers, strength-aware
S_0x1330d90e0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330d8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fd080 .functor NMOS 1, L_0x128041cc0, RS_0x128027060, C4<0>, C4<0>;
L_0x1330dec80 .functor NMOS 1, L_0x1330fd080, RS_0x1280086a0, C4<0>, C4<0>;
L_0x128041d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fd2f0 .functor PMOS 1, L_0x128041d08, RS_0x1280086a0, C4<0>, C4<0>;
L_0x128041d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fd3e0 .functor PMOS 1, L_0x128041d50, RS_0x128027060, C4<0>, C4<0>;
v0x1330d9320_0 .net/2s *"_ivl_0", 0 0, L_0x128041cc0;  1 drivers
v0x1330d93e0_0 .net/2s *"_ivl_2", 0 0, L_0x128041d08;  1 drivers
v0x1330d9490_0 .net/2s *"_ivl_4", 0 0, L_0x128041d50;  1 drivers
v0x1330d9550_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330d9660_0 .net8 "b", 0 0, RS_0x128027060;  alias, 3 drivers, strength-aware
v0x1330d9700_0 .net8 "o1", 0 0, L_0x1330fd080;  1 drivers, strength-aware
v0x1330d97a0_0 .net8 "out", 0 0, RS_0x1280270c0;  alias, 3 drivers, strength-aware
S_0x1330d9870 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330d8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fd4b0 .functor NMOS 1, L_0x128041d98, RS_0x1280270c0, C4<0>, C4<0>;
L_0x1330fd5a0 .functor NMOS 1, L_0x1330fd4b0, RS_0x1280270c0, C4<0>, C4<0>;
L_0x128041de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fd750 .functor PMOS 1, L_0x128041de0, RS_0x1280270c0, C4<0>, C4<0>;
L_0x128041e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fd7e0 .functor PMOS 1, L_0x128041e28, RS_0x1280270c0, C4<0>, C4<0>;
v0x1330d9a90_0 .net/2s *"_ivl_0", 0 0, L_0x128041d98;  1 drivers
v0x1330d9b40_0 .net/2s *"_ivl_2", 0 0, L_0x128041de0;  1 drivers
v0x1330d9bf0_0 .net/2s *"_ivl_4", 0 0, L_0x128041e28;  1 drivers
v0x1330d9cb0_0 .net8 "a", 0 0, RS_0x1280270c0;  alias, 3 drivers, strength-aware
v0x1330d9d60_0 .net8 "b", 0 0, RS_0x1280270c0;  alias, 3 drivers, strength-aware
v0x1330d9e70_0 .net8 "o1", 0 0, L_0x1330fd4b0;  1 drivers, strength-aware
v0x1330d9f00_0 .net8 "out", 0 0, RS_0x128027240;  alias, 3 drivers, strength-aware
S_0x1330da270 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330d8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330db340_0 .net8 "a", 0 0, RS_0x128027420;  alias, 3 drivers, strength-aware
v0x1330db3e0_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
RS_0x128027480 .resolv tri, L_0x1330fda00, L_0x1330fdbf0, L_0x1330fdc80;
v0x1330db470_0 .net8 "nand_out", 0 0, RS_0x128027480;  3 drivers, strength-aware
v0x1330db520_0 .net8 "out", 0 0, RS_0x128027600;  alias, 3 drivers, strength-aware
S_0x1330da480 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330da270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fd950 .functor NMOS 1, L_0x128041e70, RS_0x128009270, C4<0>, C4<0>;
L_0x1330fda00 .functor NMOS 1, L_0x1330fd950, RS_0x128027420, C4<0>, C4<0>;
L_0x128041eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fdbf0 .functor PMOS 1, L_0x128041eb8, RS_0x128027420, C4<0>, C4<0>;
L_0x128041f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fdc80 .functor PMOS 1, L_0x128041f00, RS_0x128009270, C4<0>, C4<0>;
v0x1330da6b0_0 .net/2s *"_ivl_0", 0 0, L_0x128041e70;  1 drivers
v0x1330da770_0 .net/2s *"_ivl_2", 0 0, L_0x128041eb8;  1 drivers
v0x1330da820_0 .net/2s *"_ivl_4", 0 0, L_0x128041f00;  1 drivers
v0x1330da8e0_0 .net8 "a", 0 0, RS_0x128027420;  alias, 3 drivers, strength-aware
v0x1330da980_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330daad0_0 .net8 "o1", 0 0, L_0x1330fd950;  1 drivers, strength-aware
v0x1330dab60_0 .net8 "out", 0 0, RS_0x128027480;  alias, 3 drivers, strength-aware
S_0x1330dac40 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330da270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fdd30 .functor NMOS 1, L_0x128041f48, RS_0x128027480, C4<0>, C4<0>;
L_0x1330fde20 .functor NMOS 1, L_0x1330fdd30, RS_0x128027480, C4<0>, C4<0>;
L_0x128041f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fdfd0 .functor PMOS 1, L_0x128041f90, RS_0x128027480, C4<0>, C4<0>;
L_0x128041fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fe040 .functor PMOS 1, L_0x128041fd8, RS_0x128027480, C4<0>, C4<0>;
v0x1330dae50_0 .net/2s *"_ivl_0", 0 0, L_0x128041f48;  1 drivers
v0x1330daee0_0 .net/2s *"_ivl_2", 0 0, L_0x128041f90;  1 drivers
v0x1330daf80_0 .net/2s *"_ivl_4", 0 0, L_0x128041fd8;  1 drivers
v0x1330db040_0 .net8 "a", 0 0, RS_0x128027480;  alias, 3 drivers, strength-aware
v0x1330db0f0_0 .net8 "b", 0 0, RS_0x128027480;  alias, 3 drivers, strength-aware
v0x1330db200_0 .net8 "o1", 0 0, L_0x1330fdd30;  1 drivers, strength-aware
v0x1330db290_0 .net8 "out", 0 0, RS_0x128027600;  alias, 3 drivers, strength-aware
S_0x1330db5f0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330d8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330dbf30_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330dc0d0_0 .net8 "out", 0 0, RS_0x128027420;  alias, 3 drivers, strength-aware
S_0x1330db7e0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330db5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fc800 .functor NMOS 1, L_0x128041b10, RS_0x1280086a0, C4<0>, C4<0>;
L_0x1330fc8b0 .functor NMOS 1, L_0x1330fc800, RS_0x1280086a0, C4<0>, C4<0>;
L_0x128041b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330dbfd0 .functor PMOS 1, L_0x128041b58, RS_0x1280086a0, C4<0>, C4<0>;
L_0x128041ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fcb60 .functor PMOS 1, L_0x128041ba0, RS_0x1280086a0, C4<0>, C4<0>;
v0x1330dba20_0 .net/2s *"_ivl_0", 0 0, L_0x128041b10;  1 drivers
v0x1330dbae0_0 .net/2s *"_ivl_2", 0 0, L_0x128041b58;  1 drivers
v0x1330dbb90_0 .net/2s *"_ivl_4", 0 0, L_0x128041ba0;  1 drivers
v0x1330dbc50_0 .net8 "a", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330dbce0_0 .net8 "b", 0 0, RS_0x1280086a0;  alias, 3 drivers, strength-aware
v0x1330dbdb0_0 .net8 "o1", 0 0, L_0x1330fc800;  1 drivers, strength-aware
v0x1330dbe50_0 .net8 "out", 0 0, RS_0x128027420;  alias, 3 drivers, strength-aware
S_0x1330dc160 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330d8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330dca30_0 .net8 "a", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330dcbd0_0 .net8 "out", 0 0, RS_0x128027060;  alias, 3 drivers, strength-aware
S_0x1330dc300 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330dc160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128041be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fcc10 .functor NMOS 1, L_0x128041be8, RS_0x128009270, C4<0>, C4<0>;
L_0x1330fcd00 .functor NMOS 1, L_0x1330fcc10, RS_0x128009270, C4<0>, C4<0>;
L_0x128041c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330dcad0 .functor PMOS 1, L_0x128041c30, RS_0x128009270, C4<0>, C4<0>;
L_0x128041c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fcfb0 .functor PMOS 1, L_0x128041c78, RS_0x128009270, C4<0>, C4<0>;
v0x1330dc530_0 .net/2s *"_ivl_0", 0 0, L_0x128041be8;  1 drivers
v0x1330dc5e0_0 .net/2s *"_ivl_2", 0 0, L_0x128041c30;  1 drivers
v0x1330dc690_0 .net/2s *"_ivl_4", 0 0, L_0x128041c78;  1 drivers
v0x1330dc750_0 .net8 "a", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330dc7e0_0 .net8 "b", 0 0, RS_0x128009270;  alias, 3 drivers, strength-aware
v0x1330dc8b0_0 .net8 "o1", 0 0, L_0x1330fcc10;  1 drivers, strength-aware
v0x1330dc950_0 .net8 "out", 0 0, RS_0x128027060;  alias, 3 drivers, strength-aware
S_0x1330dcc60 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330d8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330de400_0 .net8 "a", 0 0, RS_0x128027240;  alias, 3 drivers, strength-aware
v0x1330de520_0 .net8 "b", 0 0, RS_0x128027600;  alias, 3 drivers, strength-aware
RS_0x128027b70 .resolv tri, L_0x1330fe260, L_0x1330fe310, L_0x1330fe460;
v0x1330de630_0 .net8 "nand_out1", 0 0, RS_0x128027b70;  3 drivers, strength-aware
RS_0x128027cf0 .resolv tri, L_0x1330fe600, L_0x1330fe6b0, L_0x1330fe800;
v0x1330de6c0_0 .net8 "nand_out2", 0 0, RS_0x128027cf0;  3 drivers, strength-aware
v0x1330de790_0 .net8 "out", 0 0, RS_0x128027e70;  alias, 3 drivers, strength-aware
S_0x1330dce60 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330dcc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fe1b0 .functor NMOS 1, L_0x128042020, RS_0x128027240, C4<0>, C4<0>;
L_0x1330fe260 .functor NMOS 1, L_0x1330fe1b0, RS_0x128027240, C4<0>, C4<0>;
L_0x128042068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fe310 .functor PMOS 1, L_0x128042068, RS_0x128027240, C4<0>, C4<0>;
L_0x1280420b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fe460 .functor PMOS 1, L_0x1280420b0, RS_0x128027240, C4<0>, C4<0>;
v0x1330dd070_0 .net/2s *"_ivl_0", 0 0, L_0x128042020;  1 drivers
v0x1330dd130_0 .net/2s *"_ivl_2", 0 0, L_0x128042068;  1 drivers
v0x1330dd1e0_0 .net/2s *"_ivl_4", 0 0, L_0x1280420b0;  1 drivers
v0x1330dd2a0_0 .net8 "a", 0 0, RS_0x128027240;  alias, 3 drivers, strength-aware
v0x1330dd370_0 .net8 "b", 0 0, RS_0x128027240;  alias, 3 drivers, strength-aware
v0x1330dd440_0 .net8 "o1", 0 0, L_0x1330fe1b0;  1 drivers, strength-aware
v0x1330dd4d0_0 .net8 "out", 0 0, RS_0x128027b70;  alias, 3 drivers, strength-aware
S_0x1330dd590 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330dcc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fe510 .functor NMOS 1, L_0x1280420f8, RS_0x128027600, C4<0>, C4<0>;
L_0x1330fe600 .functor NMOS 1, L_0x1330fe510, RS_0x128027600, C4<0>, C4<0>;
L_0x128042140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fe6b0 .functor PMOS 1, L_0x128042140, RS_0x128027600, C4<0>, C4<0>;
L_0x128042188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fe800 .functor PMOS 1, L_0x128042188, RS_0x128027600, C4<0>, C4<0>;
v0x1330dd7b0_0 .net/2s *"_ivl_0", 0 0, L_0x1280420f8;  1 drivers
v0x1330dd860_0 .net/2s *"_ivl_2", 0 0, L_0x128042140;  1 drivers
v0x1330dd910_0 .net/2s *"_ivl_4", 0 0, L_0x128042188;  1 drivers
v0x1330dd9d0_0 .net8 "a", 0 0, RS_0x128027600;  alias, 3 drivers, strength-aware
v0x1330ddaa0_0 .net8 "b", 0 0, RS_0x128027600;  alias, 3 drivers, strength-aware
v0x1330ddb70_0 .net8 "o1", 0 0, L_0x1330fe510;  1 drivers, strength-aware
v0x1330ddc00_0 .net8 "out", 0 0, RS_0x128027cf0;  alias, 3 drivers, strength-aware
S_0x1330ddcc0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330dcc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330fe8b0 .functor NMOS 1, L_0x1280421d0, RS_0x128027cf0, C4<0>, C4<0>;
L_0x1330fe9a0 .functor NMOS 1, L_0x1330fe8b0, RS_0x128027b70, C4<0>, C4<0>;
L_0x128042218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330fea50 .functor PMOS 1, L_0x128042218, RS_0x128027b70, C4<0>, C4<0>;
L_0x128042260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330feb20 .functor PMOS 1, L_0x128042260, RS_0x128027cf0, C4<0>, C4<0>;
v0x1330ddef0_0 .net/2s *"_ivl_0", 0 0, L_0x1280421d0;  1 drivers
v0x1330ddfa0_0 .net/2s *"_ivl_2", 0 0, L_0x128042218;  1 drivers
v0x1330de050_0 .net/2s *"_ivl_4", 0 0, L_0x128042260;  1 drivers
v0x1330de110_0 .net8 "a", 0 0, RS_0x128027b70;  alias, 3 drivers, strength-aware
v0x1330de1c0_0 .net8 "b", 0 0, RS_0x128027cf0;  alias, 3 drivers, strength-aware
v0x1330de290_0 .net8 "o1", 0 0, L_0x1330fe8b0;  1 drivers, strength-aware
v0x1330de320_0 .net8 "out", 0 0, RS_0x128027e70;  alias, 3 drivers, strength-aware
S_0x1330defd0 .scope module, "ha22" "HalfAdder" 3 53, 7 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330e65f0_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e6680_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330e6710_0 .net8 "carry", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
v0x1330e67a0_0 .net8 "sum", 0 0, RS_0x128029310;  alias, 3 drivers, strength-aware
S_0x1330df1f0 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330defd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e02a0_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e0340_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
RS_0x1280281d0 .resolv tri, L_0x122e0be50, L_0x122e0bf40, L_0x122e0c030;
v0x1330e03e0_0 .net8 "nand_out", 0 0, RS_0x1280281d0;  3 drivers, strength-aware
v0x1330e0470_0 .net8 "out", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
S_0x1330df420 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330df1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0bd60 .functor NMOS 1, L_0x128044108, RS_0x12800a230, C4<0>, C4<0>;
L_0x122e0be50 .functor NMOS 1, L_0x122e0bd60, RS_0x12800e640, C4<0>, C4<0>;
L_0x128044150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0bf40 .functor PMOS 1, L_0x128044150, RS_0x12800e640, C4<0>, C4<0>;
L_0x128044198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0c030 .functor PMOS 1, L_0x128044198, RS_0x12800a230, C4<0>, C4<0>;
v0x1330df650_0 .net/2s *"_ivl_0", 0 0, L_0x128044108;  1 drivers
v0x1330df710_0 .net/2s *"_ivl_2", 0 0, L_0x128044150;  1 drivers
v0x1330df7c0_0 .net/2s *"_ivl_4", 0 0, L_0x128044198;  1 drivers
v0x1330df880_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330df910_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330dfa20_0 .net8 "o1", 0 0, L_0x122e0bd60;  1 drivers, strength-aware
v0x1330dfab0_0 .net8 "out", 0 0, RS_0x1280281d0;  alias, 3 drivers, strength-aware
S_0x1330dfb70 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330df1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0c100 .functor NMOS 1, L_0x1280441e0, RS_0x1280281d0, C4<0>, C4<0>;
L_0x122e0c1f0 .functor NMOS 1, L_0x122e0c100, RS_0x1280281d0, C4<0>, C4<0>;
L_0x128044228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0c3a0 .functor PMOS 1, L_0x128044228, RS_0x1280281d0, C4<0>, C4<0>;
L_0x128044270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0c410 .functor PMOS 1, L_0x128044270, RS_0x1280281d0, C4<0>, C4<0>;
v0x1330dfd90_0 .net/2s *"_ivl_0", 0 0, L_0x1280441e0;  1 drivers
v0x1330dfe40_0 .net/2s *"_ivl_2", 0 0, L_0x128044228;  1 drivers
v0x1330dfef0_0 .net/2s *"_ivl_4", 0 0, L_0x128044270;  1 drivers
v0x1330dffb0_0 .net8 "a", 0 0, RS_0x1280281d0;  alias, 3 drivers, strength-aware
v0x1330e0060_0 .net8 "b", 0 0, RS_0x1280281d0;  alias, 3 drivers, strength-aware
v0x1330e0170_0 .net8 "o1", 0 0, L_0x122e0c100;  1 drivers, strength-aware
v0x1330e0200_0 .net8 "out", 0 0, RS_0x1280133e0;  alias, 3 drivers, strength-aware
S_0x1330e0530 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330defd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e60c0_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
RS_0x1280286e0 .resolv tri, L_0x122e0a710, L_0x122e0a8c0, L_0x122e0a950;
v0x1330e6150_0 .net8 "and1_out", 0 0, RS_0x1280286e0;  3 drivers, strength-aware
RS_0x128028aa0 .resolv tri, L_0x122e0af90, L_0x122e0b140, L_0x122e0b1b0;
v0x1330e61e0_0 .net8 "and2_out", 0 0, RS_0x128028aa0;  3 drivers, strength-aware
v0x1330e6270_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
RS_0x1280288c0 .resolv tri, L_0x122e09b10, L_0x122e09bc0, L_0x122e09cb0;
v0x1330e6300_0 .net8 "not_a", 0 0, RS_0x1280288c0;  3 drivers, strength-aware
RS_0x128028500 .resolv tri, L_0x122e09e70, L_0x1330e4330, L_0x122e0a120;
v0x1330e6450_0 .net8 "not_b", 0 0, RS_0x128028500;  3 drivers, strength-aware
v0x1330e6560_0 .net8 "out", 0 0, RS_0x128029310;  alias, 3 drivers, strength-aware
S_0x1330e0750 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e1810_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e19b0_0 .net8 "b", 0 0, RS_0x128028500;  alias, 3 drivers, strength-aware
RS_0x128028560 .resolv tri, L_0x1330e64e0, L_0x122e0a460, L_0x122e0a550;
v0x1330e1a40_0 .net8 "nand_out", 0 0, RS_0x128028560;  3 drivers, strength-aware
v0x1330e1ad0_0 .net8 "out", 0 0, RS_0x1280286e0;  alias, 3 drivers, strength-aware
S_0x1330e0980 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330e0750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0a1f0 .functor NMOS 1, L_0x128043b20, RS_0x128028500, C4<0>, C4<0>;
L_0x1330e64e0 .functor NMOS 1, L_0x122e0a1f0, RS_0x12800e640, C4<0>, C4<0>;
L_0x128043b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0a460 .functor PMOS 1, L_0x128043b68, RS_0x12800e640, C4<0>, C4<0>;
L_0x128043bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0a550 .functor PMOS 1, L_0x128043bb0, RS_0x128028500, C4<0>, C4<0>;
v0x1330e0bc0_0 .net/2s *"_ivl_0", 0 0, L_0x128043b20;  1 drivers
v0x1330e0c80_0 .net/2s *"_ivl_2", 0 0, L_0x128043b68;  1 drivers
v0x1330e0d30_0 .net/2s *"_ivl_4", 0 0, L_0x128043bb0;  1 drivers
v0x1330e0df0_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e0e80_0 .net8 "b", 0 0, RS_0x128028500;  alias, 3 drivers, strength-aware
v0x1330e0f60_0 .net8 "o1", 0 0, L_0x122e0a1f0;  1 drivers, strength-aware
v0x1330e1000_0 .net8 "out", 0 0, RS_0x128028560;  alias, 3 drivers, strength-aware
S_0x1330e10d0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330e0750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0a620 .functor NMOS 1, L_0x128043bf8, RS_0x128028560, C4<0>, C4<0>;
L_0x122e0a710 .functor NMOS 1, L_0x122e0a620, RS_0x128028560, C4<0>, C4<0>;
L_0x128043c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0a8c0 .functor PMOS 1, L_0x128043c40, RS_0x128028560, C4<0>, C4<0>;
L_0x128043c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0a950 .functor PMOS 1, L_0x128043c88, RS_0x128028560, C4<0>, C4<0>;
v0x1330e12f0_0 .net/2s *"_ivl_0", 0 0, L_0x128043bf8;  1 drivers
v0x1330e13a0_0 .net/2s *"_ivl_2", 0 0, L_0x128043c40;  1 drivers
v0x1330e1450_0 .net/2s *"_ivl_4", 0 0, L_0x128043c88;  1 drivers
v0x1330e1510_0 .net8 "a", 0 0, RS_0x128028560;  alias, 3 drivers, strength-aware
v0x1330e15c0_0 .net8 "b", 0 0, RS_0x128028560;  alias, 3 drivers, strength-aware
v0x1330e16d0_0 .net8 "o1", 0 0, L_0x122e0a620;  1 drivers, strength-aware
v0x1330e1760_0 .net8 "out", 0 0, RS_0x1280286e0;  alias, 3 drivers, strength-aware
S_0x1330e1b60 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e2c20_0 .net8 "a", 0 0, RS_0x1280288c0;  alias, 3 drivers, strength-aware
v0x1330e2cc0_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
RS_0x128028920 .resolv tri, L_0x122e0ab70, L_0x122e0ad60, L_0x122e0adf0;
v0x1330e2d50_0 .net8 "nand_out", 0 0, RS_0x128028920;  3 drivers, strength-aware
v0x1330e2e00_0 .net8 "out", 0 0, RS_0x128028aa0;  alias, 3 drivers, strength-aware
S_0x1330e1d70 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330e1b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0aac0 .functor NMOS 1, L_0x128043cd0, RS_0x12800a230, C4<0>, C4<0>;
L_0x122e0ab70 .functor NMOS 1, L_0x122e0aac0, RS_0x1280288c0, C4<0>, C4<0>;
L_0x128043d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0ad60 .functor PMOS 1, L_0x128043d18, RS_0x1280288c0, C4<0>, C4<0>;
L_0x128043d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0adf0 .functor PMOS 1, L_0x128043d60, RS_0x12800a230, C4<0>, C4<0>;
v0x1330e1fa0_0 .net/2s *"_ivl_0", 0 0, L_0x128043cd0;  1 drivers
v0x1330e2050_0 .net/2s *"_ivl_2", 0 0, L_0x128043d18;  1 drivers
v0x1330e2100_0 .net/2s *"_ivl_4", 0 0, L_0x128043d60;  1 drivers
v0x1330e21c0_0 .net8 "a", 0 0, RS_0x1280288c0;  alias, 3 drivers, strength-aware
v0x1330e2260_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330e23b0_0 .net8 "o1", 0 0, L_0x122e0aac0;  1 drivers, strength-aware
v0x1330e2440_0 .net8 "out", 0 0, RS_0x128028920;  alias, 3 drivers, strength-aware
S_0x1330e2520 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330e1b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0aea0 .functor NMOS 1, L_0x128043da8, RS_0x128028920, C4<0>, C4<0>;
L_0x122e0af90 .functor NMOS 1, L_0x122e0aea0, RS_0x128028920, C4<0>, C4<0>;
L_0x128043df0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b140 .functor PMOS 1, L_0x128043df0, RS_0x128028920, C4<0>, C4<0>;
L_0x128043e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b1b0 .functor PMOS 1, L_0x128043e38, RS_0x128028920, C4<0>, C4<0>;
v0x1330e2730_0 .net/2s *"_ivl_0", 0 0, L_0x128043da8;  1 drivers
v0x1330e27c0_0 .net/2s *"_ivl_2", 0 0, L_0x128043df0;  1 drivers
v0x1330e2860_0 .net/2s *"_ivl_4", 0 0, L_0x128043e38;  1 drivers
v0x1330e2920_0 .net8 "a", 0 0, RS_0x128028920;  alias, 3 drivers, strength-aware
v0x1330e29d0_0 .net8 "b", 0 0, RS_0x128028920;  alias, 3 drivers, strength-aware
v0x1330e2ae0_0 .net8 "o1", 0 0, L_0x122e0aea0;  1 drivers, strength-aware
v0x1330e2b70_0 .net8 "out", 0 0, RS_0x128028aa0;  alias, 3 drivers, strength-aware
S_0x1330e2ed0 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330e3810_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e38b0_0 .net8 "out", 0 0, RS_0x1280288c0;  alias, 3 drivers, strength-aware
S_0x1330e30c0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330e2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x133059a10 .functor NMOS 1, L_0x128043970, RS_0x12800e640, C4<0>, C4<0>;
L_0x122e09b10 .functor NMOS 1, L_0x133059a10, RS_0x12800e640, C4<0>, C4<0>;
L_0x1280439b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09bc0 .functor PMOS 1, L_0x1280439b8, RS_0x12800e640, C4<0>, C4<0>;
L_0x128043a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e09cb0 .functor PMOS 1, L_0x128043a00, RS_0x12800e640, C4<0>, C4<0>;
v0x1330e3300_0 .net/2s *"_ivl_0", 0 0, L_0x128043970;  1 drivers
v0x1330e33c0_0 .net/2s *"_ivl_2", 0 0, L_0x1280439b8;  1 drivers
v0x1330e3470_0 .net/2s *"_ivl_4", 0 0, L_0x128043a00;  1 drivers
v0x1330e3530_0 .net8 "a", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e35c0_0 .net8 "b", 0 0, RS_0x12800e640;  alias, 3 drivers, strength-aware
v0x1330e3690_0 .net8 "o1", 0 0, L_0x133059a10;  1 drivers, strength-aware
v0x1330e3730_0 .net8 "out", 0 0, RS_0x1280288c0;  alias, 3 drivers, strength-aware
S_0x1330e3950 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330e4290_0 .net8 "a", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330e4430_0 .net8 "out", 0 0, RS_0x128028500;  alias, 3 drivers, strength-aware
S_0x1330e3b40 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330e3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e09d80 .functor NMOS 1, L_0x128043a48, RS_0x12800a230, C4<0>, C4<0>;
L_0x122e09e70 .functor NMOS 1, L_0x122e09d80, RS_0x12800a230, C4<0>, C4<0>;
L_0x128043a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330e4330 .functor PMOS 1, L_0x128043a90, RS_0x12800a230, C4<0>, C4<0>;
L_0x128043ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0a120 .functor PMOS 1, L_0x128043ad8, RS_0x12800a230, C4<0>, C4<0>;
v0x1330e3d80_0 .net/2s *"_ivl_0", 0 0, L_0x128043a48;  1 drivers
v0x1330e3e40_0 .net/2s *"_ivl_2", 0 0, L_0x128043a90;  1 drivers
v0x1330e3ef0_0 .net/2s *"_ivl_4", 0 0, L_0x128043ad8;  1 drivers
v0x1330e3fb0_0 .net8 "a", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330e4040_0 .net8 "b", 0 0, RS_0x12800a230;  alias, 3 drivers, strength-aware
v0x1330e4110_0 .net8 "o1", 0 0, L_0x122e09d80;  1 drivers, strength-aware
v0x1330e41b0_0 .net8 "out", 0 0, RS_0x128028500;  alias, 3 drivers, strength-aware
S_0x1330e44c0 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e5c60_0 .net8 "a", 0 0, RS_0x1280286e0;  alias, 3 drivers, strength-aware
v0x1330e5d80_0 .net8 "b", 0 0, RS_0x128028aa0;  alias, 3 drivers, strength-aware
RS_0x128029010 .resolv tri, L_0x122e0b3d0, L_0x122e0b480, L_0x122e0b5d0;
v0x1330e5e90_0 .net8 "nand_out1", 0 0, RS_0x128029010;  3 drivers, strength-aware
RS_0x128029190 .resolv tri, L_0x122e0b770, L_0x122e0b820, L_0x122e0b970;
v0x1330e5f20_0 .net8 "nand_out2", 0 0, RS_0x128029190;  3 drivers, strength-aware
v0x1330e5ff0_0 .net8 "out", 0 0, RS_0x128029310;  alias, 3 drivers, strength-aware
S_0x1330e46c0 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330e44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0b320 .functor NMOS 1, L_0x128043e80, RS_0x1280286e0, C4<0>, C4<0>;
L_0x122e0b3d0 .functor NMOS 1, L_0x122e0b320, RS_0x1280286e0, C4<0>, C4<0>;
L_0x128043ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b480 .functor PMOS 1, L_0x128043ec8, RS_0x1280286e0, C4<0>, C4<0>;
L_0x128043f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b5d0 .functor PMOS 1, L_0x128043f10, RS_0x1280286e0, C4<0>, C4<0>;
v0x1330e48d0_0 .net/2s *"_ivl_0", 0 0, L_0x128043e80;  1 drivers
v0x1330e4990_0 .net/2s *"_ivl_2", 0 0, L_0x128043ec8;  1 drivers
v0x1330e4a40_0 .net/2s *"_ivl_4", 0 0, L_0x128043f10;  1 drivers
v0x1330e4b00_0 .net8 "a", 0 0, RS_0x1280286e0;  alias, 3 drivers, strength-aware
v0x1330e4bd0_0 .net8 "b", 0 0, RS_0x1280286e0;  alias, 3 drivers, strength-aware
v0x1330e4ca0_0 .net8 "o1", 0 0, L_0x122e0b320;  1 drivers, strength-aware
v0x1330e4d30_0 .net8 "out", 0 0, RS_0x128029010;  alias, 3 drivers, strength-aware
S_0x1330e4df0 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330e44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128043f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0b680 .functor NMOS 1, L_0x128043f58, RS_0x128028aa0, C4<0>, C4<0>;
L_0x122e0b770 .functor NMOS 1, L_0x122e0b680, RS_0x128028aa0, C4<0>, C4<0>;
L_0x128043fa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b820 .functor PMOS 1, L_0x128043fa0, RS_0x128028aa0, C4<0>, C4<0>;
L_0x128043fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0b970 .functor PMOS 1, L_0x128043fe8, RS_0x128028aa0, C4<0>, C4<0>;
v0x1330e5010_0 .net/2s *"_ivl_0", 0 0, L_0x128043f58;  1 drivers
v0x1330e50c0_0 .net/2s *"_ivl_2", 0 0, L_0x128043fa0;  1 drivers
v0x1330e5170_0 .net/2s *"_ivl_4", 0 0, L_0x128043fe8;  1 drivers
v0x1330e5230_0 .net8 "a", 0 0, RS_0x128028aa0;  alias, 3 drivers, strength-aware
v0x1330e5300_0 .net8 "b", 0 0, RS_0x128028aa0;  alias, 3 drivers, strength-aware
v0x1330e53d0_0 .net8 "o1", 0 0, L_0x122e0b680;  1 drivers, strength-aware
v0x1330e5460_0 .net8 "out", 0 0, RS_0x128029190;  alias, 3 drivers, strength-aware
S_0x1330e5520 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330e44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e0ba20 .functor NMOS 1, L_0x128044030, RS_0x128029190, C4<0>, C4<0>;
L_0x122e0bb10 .functor NMOS 1, L_0x122e0ba20, RS_0x128029010, C4<0>, C4<0>;
L_0x128044078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0bbc0 .functor PMOS 1, L_0x128044078, RS_0x128029010, C4<0>, C4<0>;
L_0x1280440c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e0bc90 .functor PMOS 1, L_0x1280440c0, RS_0x128029190, C4<0>, C4<0>;
v0x1330e5750_0 .net/2s *"_ivl_0", 0 0, L_0x128044030;  1 drivers
v0x1330e5800_0 .net/2s *"_ivl_2", 0 0, L_0x128044078;  1 drivers
v0x1330e58b0_0 .net/2s *"_ivl_4", 0 0, L_0x1280440c0;  1 drivers
v0x1330e5970_0 .net8 "a", 0 0, RS_0x128029010;  alias, 3 drivers, strength-aware
v0x1330e5a20_0 .net8 "b", 0 0, RS_0x128029190;  alias, 3 drivers, strength-aware
v0x1330e5af0_0 .net8 "o1", 0 0, L_0x122e0ba20;  1 drivers, strength-aware
v0x1330e5b80_0 .net8 "out", 0 0, RS_0x128029310;  alias, 3 drivers, strength-aware
S_0x1330e6830 .scope module, "ha33" "HalfAdder" 3 59, 7 3 0, S_0x133017e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1330ede50_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330edee0_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330edf70_0 .net8 "carry", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
v0x1330ee000_0 .net8 "sum", 0 0, RS_0x12802a7b0;  alias, 3 drivers, strength-aware
S_0x1330e6a50 .scope module, "and_gate" "And" 7 6, 4 3 0, S_0x1330e6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e7b00_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330e7ba0_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
RS_0x128029670 .resolv tri, L_0x122e1b290, L_0x122e1b380, L_0x122e1b470;
v0x1330e7c40_0 .net8 "nand_out", 0 0, RS_0x128029670;  3 drivers, strength-aware
v0x1330e7cd0_0 .net8 "out", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
S_0x1330e6c80 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330e6a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1b1a0 .functor NMOS 1, L_0x128047480, RS_0x12800b1f0, C4<0>, C4<0>;
L_0x122e1b290 .functor NMOS 1, L_0x122e1b1a0, RS_0x1280145b0, C4<0>, C4<0>;
L_0x1280474c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b380 .functor PMOS 1, L_0x1280474c8, RS_0x1280145b0, C4<0>, C4<0>;
L_0x128047510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b470 .functor PMOS 1, L_0x128047510, RS_0x12800b1f0, C4<0>, C4<0>;
v0x1330e6eb0_0 .net/2s *"_ivl_0", 0 0, L_0x128047480;  1 drivers
v0x1330e6f70_0 .net/2s *"_ivl_2", 0 0, L_0x1280474c8;  1 drivers
v0x1330e7020_0 .net/2s *"_ivl_4", 0 0, L_0x128047510;  1 drivers
v0x1330e70e0_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330e7170_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330e7280_0 .net8 "o1", 0 0, L_0x122e1b1a0;  1 drivers, strength-aware
v0x1330e7310_0 .net8 "out", 0 0, RS_0x128029670;  alias, 3 drivers, strength-aware
S_0x1330e73d0 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330e6a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1b540 .functor NMOS 1, L_0x128047558, RS_0x128029670, C4<0>, C4<0>;
L_0x122e1b630 .functor NMOS 1, L_0x122e1b540, RS_0x128029670, C4<0>, C4<0>;
L_0x1280475a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b7e0 .functor PMOS 1, L_0x1280475a0, RS_0x128029670, C4<0>, C4<0>;
L_0x1280475e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b850 .functor PMOS 1, L_0x1280475e8, RS_0x128029670, C4<0>, C4<0>;
v0x1330e75f0_0 .net/2s *"_ivl_0", 0 0, L_0x128047558;  1 drivers
v0x1330e76a0_0 .net/2s *"_ivl_2", 0 0, L_0x1280475a0;  1 drivers
v0x1330e7750_0 .net/2s *"_ivl_4", 0 0, L_0x1280475e8;  1 drivers
v0x1330e7810_0 .net8 "a", 0 0, RS_0x128029670;  alias, 3 drivers, strength-aware
v0x1330e78c0_0 .net8 "b", 0 0, RS_0x128029670;  alias, 3 drivers, strength-aware
v0x1330e79d0_0 .net8 "o1", 0 0, L_0x122e1b540;  1 drivers, strength-aware
v0x1330e7a60_0 .net8 "out", 0 0, RS_0x12801ae20;  alias, 3 drivers, strength-aware
S_0x1330e7d90 .scope module, "xor_gate" "Xor" 7 5, 4 26 0, S_0x1330e6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330ed920_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
RS_0x128029b80 .resolv tri, L_0x122e19b50, L_0x122e19d00, L_0x122e19d90;
v0x1330ed9b0_0 .net8 "and1_out", 0 0, RS_0x128029b80;  3 drivers, strength-aware
RS_0x128029f40 .resolv tri, L_0x122e1a3d0, L_0x122e1a580, L_0x122e1a5f0;
v0x1330eda40_0 .net8 "and2_out", 0 0, RS_0x128029f40;  3 drivers, strength-aware
v0x1330edad0_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
RS_0x128029d60 .resolv tri, L_0x122e18f50, L_0x122e19000, L_0x122e190f0;
v0x1330edb60_0 .net8 "not_a", 0 0, RS_0x128029d60;  3 drivers, strength-aware
RS_0x1280299a0 .resolv tri, L_0x122e192b0, L_0x1330ebb90, L_0x122e19560;
v0x1330edcb0_0 .net8 "not_b", 0 0, RS_0x1280299a0;  3 drivers, strength-aware
v0x1330eddc0_0 .net8 "out", 0 0, RS_0x12802a7b0;  alias, 3 drivers, strength-aware
S_0x1330e7fb0 .scope module, "and1" "And" 4 30, 4 3 0, S_0x1330e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330e9070_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330e9210_0 .net8 "b", 0 0, RS_0x1280299a0;  alias, 3 drivers, strength-aware
RS_0x128029a00 .resolv tri, L_0x1330edd40, L_0x122e198a0, L_0x122e19990;
v0x1330e92a0_0 .net8 "nand_out", 0 0, RS_0x128029a00;  3 drivers, strength-aware
v0x1330e9330_0 .net8 "out", 0 0, RS_0x128029b80;  alias, 3 drivers, strength-aware
S_0x1330e81e0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330e7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e19630 .functor NMOS 1, L_0x128046e98, RS_0x1280299a0, C4<0>, C4<0>;
L_0x1330edd40 .functor NMOS 1, L_0x122e19630, RS_0x1280145b0, C4<0>, C4<0>;
L_0x128046ee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e198a0 .functor PMOS 1, L_0x128046ee0, RS_0x1280145b0, C4<0>, C4<0>;
L_0x128046f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e19990 .functor PMOS 1, L_0x128046f28, RS_0x1280299a0, C4<0>, C4<0>;
v0x1330e8420_0 .net/2s *"_ivl_0", 0 0, L_0x128046e98;  1 drivers
v0x1330e84e0_0 .net/2s *"_ivl_2", 0 0, L_0x128046ee0;  1 drivers
v0x1330e8590_0 .net/2s *"_ivl_4", 0 0, L_0x128046f28;  1 drivers
v0x1330e8650_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330e86e0_0 .net8 "b", 0 0, RS_0x1280299a0;  alias, 3 drivers, strength-aware
v0x1330e87c0_0 .net8 "o1", 0 0, L_0x122e19630;  1 drivers, strength-aware
v0x1330e8860_0 .net8 "out", 0 0, RS_0x128029a00;  alias, 3 drivers, strength-aware
S_0x1330e8930 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330e7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e19a60 .functor NMOS 1, L_0x128046f70, RS_0x128029a00, C4<0>, C4<0>;
L_0x122e19b50 .functor NMOS 1, L_0x122e19a60, RS_0x128029a00, C4<0>, C4<0>;
L_0x128046fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e19d00 .functor PMOS 1, L_0x128046fb8, RS_0x128029a00, C4<0>, C4<0>;
L_0x128047000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e19d90 .functor PMOS 1, L_0x128047000, RS_0x128029a00, C4<0>, C4<0>;
v0x1330e8b50_0 .net/2s *"_ivl_0", 0 0, L_0x128046f70;  1 drivers
v0x1330e8c00_0 .net/2s *"_ivl_2", 0 0, L_0x128046fb8;  1 drivers
v0x1330e8cb0_0 .net/2s *"_ivl_4", 0 0, L_0x128047000;  1 drivers
v0x1330e8d70_0 .net8 "a", 0 0, RS_0x128029a00;  alias, 3 drivers, strength-aware
v0x1330e8e20_0 .net8 "b", 0 0, RS_0x128029a00;  alias, 3 drivers, strength-aware
v0x1330e8f30_0 .net8 "o1", 0 0, L_0x122e19a60;  1 drivers, strength-aware
v0x1330e8fc0_0 .net8 "out", 0 0, RS_0x128029b80;  alias, 3 drivers, strength-aware
S_0x1330e93c0 .scope module, "and2" "And" 4 31, 4 3 0, S_0x1330e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330ea480_0 .net8 "a", 0 0, RS_0x128029d60;  alias, 3 drivers, strength-aware
v0x1330ea520_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
RS_0x128029dc0 .resolv tri, L_0x122e19fb0, L_0x122e1a1a0, L_0x122e1a230;
v0x1330ea5b0_0 .net8 "nand_out", 0 0, RS_0x128029dc0;  3 drivers, strength-aware
v0x1330ea660_0 .net8 "out", 0 0, RS_0x128029f40;  alias, 3 drivers, strength-aware
S_0x1330e95d0 .scope module, "nand1" "Nand" 4 5, 5 1 0, S_0x1330e93c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e19f00 .functor NMOS 1, L_0x128047048, RS_0x12800b1f0, C4<0>, C4<0>;
L_0x122e19fb0 .functor NMOS 1, L_0x122e19f00, RS_0x128029d60, C4<0>, C4<0>;
L_0x128047090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1a1a0 .functor PMOS 1, L_0x128047090, RS_0x128029d60, C4<0>, C4<0>;
L_0x1280470d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1a230 .functor PMOS 1, L_0x1280470d8, RS_0x12800b1f0, C4<0>, C4<0>;
v0x1330e9800_0 .net/2s *"_ivl_0", 0 0, L_0x128047048;  1 drivers
v0x1330e98b0_0 .net/2s *"_ivl_2", 0 0, L_0x128047090;  1 drivers
v0x1330e9960_0 .net/2s *"_ivl_4", 0 0, L_0x1280470d8;  1 drivers
v0x1330e9a20_0 .net8 "a", 0 0, RS_0x128029d60;  alias, 3 drivers, strength-aware
v0x1330e9ac0_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330e9c10_0 .net8 "o1", 0 0, L_0x122e19f00;  1 drivers, strength-aware
v0x1330e9ca0_0 .net8 "out", 0 0, RS_0x128029dc0;  alias, 3 drivers, strength-aware
S_0x1330e9d80 .scope module, "nand2" "Nand" 4 6, 5 1 0, S_0x1330e93c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128047120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1a2e0 .functor NMOS 1, L_0x128047120, RS_0x128029dc0, C4<0>, C4<0>;
L_0x122e1a3d0 .functor NMOS 1, L_0x122e1a2e0, RS_0x128029dc0, C4<0>, C4<0>;
L_0x128047168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1a580 .functor PMOS 1, L_0x128047168, RS_0x128029dc0, C4<0>, C4<0>;
L_0x1280471b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1a5f0 .functor PMOS 1, L_0x1280471b0, RS_0x128029dc0, C4<0>, C4<0>;
v0x1330e9f90_0 .net/2s *"_ivl_0", 0 0, L_0x128047120;  1 drivers
v0x1330ea020_0 .net/2s *"_ivl_2", 0 0, L_0x128047168;  1 drivers
v0x1330ea0c0_0 .net/2s *"_ivl_4", 0 0, L_0x1280471b0;  1 drivers
v0x1330ea180_0 .net8 "a", 0 0, RS_0x128029dc0;  alias, 3 drivers, strength-aware
v0x1330ea230_0 .net8 "b", 0 0, RS_0x128029dc0;  alias, 3 drivers, strength-aware
v0x1330ea340_0 .net8 "o1", 0 0, L_0x122e1a2e0;  1 drivers, strength-aware
v0x1330ea3d0_0 .net8 "out", 0 0, RS_0x128029f40;  alias, 3 drivers, strength-aware
S_0x1330ea730 .scope module, "not1" "Not" 4 28, 4 16 0, S_0x1330e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330eb070_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330eb110_0 .net8 "out", 0 0, RS_0x128029d60;  alias, 3 drivers, strength-aware
S_0x1330ea920 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330ea730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13308d9e0 .functor NMOS 1, L_0x128046ce8, RS_0x1280145b0, C4<0>, C4<0>;
L_0x122e18f50 .functor NMOS 1, L_0x13308d9e0, RS_0x1280145b0, C4<0>, C4<0>;
L_0x128046d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e19000 .functor PMOS 1, L_0x128046d30, RS_0x1280145b0, C4<0>, C4<0>;
L_0x128046d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e190f0 .functor PMOS 1, L_0x128046d78, RS_0x1280145b0, C4<0>, C4<0>;
v0x1330eab60_0 .net/2s *"_ivl_0", 0 0, L_0x128046ce8;  1 drivers
v0x1330eac20_0 .net/2s *"_ivl_2", 0 0, L_0x128046d30;  1 drivers
v0x1330eacd0_0 .net/2s *"_ivl_4", 0 0, L_0x128046d78;  1 drivers
v0x1330ead90_0 .net8 "a", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330eae20_0 .net8 "b", 0 0, RS_0x1280145b0;  alias, 3 drivers, strength-aware
v0x1330eaef0_0 .net8 "o1", 0 0, L_0x13308d9e0;  1 drivers, strength-aware
v0x1330eaf90_0 .net8 "out", 0 0, RS_0x128029d60;  alias, 3 drivers, strength-aware
S_0x1330eb1b0 .scope module, "not2" "Not" 4 29, 4 16 0, S_0x1330e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330ebaf0_0 .net8 "a", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330ebc90_0 .net8 "out", 0 0, RS_0x1280299a0;  alias, 3 drivers, strength-aware
S_0x1330eb3a0 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330eb1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x128046dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e191c0 .functor NMOS 1, L_0x128046dc0, RS_0x12800b1f0, C4<0>, C4<0>;
L_0x122e192b0 .functor NMOS 1, L_0x122e191c0, RS_0x12800b1f0, C4<0>, C4<0>;
L_0x128046e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330ebb90 .functor PMOS 1, L_0x128046e08, RS_0x12800b1f0, C4<0>, C4<0>;
L_0x128046e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e19560 .functor PMOS 1, L_0x128046e50, RS_0x12800b1f0, C4<0>, C4<0>;
v0x1330eb5e0_0 .net/2s *"_ivl_0", 0 0, L_0x128046dc0;  1 drivers
v0x1330eb6a0_0 .net/2s *"_ivl_2", 0 0, L_0x128046e08;  1 drivers
v0x1330eb750_0 .net/2s *"_ivl_4", 0 0, L_0x128046e50;  1 drivers
v0x1330eb810_0 .net8 "a", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330eb8a0_0 .net8 "b", 0 0, RS_0x12800b1f0;  alias, 3 drivers, strength-aware
v0x1330eb970_0 .net8 "o1", 0 0, L_0x122e191c0;  1 drivers, strength-aware
v0x1330eba10_0 .net8 "out", 0 0, RS_0x1280299a0;  alias, 3 drivers, strength-aware
S_0x1330ebd20 .scope module, "or1" "Or" 4 32, 4 9 0, S_0x1330e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330ed4c0_0 .net8 "a", 0 0, RS_0x128029b80;  alias, 3 drivers, strength-aware
v0x1330ed5e0_0 .net8 "b", 0 0, RS_0x128029f40;  alias, 3 drivers, strength-aware
RS_0x12802a4b0 .resolv tri, L_0x122e1a810, L_0x122e1a8c0, L_0x122e1aa10;
v0x1330ed6f0_0 .net8 "nand_out1", 0 0, RS_0x12802a4b0;  3 drivers, strength-aware
RS_0x12802a630 .resolv tri, L_0x122e1abb0, L_0x122e1ac60, L_0x122e1adb0;
v0x1330ed780_0 .net8 "nand_out2", 0 0, RS_0x12802a630;  3 drivers, strength-aware
v0x1330ed850_0 .net8 "out", 0 0, RS_0x12802a7b0;  alias, 3 drivers, strength-aware
S_0x1330ebf20 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330ebd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280471f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1a760 .functor NMOS 1, L_0x1280471f8, RS_0x128029b80, C4<0>, C4<0>;
L_0x122e1a810 .functor NMOS 1, L_0x122e1a760, RS_0x128029b80, C4<0>, C4<0>;
L_0x128047240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1a8c0 .functor PMOS 1, L_0x128047240, RS_0x128029b80, C4<0>, C4<0>;
L_0x128047288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1aa10 .functor PMOS 1, L_0x128047288, RS_0x128029b80, C4<0>, C4<0>;
v0x1330ec130_0 .net/2s *"_ivl_0", 0 0, L_0x1280471f8;  1 drivers
v0x1330ec1f0_0 .net/2s *"_ivl_2", 0 0, L_0x128047240;  1 drivers
v0x1330ec2a0_0 .net/2s *"_ivl_4", 0 0, L_0x128047288;  1 drivers
v0x1330ec360_0 .net8 "a", 0 0, RS_0x128029b80;  alias, 3 drivers, strength-aware
v0x1330ec430_0 .net8 "b", 0 0, RS_0x128029b80;  alias, 3 drivers, strength-aware
v0x1330ec500_0 .net8 "o1", 0 0, L_0x122e1a760;  1 drivers, strength-aware
v0x1330ec590_0 .net8 "out", 0 0, RS_0x12802a4b0;  alias, 3 drivers, strength-aware
S_0x1330ec650 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330ebd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280472d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1aac0 .functor NMOS 1, L_0x1280472d0, RS_0x128029f40, C4<0>, C4<0>;
L_0x122e1abb0 .functor NMOS 1, L_0x122e1aac0, RS_0x128029f40, C4<0>, C4<0>;
L_0x128047318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1ac60 .functor PMOS 1, L_0x128047318, RS_0x128029f40, C4<0>, C4<0>;
L_0x128047360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1adb0 .functor PMOS 1, L_0x128047360, RS_0x128029f40, C4<0>, C4<0>;
v0x1330ec870_0 .net/2s *"_ivl_0", 0 0, L_0x1280472d0;  1 drivers
v0x1330ec920_0 .net/2s *"_ivl_2", 0 0, L_0x128047318;  1 drivers
v0x1330ec9d0_0 .net/2s *"_ivl_4", 0 0, L_0x128047360;  1 drivers
v0x1330eca90_0 .net8 "a", 0 0, RS_0x128029f40;  alias, 3 drivers, strength-aware
v0x1330ecb60_0 .net8 "b", 0 0, RS_0x128029f40;  alias, 3 drivers, strength-aware
v0x1330ecc30_0 .net8 "o1", 0 0, L_0x122e1aac0;  1 drivers, strength-aware
v0x1330eccc0_0 .net8 "out", 0 0, RS_0x12802a630;  alias, 3 drivers, strength-aware
S_0x1330ecd80 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330ebd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1280473a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e1ae60 .functor NMOS 1, L_0x1280473a8, RS_0x12802a630, C4<0>, C4<0>;
L_0x122e1af50 .functor NMOS 1, L_0x122e1ae60, RS_0x12802a4b0, C4<0>, C4<0>;
L_0x1280473f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b000 .functor PMOS 1, L_0x1280473f0, RS_0x12802a4b0, C4<0>, C4<0>;
L_0x128047438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e1b0d0 .functor PMOS 1, L_0x128047438, RS_0x12802a630, C4<0>, C4<0>;
v0x1330ecfb0_0 .net/2s *"_ivl_0", 0 0, L_0x1280473a8;  1 drivers
v0x1330ed060_0 .net/2s *"_ivl_2", 0 0, L_0x1280473f0;  1 drivers
v0x1330ed110_0 .net/2s *"_ivl_4", 0 0, L_0x128047438;  1 drivers
v0x1330ed1d0_0 .net8 "a", 0 0, RS_0x12802a4b0;  alias, 3 drivers, strength-aware
v0x1330ed280_0 .net8 "b", 0 0, RS_0x12802a630;  alias, 3 drivers, strength-aware
v0x1330ed350_0 .net8 "o1", 0 0, L_0x122e1ae60;  1 drivers, strength-aware
v0x1330ed3e0_0 .net8 "out", 0 0, RS_0x12802a7b0;  alias, 3 drivers, strength-aware
S_0x133017cd0 .scope module, "Nor" "Nor" 4 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x12802af30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1330f2780_0 .net "a", 0 0, o0x12802af30;  0 drivers
o0x12802b0e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1330f2810_0 .net "b", 0 0, o0x12802b0e0;  0 drivers
RS_0x12802ad20 .resolv tri, L_0x122e41810, L_0x122e418c0, L_0x122e419b0;
v0x1330f28a0_0 .net8 "or_out", 0 0, RS_0x12802ad20;  3 drivers, strength-aware
RS_0x12802ad80 .resolv tri, L_0x122e41bf0, L_0x122e41ca0, L_0x122e41df0;
v0x1330f2930_0 .net8 "out", 0 0, RS_0x12802ad80;  3 drivers, strength-aware
S_0x1330f0060 .scope module, "not1" "Not" 4 23, 4 16 0, S_0x133017cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1330f0990_0 .net8 "a", 0 0, RS_0x12802ad20;  alias, 3 drivers, strength-aware
v0x1330f0a70_0 .net8 "out", 0 0, RS_0x12802ad80;  alias, 3 drivers, strength-aware
S_0x1330f0250 .scope module, "nand1" "Nand" 4 17, 5 1 0, S_0x1330f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e41b40 .functor NMOS 1, L_0x12804f790, RS_0x12802ad20, C4<0>, C4<0>;
L_0x122e41bf0 .functor NMOS 1, L_0x122e41b40, RS_0x12802ad20, C4<0>, C4<0>;
L_0x12804f7d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e41ca0 .functor PMOS 1, L_0x12804f7d8, RS_0x12802ad20, C4<0>, C4<0>;
L_0x12804f820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e41df0 .functor PMOS 1, L_0x12804f820, RS_0x12802ad20, C4<0>, C4<0>;
v0x1330f0480_0 .net/2s *"_ivl_0", 0 0, L_0x12804f790;  1 drivers
v0x1330f0530_0 .net/2s *"_ivl_2", 0 0, L_0x12804f7d8;  1 drivers
v0x1330f05e0_0 .net/2s *"_ivl_4", 0 0, L_0x12804f820;  1 drivers
v0x1330f06a0_0 .net8 "a", 0 0, RS_0x12802ad20;  alias, 3 drivers, strength-aware
v0x1330f0740_0 .net8 "b", 0 0, RS_0x12802ad20;  alias, 3 drivers, strength-aware
v0x1330f0810_0 .net8 "o1", 0 0, L_0x122e41b40;  1 drivers, strength-aware
v0x1330f08a0_0 .net8 "out", 0 0, RS_0x12802ad80;  alias, 3 drivers, strength-aware
S_0x1330f0b00 .scope module, "or1" "Or" 4 22, 4 9 0, S_0x133017cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1330f22e0_0 .net "a", 0 0, o0x12802af30;  alias, 0 drivers
v0x1330f23c0_0 .net "b", 0 0, o0x12802b0e0;  alias, 0 drivers
RS_0x12802af90 .resolv tri, L_0x1330a3660, L_0x1330f6f40, L_0x122e412d0;
v0x1330f2490_0 .net8 "nand_out1", 0 0, RS_0x12802af90;  3 drivers, strength-aware
RS_0x12802b140 .resolv tri, L_0x122e41470, L_0x122e41520, L_0x122e41670;
v0x1330f2560_0 .net8 "nand_out2", 0 0, RS_0x12802b140;  3 drivers, strength-aware
v0x1330f2630_0 .net8 "out", 0 0, RS_0x12802ad20;  alias, 3 drivers, strength-aware
S_0x1330f0d30 .scope module, "nand1" "Nand" 4 11, 5 1 0, S_0x1330f0b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1330c60c0 .functor NMOS 1, L_0x12804f508, o0x12802af30, C4<0>, C4<0>;
L_0x1330a3660 .functor NMOS 1, L_0x1330c60c0, o0x12802af30, C4<0>, C4<0>;
L_0x12804f550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1330f6f40 .functor PMOS 1, L_0x12804f550, o0x12802af30, C4<0>, C4<0>;
L_0x12804f598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e412d0 .functor PMOS 1, L_0x12804f598, o0x12802af30, C4<0>, C4<0>;
v0x1330f0f60_0 .net/2s *"_ivl_0", 0 0, L_0x12804f508;  1 drivers
v0x1330f1020_0 .net/2s *"_ivl_2", 0 0, L_0x12804f550;  1 drivers
v0x1330f10d0_0 .net/2s *"_ivl_4", 0 0, L_0x12804f598;  1 drivers
v0x1330f1190_0 .net "a", 0 0, o0x12802af30;  alias, 0 drivers
v0x1330f1230_0 .net "b", 0 0, o0x12802af30;  alias, 0 drivers
v0x1330f1300_0 .net8 "o1", 0 0, L_0x1330c60c0;  1 drivers, strength-aware
v0x1330f1390_0 .net8 "out", 0 0, RS_0x12802af90;  alias, 3 drivers, strength-aware
S_0x1330f1480 .scope module, "nand2" "Nand" 4 12, 5 1 0, S_0x1330f0b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e41340 .functor NMOS 1, L_0x12804f5e0, o0x12802b0e0, C4<0>, C4<0>;
L_0x122e41470 .functor NMOS 1, L_0x122e41340, o0x12802b0e0, C4<0>, C4<0>;
L_0x12804f628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e41520 .functor PMOS 1, L_0x12804f628, o0x12802b0e0, C4<0>, C4<0>;
L_0x12804f670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e41670 .functor PMOS 1, L_0x12804f670, o0x12802b0e0, C4<0>, C4<0>;
v0x1330f16a0_0 .net/2s *"_ivl_0", 0 0, L_0x12804f5e0;  1 drivers
v0x1330f1750_0 .net/2s *"_ivl_2", 0 0, L_0x12804f628;  1 drivers
v0x1330f1800_0 .net/2s *"_ivl_4", 0 0, L_0x12804f670;  1 drivers
v0x1330f18c0_0 .net "a", 0 0, o0x12802b0e0;  alias, 0 drivers
v0x1330f1960_0 .net "b", 0 0, o0x12802b0e0;  alias, 0 drivers
v0x1330f1a30_0 .net8 "o1", 0 0, L_0x122e41340;  1 drivers, strength-aware
v0x1330f1ac0_0 .net8 "out", 0 0, RS_0x12802b140;  alias, 3 drivers, strength-aware
S_0x1330f1bb0 .scope module, "nand3" "Nand" 4 13, 5 1 0, S_0x1330f0b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x12804f6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122e41720 .functor NMOS 1, L_0x12804f6b8, RS_0x12802b140, C4<0>, C4<0>;
L_0x122e41810 .functor NMOS 1, L_0x122e41720, RS_0x12802af90, C4<0>, C4<0>;
L_0x12804f700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e418c0 .functor PMOS 1, L_0x12804f700, RS_0x12802af90, C4<0>, C4<0>;
L_0x12804f748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x122e419b0 .functor PMOS 1, L_0x12804f748, RS_0x12802b140, C4<0>, C4<0>;
v0x1330f1de0_0 .net/2s *"_ivl_0", 0 0, L_0x12804f6b8;  1 drivers
v0x1330f1e90_0 .net/2s *"_ivl_2", 0 0, L_0x12804f700;  1 drivers
v0x1330f1f40_0 .net/2s *"_ivl_4", 0 0, L_0x12804f748;  1 drivers
v0x1330f2000_0 .net8 "a", 0 0, RS_0x12802af90;  alias, 3 drivers, strength-aware
v0x1330f20b0_0 .net8 "b", 0 0, RS_0x12802b140;  alias, 3 drivers, strength-aware
v0x1330f2180_0 .net8 "o1", 0 0, L_0x122e41720;  1 drivers, strength-aware
v0x1330f2210_0 .net8 "out", 0 0, RS_0x12802ad20;  alias, 3 drivers, strength-aware
    .scope S_0x133017b60;
T_0 ;
    %vpi_call 2 12 "$display", "4-Bit Array Multiplier Test" {0 0 0};
    %vpi_call 2 13 "$display", "==========================" {0 0 0};
    %vpi_call 2 14 "$display", "a  * b  = product (hex) | product (dec) | expected" {0 0 0};
    %vpi_call 2 15 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1330efeb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1330efeb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1330eff40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1330eff40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x1330efeb0_0;
    %pad/s 4;
    %store/vec4 v0x1330efd90_0, 0, 4;
    %load/vec4 v0x1330eff40_0;
    %pad/s 4;
    %store/vec4 v0x1330efe20_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x1330effd0_0;
    %pad/u 32;
    %load/vec4 v0x1330efeb0_0;
    %load/vec4 v0x1330eff40_0;
    %mul;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x1330efeb0_0;
    %load/vec4 v0x1330eff40_0;
    %mul;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x1330efeb0_0;
    %load/vec4 v0x1330eff40_0;
    %mul;
    %vpi_call 2 27 "$display", "%2d * %2d = %8b (%3d) | %3d | PASS", v0x1330efeb0_0, v0x1330eff40_0, v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,s32> {1 0 0};
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1330efeb0_0;
    %load/vec4 v0x1330eff40_0;
    %mul;
    %vpi_call 2 29 "$display", "%2d * %2d = %8b (%3d) | %3d | FAIL", v0x1330efeb0_0, v0x1330eff40_0, v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,s32> {1 0 0};
T_0.5 ;
    %load/vec4 v0x1330eff40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1330eff40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x1330efeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1330efeb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 35 "$display", "\012Edge Case Tests:" {0 0 0};
    %vpi_call 2 36 "$display", "================" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1330efd90_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1330efe20_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x1330effd0_0;
    %pad/u 32;
    %cmpi/e 225, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call 2 41 "$display", "15 * 15 = %8b (%3d) | Expected: 225 | %s", v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1330efd90_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1330efe20_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x1330effd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %vpi_call 2 47 "$display", "0  * 15 = %8b (%3d) | Expected: 0   | %s", v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1330efd90_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1330efe20_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x1330effd0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %vpi_call 2 53 "$display", "1  * 15 = %8b (%3d) | Expected: 15  | %s", v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1330efd90_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1330efe20_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x1330effd0_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %vpi_call 2 59 "$display", "8  * 8  = %8b (%3d) | Expected: 64  | %s", v0x1330effd0_0, v0x1330effd0_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 62 "$display", "\012Test completed!" {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "arithmetics/array_multiplier_4bit_test.v";
    "./arithmetics/array_multiplier_4bit.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
    "./arithmetics/full_adder.v";
    "./arithmetics/half_adder.v";
