{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490720522567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490720522567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 18:02:02 2017 " "Processing started: Tue Mar 28 18:02:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490720522567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720522567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720522567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490720523469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister4-Behavioral " "Found design unit 1: ShiftRegister4-Behavioral" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegister4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister4 " "Found entity 1: ShiftRegister4" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegister4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720536745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegistern-Behavioral " "Found design unit 1: ShiftRegistern-Behavioral" {  } { { "ShiftRegistern.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegistern.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegistern " "Found entity 1: ShiftRegistern" {  } { { "ShiftRegistern.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegistern.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720536747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720536750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterDemo-Shell " "Found design unit 1: ShiftRegisterDemo-Shell" {  } { { "ShiftRegisterDemo.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegisterDemo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536753 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterDemo " "Found entity 1: ShiftRegisterDemo" {  } { { "ShiftRegisterDemo.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegisterDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490720536753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720536753 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clkIn ShiftRegisterDemo.vhd(17) " "VHDL error at ShiftRegisterDemo.vhd(17): object \"clkIn\" is used but not declared" {  } { { "ShiftRegisterDemo.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegisterDemo.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1490720536754 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clkOut ShiftRegisterDemo.vhd(18) " "VHDL error at ShiftRegisterDemo.vhd(18): object \"clkOut\" is used but not declared" {  } { { "ShiftRegisterDemo.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegisterDemo.vhd" 18 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1490720536754 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out clkOut ShiftRegisterDemo.vhd(18) " "VHDL error at ShiftRegisterDemo.vhd(18): cannot associate formal port \"clkOut\" of mode \"out\" with an expression" {  } { { "ShiftRegisterDemo.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 6/parte1/ShiftRegisterDemo.vhd" 18 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1490720536754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490720536886 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 18:02:16 2017 " "Processing ended: Tue Mar 28 18:02:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490720536886 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490720536886 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490720536886 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720536886 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490720537507 ""}
