<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myI2STx_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myI2STx_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 24 18:03:59 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ef8c93ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myI2STx_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 24 18:03:59 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ef8c93ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myI2STx_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 24 18:03:59 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:14ee40d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myI2STx_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 24 18:03:59 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:14ee40d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 31 18:11:56 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ef8c93ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>bclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lrclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3627/hdl/myI2STx_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myI2STx_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3627/hdl/myI2STx_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myI2STx_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myI2STx_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myI2STx_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myI2STx_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myI2STx_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myI2STx_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A simple I2S Transmitter</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myI2STx_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myI2STx_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:myI2STx:1.0_ARCHIVE_LOCATION">c:/VivadoProjects/SPICodecDemo/SPIRxTxDemo.ipdefs/myIPCores_0/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a722140_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744ffe73_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e30ef5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e42435_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bc04b9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c7c8d4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725eb600_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316bfdc1_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1130d1e4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b0a9a_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3048ee00_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628875c3_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6e4349_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a666130_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4050d635_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319a87a0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505ca59_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d655b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6009f84f_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f5771b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85190ab_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383d8959_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698e584_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5de018_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e6e1ca_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d4afaa_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4082a498_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bcc831_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c839c39_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73deb0d5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec39d8e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d7b64_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db5580e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d037815_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1207d39b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2f61c3_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133c2a75_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcc7b01_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac5b5c7_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f45aec9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc45c90_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b76b18_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a26ca9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158931f5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4c9bde_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f330b32_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fda528f_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27312f15_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95d870a_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ed0ae3_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346cde56_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4a14e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af58a4c_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75637af8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e48faed_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4effa45_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49da5fa1_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e643ab7_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2500218_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcb2d66_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6859a259_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3512942b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77498028_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd8922_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5142b9a9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3fab66_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260881a8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577b3f0e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9cc181_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9e00f7_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538f43b0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d3e7e0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f739ba0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff7aacf_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cde3ef4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dd6699_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a9bb6e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b94d1e7_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b70c5d_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dea6b4b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153f7d25_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fd45c6_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcaaf93_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ba1d86_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c238617_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed47350_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a17eb1_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3479cd34_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f856788_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16dd36a9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bf612e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8f982f_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57329f99_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f72a321_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203e62d7_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa187b4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b8f53d_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32be4309_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bdccaf_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8eef9a_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bd3d2d_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc40dcf_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489c618_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f37387_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd59936_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548bebd_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2a0479_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351c62a5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70639017_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf0a85_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209e8c_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5112b64a_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c09d699_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f99c9ff_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d2d559_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52104ccc_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f057eed_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d41ce_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca67e4f_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1916c36_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5148a5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42755bd8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5589473e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193b5121_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643e4a26_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cda7ae_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247c1f11_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bd6eda_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b4ffa8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed3998e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3bf295_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127a926b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204e5b0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350400c6_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46466a8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73426667_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc3c59b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0c153e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbee30a_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500d1051_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10693c47_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1371e900_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52095230_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779670a4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261a41ae_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a36d81c_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_no_ddr/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e1d0da_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64482589_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c011e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ad9956_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5a7a70_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85e0ffe_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10644ba9_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e19fa72_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb664d4_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9f8082_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5392b65_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a59181e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce1d035_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7869e0_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29957aa1_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd2b9ca_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b52835_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3b9d84_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a3f75e_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35690c71_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159335c5_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0a365c_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afad607_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559f32e6_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_trimmed/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11873ca2_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1163f7cf_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d57f226_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af66e8f_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4099cceb_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5d3a70_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d40789d_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9e875_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c13344c_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404074de_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72644f7b_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447fbfcc_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab4c2e8_ARCHIVE_LOCATION">/home/matthew/programs/ut/ece532/audio/integration_1_newgfx/ip_repo/myI2STx_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.PHASE" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="919f489e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="19aeaa1f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="37c448e8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="66f8dc94"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b0339b8c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
