Analysis & Synthesis report for AES
Thu Nov 14 11:14:42 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128
 13. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound
 14. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound
 15. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound
 16. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound
 17. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound
 18. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound
 19. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound
 20. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound
 21. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound
 22. Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound
 23. Parameter Settings for User Entity Instance: AESEncrypt:aese128
 24. Parameter Settings for User Entity Instance: AESDecrypt:aesd128
 25. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound"
 26. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound"
 27. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound"
 28. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound"
 29. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound"
 30. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound"
 31. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound"
 32. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound"
 33. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound"
 34. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[3].subTable"
 35. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[2].subTable"
 36. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[1].subTable"
 37. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[0].subTable"
 38. Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 14 11:14:42 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; AES                                         ;
; Top-level Entity Name           ; AES                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 260                                         ;
; Total pins                      ; 515                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; AES                ; AES                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; ../SubTable.v                    ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v      ;         ;
; ../SubBytes.v                    ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubBytes.v      ;         ;
; ../ShiftRows.v                   ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/ShiftRows.v     ;         ;
; ../MixColumns.v                  ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/MixColumns.v    ;         ;
; ../KeyExpansion.v                ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v  ;         ;
; ../InvSubTable.v                 ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubTable.v   ;         ;
; ../InvSubBytes.v                 ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v   ;         ;
; ../InvShiftRows.v                ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvShiftRows.v  ;         ;
; ../InvMixColumns.v               ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvMixColumns.v ;         ;
; ../AESEncrypt.v                  ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v    ;         ;
; ../AESDecrypt.v                  ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v    ;         ;
; ../AES.v                         ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v           ;         ;
; ../AddRoundKey.v                 ; yes             ; User Verilog HDL File  ; C:/Users/ValiTMD/Documents/Software/AES-Verilog/AddRoundKey.v   ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4666                             ;
;                                             ;                                  ;
; Combinational ALUT usage for logic          ; 5483                             ;
;     -- 7 input functions                    ; 35                               ;
;     -- 6 input functions                    ; 3814                             ;
;     -- 5 input functions                    ; 519                              ;
;     -- 4 input functions                    ; 514                              ;
;     -- <=3 input functions                  ; 601                              ;
;                                             ;                                  ;
; Dedicated logic registers                   ; 260                              ;
;                                             ;                                  ;
; I/O pins                                    ; 515                              ;
;                                             ;                                  ;
; Total DSP Blocks                            ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; AESDecrypt:aesd128|roundCount[0] ;
; Maximum fan-out                             ; 850                              ;
; Total fan-out                               ; 31041                            ;
; Average fan-out                             ; 4.58                             ;
+---------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name       ; Library Name ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |AES                                                                 ; 5483 (0)            ; 260 (0)                   ; 0                 ; 0          ; 515  ; 0            ; |AES                                                                                                                          ; AES               ; work         ;
;    |AESDecrypt:aesd128|                                              ; 1381 (303)          ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128                                                                                                       ; AESDecrypt        ; work         ;
;       |AddRoundKey:addkey|                                           ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|AddRoundKey:addkey                                                                                    ; AddRoundKey       ; work         ;
;       |InvMixColumns:mix|                                            ; 310 (310)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvMixColumns:mix                                                                                     ; InvMixColumns     ; work         ;
;       |InvSubBytes:sub|                                              ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub                                                                                       ; InvSubBytes       ; work         ;
;          |InvSubTable:InvSubTableLoop[103].s|                        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[103].s                                                    ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[111].s|                        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[111].s                                                    ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[119].s|                        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[119].s                                                    ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[127].s|                        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[127].s                                                    ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[15].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[15].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[23].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[23].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[31].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[31].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[39].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[39].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[47].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[47].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[55].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[55].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[63].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[63].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[71].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[71].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[79].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[79].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[7].s|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[7].s                                                      ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[87].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[87].s                                                     ; InvSubTable       ; work         ;
;          |InvSubTable:InvSubTableLoop[95].s|                         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[95].s                                                     ; InvSubTable       ; work         ;
;    |AESEncrypt:aese128|                                              ; 1828 (865)          ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128                                                                                                       ; AESEncrypt        ; work         ;
;       |AddRoundKey:addkey|                                           ; 214 (214)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|AddRoundKey:addkey                                                                                    ; AddRoundKey       ; work         ;
;       |MixColumns:mix|                                               ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|MixColumns:mix                                                                                        ; MixColumns        ; work         ;
;       |SubBytes:sub|                                                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub                                                                                          ; SubBytes          ; work         ;
;          |SubTable:SubTableLoop[103].s|                              ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[103].s                                                             ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[111].s|                              ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[111].s                                                             ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[119].s|                              ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[119].s                                                             ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[127].s|                              ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[127].s                                                             ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[15].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[15].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[23].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[23].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[31].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[31].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[39].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[39].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[47].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[47].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[55].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[55].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[63].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[63].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[71].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[71].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[79].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[79].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[7].s|                                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[7].s                                                               ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[87].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[87].s                                                              ; SubTable          ; work         ;
;          |SubTable:SubTableLoop[95].s|                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|AESEncrypt:aese128|SubBytes:sub|SubTable:SubTableLoop[95].s                                                              ; SubTable          ; work         ;
;    |KeyExpansion:keysGetter128|                                      ; 2274 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128                                                                                               ; KeyExpansion      ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound| ; 225 (65)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound| ; 216 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound| ; 240 (80)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound| ; 195 (35)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound| ; 306 (146)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound| ; 228 (68)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound| ; 243 (83)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound| ; 230 (70)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound| ; 229 (69)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound                                  ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[0].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[1].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[2].subTable ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[3].subTable ; SubTable          ; work         ;
;       |KeyExpansionRound:lastKeyExpansionRound|                      ; 162 (2)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound                                                       ; KeyExpansionRound ; work         ;
;          |SubTable:SubWordLoop[0].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[0].subTable                      ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[1].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[1].subTable                      ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[2].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[2].subTable                      ; SubTable          ; work         ;
;          |SubTable:SubWordLoop[3].subTable|                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[3].subTable                      ; SubTable          ; work         ;
+----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------+----------------------------------------------+
; Register name                         ; Reason for Removal                           ;
+---------------------------------------+----------------------------------------------+
; AESEncrypt:aese128|roundCount[0]      ; Merged with AESDecrypt:aesd128|roundCount[0] ;
; AESEncrypt:aese128|roundCount[1]      ; Merged with AESDecrypt:aesd128|roundCount[1] ;
; AESEncrypt:aese128|roundCount[2]      ; Merged with AESDecrypt:aesd128|roundCount[2] ;
; AESEncrypt:aese128|roundCount[3]      ; Merged with AESDecrypt:aesd128|roundCount[3] ;
; AESEncrypt:aese128|roundCount[5]      ; Merged with AESDecrypt:aesd128|roundCount[5] ;
; AESEncrypt:aese128|roundCount[4]      ; Merged with AESDecrypt:aesd128|roundCount[4] ;
; AESDecrypt:aesd128|roundCount[4,5]    ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 8 ;                                              ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 260   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 258   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; AESDecrypt:aesd128|roundCount[0]       ; 850     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |AES|AESEncrypt:aese128|roundKeyInput[93] ;
; 8:1                ; 128 bits  ; 640 LEs       ; 512 LEs              ; 128 LEs                ; No         ; |AES|AESEncrypt:aese128|Mux14             ;
; 8:1                ; 128 bits  ; 640 LEs       ; 512 LEs              ; 128 LEs                ; No         ; |AES|AESDecrypt:aesd128|Mux92             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                 ;
; Nr             ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                                              ;
; Nr             ; 10    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Nk             ; 4     ; Signed Integer                                                                         ;
; Nr             ; 10    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESEncrypt:aese128 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Nk             ; 4     ; Signed Integer                         ;
; Nr             ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESDecrypt:aesd128 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Nk             ; 4     ; Signed Integer                         ;
; Nr             ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; roundCount[3] ; Input ; Info     ; Stuck at VCC                                                ;
; roundCount[2] ; Input ; Info     ; Stuck at GND                                                ;
; roundCount[1] ; Input ; Info     ; Stuck at VCC                                                ;
; roundCount[0] ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[2..1] ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; roundCount[0]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[2..0] ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[2..0] ; Input ; Info     ; Stuck at VCC                                                                  ;
; roundCount[3]    ; Input ; Info     ; Stuck at GND                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[2..1] ; Input ; Info     ; Stuck at VCC                                                                  ;
; roundCount[3]    ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[0]    ; Input ; Info     ; Stuck at GND                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound" ;
+---------------+-------+----------+----------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------+
; roundCount[3] ; Input ; Info     ; Stuck at GND                                                                     ;
; roundCount[2] ; Input ; Info     ; Stuck at VCC                                                                     ;
; roundCount[1] ; Input ; Info     ; Stuck at GND                                                                     ;
; roundCount[0] ; Input ; Info     ; Stuck at VCC                                                                     ;
+---------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[1..0] ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[3]    ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[2]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[1..0] ; Input ; Info     ; Stuck at VCC                                                                  ;
; roundCount[3..2] ; Input ; Info     ; Stuck at GND                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[3..2] ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[1]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; roundCount[0]    ; Input ; Info     ; Stuck at GND                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[3].subTable" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; subByte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[2].subTable" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; subByte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[1].subTable" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; subByte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoopForWSub[0].subTable" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; subByte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound" ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------+
; roundCount[3..1] ; Input ; Info     ; Stuck at GND                                                                  ;
; roundCount[0]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 260                         ;
;     CLR               ; 2                           ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 2                           ;
;     ENA SLD           ; 128                         ;
; arriav_lcell_comb     ; 5483                        ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 5448                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 349                         ;
;         3 data inputs ; 251                         ;
;         4 data inputs ; 514                         ;
;         5 data inputs ; 519                         ;
;         6 data inputs ; 3814                        ;
; boundary_port         ; 515                         ;
;                       ;                             ;
; Max LUT depth         ; 35.00                       ;
; Average LUT depth     ; 22.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 14 11:13:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/subtable.v
    Info (12023): Found entity 1: SubTable File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/subbytes.v
    Info (12023): Found entity 1: SubBytes File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubBytes.v Line: 1
    Info (12023): Found entity 2: SubBytes_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubBytes.v Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/shiftrows.v
    Info (12023): Found entity 1: ShiftRows File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/ShiftRows.v Line: 1
    Info (12023): Found entity 2: ShiftRows_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/ShiftRows.v Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/mixcolumns.v
    Info (12023): Found entity 1: MixColumns File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/MixColumns.v Line: 2
    Info (12023): Found entity 2: MixColumns_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/MixColumns.v Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file /users/valitmd/documents/software/aes-verilog/keyexpansion.v
    Info (12023): Found entity 1: KeyExpansionRound File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 1
    Info (12023): Found entity 2: KeyExpansion File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 67
    Info (12023): Found entity 3: KeyExpansion128_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 90
    Info (12023): Found entity 4: KeyExpansion192_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 118
    Info (12023): Found entity 5: KeyExpansion256_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/invsubtable.v
    Info (12023): Found entity 1: InvSubTable File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubTable.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invsubbytes.v
    Info (12023): Found entity 1: InvSubBytes File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v Line: 1
    Info (12023): Found entity 2: InvSubBytes_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invshiftrows.v
    Info (12023): Found entity 1: InvShiftRows File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvShiftRows.v Line: 1
    Info (12023): Found entity 2: InvShiftRows_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvShiftRows.v Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/invmixcolumns.v
    Info (12023): Found entity 1: InvMixColumns File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvMixColumns.v Line: 1
    Info (12023): Found entity 2: InvMixColumns_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvMixColumns.v Line: 63
Info (12021): Found 4 design units, including 4 entities, in source file /users/valitmd/documents/software/aes-verilog/aesencrypt.v
    Info (12023): Found entity 1: AESEncrypt File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 1
    Info (12023): Found entity 2: AESEncrypt128_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 41
    Info (12023): Found entity 3: AESEncrypt192_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 60
    Info (12023): Found entity 4: AESEncrypt256_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 79
Info (12021): Found 4 design units, including 4 entities, in source file /users/valitmd/documents/software/aes-verilog/aesdecrypt.v
    Info (12023): Found entity 1: AESDecrypt File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 1
    Info (12023): Found entity 2: AESDecrypt128_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 45
    Info (12023): Found entity 3: AESDecrypt192_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 64
    Info (12023): Found entity 4: AESDecrypt256_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file /users/valitmd/documents/software/aes-verilog/aes.v
    Info (12023): Found entity 1: AES File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file /users/valitmd/documents/software/aes-verilog/addroundkey.v
    Info (12023): Found entity 1: AddRoundKey File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AddRoundKey.v Line: 1
    Info (12023): Found entity 2: AddRoundKey_DUT File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AddRoundKey.v Line: 8
Info (12127): Elaborating entity "AES" for the top level hierarchy
Info (12128): Elaborating entity "KeyExpansion" for hierarchy "KeyExpansion:keysGetter128" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v Line: 41
Info (12128): Elaborating entity "KeyExpansionRound" for hierarchy "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 79
Info (12128): Elaborating entity "SubTable" for hierarchy "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[0].subTable" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/KeyExpansion.v Line: 26
Info (12128): Elaborating entity "AESEncrypt" for hierarchy "AESEncrypt:aese128" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v Line: 53
Info (12128): Elaborating entity "SubBytes" for hierarchy "AESEncrypt:aese128|SubBytes:sub" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 18
Info (12128): Elaborating entity "ShiftRows" for hierarchy "AESEncrypt:aese128|ShiftRows:shft" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 19
Info (12128): Elaborating entity "MixColumns" for hierarchy "AESEncrypt:aese128|MixColumns:mix" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 20
Info (12128): Elaborating entity "AddRoundKey" for hierarchy "AESEncrypt:aese128|AddRoundKey:addkey" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESEncrypt.v Line: 21
Info (12128): Elaborating entity "AESDecrypt" for hierarchy "AESDecrypt:aesd128" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AES.v Line: 65
Info (12128): Elaborating entity "InvShiftRows" for hierarchy "AESDecrypt:aesd128|InvShiftRows:shft" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 19
Info (12128): Elaborating entity "InvSubBytes" for hierarchy "AESDecrypt:aesd128|InvSubBytes:sub" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 20
Info (12128): Elaborating entity "InvSubTable" for hierarchy "AESDecrypt:aesd128|InvSubBytes:sub|InvSubTable:InvSubTableLoop[7].s" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/InvSubBytes.v Line: 8
Info (12128): Elaborating entity "InvMixColumns" for hierarchy "AESDecrypt:aesd128|InvMixColumns:mix" File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/AESDecrypt.v Line: 22
Info (276014): Found 40 instances of uninferred RAM logic
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:lastKeyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[8].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[7].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[6].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[5].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[4].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[3].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[2].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[1].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[3].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[2].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[1].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
    Info (276007): RAM logic "KeyExpansion:keysGetter128|KeyExpansionRound:KeyExpansionRoundLoop[0].keyExpansionRound|SubTable:SubWordLoop[0].subTable|Ram0" is uninferred due to asynchronous read logic File: C:/Users/ValiTMD/Documents/Software/AES-Verilog/SubTable.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5999 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 259 input pins
    Info (21059): Implemented 256 output pins
    Info (21061): Implemented 5484 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Thu Nov 14 11:14:43 2024
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:47


