# systemverilog_prj
recode the process of learning SystemVerilog
