# Reading D:/Program Files/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/Users/John/Documents/ECE 554/Projects/Mini-Project 2/miniproject_2/vga.mpf} 
# Loading project vga
# Compile of display_plane.v was successful.
# Compile of rom_test.v was successful.
# Compile of t_display_plane.v was successful.
# Compile of t_timing_generator.v was successful.
# Compile of top_level.v was successful.
# Compile of timing_generator.v was successful.
# 6 compiles, 0 failed with no errors. 
# Compile of display_plane.v was successful.
# Compile of rom_test.v was successful.
# Compile of t_display_plane.v was successful.
# Compile of t_timing_generator.v was successful.
# Compile of top_level.v was successful.
# Compile of timing_generator.v was successful.
# 6 compiles, 0 failed with no errors. 
