// Seed: 1384182488
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  output tri id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2 - id_4;
  logic [7:0][1 : 1] id_5;
  assign id_3 = id_5[1 :-1] ? -1 : id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1
    , id_5,
    input tri id_2,
    output uwire id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  assign id_0 = id_2;
endmodule
