#!/bin/sh
dir=$(cd -P -- "$(dirname -- "$0")" && pwd -P)
cd $dir;
export CELL_PAD_EXCLUDE='gf180mcu_fd_sc_mcu9t5v0__filltie gf180mcu_fd_sc_mcu9t5v0__fill_* gf180mcu_fd_sc_mcu9t5v0__endcap';
export CLOCK_WIRE_RC_LAYER='Metal4';
export CURRENT_DEF='./tmp/placement/10-global.def';
export CURRENT_NETLIST='./tmp/placement/10-global.nl.v';
export CURRENT_ODB='./tmp/placement/10-global.odb';
export CURRENT_POWERED_NETLIST='./tmp/placement/10-global.pnl.v';
export DATA_WIRE_RC_LAYER='Metal2';
export DESIGN_NAME='grid_clb';
export DIODE_CELL='gf180mcu_fd_sc_mcu9t5v0__antenna';
export DIODE_PADDING='2';
export DONT_USE_CELLS='';
export DPL_CELL_PADDING='0';
export FP_PDN_ENABLE_GLOBAL_CONNECTIONS='1';
export FP_PDN_ENABLE_MACROS_GRID='1';
export GND_NET='VSS';
export LIB_TYPICAL='pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__tt_025C_5v00.lib';
export MAX_FANOUT_CONSTRAINT='10';
export MAX_TRANSITION_CONSTRAINT='3';
export MERGED_LEF='./tmp/merged.nom.lef';
export OUTPUT_CAP_LOAD='72.91';
export PACKAGED_SCRIPT_0='openlane/scripts/openroad/resizer.tcl';
export PACKAGED_SCRIPT_1='openlane/scripts/openroad/common/io.tcl';
export PACKAGED_SCRIPT_2='openlane/scripts/openroad/common/set_rc.tcl';
export PACKAGED_SCRIPT_3='openlane/scripts/openroad/common/resizer.tcl';
export PACKAGED_SCRIPT_4='openlane/scripts/openroad/common/dpl_cell_pad.tcl';
export PACKAGED_SCRIPT_5='./tmp/placement/12-resizer.sdc';
export PACKAGED_SCRIPT_6='openlane/scripts/openroad/common/set_global_connections.tcl';
export PL_OPTIMIZE_MIRRORING='1';
export PL_RESIZER_BUFFER_INPUT_PORTS='1';
export PL_RESIZER_BUFFER_OUTPUT_PORTS='1';
export PL_RESIZER_MAX_CAP_MARGIN='20';
export PL_RESIZER_MAX_SLEW_MARGIN='20';
export PL_RESIZER_MAX_WIRE_LENGTH='0';
export PL_RESIZER_REPAIR_TIE_FANOUT='1';
export PL_RESIZER_TIE_SEPERATION='0';
export PNR_SDC_FILE='home/yunus/caravel_user_project/openlane/fpga_core_v2/grid_clb.tcon';
export PROCESS_CORNER='nom';
export RSZ_DONT_TOUCH='';
export RSZ_DONT_TOUCH_RX='\$^';
export RSZ_LIB='pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__tt_025C_5v00.lib pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib';
export RSZ_LIB_FASTEST='pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib';
export RSZ_LIB_SLOWEST='pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__ss_125C_4v50.lib';
export RSZ_MULTICORNER_LIB='1';
export SAVE_DEF='./tmp/placement/12-resizer.def';
export SAVE_NETLIST='./out.v';
export SAVE_ODB='./tmp/placement/12-resizer.odb';
export SAVE_POWERED_NETLIST='./tmp/placement/12-resizer.pnl.v';
export SAVE_SDC='./tmp/placement/12-resizer.sdc';
export SCRIPTS_DIR='openlane/scripts';
export SIGNOFF_SDC_FILE='home/yunus/caravel_user_project/openlane/fpga_core_v2/grid_clb.tcon';
export STA_PRE_CTS='1';
export STD_CELL_GROUND_PINS='VSS VPW';
export STD_CELL_POWER_PINS='VDD VNW';
export SYNTH_TIEHI_PORT='gf180mcu_fd_sc_mcu9t5v0__tieh Z';
export SYNTH_TIELO_PORT='gf180mcu_fd_sc_mcu9t5v0__tiel ZN';
export VDD_NET='VDD';
TOOL_BIN=${TOOL_BIN:-openroad}
$TOOL_BIN -exit $PACKAGED_SCRIPT_0
