$date
	Tue Mar 18 12:45:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axi4_lite_master_slave_tb $end
$var reg 1 ! iCLK $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$var reg 1 " iRST $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var reg 1 # m_AWVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 1 $ m_AWREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 32 % m_AWADDR [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var reg 1 & m_WVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 1 ' m_WREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 32 ( m_WDATA [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 4 ) m_WSTRB [3:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 1 * m_BVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var reg 1 + m_BREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 2 , m_BRESP [1:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 1 # s_AWVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 1 $ s_AWREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 32 - s_AWADDR [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 1 & s_WVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 1 ' s_WREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 32 . s_WDATA [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 4 / s_WSTRB [3:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 1 * s_BVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 1 + s_BREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 2 0 s_BRESP [1:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$var reg 1 1 iREAD_START $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$var reg 32 2 iREAD_ADDR [31:0] $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var reg 1 3 m_ARVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 1 4 m_ARREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 32 5 m_ARADDR [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 1 6 m_RVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var reg 1 7 m_RREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 32 8 m_RDATA [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module master $end
$var wire 2 9 m_RRESP [1:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 1 3 s_ARVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 1 4 s_ARREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 32 : s_ARADDR [31:0] $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 1 6 s_RVALID $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var wire 1 7 s_RREADY $end
$upscope $end
$upscope $end
$scope module axi4_lite_master_slave_tb $end
$scope module slave $end
$var reg 32 ; s_RDATA [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
b0 :
b0 9
b0 8
07
06
b0 5
04
03
b0 2
01
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
b0 )
b0 (
0'
0&
b0 %
0$
0#
0"
1!
$end
#5
0!
#10
1+
1&
1#
1!
b1111 )
b1111 /
b1111110010000 (
b1111110010000 .
b100000 %
b100000 -
1"
#15
0!
#20
1'
1$
1!
#25
0!
#30
1*
0'
0$
0&
0#
1!
b0 (
b0 .
b0 %
b0 -
#35
0!
#40
0+
0*
1!
#45
0!
#50
1+
1&
1#
1!
b1101010 (
b1101010 .
b1111 %
b1111 -
#55
0!
#60
1'
1$
1!
#65
0!
#70
1*
0'
0$
0&
0#
1!
b0 (
b0 .
b0 %
b0 -
#75
0!
#80
0+
17
13
0*
1!
b100000 5
b100000 :
b100000 2
11
#85
0!
#90
14
1!
#95
0!
#100
03
b100000011001001000010011 8
b100000011001001000010011 ;
16
04
1!
b0 5
b0 :
b0 2
01
#105
0!
#110
06
07
1!
#115
0!
#120
17
13
1!
b10000 5
b10000 :
b10000 2
11
#125
0!
#130
14
1!
#135
0!
#140
03
b10000011100000100010011 8
b10000011100000100010011 ;
16
04
1!
b0 5
b0 :
b0 2
01
#145
0!
#150
06
07
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
#200
1!
#205
0!
#210
1!
#215
0!
#220
1!
#225
0!
#230
1!
#235
0!
#240
1!
#245
0!
#250
1!
#255
0!
#260
1!
#265
0!
#270
1!
#275
0!
#280
1!
#285
0!
#290
1!
#295
0!
#300
1!
#305
0!
#310
1!
#315
0!
#320
1!
#325
0!
#330
1!
#335
0!
#340
1!
#345
0!
#350
1!
#355
0!
#360
1!
#365
0!
#370
1!
#375
0!
#380
1!
#385
0!
#390
1!
#395
0!
#400
1!
#405
0!
#410
1!
#415
0!
#420
1!
#425
0!
#430
1!
#435
0!
#440
1!
#445
0!
#450
1!
#455
0!
#460
1!
#465
0!
#470
1!
#475
0!
#480
1!
#485
0!
#490
1!
#495
0!
#500
1!
#505
0!
#510
1!
#515
0!
#520
1!
#525
0!
#530
1!
#535
0!
#540
1!
