<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release 2022.1 (Version 2022.1.0.1)</text>
<text>Date: Mon May 16 17:06:40 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2608</cell>
 <cell>299544</cell>
 <cell>0.87</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1082</cell>
 <cell>299544</cell>
 <cell>0.36</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>1</cell>
 <cell>512</cell>
 <cell>0.20</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>1</cell>
 <cell>512</cell>
 <cell>0.20</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>952</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>Local Global</cell>
 <cell>2</cell>
 <cell>1008</cell>
 <cell>0.20</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>1</cell>
 <cell>16</cell>
 <cell>6.25</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>TX_PLL</cell>
 <cell>1</cell>
 <cell>11</cell>
 <cell>9.09</cell>
</row>
<row>
 <cell>XCVR_REF_CLK</cell>
 <cell>1</cell>
 <cell>11</cell>
 <cell>9.09</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2608</cell>
 <cell>1082</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2608</cell>
 <cell>1082</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>2</cell>
</row>
<row>
 <cell>33</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>3</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>41</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>41</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1081</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYS_RESET_N_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>822</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/PF_XCVR_0_LANE0_RX_CLK_R</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>140</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>470</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/N_505_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0</cell>
</row>
<row>
 <cell>334</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_prbs78_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_prbs78</cell>
</row>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_TX_PRBS_SEL[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]</cell>
</row>
<row>
 <cell>155</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[2]</cell>
</row>
<row>
 <cell>151</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[3]</cell>
</row>
<row>
 <cell>146</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[0]</cell>
</row>
<row>
 <cell>145</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[1]</cell>
</row>
<row>
 <cell>134</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>129</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[5]</cell>
</row>
<row>
 <cell>99</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[4]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>470</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/N_505_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0</cell>
</row>
<row>
 <cell>334</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_prbs78_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_prbs78</cell>
</row>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_TX_PRBS_SEL[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]</cell>
</row>
<row>
 <cell>155</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[2]</cell>
</row>
<row>
 <cell>151</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[3]</cell>
</row>
<row>
 <cell>146</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[0]</cell>
</row>
<row>
 <cell>145</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[1]</cell>
</row>
<row>
 <cell>134</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>129</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[5]</cell>
</row>
<row>
 <cell>99</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[4]</cell>
</row>
</table>
</doc>
