INFO-FLOW: Workspace C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1 opened at Wed Oct 30 15:12:35 +0530 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.836 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.169 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.035 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.229 sec.
Execute   set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
Execute     create_platform xc7a35t-cpg236-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.197 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MAC/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MAC/solution1/directives.tcl
Execute     set_directive_top -name MAC MAC 
INFO: [HLS 200-1510] Running: set_directive_top -name MAC MAC 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.096 seconds; current allocated memory: 96.750 MB.
INFO: [HLS 200-10] Analyzing design file 'MAC.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling MAC.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang MAC.c -foptimization-record-file=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.c.clang.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.c.clang.err.log 
Command       ap_eval done; 0.501 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top MAC -name=MAC 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/clang.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.29 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.167 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.121 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.155 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.176 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.pp.0.c.clang.err.log 
Command       ap_eval done; 0.289 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 97.320 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.g.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.131 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.134 sec.
Execute       run_link_or_opt -opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.123 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.126 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.231 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.233 sec.
Execute       run_link_or_opt -opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MAC -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MAC -reflow-float-conversion -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.203 sec.
Execute       run_link_or_opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MAC 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MAC -mllvm -hls-db-dir -mllvm C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.421 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.331 seconds; current allocated memory: 97.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 97.922 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MAC -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.0.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 103.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.1.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 104.578 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.g.1.bc to C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.1.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (MAC.c:16) in function 'MAC' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (MAC.c:16) in function 'MAC' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 126.262 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.2.bc -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 136.988 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.366 sec.
Command     elaborate done; 7.62 sec.
Execute     ap_eval exec zip -j C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.226 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MAC' ...
Execute       ap_set_top_model MAC 
Execute       get_model_list MAC -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MAC 
Execute       preproc_iomode -model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       preproc_iomode -model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       get_model_list MAC -filter all-wo-channel 
INFO-FLOW: Model list for configure: MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO-FLOW: Configuring Module : MAC_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit MAC_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : MAC_Pipeline_VITIS_LOOP_56_2 ...
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       apply_spec_resource_limit MAC_Pipeline_VITIS_LOOP_56_2 
INFO-FLOW: Configuring Module : MAC ...
Execute       set_default_model MAC 
Execute       apply_spec_resource_limit MAC 
INFO-FLOW: Model list for preprocess: MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO-FLOW: Preprocessing Module: MAC_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess MAC_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: MAC_Pipeline_VITIS_LOOP_56_2 ...
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       cdfg_preprocess -model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       rtl_gen_preprocess MAC_Pipeline_VITIS_LOOP_56_2 
INFO-FLOW: Preprocessing Module: MAC ...
Execute       set_default_model MAC 
Execute       cdfg_preprocess -model MAC 
Execute       rtl_gen_preprocess MAC 
INFO-FLOW: Model list for synthesis: MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MAC_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model MAC_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'icmp' operation ('icmp_ln28', MAC.c:28).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'icmp' operation ('icmp_ln28', MAC.c:28).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'icmp' operation ('icmp_ln28', MAC.c:28).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'icmp' operation ('icmp_ln28', MAC.c:28).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'icmp' operation ('icmp_ln28', MAC.c:28).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:38) and 'fcmp' operation ('tmp_1', MAC.c:28).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 19, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 141.715 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling MAC_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model MAC_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 142.953 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding MAC_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MAC_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       schedule -model MAC_Pipeline_VITIS_LOOP_56_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_2'.
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:69) and 'icmp' operation ('icmp_ln58', MAC.c:58).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:69) and 'icmp' operation ('icmp_ln58', MAC.c:58).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:69) and 'icmp' operation ('icmp_ln58', MAC.c:58).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:69) and 'icmp' operation ('icmp_ln58', MAC.c:58).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fsub' operation ('z', MAC.c:69) and 'icmp' operation ('icmp_ln58', MAC.c:58).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'fadd' operation ('x', MAC.c:67) and 'fmul' operation ('mul5', MAC.c:68).
WARNING: [HLS 200-880] The II Violation in module 'MAC_Pipeline_VITIS_LOOP_56_2' (loop 'VITIS_LOOP_56_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'fadd' operation ('x', MAC.c:67) and 'fmul' operation ('mul5', MAC.c:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 19, loop 'VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.271 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 143.617 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.sched.adb -f 
INFO-FLOW: Finish scheduling MAC_Pipeline_VITIS_LOOP_56_2.
Execute       set_default_model MAC_Pipeline_VITIS_LOOP_56_2 
Execute       bind -model MAC_Pipeline_VITIS_LOOP_56_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 143.742 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.bind.adb -f 
INFO-FLOW: Finish binding MAC_Pipeline_VITIS_LOOP_56_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MAC 
Execute       schedule -model MAC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 143.969 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.sched.adb -f 
INFO-FLOW: Finish scheduling MAC.
Execute       set_default_model MAC 
Execute       bind -model MAC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 144.215 MB.
Execute       syn_report -verbosereport -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.127 sec.
Execute       db_write -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.bind.adb -f 
INFO-FLOW: Finish binding MAC.
Execute       get_model_list MAC -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess MAC_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess MAC_Pipeline_VITIS_LOOP_56_2 
Execute       rtl_gen_preprocess MAC 
INFO-FLOW: Model list for RTL generation: MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MAC_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MAC_Pipeline_VITIS_LOOP_26_1 -top_prefix MAC_ -sub_prefix MAC_ -mg_file C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MAC_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MAC_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 146.461 MB.
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute       gen_rtl MAC_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/vhdl/MAC_MAC_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl MAC_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/verilog/MAC_MAC_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model MAC_Pipeline_VITIS_LOOP_26_1 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model MAC_Pipeline_VITIS_LOOP_26_1 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute       syn_report -verbosereport -model MAC_Pipeline_VITIS_LOOP_26_1 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.114 sec.
Execute       db_write -model MAC_Pipeline_VITIS_LOOP_26_1 -f -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model MAC_Pipeline_VITIS_LOOP_26_1 -bindview -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MAC_Pipeline_VITIS_LOOP_26_1 -p C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MAC_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MAC_Pipeline_VITIS_LOOP_56_2 -top_prefix MAC_ -sub_prefix MAC_ -mg_file C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MAC_Pipeline_VITIS_LOOP_56_2' pipeline 'VITIS_LOOP_56_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MAC_Pipeline_VITIS_LOOP_56_2'.
INFO: [RTMG 210-279] Implementing memory 'MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 149.930 MB.
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute       gen_rtl MAC_Pipeline_VITIS_LOOP_56_2 -style xilinx -f -lang vhdl -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/vhdl/MAC_MAC_Pipeline_VITIS_LOOP_56_2 
Execute       gen_rtl MAC_Pipeline_VITIS_LOOP_56_2 -style xilinx -f -lang vlog -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/verilog/MAC_MAC_Pipeline_VITIS_LOOP_56_2 
Execute       syn_report -csynth -model MAC_Pipeline_VITIS_LOOP_56_2 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_Pipeline_VITIS_LOOP_56_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model MAC_Pipeline_VITIS_LOOP_56_2 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_Pipeline_VITIS_LOOP_56_2_csynth.xml 
Execute       syn_report -verbosereport -model MAC_Pipeline_VITIS_LOOP_56_2 -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.146 sec.
Execute       db_write -model MAC_Pipeline_VITIS_LOOP_56_2 -f -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.adb 
Execute       db_write -model MAC_Pipeline_VITIS_LOOP_56_2 -bindview -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MAC_Pipeline_VITIS_LOOP_56_2 -p C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MAC -top_prefix  -sub_prefix MAC_ -mg_file C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MAC/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MAC/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MAC/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MAC/j' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MAC' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'MAC_tanh_in' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MAC'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 151.496 MB.
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute       gen_rtl MAC -istop -style xilinx -f -lang vhdl -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/vhdl/MAC 
Execute       gen_rtl MAC -istop -style xilinx -f -lang vlog -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/verilog/MAC 
Execute       syn_report -csynth -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/MAC_csynth.xml 
Execute       syn_report -verbosereport -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.163 sec.
Execute       db_write -model MAC -f -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.adb 
Execute       db_write -model MAC -bindview -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MAC -p C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC 
Execute       export_constraint_db -f -tool general -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute       syn_report -designview -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.design.xml 
Execute       syn_report -csynthDesign -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MAC -o C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.protoinst 
Execute       sc_get_clocks MAC 
Execute       sc_get_portdomain MAC 
INFO-FLOW: Model list for RTL component generation: MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO-FLOW: Handling components in module [MAC_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component MAC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MAC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MAC_Pipeline_VITIS_LOOP_56_2] ... 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.compgen.tcl 
INFO-FLOW: Found component MAC_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model MAC_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R.
INFO-FLOW: Append model MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
INFO-FLOW: Found component MAC_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MAC_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MAC] ... 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.tcl 
INFO-FLOW: Found component MAC_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model MAC_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component MAC_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model MAC_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component MAC_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model MAC_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component MAC_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model MAC_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component MAC_faddfsub_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Append model MAC_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model MAC_Pipeline_VITIS_LOOP_56_2
INFO-FLOW: Append model MAC
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MAC_flow_control_loop_pipe_sequential_init MAC_fadd_32ns_32ns_32_7_full_dsp_1 MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R MAC_flow_control_loop_pipe_sequential_init MAC_fdiv_32ns_32ns_32_16_no_dsp_1 MAC_fmul_32ns_32ns_32_4_max_dsp_1 MAC_fmul_32ns_32ns_32_4_max_dsp_1 MAC_fcmp_32ns_32ns_1_2_no_dsp_1 MAC_faddfsub_32ns_32ns_32_7_full_dsp_1 MAC_Pipeline_VITIS_LOOP_26_1 MAC_Pipeline_VITIS_LOOP_56_2 MAC
INFO-FLOW: Generating C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model MAC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MAC_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
INFO-FLOW: To file: write model MAC_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MAC_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model MAC_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model MAC_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model MAC_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model MAC_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model MAC_Pipeline_VITIS_LOOP_56_2
INFO-FLOW: To file: write model MAC
INFO-FLOW: Generating C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.156 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/vlog' tclDir='C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db' modelList='MAC_flow_control_loop_pipe_sequential_init
MAC_fadd_32ns_32ns_32_7_full_dsp_1
MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
MAC_flow_control_loop_pipe_sequential_init
MAC_fdiv_32ns_32ns_32_16_no_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fcmp_32ns_32ns_1_2_no_dsp_1
MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
MAC_Pipeline_VITIS_LOOP_26_1
MAC_Pipeline_VITIS_LOOP_56_2
MAC
' expOnly='0'
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.compgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.987 seconds; current allocated memory: 156.434 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='MAC_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='MAC_flow_control_loop_pipe_sequential_init
MAC_fadd_32ns_32ns_32_7_full_dsp_1
MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
MAC_flow_control_loop_pipe_sequential_init
MAC_fdiv_32ns_32ns_32_16_no_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fcmp_32ns_32ns_1_2_no_dsp_1
MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
MAC_Pipeline_VITIS_LOOP_26_1
MAC_Pipeline_VITIS_LOOP_56_2
MAC
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.dataonly.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.tbgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute       sc_get_clocks MAC 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST MAC MODULE2INSTS {MAC MAC MAC_Pipeline_VITIS_LOOP_26_1 grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 MAC_Pipeline_VITIS_LOOP_56_2 grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87} INST2MODULE {MAC MAC grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 MAC_Pipeline_VITIS_LOOP_26_1 grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87 MAC_Pipeline_VITIS_LOOP_56_2} INSTDATA {MAC {DEPTH 1 CHILDREN {grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87}} grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 {DEPTH 2 CHILDREN {}} grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87 {DEPTH 2 CHILDREN {}}} MODULEDATA {MAC_Pipeline_VITIS_LOOP_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_159_p2 SOURCE MAC.c:16 VARIABLE add_ln16 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MAC_Pipeline_VITIS_LOOP_56_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_190_p2 SOURCE MAC.c:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U11 SOURCE MAC.c:68 VARIABLE y_1 LOOP VITIS_LOOP_56_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MAC_tanh_in_U SOURCE {} VARIABLE MAC_tanh_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 0 URAM 0}} MAC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U21 SOURCE MAC.c:75 VARIABLE tanh LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 10 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 159.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MAC.
INFO: [VLOG 209-307] Generating Verilog RTL for MAC.
Execute       syn_report -model MAC -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.70 MHz
Command     autosyn done; 5.1 sec.
Command   csynth_design done; 12.961 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.961 seconds; current allocated memory: 62.629 MB.
Command ap_source done; 24.559 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1 opened at Wed Oct 30 15:13:09 +0530 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.786 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.166 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.98 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.155 sec.
Execute   set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
Execute     create_platform xc7a35t-cpg236-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.155 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.201 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MAC/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MAC/solution1/directives.tcl
Execute     set_directive_top -name MAC MAC 
INFO: [HLS 200-1510] Running: set_directive_top -name MAC MAC 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC_test.c C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC_test.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     clang_tidy done; 0.135 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC.c C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/./sim/autowrap/testbench/MAC.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.299 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 27.487 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 86.138 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 86.138 seconds; current allocated memory: 5.980 MB.
Command ap_source done; 97.645 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1 opened at Wed Oct 30 15:14:55 +0530 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.8 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.166 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.985 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.165 sec.
Execute   set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
Execute     create_platform xc7a35t-cpg236-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.183 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MAC/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MAC/solution1/directives.tcl
Execute     set_directive_top -name MAC MAC 
INFO: [HLS 200-1510] Running: set_directive_top -name MAC MAC 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=MAC xml_exists=0
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MAC
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=12 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='MAC_flow_control_loop_pipe_sequential_init
MAC_fadd_32ns_32ns_32_7_full_dsp_1
MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
MAC_flow_control_loop_pipe_sequential_init
MAC_fdiv_32ns_32ns_32_16_no_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fcmp_32ns_32ns_1_2_no_dsp_1
MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
MAC_Pipeline_VITIS_LOOP_26_1
MAC_Pipeline_VITIS_LOOP_56_2
MAC
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.dataonly.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute     sc_get_clocks MAC 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MAC
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=MAC
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.109 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s MAC/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file MAC/solution1/impl/export.zip
Command   export_design done; 48.248 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 48.248 seconds; current allocated memory: 7.988 MB.
Command ap_source done; 59.732 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1 opened at Wed Oct 30 15:16:36 +0530 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.838 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.168 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.023 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.202 sec.
Execute   set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
Execute     create_platform xc7a35t-cpg236-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.186 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MAC/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MAC/solution1/directives.tcl
Execute     set_directive_top -name MAC MAC 
INFO: [HLS 200-1510] Running: set_directive_top -name MAC MAC 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=MAC xml_exists=1
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MAC
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=12 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='MAC_flow_control_loop_pipe_sequential_init
MAC_fadd_32ns_32ns_32_7_full_dsp_1
MAC_MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R
MAC_flow_control_loop_pipe_sequential_init
MAC_fdiv_32ns_32ns_32_16_no_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fmul_32ns_32ns_32_4_max_dsp_1
MAC_fcmp_32ns_32ns_1_2_no_dsp_1
MAC_faddfsub_32ns_32ns_32_7_full_dsp_1
MAC_Pipeline_VITIS_LOOP_26_1
MAC_Pipeline_VITIS_LOOP_56_2
MAC
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.compgen.dataonly.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC_Pipeline_VITIS_LOOP_56_2.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute     sc_get_clocks MAC 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/misc/MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MAC
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=MAC
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.constraint.tcl 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/MAC.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.161 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s MAC/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file MAC/solution1/impl/export.zip
Command   export_design done; 38.777 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.777 seconds; current allocated memory: 7.254 MB.
Command ap_source done; 50.278 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1 opened at Sun Nov 03 21:41:48 +0530 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 1.157 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.141 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.377 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.568 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.795 sec.
Execute   set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
Execute     create_platform xc7a35t-cpg236-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.216 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MAC/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MAC/solution1/directives.tcl
Execute     set_directive_top -name MAC MAC 
INFO: [HLS 200-1510] Running: set_directive_top -name MAC MAC 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.139 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.076 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.076 seconds; current allocated memory: 0.203 MB.
Command ap_source done; 14.461 sec.
Execute cleanup_all 
