// Seed: 420375756
module module_0 (
    output wor id_0,
    input tri id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7
);
  always @* begin : LABEL_0
    if (1 == {1 ==? -1{1 - 1}}) disable id_9;
  end
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    input tri id_10,
    input tri1 id_11,
    output wire id_12,
    input tri0 id_13,
    input wand id_14,
    input wand id_15,
    output wire id_16,
    input supply1 id_17,
    input wor id_18,
    input tri1 id_19,
    output supply0 id_20,
    output tri1 id_21,
    output supply0 id_22
);
  integer id_24;
  module_0 modCall_1 (
      id_22,
      id_18,
      id_13,
      id_13,
      id_16,
      id_8,
      id_20,
      id_14
  );
endmodule
