<link rel="stylesheet" type="text/css" href="style.css" media="screen" />

<h1>Breadboard CPU</h1>
<center><a href="../../index.html">Jack Leightcap</a></center>
date: July 19, 2020
<h2>Build Process</h2>
<p>During <em>the current situation</em> (see date), I built Ben Eater's 8-bit
breadboard CPU.</p>
<center><img src="board.jpeg" width="80%"></center>
<p>The simple architecture provides for a modular and testable build, however with a deeply
complex final result.</p>
<p>I found the wiring very pleasant, and really enjoyed making the wiring very tidy:</p>
<center><img src="wiring.jpeg" width=60%"></center>
<h2>Architecture</h2>
<p>The CPU consists of a few discrete modules:</p>
<ul>
<li>Clock (variable frequency)</li>
<li>A register</li>
<li>B register</li>
<li>Instruction Register</li>
<li>ALU</li>
<li>RAM (memory, address register)</li>
<li>Program Counter</li>
<li>Output register and display</li>
<li>Control logic (microcode decoding, microinstruction counter)</li>
</ul>
<h3>Instruction Set</h3>
<p>The CPU uses 8-bit instruction words,</p>
<center><table style="width:80%">
    <tr>
        <th>Instruction</th>
        <th>Machine Code</th>
        <th>Meaning</th>
    </tr>
    <tr>
        <td>NOP</td>
        <td>0000_xxxx</td>
        <td>Do nothing</td>
    </tr>
    <tr>
        <td>LDA imm8</td>
        <td>0001_imm8</td>
        <td>A = ram[imm8]</td>
    </tr>
    <tr>
        <td>ADD imm8</td>
        <td>0010_imm8</td>
        <td>A += ram[imm8]</td>
    <tr>
    <tr>
        <td>SUB imm8</td>
        <td>0011_imm8</td>
        <td>A -= ram[imm8]</td>
    </tr>
    <tr>
        <td>STA imm8</td>
        <td>0100_imm8</td>
        <td>ram[imm8] = A</td>
    </tr>
    <tr>
        <td>LDI imm8</td>
        <td>0101_imm8</td>
        <td>A = imm8</td>
    </tr>
    <tr>
        <td>JMP imm8</td>
        <td>0110_imm8</td>
        <td>PC = imm8</td>
    </tr>
    <tr>
        <td>JC imm8</td>
        <td>0111_imm8</td>
        <td>if carry flag PC = imm8, else PC++</td>
    </tr>
    <tr>
        <td>JZ imm8</td>
        <td>1000_imm</td>
        <td>if zero flag PC = imm8, else PC+</td>
    </tr>
    <tr>
        <td></td>
        <td>...</td>
        <td></td>
    </tr>
    <tr>
        <td>OUT</td>
        <td>1110_xxxx</td>
        <td>OUT = A</td>
    </tr>
    <tr>
        <td>HLT</td>
        <td>1111_xxxx</td>
        <td>Halt CPU</td>
    </tr>
</table></center>
<h3>Memory</h3>
<p>The memory is addressed by the lower nibble of instructions and immediates (so 4 bits), leading to a maximum of 16 bytes of addressable RAM.</p>
<h2>Emulator, Example Program</h2>
<p>Immediately following the build, I wanted to implement the CPU in a HDL.
I settled on Verilog, after using it in a Digial Logic class (but not understanding it much).
<a href="https://github.com/jleightcap/eateremu">eateremu</a> provides a simple interface to modify and test this architecture and programs.</p>
<p>Writing a simple program in ram.v,</p>
<pre><code>// ...
initial begin
    memory[0]  &lt;= 8'b0101_1111; // LDI 15
    memory[1]  &lt;= 8'b0100_1111; // STA 15
    memory[2]  &lt;= 8'b0010_1111; // ADD 15
    memory[3]  &lt;= 8'b0100_0100; // STA 4
    memory[4]  &lt;= 8'b0000_0000;
    memory[5]  &lt;= 8'b1110_0000; // OUT
    memory[6]  &lt;= 8'b0110_1110; // JMP 14
    memory[7]  &lt;= 8'b0000_0000;
    memory[8]  &lt;= 8'b0000_0000;
    memory[9]  &lt;= 8'b0000_0000;
    memory[10] &lt;= 8'b0000_0000;
    memory[11] &lt;= 8'b0000_0000;
    memory[12] &lt;= 8'b0000_0000;
    memory[13] &lt;= 8'b0000_0000;
    memory[14] &lt;= 8'b1111_1111;
    memory[15] &lt;= 8'b0000_0000;
end
// ...
</code></pre>
<p>This program uses the ALU to calculate the data 0x1e, then executes that data as the instruction LDA 14.
The contents of memory address 14 are stored to the output register then executed as the instruction HLT.</p>
<p>Compiling <code>eateremu.v</code> with <code>-DVERBOSE</code> shows the status of the control word and registers as the program executes.
The order of bits in the control word are <code>hlt, mi, ri, ro, io, ii, ai, ao, eo, su, bi, oi, ce, co, j, fi</code>.
Executing the above program,</p>
<pre><code>                   0: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=0 a=00 b=00 o=00
          0
                   1: bus=zzzz0000 ctrl=0100000000000100 mem_addr=0 a=00 b=00 o=00
                   3: bus=01011111 ctrl=0001010000001000 mem_addr=0 a=00 b=00 o=00
                   5: bus=zzzz1111 ctrl=0000101000000000 mem_addr=0 a=00 b=00 o=00
                   6: bus=zzzz1111 ctrl=0000101000000000 mem_addr=0 a=0f b=00 o=00
                   7: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=0 a=0f b=00 o=00
          1
                  17: bus=zzzz0001 ctrl=0100000000000100 mem_addr=0 a=0f b=00 o=00
                  18: bus=zzzz0001 ctrl=0100000000000100 mem_addr=1 a=0f b=00 o=00
                  19: bus=01001111 ctrl=0001010000001000 mem_addr=1 a=0f b=00 o=00
                  21: bus=zzzz1111 ctrl=0100100000000000 mem_addr=1 a=0f b=00 o=00
                  22: bus=zzzz1111 ctrl=0100100000000000 mem_addr=f a=0f b=00 o=00
                  23: bus=00001111 ctrl=0010000100000000 mem_addr=f a=0f b=00 o=00
                  25: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=f a=0f b=00 o=00
          2
                  33: bus=zzzz0010 ctrl=0100000000000100 mem_addr=f a=0f b=00 o=00
                  34: bus=zzzz0010 ctrl=0100000000000100 mem_addr=2 a=0f b=00 o=00
                  35: bus=00101111 ctrl=0001010000001000 mem_addr=2 a=0f b=00 o=00
                  37: bus=zzzz1111 ctrl=0100100000000000 mem_addr=2 a=0f b=00 o=00
                  38: bus=zzzz1111 ctrl=0100100000000000 mem_addr=f a=0f b=00 o=00
                  39: bus=00001111 ctrl=0001000000100000 mem_addr=f a=0f b=00 o=00
                  40: bus=00001111 ctrl=0001000000100000 mem_addr=f a=0f b=0f o=00
                  41: bus=00011110 ctrl=0000001010000001 mem_addr=f a=0f b=0f o=00
                  42: bus=00101101 ctrl=0000001010000001 mem_addr=f a=1e b=0f o=00
                  43: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=f a=1e b=0f o=00
          3
                  49: bus=zzzz0011 ctrl=0100000000000100 mem_addr=f a=1e b=0f o=00
                  50: bus=zzzz0011 ctrl=0100000000000100 mem_addr=3 a=1e b=0f o=00
                  51: bus=01000100 ctrl=0001010000001000 mem_addr=3 a=1e b=0f o=00
                  53: bus=zzzz0100 ctrl=0100100000000000 mem_addr=3 a=1e b=0f o=00
                  54: bus=zzzz0100 ctrl=0100100000000000 mem_addr=4 a=1e b=0f o=00
                  55: bus=00011110 ctrl=0010000100000000 mem_addr=4 a=1e b=0f o=00
                  57: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=4 a=1e b=0f o=00
          4
                  65: bus=zzzz0100 ctrl=0100000000000100 mem_addr=4 a=1e b=0f o=00
                  67: bus=00011110 ctrl=0001010000001000 mem_addr=4 a=1e b=0f o=00
                  69: bus=zzzz1110 ctrl=0100100000000000 mem_addr=4 a=1e b=0f o=00
                  70: bus=zzzz1110 ctrl=0100100000000000 mem_addr=e a=1e b=0f o=00
                  71: bus=11111111 ctrl=0001001000000000 mem_addr=e a=1e b=0f o=00
                  72: bus=11111111 ctrl=0001001000000000 mem_addr=e a=ff b=0f o=00
                  73: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=e a=ff b=0f o=00
          5
                  81: bus=zzzz0101 ctrl=0100000000000100 mem_addr=e a=ff b=0f o=00
                  82: bus=zzzz0101 ctrl=0100000000000100 mem_addr=5 a=ff b=0f o=00
                  83: bus=11100000 ctrl=0001010000001000 mem_addr=5 a=ff b=0f o=00
                  85: bus=11111111 ctrl=0000000100010000 mem_addr=5 a=ff b=0f o=00
                  86: bus=11111111 ctrl=0000000100010000 mem_addr=5 a=ff b=0f o=ff
                  87: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=5 a=ff b=0f o=ff
          6
                  97: bus=zzzz0110 ctrl=0100000000000100 mem_addr=5 a=ff b=0f o=ff
                  98: bus=zzzz0110 ctrl=0100000000000100 mem_addr=6 a=ff b=0f o=ff
                  99: bus=01101110 ctrl=0001010000001000 mem_addr=6 a=ff b=0f o=ff
                 101: bus=zzzz1110 ctrl=0000100000000010 mem_addr=6 a=ff b=0f o=ff
                 103: bus=zzzzzzzz ctrl=0000000000000000 mem_addr=6 a=ff b=0f o=ff
          7
                 113: bus=zzzz1110 ctrl=0100000000000100 mem_addr=6 a=ff b=0f o=ff
                 114: bus=zzzz1110 ctrl=0100000000000100 mem_addr=e a=ff b=0f o=ff
                 115: bus=11111111 ctrl=0001010000001000 mem_addr=e a=ff b=0f o=ff
                 117: bus=zzzzzzzz ctrl=1000000000000000 mem_addr=e a=ff b=0f o=ff
</code></pre>
<p>This is a great example of the benefits of writing 'closer to the metal': it's a really mind-melting
experience to execute data as instructions, and store instructions as data.
That level of control is obfuscated (with the major trade-off of convenience) behind assemblers
and compilers.</p>
