Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 17 21:38:38 2022
| Host         : LAPTOP-RHAK5E3J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fls_timing_summary_routed.rpt -pb fls_timing_summary_routed.pb -rpx fls_timing_summary_routed.rpx -warn_on_violation
| Design       : fls
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.914        0.000                      0                   54        0.185        0.000                      0                   54        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.914        0.000                      0                   54        0.185        0.000                      0                   54        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.127ns (41.427%)  route 3.007ns (58.573%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.460 r  nolabel_line35/nolabel_line30/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.460    nolabel_line35/nolabel_line30/cnt_reg[20]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109    15.374    nolabel_line35/nolabel_line30/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.114ns (41.399%)  route 2.992ns (58.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line35/nolabel_line30/cnt_reg[11]/Q
                         net (fo=3, routed)           0.819     6.661    nolabel_line35/nolabel_line30/cnt_reg[11]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  nolabel_line35/nolabel_line30/b_i_10/O
                         net (fo=2, routed)           0.557     7.342    nolabel_line35/nolabel_line30/b_i_10_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  nolabel_line35/nolabel_line30/b_i_4/O
                         net (fo=23, routed)          1.278     8.744    nolabel_line35/nolabel_line30/b_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.206    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.756 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.430 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.430    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    nolabel_line35/nolabel_line30/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.106ns (41.307%)  route 2.992ns (58.693%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line35/nolabel_line30/cnt_reg[11]/Q
                         net (fo=3, routed)           0.819     6.661    nolabel_line35/nolabel_line30/cnt_reg[11]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  nolabel_line35/nolabel_line30/b_i_10/O
                         net (fo=2, routed)           0.557     7.342    nolabel_line35/nolabel_line30/b_i_10_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  nolabel_line35/nolabel_line30/b_i_4/O
                         net (fo=23, routed)          1.278     8.744    nolabel_line35/nolabel_line30/b_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.206    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.756 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.422 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.422    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[19]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    nolabel_line35/nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.030ns (40.419%)  route 2.992ns (59.581%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line35/nolabel_line30/cnt_reg[11]/Q
                         net (fo=3, routed)           0.819     6.661    nolabel_line35/nolabel_line30/cnt_reg[11]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  nolabel_line35/nolabel_line30/b_i_10/O
                         net (fo=2, routed)           0.557     7.342    nolabel_line35/nolabel_line30/b_i_10_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  nolabel_line35/nolabel_line30/b_i_4/O
                         net (fo=23, routed)          1.278     8.744    nolabel_line35/nolabel_line30/b_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.206    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.756 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.346 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.346    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[18]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    nolabel_line35/nolabel_line30/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.997ns (39.906%)  route 3.007ns (60.094%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.330 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.330    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_6
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    nolabel_line35/nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.010ns (40.181%)  route 2.992ns (59.819%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line35/nolabel_line30/cnt_reg[11]/Q
                         net (fo=3, routed)           0.819     6.661    nolabel_line35/nolabel_line30/cnt_reg[11]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  nolabel_line35/nolabel_line30/b_i_10/O
                         net (fo=2, routed)           0.557     7.342    nolabel_line35/nolabel_line30/b_i_10_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  nolabel_line35/nolabel_line30/b_i_4/O
                         net (fo=23, routed)          1.278     8.744    nolabel_line35/nolabel_line30/b_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     8.868 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.206    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.756 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.326 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.326    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_7
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    nolabel_line35/nolabel_line30/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.989ns (39.809%)  route 3.007ns (60.191%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.322 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.322    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_4
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    nolabel_line35/nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.913ns (38.880%)  route 3.007ns (61.120%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.246 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.246    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    nolabel_line35/nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.893ns (38.630%)  route 3.007ns (61.370%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.226 r  nolabel_line35/nolabel_line30/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.226    nolabel_line35/nolabel_line30/cnt_reg[12]_i_1_n_7
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[12]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    nolabel_line35/nolabel_line30/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.880ns (38.467%)  route 3.007ns (61.533%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  nolabel_line35/nolabel_line30/cnt_reg[16]/Q
                         net (fo=4, routed)           0.699     6.543    nolabel_line35/nolabel_line30/cnt_reg[16]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.667 f  nolabel_line35/nolabel_line30/b_i_8/O
                         net (fo=2, routed)           0.776     7.443    nolabel_line35/nolabel_line30/b_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.567 f  nolabel_line35/nolabel_line30/b_i_3/O
                         net (fo=23, routed)          1.193     8.761    nolabel_line35/nolabel_line30/b_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  nolabel_line35/nolabel_line30/cnt[0]_i_2/O
                         net (fo=1, routed)           0.339     9.223    nolabel_line35/nolabel_line30/cnt[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.773 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.213 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.213    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_6
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.372    nolabel_line35/nolabel_line30/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  5.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line36/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    nolabel_line36/CLK
    SLICE_X3Y89          FDRE                                         r  nolabel_line36/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line36/b_reg/Q
                         net (fo=5, routed)           0.128     1.791    nolabel_line37/en2
    SLICE_X3Y87          FDRE                                         r  nolabel_line37/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    nolabel_line37/CLK
    SLICE_X3Y87          FDRE                                         r  nolabel_line37/b_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    nolabel_line37/b_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line40/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    nolabel_line40/CLK
    SLICE_X4Y86          FDRE                                         r  nolabel_line40/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line40/data_reg[2]/Q
                         net (fo=2, routed)           0.132     1.791    nolabel_line41/D[2]
    SLICE_X4Y85          FDRE                                         r  nolabel_line41/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    nolabel_line41/CLK
    SLICE_X4Y85          FDRE                                         r  nolabel_line41/data_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    nolabel_line41/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line40/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.777%)  route 0.213ns (60.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    nolabel_line40/CLK
    SLICE_X1Y86          FDRE                                         r  nolabel_line40/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line40/data_reg[1]/Q
                         net (fo=2, routed)           0.213     1.874    nolabel_line41/D[1]
    SLICE_X4Y85          FDRE                                         r  nolabel_line41/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    nolabel_line41/CLK
    SLICE_X4Y85          FDRE                                         r  nolabel_line41/data_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066     1.620    nolabel_line41/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line40/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.480%)  route 0.191ns (57.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    nolabel_line40/CLK
    SLICE_X1Y87          FDRE                                         r  nolabel_line40/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  nolabel_line40/data_reg[5]/Q
                         net (fo=2, routed)           0.191     1.852    nolabel_line41/D[5]
    SLICE_X3Y86          FDRE                                         r  nolabel_line41/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    nolabel_line41/CLK
    SLICE_X3Y86          FDRE                                         r  nolabel_line41/data_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.051     1.585    nolabel_line41/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line37/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.181%)  route 0.217ns (53.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    nolabel_line37/CLK
    SLICE_X3Y87          FDRE                                         r  nolabel_line37/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  nolabel_line37/b_reg/Q
                         net (fo=4, routed)           0.217     1.878    nolabel_line36/en3
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.923 r  nolabel_line36/FSM_onehot_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    nolabel_line36_n_1
    SLICE_X4Y87          FDSE                                         r  FSM_onehot_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  FSM_onehot_cs_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDSE (Hold_fdse_C_D)         0.091     1.646    FSM_onehot_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  nolabel_line35/nolabel_line30/cnt_reg[11]/Q
                         net (fo=3, routed)           0.149     1.834    nolabel_line35/nolabel_line30/cnt_reg[11]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  nolabel_line35/nolabel_line30/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.879    nolabel_line35/nolabel_line30/cnt[8]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  nolabel_line35/nolabel_line30/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    nolabel_line35/nolabel_line30/cnt_reg[8]_i_1_n_4
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y87          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    nolabel_line35/nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y86          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line35/nolabel_line30/cnt_reg[7]/Q
                         net (fo=4, routed)           0.149     1.833    nolabel_line35/nolabel_line30/cnt_reg[7]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  nolabel_line35/nolabel_line30/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.878    nolabel_line35/nolabel_line30/cnt[4]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  nolabel_line35/nolabel_line30/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line35/nolabel_line30/cnt_reg[4]_i_1_n_4
    SLICE_X2Y86          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y86          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line35/nolabel_line30/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y85          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line35/nolabel_line30/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.833    nolabel_line35/nolabel_line30/cnt_reg[3]
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  nolabel_line35/nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.878    nolabel_line35/nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  nolabel_line35/nolabel_line30/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line35/nolabel_line30/cnt_reg[0]_i_1_n_4
    SLICE_X2Y85          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y85          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line35/nolabel_line30/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line30/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  nolabel_line35/nolabel_line30/cnt_reg[19]/Q
                         net (fo=3, routed)           0.159     1.845    nolabel_line35/nolabel_line30/cnt_reg[19]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  nolabel_line35/nolabel_line30/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.890    nolabel_line35/nolabel_line30/cnt[16]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.954 r  nolabel_line35/nolabel_line30/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    nolabel_line35/nolabel_line30/cnt_reg[16]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    nolabel_line35/nolabel_line30/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line35/nolabel_line30/cnt_reg[19]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    nolabel_line35/nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line37/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.620%)  route 0.240ns (56.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    nolabel_line37/CLK
    SLICE_X3Y87          FDRE                                         r  nolabel_line37/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  nolabel_line37/b_reg/Q
                         net (fo=4, routed)           0.240     1.902    nolabel_line36/en3
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.947 r  nolabel_line36/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    nolabel_line36_n_3
    SLICE_X4Y87          FDRE                                         r  FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092     1.647    FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     nolabel_line35/nolabel_line30/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     nolabel_line35/nolabel_line30/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     nolabel_line35/nolabel_line30/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     nolabel_line35/nolabel_line30/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     nolabel_line35/nolabel_line30/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     nolabel_line35/nolabel_line30/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nolabel_line35/nolabel_line30/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nolabel_line35/nolabel_line30/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nolabel_line35/nolabel_line30/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nolabel_line35/nolabel_line30/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     nolabel_line35/nolabel_line30/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     nolabel_line36/b_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     nolabel_line35/nolabel_line30/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     nolabel_line35/nolabel_line30/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     nolabel_line35/nolabel_line30/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     nolabel_line35/nolabel_line30/cnt_reg[10]/C



