Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module ram_tb.blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 1342 ns : File "H:/FPGA/souce/17_ram_ip/ram_ip.srcs/sim_1/new/ram_tb.v" Line 74
