[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 226
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelect4/dut.sv
n<> u<225> t<Top_level_rule> c<1> l<2:1> el<22:1>
  n<> u<1> t<Null_rule> p<225> s<224> l<2:1> el<2:1>
  n<> u<224> t<Source_text> p<225> c<18> l<2:1> el<21:10>
    n<> u<18> t<Description> p<224> c<17> s<131> l<2:1> el<3:10>
      n<> u<17> t<Module_declaration> p<18> c<15> l<2:1> el<3:10>
        n<> u<15> t<Module_nonansi_header> p<17> c<2> s<16> l<2:1> el<2:61>
          n<module> u<2> t<Module_keyword> p<15> s<3> l<2:1> el<2:7>
          n<tlul_fifo_sync> u<3> t<STRING_CONST> p<15> s<13> l<2:8> el<2:22>
          n<> u<13> t<Parameter_port_list> p<15> c<12> s<14> l<2:23> el<2:57>
            n<> u<12> t<Parameter_port_declaration> p<13> c<11> l<2:25> el<2:56>
              n<> u<11> t<Parameter_declaration> p<12> c<7> l<2:25> el<2:56>
                n<> u<7> t<Data_type_or_implicit> p<11> c<6> s<10> l<2:35> el<2:47>
                  n<> u<6> t<Data_type> p<7> c<4> l<2:35> el<2:47>
                    n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<2:35> el<2:38>
                    n<> u<5> t<Signing_Unsigned> p<6> l<2:39> el<2:47>
                n<> u<10> t<List_of_param_assignments> p<11> c<9> l<2:48> el<2:56>
                  n<> u<9> t<Param_assignment> p<10> c<8> l<2:48> el<2:56>
                    n<ReqDepth> u<8> t<STRING_CONST> p<9> l<2:48> el<2:56>
          n<> u<14> t<List_of_ports> p<15> l<2:58> el<2:60>
        n<> u<16> t<ENDMODULE> p<17> l<3:1> el<3:10>
    n<> u<131> t<Description> p<224> c<130> s<164> l<5:1> el<9:10>
      n<> u<130> t<Module_declaration> p<131> c<62> l<5:1> el<9:10>
        n<> u<62> t<Module_nonansi_header> p<130> c<19> s<128> l<5:1> el<5:89>
          n<module> u<19> t<Module_keyword> p<62> s<20> l<5:1> el<5:7>
          n<tlul_socket_1n> u<20> t<STRING_CONST> p<62> s<60> l<5:8> el<5:22>
          n<> u<60> t<Parameter_port_list> p<62> c<29> s<61> l<5:23> el<5:85>
            n<> u<29> t<Parameter_port_declaration> p<60> c<28> s<59> l<5:25> el<5:49>
              n<> u<28> t<Parameter_declaration> p<29> c<24> l<5:25> el<5:49>
                n<> u<24> t<Data_type_or_implicit> p<28> c<23> s<27> l<5:35> el<5:47>
                  n<> u<23> t<Data_type> p<24> c<21> l<5:35> el<5:47>
                    n<> u<21> t<IntegerAtomType_Int> p<23> s<22> l<5:35> el<5:38>
                    n<> u<22> t<Signing_Unsigned> p<23> l<5:39> el<5:47>
                n<> u<27> t<List_of_param_assignments> p<28> c<26> l<5:48> el<5:49>
                  n<> u<26> t<Param_assignment> p<27> c<25> l<5:48> el<5:49>
                    n<N> u<25> t<STRING_CONST> p<26> l<5:48> el<5:49>
            n<> u<59> t<Parameter_port_declaration> p<60> c<58> l<5:51> el<5:84>
              n<> u<58> t<Parameter_declaration> p<59> c<54> l<5:51> el<5:84>
                n<> u<54> t<Data_type_or_implicit> p<58> c<53> s<57> l<5:61> el<5:74>
                  n<> u<53> t<Data_type> p<54> c<30> l<5:61> el<5:74>
                    n<> u<30> t<IntVec_TypeBit> p<53> s<52> l<5:61> el<5:64>
                    n<> u<52> t<Packed_dimension> p<53> c<51> l<5:65> el<5:74>
                      n<> u<51> t<Constant_range> p<52> c<46> l<5:66> el<5:73>
                        n<> u<46> t<Constant_expression> p<51> c<40> s<50> l<5:66> el<5:71>
                          n<> u<40> t<Constant_expression> p<46> c<34> s<45> l<5:66> el<5:69>
                            n<> u<34> t<Constant_expression> p<40> c<33> s<39> l<5:66> el<5:67>
                              n<> u<33> t<Constant_primary> p<34> c<32> l<5:66> el<5:67>
                                n<> u<32> t<Primary_literal> p<33> c<31> l<5:66> el<5:67>
                                  n<N> u<31> t<STRING_CONST> p<32> l<5:66> el<5:67>
                            n<> u<39> t<BinOp_Mult> p<40> s<38> l<5:67> el<5:68>
                            n<> u<38> t<Constant_expression> p<40> c<37> l<5:68> el<5:69>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<5:68> el<5:69>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<5:68> el<5:69>
                                  n<4> u<35> t<INT_CONST> p<36> l<5:68> el<5:69>
                          n<> u<45> t<BinOp_Minus> p<46> s<44> l<5:69> el<5:70>
                          n<> u<44> t<Constant_expression> p<46> c<43> l<5:70> el<5:71>
                            n<> u<43> t<Constant_primary> p<44> c<42> l<5:70> el<5:71>
                              n<> u<42> t<Primary_literal> p<43> c<41> l<5:70> el<5:71>
                                n<1> u<41> t<INT_CONST> p<42> l<5:70> el<5:71>
                        n<> u<50> t<Constant_expression> p<51> c<49> l<5:72> el<5:73>
                          n<> u<49> t<Constant_primary> p<50> c<48> l<5:72> el<5:73>
                            n<> u<48> t<Primary_literal> p<49> c<47> l<5:72> el<5:73>
                              n<0> u<47> t<INT_CONST> p<48> l<5:72> el<5:73>
                n<> u<57> t<List_of_param_assignments> p<58> c<56> l<5:75> el<5:84>
                  n<> u<56> t<Param_assignment> p<57> c<55> l<5:75> el<5:84>
                    n<DReqDepth> u<55> t<STRING_CONST> p<56> l<5:75> el<5:84>
          n<> u<61> t<List_of_ports> p<62> l<5:86> el<5:88>
        n<> u<128> t<Module_item> p<130> c<127> s<129> l<6:3> el<8:6>
          n<> u<127> t<Non_port_module_item> p<128> c<126> l<6:3> el<8:6>
            n<> u<126> t<Module_or_generate_item> p<127> c<125> l<6:3> el<8:6>
              n<> u<125> t<Module_common_item> p<126> c<124> l<6:3> el<8:6>
                n<> u<124> t<Loop_generate_construct> p<125> c<68> l<6:3> el<8:6>
                  n<> u<68> t<Genvar_initialization> p<124> c<63> s<78> l<6:8> el<6:20>
                    n<i> u<63> t<STRING_CONST> p<68> s<67> l<6:15> el<6:16>
                    n<> u<67> t<Constant_expression> p<68> c<66> l<6:19> el<6:20>
                      n<> u<66> t<Constant_primary> p<67> c<65> l<6:19> el<6:20>
                        n<> u<65> t<Primary_literal> p<66> c<64> l<6:19> el<6:20>
                          n<0> u<64> t<INT_CONST> p<65> l<6:19> el<6:20>
                  n<> u<78> t<Constant_expression> p<124> c<72> s<81> l<6:23> el<6:28>
                    n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<6:23> el<6:24>
                      n<> u<71> t<Constant_primary> p<72> c<70> l<6:23> el<6:24>
                        n<> u<70> t<Primary_literal> p<71> c<69> l<6:23> el<6:24>
                          n<i> u<69> t<STRING_CONST> p<70> l<6:23> el<6:24>
                    n<> u<77> t<BinOp_Less> p<78> s<76> l<6:25> el<6:26>
                    n<> u<76> t<Constant_expression> p<78> c<75> l<6:27> el<6:28>
                      n<> u<75> t<Constant_primary> p<76> c<74> l<6:27> el<6:28>
                        n<> u<74> t<Primary_literal> p<75> c<73> l<6:27> el<6:28>
                          n<N> u<73> t<STRING_CONST> p<74> l<6:27> el<6:28>
                  n<> u<81> t<Genvar_iteration> p<124> c<79> s<123> l<6:31> el<6:34>
                    n<i> u<79> t<STRING_CONST> p<81> s<80> l<6:31> el<6:32>
                    n<> u<80> t<IncDec_PlusPlus> p<81> l<6:32> el<6:34>
                  n<> u<123> t<Generate_item> p<124> c<122> l<6:36> el<8:6>
                    n<> u<122> t<Generate_begin_end_block> p<123> c<82> l<6:36> el<8:6>
                      n<gen_dfifo> u<82> t<STRING_CONST> p<122> s<120> l<6:44> el<6:53>
                      n<> u<120> t<Generate_item> p<122> c<119> s<121> l<7:5> el<7:61>
                        n<> u<119> t<Module_or_generate_item> p<120> c<118> l<7:5> el<7:61>
                          n<> u<118> t<Module_instantiation> p<119> c<83> l<7:5> el<7:61>
                            n<tlul_fifo_sync> u<83> t<STRING_CONST> p<118> s<112> l<7:5> el<7:19>
                            n<> u<112> t<Parameter_value_assignment> p<118> c<111> s<117> l<7:20> el<7:51>
                              n<> u<111> t<List_of_parameter_assignments> p<112> c<110> l<7:22> el<7:50>
                                n<> u<110> t<Named_parameter_assignment> p<111> c<84> l<7:22> el<7:50>
                                  n<ReqDepth> u<84> t<STRING_CONST> p<110> s<109> l<7:23> el<7:31>
                                  n<> u<109> t<Param_expression> p<110> c<108> l<7:32> el<7:49>
                                    n<> u<108> t<Mintypmax_expression> p<109> c<107> l<7:32> el<7:49>
                                      n<> u<107> t<Expression> p<108> c<106> l<7:32> el<7:49>
                                        n<> u<106> t<Primary> p<107> c<105> l<7:32> el<7:49>
                                          n<> u<105> t<Complex_func_call> p<106> c<85> l<7:32> el<7:49>
                                            n<DReqDepth> u<85> t<STRING_CONST> p<105> s<104> l<7:32> el<7:41>
                                            n<> u<104> t<Select> p<105> c<86> l<7:41> el<7:49>
                                              n<> u<86> t<Bit_select> p<104> s<103> l<7:41> el<7:41>
                                              n<> u<103> t<Part_select_range> p<104> c<102> l<7:42> el<7:48>
                                                n<> u<102> t<Indexed_range> p<103> c<96> l<7:42> el<7:48>
                                                  n<> u<96> t<Expression> p<102> c<90> s<97> l<7:42> el<7:45>
                                                    n<> u<90> t<Expression> p<96> c<89> s<95> l<7:42> el<7:43>
                                                      n<> u<89> t<Primary> p<90> c<88> l<7:42> el<7:43>
                                                        n<> u<88> t<Primary_literal> p<89> c<87> l<7:42> el<7:43>
                                                          n<i> u<87> t<STRING_CONST> p<88> l<7:42> el<7:43>
                                                    n<> u<95> t<BinOp_Mult> p<96> s<94> l<7:43> el<7:44>
                                                    n<> u<94> t<Expression> p<96> c<93> l<7:44> el<7:45>
                                                      n<> u<93> t<Primary> p<94> c<92> l<7:44> el<7:45>
                                                        n<> u<92> t<Primary_literal> p<93> c<91> l<7:44> el<7:45>
                                                          n<4> u<91> t<INT_CONST> p<92> l<7:44> el<7:45>
                                                  n<> u<97> t<IncPartSelectOp> p<102> s<101> l<7:45> el<7:47>
                                                  n<> u<101> t<Constant_expression> p<102> c<100> l<7:47> el<7:48>
                                                    n<> u<100> t<Constant_primary> p<101> c<99> l<7:47> el<7:48>
                                                      n<> u<99> t<Primary_literal> p<100> c<98> l<7:47> el<7:48>
                                                        n<4> u<98> t<INT_CONST> p<99> l<7:47> el<7:48>
                            n<> u<117> t<Hierarchical_instance> p<118> c<114> l<7:52> el<7:60>
                              n<> u<114> t<Name_of_instance> p<117> c<113> s<116> l<7:52> el<7:58>
                                n<fifo_d> u<113> t<STRING_CONST> p<114> l<7:52> el<7:58>
                              n<> u<116> t<List_of_port_connections> p<117> c<115> l<7:59> el<7:59>
                                n<> u<115> t<Ordered_port_connection> p<116> l<7:59> el<7:59>
                      n<> u<121> t<END> p<122> l<8:3> el<8:6>
        n<> u<129> t<ENDMODULE> p<130> l<9:1> el<9:10>
    n<> u<164> t<Description> p<224> c<163> s<223> l<11:1> el<13:10>
      n<> u<163> t<Module_declaration> p<164> c<134> l<11:1> el<13:10>
        n<> u<134> t<Module_ansi_header> p<163> c<132> s<161> l<11:1> el<11:18>
          n<module> u<132> t<Module_keyword> p<134> s<133> l<11:1> el<11:7>
          n<xbar_main> u<133> t<STRING_CONST> p<134> l<11:8> el<11:17>
        n<> u<161> t<Non_port_module_item> p<163> c<160> s<162> l<12:3> el<12:72>
          n<> u<160> t<Module_or_generate_item> p<161> c<159> l<12:3> el<12:72>
            n<> u<159> t<Module_instantiation> p<160> c<135> l<12:3> el<12:72>
              n<tlul_socket_1n> u<135> t<STRING_CONST> p<159> s<153> l<12:3> el<12:17>
              n<> u<153> t<Parameter_value_assignment> p<159> c<152> s<158> l<12:18> el<12:60>
                n<> u<152> t<List_of_parameter_assignments> p<153> c<143> l<12:20> el<12:59>
                  n<> u<143> t<Named_parameter_assignment> p<152> c<136> s<151> l<12:20> el<12:52>
                    n<DReqDepth> u<136> t<STRING_CONST> p<143> s<142> l<12:21> el<12:30>
                    n<> u<142> t<Param_expression> p<143> c<141> l<12:32> el<12:51>
                      n<> u<141> t<Mintypmax_expression> p<142> c<140> l<12:32> el<12:51>
                        n<> u<140> t<Expression> p<141> c<139> l<12:32> el<12:51>
                          n<> u<139> t<Primary> p<140> c<138> l<12:32> el<12:51>
                            n<> u<138> t<Primary_literal> p<139> c<137> l<12:32> el<12:51>
                              n<68'h200000000000000> u<137> t<INT_CONST> p<138> l<12:32> el<12:51>
                  n<> u<151> t<Named_parameter_assignment> p<152> c<144> l<12:54> el<12:59>
                    n<N> u<144> t<STRING_CONST> p<151> s<150> l<12:55> el<12:56>
                    n<> u<150> t<Param_expression> p<151> c<149> l<12:57> el<12:58>
                      n<> u<149> t<Mintypmax_expression> p<150> c<148> l<12:57> el<12:58>
                        n<> u<148> t<Expression> p<149> c<147> l<12:57> el<12:58>
                          n<> u<147> t<Primary> p<148> c<146> l<12:57> el<12:58>
                            n<> u<146> t<Primary_literal> p<147> c<145> l<12:57> el<12:58>
                              n<8> u<145> t<INT_CONST> p<146> l<12:57> el<12:58>
              n<> u<158> t<Hierarchical_instance> p<159> c<155> l<12:61> el<12:71>
                n<> u<155> t<Name_of_instance> p<158> c<154> s<157> l<12:61> el<12:69>
                  n<u_s1n_25> u<154> t<STRING_CONST> p<155> l<12:61> el<12:69>
                n<> u<157> t<List_of_port_connections> p<158> c<156> l<12:70> el<12:70>
                  n<> u<156> t<Ordered_port_connection> p<157> l<12:70> el<12:70>
        n<> u<162> t<ENDMODULE> p<163> l<13:1> el<13:10>
    n<> u<223> t<Description> p<224> c<222> l<16:1> el<21:10>
      n<> u<222> t<Module_declaration> p<223> c<168> l<16:1> el<21:10>
        n<> u<168> t<Module_nonansi_header> p<222> c<165> s<185> l<16:1> el<16:14>
          n<module> u<165> t<Module_keyword> p<168> s<166> l<16:1> el<16:7>
          n<top> u<166> t<STRING_CONST> p<168> s<167> l<16:8> el<16:11>
          n<> u<167> t<List_of_ports> p<168> l<16:11> el<16:13>
        n<> u<185> t<Module_item> p<222> c<184> s<220> l<18:2> el<18:36>
          n<> u<184> t<Non_port_module_item> p<185> c<183> l<18:2> el<18:36>
            n<> u<183> t<Module_or_generate_item> p<184> c<182> l<18:2> el<18:36>
              n<> u<182> t<Module_common_item> p<183> c<181> l<18:2> el<18:36>
                n<> u<181> t<Module_or_generate_item_declaration> p<182> c<180> l<18:2> el<18:36>
                  n<> u<180> t<Package_or_generate_item_declaration> p<181> c<179> l<18:2> el<18:36>
                    n<> u<179> t<Parameter_declaration> p<180> c<169> l<18:2> el<18:35>
                      n<> u<169> t<Data_type_or_implicit> p<179> s<178> l<18:12> el<18:12>
                      n<> u<178> t<List_of_param_assignments> p<179> c<177> l<18:12> el<18:35>
                        n<> u<177> t<Param_assignment> p<178> c<170> l<18:12> el<18:35>
                          n<A> u<170> t<STRING_CONST> p<177> s<176> l<18:12> el<18:13>
                          n<> u<176> t<Constant_param_expression> p<177> c<175> l<18:16> el<18:35>
                            n<> u<175> t<Constant_mintypmax_expression> p<176> c<174> l<18:16> el<18:35>
                              n<> u<174> t<Constant_expression> p<175> c<173> l<18:16> el<18:35>
                                n<> u<173> t<Constant_primary> p<174> c<172> l<18:16> el<18:35>
                                  n<> u<172> t<Primary_literal> p<173> c<171> l<18:16> el<18:35>
                                    n<68'h200000000000000> u<171> t<INT_CONST> p<172> l<18:16> el<18:35>
        n<> u<220> t<Module_item> p<222> c<219> s<221> l<19:2> el<19:26>
          n<> u<219> t<Non_port_module_item> p<220> c<218> l<19:2> el<19:26>
            n<> u<218> t<Module_or_generate_item> p<219> c<217> l<19:2> el<19:26>
              n<> u<217> t<Module_common_item> p<218> c<216> l<19:2> el<19:26>
                n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<19:2> el<19:26>
                  n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<19:2> el<19:26>
                    n<> u<214> t<Parameter_declaration> p<215> c<186> l<19:2> el<19:25>
                      n<> u<186> t<Data_type_or_implicit> p<214> s<213> l<19:12> el<19:12>
                      n<> u<213> t<List_of_param_assignments> p<214> c<212> l<19:12> el<19:25>
                        n<> u<212> t<Param_assignment> p<213> c<187> l<19:12> el<19:25>
                          n<B> u<187> t<STRING_CONST> p<212> s<211> l<19:12> el<19:13>
                          n<> u<211> t<Constant_param_expression> p<212> c<210> l<19:16> el<19:25>
                            n<> u<210> t<Constant_mintypmax_expression> p<211> c<209> l<19:16> el<19:25>
                              n<> u<209> t<Constant_expression> p<210> c<208> l<19:16> el<19:25>
                                n<> u<208> t<Constant_primary> p<209> c<188> l<19:16> el<19:25>
                                  n<A> u<188> t<STRING_CONST> p<208> s<207> l<19:16> el<19:17>
                                  n<> u<207> t<Constant_select> p<208> c<189> l<19:17> el<19:25>
                                    n<> u<189> t<Constant_bit_select> p<207> s<206> l<19:17> el<19:17>
                                    n<> u<206> t<Constant_part_select_range> p<207> c<205> l<19:18> el<19:24>
                                      n<> u<205> t<Constant_indexed_range> p<206> c<199> l<19:18> el<19:24>
                                        n<> u<199> t<Constant_expression> p<205> c<193> s<200> l<19:18> el<19:21>
                                          n<> u<193> t<Constant_expression> p<199> c<192> s<198> l<19:18> el<19:19>
                                            n<> u<192> t<Constant_primary> p<193> c<191> l<19:18> el<19:19>
                                              n<> u<191> t<Primary_literal> p<192> c<190> l<19:18> el<19:19>
                                                n<8> u<190> t<INT_CONST> p<191> l<19:18> el<19:19>
                                          n<> u<198> t<BinOp_Mult> p<199> s<197> l<19:19> el<19:20>
                                          n<> u<197> t<Constant_expression> p<199> c<196> l<19:20> el<19:21>
                                            n<> u<196> t<Constant_primary> p<197> c<195> l<19:20> el<19:21>
                                              n<> u<195> t<Primary_literal> p<196> c<194> l<19:20> el<19:21>
                                                n<4> u<194> t<INT_CONST> p<195> l<19:20> el<19:21>
                                        n<> u<200> t<IncPartSelectOp> p<205> s<204> l<19:21> el<19:23>
                                        n<> u<204> t<Constant_expression> p<205> c<203> l<19:23> el<19:24>
                                          n<> u<203> t<Constant_primary> p<204> c<202> l<19:23> el<19:24>
                                            n<> u<202> t<Primary_literal> p<203> c<201> l<19:23> el<19:24>
                                              n<4> u<201> t<INT_CONST> p<202> l<19:23> el<19:24>
        n<> u<221> t<ENDMODULE> p<222> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: No timescale set for "tlul_fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: No timescale set for "tlul_socket_1n".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: No timescale set for "xbar_main".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: Compile module "work@tlul_socket_1n".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: Compile module "work@xbar_main".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
BitTypespec                                            1
Constant                                               8
Design                                                 1
GenFor                                                 1
IndexedPartSelect                                      1
IntTypespec                                            2
Module                                                 4
ModuleTypespec                                         2
Operation                                              5
PackedArrayTypespec                                    1
ParamAssign                                            5
Parameter                                              5
Range                                                  1
RefModule                                              2
RefObj                                                 4
RefTypespec                                            4
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tlul_fifo_sync
  |vpiParameter:
  \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_fifo_sync.ReqDepth), line:2:35, endln:2:47
      |vpiParent:
      \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
      |vpiFullName:work@tlul_fifo_sync.ReqDepth
      |vpiActual:
      \_IntTypespec: , line:2:35, endln:2:47
    |vpiName:ReqDepth
    |vpiFullName:work@tlul_fifo_sync.ReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:2:48, endln:2:56
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiLhs:
    \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
  |vpiTypedef:
  \_IntTypespec: , line:2:35, endln:2:47
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
  |vpiImportTypespec:
  \_IntTypespec: , line:2:35, endln:2:47
  |vpiDefName:work@tlul_fifo_sync
|vpiAllModules:
\_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tlul_socket_1n
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.N), line:5:35, endln:5:47
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
      |vpiFullName:work@tlul_socket_1n.N
      |vpiActual:
      \_IntTypespec: , line:5:35, endln:5:47
    |vpiName:N
    |vpiFullName:work@tlul_socket_1n.N
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.DReqDepth), line:5:61, endln:5:74
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |vpiActual:
      \_PackedArrayTypespec: , line:5:61, endln:5:74
    |vpiName:DReqDepth
    |vpiFullName:work@tlul_socket_1n.DReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:5:48, endln:5:49
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
  |vpiParamAssign:
  \_ParamAssign: , line:5:75, endln:5:84
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
  |vpiInternalScope:
  \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiFullName:work@tlul_socket_1n
    |vpiVariables:
    \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:gen_dfifo
      |vpiFullName:work@tlul_socket_1n.gen_dfifo
      |vpiTypedef:
      \_ModuleTypespec: (tlul_fifo_sync), line:7:5, endln:7:19
        |vpiParent:
        \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
        |vpiName:tlul_fifo_sync
      |vpiImportTypespec:
      \_ModuleTypespec: (tlul_fifo_sync), line:7:5, endln:7:19
      |vpiStmt:
      \_RefModule: work@tlul_fifo_sync (fifo_d), line:7:5, endln:7:19
        |vpiParent:
        \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
        |vpiName:fifo_d
        |vpiDefName:work@tlul_fifo_sync
        |vpiActual:
        \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiImportTypespec:
    \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
    |vpiImportTypespec:
    \_LogicNet: (work@tlul_socket_1n.i), line:6:23, endln:6:24
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@tlul_socket_1n.i), line:6:31, endln:6:32
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:6:8, endln:6:20
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiRhs:
      \_Constant: , line:6:19, endln:6:20
        |vpiParent:
        \_Assignment: , line:6:8, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
    |vpiCondition:
    \_Operation: , line:6:23, endln:6:28
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.i), line:6:23, endln:6:24
        |vpiParent:
        \_Operation: , line:6:23, endln:6:28
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_LogicNet: (work@tlul_socket_1n.i), line:6:23, endln:6:24
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.N), line:6:27, endln:6:28
        |vpiParent:
        \_Operation: , line:6:23, endln:6:28
        |vpiName:N
        |vpiFullName:work@tlul_socket_1n.N
        |vpiActual:
        \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiForIncStmt:
    \_Operation: , line:6:31, endln:6:34
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.i), line:6:31, endln:6:32
        |vpiParent:
        \_Operation: , line:6:31, endln:6:34
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_LogicNet: (work@tlul_socket_1n.i), line:6:31, endln:6:32
    |vpiStmt:
    \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
  |vpiTypedef:
  \_IntTypespec: , line:5:35, endln:5:47
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiTypedef:
  \_BitTypespec: , line:5:61, endln:5:64
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:5:61, endln:5:74
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiRange:
    \_Range: , line:5:65, endln:5:74
      |vpiParent:
      \_PackedArrayTypespec: , line:5:61, endln:5:74
      |vpiLeftRange:
      \_Operation: , line:5:66, endln:5:71
        |vpiParent:
        \_Range: , line:5:65, endln:5:74
        |vpiOpType:11
        |vpiOperand:
        \_Operation: , line:5:66, endln:5:69
          |vpiParent:
          \_Operation: , line:5:66, endln:5:71
          |vpiOpType:25
          |vpiOperand:
          \_RefObj: (work@tlul_socket_1n.N), line:5:66, endln:5:67
            |vpiParent:
            \_Operation: , line:5:66, endln:5:69
            |vpiName:N
            |vpiFullName:work@tlul_socket_1n.N
            |vpiActual:
            \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
          |vpiOperand:
          \_Constant: , line:5:68, endln:5:69
            |vpiParent:
            \_Operation: , line:5:66, endln:5:69
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:70, endln:5:71
          |vpiParent:
          \_Operation: , line:5:66, endln:5:71
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:72, endln:5:73
        |vpiParent:
        \_Range: , line:5:65, endln:5:74
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@tlul_socket_1n), line:5:61, endln:5:64
      |vpiParent:
      \_PackedArrayTypespec: , line:5:61, endln:5:74
      |vpiFullName:work@tlul_socket_1n
      |vpiActual:
      \_BitTypespec: , line:5:61, endln:5:64
  |vpiImportTypespec:
  \_IntTypespec: , line:5:35, endln:5:47
  |vpiImportTypespec:
  \_BitTypespec: , line:5:61, endln:5:64
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:5:61, endln:5:74
  |vpiDefName:work@tlul_socket_1n
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.A), line:18:12, endln:18:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |HEX:200000000000000
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_Parameter: (work@top.B), line:19:12, endln:19:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParamAssign:
  \_ParamAssign: , line:18:12, endln:18:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:18:16, endln:18:35
      |vpiParent:
      \_ParamAssign: , line:18:12, endln:18:35
      |vpiDecompile:68'h200000000000000
      |vpiSize:68
      |HEX:200000000000000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.A), line:18:12, endln:18:35
  |vpiParamAssign:
  \_ParamAssign: , line:19:12, endln:19:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
      |vpiParent:
      \_ParamAssign: , line:19:12, endln:19:25
      |vpiName:A
      |vpiFullName:work@top.A
      |vpiDefName:A
      |vpiActual:
      \_Parameter: (work@top.A), line:18:12, endln:18:35
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:19:18, endln:19:21
        |vpiParent:
        \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:19:18, endln:19:19
          |vpiParent:
          \_Operation: , line:19:18, endln:19:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:19:20, endln:19:21
          |vpiParent:
          \_Operation: , line:19:18, endln:19:21
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:19:23, endln:19:24
        |vpiParent:
        \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.B), line:19:12, endln:19:25
  |vpiDefName:work@top
|vpiAllModules:
\_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@xbar_main
  |vpiTypedef:
  \_ModuleTypespec: (tlul_socket_1n), line:12:3, endln:12:17
    |vpiParent:
    \_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:tlul_socket_1n
  |vpiImportTypespec:
  \_ModuleTypespec: (tlul_socket_1n), line:12:3, endln:12:17
  |vpiDefName:work@xbar_main
  |vpiRefModule:
  \_RefModule: work@tlul_socket_1n (u_s1n_25), line:12:3, endln:12:17
    |vpiParent:
    \_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:u_s1n_25
    |vpiDefName:work@tlul_socket_1n
    |vpiActual:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
