
OyznFCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d9c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c1c  0801db58  0801db58  0002db58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e774  0801e774  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  0801e774  0801e774  0002e774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e77c  0801e77c  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e77c  0801e77c  0002e77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e780  0801e780  0002e780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000430  20000000  0801e784  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .nzds         0000000c  20000430  0801ebb4  00030430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000bcc0  2000043c  0801ebc0  0003043c  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  2000c0fc  0801ebc0  0003c0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000587d1  00000000  00000000  0003046c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000c4c9  00000000  00000000  00088c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002e90  00000000  00000000  00095108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002a08  00000000  00000000  00097f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032f15  00000000  00000000  0009a9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004fc79  00000000  00000000  000cd8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e951b  00000000  00000000  0011d52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00206a49  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cbc4  00000000  00000000  00206a9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000043c 	.word	0x2000043c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801db40 	.word	0x0801db40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000440 	.word	0x20000440
 80001cc:	0801db40 	.word	0x0801db40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9b9 	b.w	8000f3c <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
return 0;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <vApplicationGetIdleTaskMemory+0x30>)
 8000f92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000458 	.word	0x20000458
 8000fac:	200004bc 	.word	0x200004bc

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb6:	f001 fcf1 	bl	800299c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fba:	f000 f83b 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbe:	f000 fb93 	bl	80016e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc2:	f000 fb2b 	bl	800161c <MX_DMA_Init>
  MX_SPI1_Init();
 8000fc6:	f000 f91f 	bl	8001208 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000fca:	f000 f8ef 	bl	80011ac <MX_I2C1_Init>
  MX_SPI3_Init();
 8000fce:	f000 f987 	bl	80012e0 <MX_SPI3_Init>
  MX_FATFS_Init();
 8000fd2:	f008 fb6d 	bl	80096b0 <MX_FATFS_Init>
  MX_USART1_Init();
 8000fd6:	f000 faf5 	bl	80015c4 <MX_USART1_Init>
  MX_ADC1_Init();
 8000fda:	f000 f895 	bl	8001108 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000fde:	f000 f949 	bl	8001274 <MX_SPI2_Init>
  MX_UART4_Init();
 8000fe2:	f000 fac5 	bl	8001570 <MX_UART4_Init>
  MX_TIM3_Init();
 8000fe6:	f000 fa09 	bl	80013fc <MX_TIM3_Init>
  MX_TIM9_Init();
 8000fea:	f000 fa81 	bl	80014f0 <MX_TIM9_Init>
  MX_TIM2_Init();
 8000fee:	f000 f9ad 	bl	800134c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  systemInit();			/**/
 8000ff2:	f013 fc14 	bl	801481e <systemInit>
  //TestFatfs();
  HAL_TIM_IC_Start_IT(&htim9,TIM_CHANNEL_2);
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	480b      	ldr	r0, [pc, #44]	; (8001028 <main+0x78>)
 8000ffa:	f006 fe75 	bl	8007ce8 <HAL_TIM_IC_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <main+0x7c>)
 8001000:	1d3c      	adds	r4, r7, #4
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2100      	movs	r1, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f008 fc2d 	bl	8009874 <osThreadCreate>
 800101a:	4603      	mov	r3, r0
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <main+0x80>)
 800101e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001020:	f008 fc21 	bl	8009866 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001024:	e7fe      	b.n	8001024 <main+0x74>
 8001026:	bf00      	nop
 8001028:	20008b4c 	.word	0x20008b4c
 800102c:	0801db64 	.word	0x0801db64
 8001030:	200087d4 	.word	0x200087d4

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	; 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0320 	add.w	r3, r7, #32
 800103e:	2230      	movs	r2, #48	; 0x30
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f018 fe48 	bl	8019cd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <SystemClock_Config+0xcc>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001060:	4a27      	ldr	r2, [pc, #156]	; (8001100 <SystemClock_Config+0xcc>)
 8001062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001066:	6413      	str	r3, [r2, #64]	; 0x40
 8001068:	4b25      	ldr	r3, [pc, #148]	; (8001100 <SystemClock_Config+0xcc>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	4b22      	ldr	r3, [pc, #136]	; (8001104 <SystemClock_Config+0xd0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a21      	ldr	r2, [pc, #132]	; (8001104 <SystemClock_Config+0xd0>)
 800107e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <SystemClock_Config+0xd0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001090:	2301      	movs	r3, #1
 8001092:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001094:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	2302      	movs	r3, #2
 800109c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800109e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010a4:	2304      	movs	r3, #4
 80010a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010a8:	23a8      	movs	r3, #168	; 0xa8
 80010aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010ac:	2302      	movs	r3, #2
 80010ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010b0:	2307      	movs	r3, #7
 80010b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b4:	f107 0320 	add.w	r3, r7, #32
 80010b8:	4618      	mov	r0, r3
 80010ba:	f004 fe21 	bl	8005d00 <HAL_RCC_OscConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010c4:	f000 fc74 	bl	80019b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c8:	230f      	movs	r3, #15
 80010ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010cc:	2302      	movs	r3, #2
 80010ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2105      	movs	r1, #5
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 f882 	bl	80061f0 <HAL_RCC_ClockConfig>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010f2:	f000 fc5d 	bl	80019b0 <Error_Handler>
  }
}
 80010f6:	bf00      	nop
 80010f8:	3750      	adds	r7, #80	; 0x50
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40007000 	.word	0x40007000

08001108 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	463b      	mov	r3, r7
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_ADC1_Init+0x98>)
 800111c:	4a21      	ldr	r2, [pc, #132]	; (80011a4 <MX_ADC1_Init+0x9c>)
 800111e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001120:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001122:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001126:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_ADC1_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001136:	2201      	movs	r2, #1
 8001138:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_ADC1_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_ADC1_Init+0x98>)
 800114a:	4a17      	ldr	r2, [pc, #92]	; (80011a8 <MX_ADC1_Init+0xa0>)
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001156:	2201      	movs	r2, #1
 8001158:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_ADC1_Init+0x98>)
 800115c:	2201      	movs	r2, #1
 800115e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001164:	2201      	movs	r2, #1
 8001166:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_ADC1_Init+0x98>)
 800116a:	f001 fc7d 	bl	8002a68 <HAL_ADC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 fc1c 	bl	80019b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001178:	230f      	movs	r3, #15
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800117c:	2301      	movs	r3, #1
 800117e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001180:	2303      	movs	r3, #3
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_ADC1_Init+0x98>)
 800118a:	f001 fddf 	bl	8002d4c <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001194:	f000 fc0c 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20008a44 	.word	0x20008a44
 80011a4:	40012000 	.word	0x40012000
 80011a8:	0f000001 	.word	0x0f000001

080011ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b0:	4b12      	ldr	r3, [pc, #72]	; (80011fc <MX_I2C1_Init+0x50>)
 80011b2:	4a13      	ldr	r2, [pc, #76]	; (8001200 <MX_I2C1_Init+0x54>)
 80011b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_I2C1_Init+0x50>)
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <MX_I2C1_Init+0x58>)
 80011ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <MX_I2C1_Init+0x50>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 20;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_I2C1_Init+0x50>)
 80011c4:	2214      	movs	r2, #20
 80011c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_I2C1_Init+0x50>)
 80011ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d0:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e8:	4804      	ldr	r0, [pc, #16]	; (80011fc <MX_I2C1_Init+0x50>)
 80011ea:	f003 fab3 	bl	8004754 <HAL_I2C_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f4:	f000 fbdc 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200088f0 	.word	0x200088f0
 8001200:	40005400 	.word	0x40005400
 8001204:	000186a0 	.word	0x000186a0

08001208 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_SPI1_Init+0x64>)
 800120e:	4a18      	ldr	r2, [pc, #96]	; (8001270 <MX_SPI1_Init+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <MX_SPI1_Init+0x64>)
 8001214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_SPI1_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_SPI1_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_SPI1_Init+0x64>)
 8001228:	2202      	movs	r2, #2
 800122a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_SPI1_Init+0x64>)
 800122e:	2201      	movs	r2, #1
 8001230:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_SPI1_Init+0x64>)
 8001234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001238:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_SPI1_Init+0x64>)
 800123c:	2230      	movs	r2, #48	; 0x30
 800123e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_SPI1_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_SPI1_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_SPI1_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_SPI1_Init+0x64>)
 8001254:	220a      	movs	r2, #10
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_SPI1_Init+0x64>)
 800125a:	f005 f9f7 	bl	800664c <HAL_SPI_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001264:	f000 fba4 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20008bd8 	.word	0x20008bd8
 8001270:	40013000 	.word	0x40013000

08001274 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_SPI2_Init+0x64>)
 800127a:	4a18      	ldr	r2, [pc, #96]	; (80012dc <MX_SPI2_Init+0x68>)
 800127c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001280:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001284:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <MX_SPI2_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_SPI2_Init+0x64>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012c0:	220a      	movs	r2, #10
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012c6:	f005 f9c1 	bl	800664c <HAL_SPI_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80012d0:	f000 fb6e 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20008838 	.word	0x20008838
 80012dc:	40003800 	.word	0x40003800

080012e0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_SPI3_Init+0x64>)
 80012e6:	4a18      	ldr	r2, [pc, #96]	; (8001348 <MX_SPI3_Init+0x68>)
 80012e8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <MX_SPI3_Init+0x64>)
 80012ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_SPI3_Init+0x64>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_SPI3_Init+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_SPI3_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_SPI3_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_SPI3_Init+0x64>)
 800130c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001310:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_SPI3_Init+0x64>)
 8001314:	2208      	movs	r2, #8
 8001316:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_SPI3_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_SPI3_Init+0x64>)
 8001320:	2200      	movs	r2, #0
 8001322:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001324:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_SPI3_Init+0x64>)
 8001326:	2200      	movs	r2, #0
 8001328:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_SPI3_Init+0x64>)
 800132c:	220a      	movs	r2, #10
 800132e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <MX_SPI3_Init+0x64>)
 8001332:	f005 f98b 	bl	800664c <HAL_SPI_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800133c:	f000 fb38 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000898c 	.word	0x2000898c
 8001348:	40003c00 	.word	0x40003c00

0800134c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	615a      	str	r2, [r3, #20]
 800136c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800136e:	4b22      	ldr	r3, [pc, #136]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001370:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001374:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001376:	4b20      	ldr	r3, [pc, #128]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001378:	2200      	movs	r2, #0
 800137a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <MX_TIM2_Init+0xac>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105 - 1;
 8001382:	4b1d      	ldr	r3, [pc, #116]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001384:	2268      	movs	r2, #104	; 0x68
 8001386:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <MX_TIM2_Init+0xac>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001394:	4818      	ldr	r0, [pc, #96]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001396:	f006 faf1 	bl	800797c <HAL_TIM_OC_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80013a0:	f000 fb06 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a4:	2300      	movs	r3, #0
 80013a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	4619      	mov	r1, r3
 80013b2:	4811      	ldr	r0, [pc, #68]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013b4:	f007 fc8e 	bl	8008cd4 <HAL_TIMEx_MasterConfigSynchronization>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80013be:	f000 faf7 	bl	80019b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013c2:	2330      	movs	r3, #48	; 0x30
 80013c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2200      	movs	r2, #0
 80013d6:	4619      	mov	r1, r3
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013da:	f006 feb5 	bl	8008148 <HAL_TIM_OC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80013e4:	f000 fae4 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013ea:	f000 ff0f 	bl	800220c <HAL_TIM_MspPostInit>

}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20008c30 	.word	0x20008c30

080013fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141e:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001420:	4a32      	ldr	r2, [pc, #200]	; (80014ec <MX_TIM3_Init+0xf0>)
 8001422:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 8001424:	4b30      	ldr	r3, [pc, #192]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001426:	2204      	movs	r2, #4
 8001428:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <MX_TIM3_Init+0xec>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001430:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001432:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001436:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b2b      	ldr	r3, [pc, #172]	; (80014e8 <MX_TIM3_Init+0xec>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001440:	2280      	movs	r2, #128	; 0x80
 8001442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001444:	4828      	ldr	r0, [pc, #160]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001446:	f006 fae8 	bl	8007a1a <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001450:	f000 faae 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4619      	mov	r1, r3
 8001462:	4821      	ldr	r0, [pc, #132]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001464:	f007 fc36 	bl	8008cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800146e:	f000 fa9f 	bl	80019b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	; 0x60
 8001474:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	4619      	mov	r1, r3
 8001488:	4817      	ldr	r0, [pc, #92]	; (80014e8 <MX_TIM3_Init+0xec>)
 800148a:	f006 ff55 	bl	8008338 <HAL_TIM_PWM_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001494:	f000 fa8c 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2204      	movs	r2, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4812      	ldr	r0, [pc, #72]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014a0:	f006 ff4a 	bl	8008338 <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014aa:	f000 fa81 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2208      	movs	r2, #8
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014b6:	f006 ff3f 	bl	8008338 <HAL_TIM_PWM_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80014c0:	f000 fa76 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	220c      	movs	r2, #12
 80014c8:	4619      	mov	r1, r3
 80014ca:	4807      	ldr	r0, [pc, #28]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014cc:	f006 ff34 	bl	8008338 <HAL_TIM_PWM_ConfigChannel>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80014d6:	f000 fa6b 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014da:	4803      	ldr	r0, [pc, #12]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014dc:	f000 fe96 	bl	800220c <HAL_TIM_MspPostInit>

}
 80014e0:	bf00      	nop
 80014e2:	3728      	adds	r7, #40	; 0x28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20008944 	.word	0x20008944
 80014ec:	40000400 	.word	0x40000400

080014f0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80014f6:	463b      	mov	r3, r7
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <MX_TIM9_Init+0x78>)
 8001504:	4a19      	ldr	r2, [pc, #100]	; (800156c <MX_TIM9_Init+0x7c>)
 8001506:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8001508:	4b17      	ldr	r3, [pc, #92]	; (8001568 <MX_TIM9_Init+0x78>)
 800150a:	22a7      	movs	r2, #167	; 0xa7
 800150c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <MX_TIM9_Init+0x78>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MX_TIM9_Init+0x78>)
 8001516:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800151a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <MX_TIM9_Init+0x78>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <MX_TIM9_Init+0x78>)
 8001524:	2280      	movs	r2, #128	; 0x80
 8001526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8001528:	480f      	ldr	r0, [pc, #60]	; (8001568 <MX_TIM9_Init+0x78>)
 800152a:	f006 fb8d 	bl	8007c48 <HAL_TIM_IC_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001534:	f000 fa3c 	bl	80019b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001538:	2300      	movs	r3, #0
 800153a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800153c:	2301      	movs	r3, #1
 800153e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 8001544:	2308      	movs	r3, #8
 8001546:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001548:	463b      	mov	r3, r7
 800154a:	2204      	movs	r2, #4
 800154c:	4619      	mov	r1, r3
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <MX_TIM9_Init+0x78>)
 8001550:	f006 fe56 	bl	8008200 <HAL_TIM_IC_ConfigChannel>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 800155a:	f000 fa29 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20008b4c 	.word	0x20008b4c
 800156c:	40014000 	.word	0x40014000

08001570 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <MX_UART4_Init+0x4c>)
 8001576:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <MX_UART4_Init+0x50>)
 8001578:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <MX_UART4_Init+0x4c>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <MX_UART4_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <MX_UART4_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <MX_UART4_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <MX_UART4_Init+0x4c>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <MX_UART4_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <MX_UART4_Init+0x4c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015a6:	4805      	ldr	r0, [pc, #20]	; (80015bc <MX_UART4_Init+0x4c>)
 80015a8:	f007 fc24 	bl	8008df4 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80015b2:	f000 f9fd 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20008b94 	.word	0x20008b94
 80015c0:	40004c00 	.word	0x40004c00

080015c4 <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <MX_USART1_Init+0x50>)
 80015ca:	4a13      	ldr	r2, [pc, #76]	; (8001618 <MX_USART1_Init+0x54>)
 80015cc:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <MX_USART1_Init+0x50>)
 80015d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d4:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 80015d6:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <MX_USART1_Init+0x50>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 80015dc:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <MX_USART1_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <MX_USART1_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 80015e8:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <MX_USART1_Init+0x50>)
 80015ea:	220c      	movs	r2, #12
 80015ec:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <MX_USART1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80015f4:	4b07      	ldr	r3, [pc, #28]	; (8001614 <MX_USART1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <MX_USART1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001600:	4804      	ldr	r0, [pc, #16]	; (8001614 <MX_USART1_Init+0x50>)
 8001602:	f007 fe0d 	bl	8009220 <HAL_USART_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 800160c:	f000 f9d0 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20008cd8 	.word	0x20008cd8
 8001618:	40011000 	.word	0x40011000

0800161c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b2f      	ldr	r3, [pc, #188]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a2e      	ldr	r2, [pc, #184]	; (80016e4 <MX_DMA_Init+0xc8>)
 800162c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b2c      	ldr	r3, [pc, #176]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	603b      	str	r3, [r7, #0]
 8001642:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a27      	ldr	r2, [pc, #156]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001648:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b25      	ldr	r3, [pc, #148]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 7, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2107      	movs	r1, #7
 800165e:	200b      	movs	r0, #11
 8001660:	f001 fecc 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001664:	200b      	movs	r0, #11
 8001666:	f001 fee5 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 7, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2107      	movs	r1, #7
 800166e:	200d      	movs	r0, #13
 8001670:	f001 fec4 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001674:	200d      	movs	r0, #13
 8001676:	f001 fedd 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2105      	movs	r1, #5
 800167e:	2010      	movs	r0, #16
 8001680:	f001 febc 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001684:	2010      	movs	r0, #16
 8001686:	f001 fed5 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 7, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2107      	movs	r1, #7
 800168e:	2011      	movs	r0, #17
 8001690:	f001 feb4 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001694:	2011      	movs	r0, #17
 8001696:	f001 fecd 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 7, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2107      	movs	r1, #7
 800169e:	202f      	movs	r0, #47	; 0x2f
 80016a0:	f001 feac 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80016a4:	202f      	movs	r0, #47	; 0x2f
 80016a6:	f001 fec5 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 7, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2107      	movs	r1, #7
 80016ae:	2038      	movs	r0, #56	; 0x38
 80016b0:	f001 fea4 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016b4:	2038      	movs	r0, #56	; 0x38
 80016b6:	f001 febd 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 7, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2107      	movs	r1, #7
 80016be:	203c      	movs	r0, #60	; 0x3c
 80016c0:	f001 fe9c 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016c4:	203c      	movs	r0, #60	; 0x3c
 80016c6:	f001 feb5 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 7, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2107      	movs	r1, #7
 80016ce:	2044      	movs	r0, #68	; 0x44
 80016d0:	f001 fe94 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80016d4:	2044      	movs	r0, #68	; 0x44
 80016d6:	f001 fead 	bl	8003434 <HAL_NVIC_EnableIRQ>

}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	4b4e      	ldr	r3, [pc, #312]	; (800183c <MX_GPIO_Init+0x154>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a4d      	ldr	r2, [pc, #308]	; (800183c <MX_GPIO_Init+0x154>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b4b      	ldr	r3, [pc, #300]	; (800183c <MX_GPIO_Init+0x154>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	4b47      	ldr	r3, [pc, #284]	; (800183c <MX_GPIO_Init+0x154>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a46      	ldr	r2, [pc, #280]	; (800183c <MX_GPIO_Init+0x154>)
 8001724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b44      	ldr	r3, [pc, #272]	; (800183c <MX_GPIO_Init+0x154>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	4b40      	ldr	r3, [pc, #256]	; (800183c <MX_GPIO_Init+0x154>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a3f      	ldr	r2, [pc, #252]	; (800183c <MX_GPIO_Init+0x154>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b3d      	ldr	r3, [pc, #244]	; (800183c <MX_GPIO_Init+0x154>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	4b39      	ldr	r3, [pc, #228]	; (800183c <MX_GPIO_Init+0x154>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a38      	ldr	r2, [pc, #224]	; (800183c <MX_GPIO_Init+0x154>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b36      	ldr	r3, [pc, #216]	; (800183c <MX_GPIO_Init+0x154>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BEEP_Pin|Flash_CS_Pin|CD_CS_Pin|MPU_CS_Pin, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	f242 0107 	movw	r1, #8199	; 0x2007
 8001774:	4832      	ldr	r0, [pc, #200]	; (8001840 <MX_GPIO_Init+0x158>)
 8001776:	f002 ffb9 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AT7456_CS_Pin|LED_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001780:	4830      	ldr	r0, [pc, #192]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001782:	f002 ffb3 	bl	80046ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BEEP_Pin Flash_CS_Pin CD_CS_Pin */
  GPIO_InitStruct.Pin = BEEP_Pin|Flash_CS_Pin|CD_CS_Pin;
 8001786:	f242 0303 	movw	r3, #8195	; 0x2003
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4828      	ldr	r0, [pc, #160]	; (8001840 <MX_GPIO_Init+0x158>)
 80017a0:	f002 fd0c 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_CS_Pin */
  GPIO_InitStruct.Pin = MPU_CS_Pin;
 80017a4:	2304      	movs	r3, #4
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b0:	2302      	movs	r3, #2
 80017b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU_CS_GPIO_Port, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	4821      	ldr	r0, [pc, #132]	; (8001840 <MX_GPIO_Init+0x158>)
 80017bc:	f002 fcfe 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017c0:	2308      	movs	r3, #8
 80017c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	481a      	ldr	r0, [pc, #104]	; (8001840 <MX_GPIO_Init+0x158>)
 80017d6:	f002 fcf1 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AT7456_CS_Pin LED_Pin */
  GPIO_InitStruct.Pin = AT7456_CS_Pin|LED_Pin;
 80017da:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e0:	2301      	movs	r3, #1
 80017e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	4814      	ldr	r0, [pc, #80]	; (8001844 <MX_GPIO_Init+0x15c>)
 80017f4:	f002 fce2 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Detect_Pin */
  GPIO_InitStruct.Pin = USB_Detect_Pin;
 80017f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Detect_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	480d      	ldr	r0, [pc, #52]	; (8001844 <MX_GPIO_Init+0x15c>)
 800180e:	f002 fcd5 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001812:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001824:	230a      	movs	r3, #10
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	; (8001848 <MX_GPIO_Init+0x160>)
 8001830:	f002 fcc4 	bl	80041bc <HAL_GPIO_Init>

}
 8001834:	bf00      	nop
 8001836:	3728      	adds	r7, #40	; 0x28
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	40020800 	.word	0x40020800
 8001844:	40020400 	.word	0x40020400
 8001848:	40020000 	.word	0x40020000

0800184c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af02      	add	r7, sp, #8
 8001852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	taskENTER_CRITICAL();	/**/
 8001854:	f00a f9be 	bl	800bbd4 <vPortEnterCritical>
	xTaskCreate(sensorsTask, "SENSORS", 800, NULL, 5, NULL);			/**/
 8001858:	2300      	movs	r3, #0
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	2305      	movs	r3, #5
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2300      	movs	r3, #0
 8001862:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001866:	4934      	ldr	r1, [pc, #208]	; (8001938 <StartDefaultTask+0xec>)
 8001868:	4834      	ldr	r0, [pc, #208]	; (800193c <StartDefaultTask+0xf0>)
 800186a:	f008 ff92 	bl	800a792 <xTaskCreate>
	xTaskCreate(stabilizerTask, "STABILIZER", 500, NULL, 5, NULL);		/**/
 800186e:	2300      	movs	r3, #0
 8001870:	9301      	str	r3, [sp, #4]
 8001872:	2305      	movs	r3, #5
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2300      	movs	r3, #0
 8001878:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800187c:	4930      	ldr	r1, [pc, #192]	; (8001940 <StartDefaultTask+0xf4>)
 800187e:	4831      	ldr	r0, [pc, #196]	; (8001944 <StartDefaultTask+0xf8>)
 8001880:	f008 ff87 	bl	800a792 <xTaskCreate>
	xTaskCreate(ppmTask, "PPM", 150, NULL, 4, NULL);					/*PPM*/
 8001884:	2300      	movs	r3, #0
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2304      	movs	r3, #4
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2296      	movs	r2, #150	; 0x96
 8001890:	492d      	ldr	r1, [pc, #180]	; (8001948 <StartDefaultTask+0xfc>)
 8001892:	482e      	ldr	r0, [pc, #184]	; (800194c <StartDefaultTask+0x100>)
 8001894:	f008 ff7d 	bl	800a792 <xTaskCreate>
	xTaskCreate(rxTask, "RX_TASK", 150, NULL, 4, NULL);					/**/
 8001898:	2300      	movs	r3, #0
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	2304      	movs	r3, #4
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2300      	movs	r3, #0
 80018a2:	2296      	movs	r2, #150	; 0x96
 80018a4:	492a      	ldr	r1, [pc, #168]	; (8001950 <StartDefaultTask+0x104>)
 80018a6:	482b      	ldr	r0, [pc, #172]	; (8001954 <StartDefaultTask+0x108>)
 80018a8:	f008 ff73 	bl	800a792 <xTaskCreate>
	xTaskCreate(usblinkRxTask, "USBLINK_RX", 200, NULL, 3, NULL);		/*usb*/
 80018ac:	2300      	movs	r3, #0
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2303      	movs	r3, #3
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	22c8      	movs	r2, #200	; 0xc8
 80018b8:	4927      	ldr	r1, [pc, #156]	; (8001958 <StartDefaultTask+0x10c>)
 80018ba:	4828      	ldr	r0, [pc, #160]	; (800195c <StartDefaultTask+0x110>)
 80018bc:	f008 ff69 	bl	800a792 <xTaskCreate>
	xTaskCreate(usblinkTxTask, "USBLINK_TX", 200, NULL, 3, NULL);		/*usb*/
 80018c0:	2300      	movs	r3, #0
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2303      	movs	r3, #3
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2300      	movs	r3, #0
 80018ca:	22c8      	movs	r2, #200	; 0xc8
 80018cc:	4924      	ldr	r1, [pc, #144]	; (8001960 <StartDefaultTask+0x114>)
 80018ce:	4825      	ldr	r0, [pc, #148]	; (8001964 <StartDefaultTask+0x118>)
 80018d0:	f008 ff5f 	bl	800a792 <xTaskCreate>
	xTaskCreate(atkpTxTask, "ATKP_TX", 150, NULL, 3, NULL);				/*atkp*/
 80018d4:	2300      	movs	r3, #0
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	2303      	movs	r3, #3
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2300      	movs	r3, #0
 80018de:	2296      	movs	r2, #150	; 0x96
 80018e0:	4921      	ldr	r1, [pc, #132]	; (8001968 <StartDefaultTask+0x11c>)
 80018e2:	4822      	ldr	r0, [pc, #136]	; (800196c <StartDefaultTask+0x120>)
 80018e4:	f008 ff55 	bl	800a792 <xTaskCreate>
	xTaskCreate(atkpRxAnlTask, "ATKP_RX_ANL", 300, NULL, 3, NULL);		/*atkp*/
 80018e8:	2300      	movs	r3, #0
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2303      	movs	r3, #3
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2300      	movs	r3, #0
 80018f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80018f6:	491e      	ldr	r1, [pc, #120]	; (8001970 <StartDefaultTask+0x124>)
 80018f8:	481e      	ldr	r0, [pc, #120]	; (8001974 <StartDefaultTask+0x128>)
 80018fa:	f008 ff4a 	bl	800a792 <xTaskCreate>
	xTaskCreate(pmTask, "PWRMGNT", 150, NULL, 1, NULL);					/**/
 80018fe:	2300      	movs	r3, #0
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2301      	movs	r3, #1
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	2300      	movs	r3, #0
 8001908:	2296      	movs	r2, #150	; 0x96
 800190a:	491b      	ldr	r1, [pc, #108]	; (8001978 <StartDefaultTask+0x12c>)
 800190c:	481b      	ldr	r0, [pc, #108]	; (800197c <StartDefaultTask+0x130>)
 800190e:	f008 ff40 	bl	800a792 <xTaskCreate>
	//xTaskCreate(beeperTask, "BEEPER", 200, NULL, 2, NULL);			/**/
	xTaskCreate(configParamTask, "CONFIG_TASK", 150, NULL, 1, NULL);	/**/
 8001912:	2300      	movs	r3, #0
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	2301      	movs	r3, #1
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	2300      	movs	r3, #0
 800191c:	2296      	movs	r2, #150	; 0x96
 800191e:	4918      	ldr	r1, [pc, #96]	; (8001980 <StartDefaultTask+0x134>)
 8001920:	4818      	ldr	r0, [pc, #96]	; (8001984 <StartDefaultTask+0x138>)
 8001922:	f008 ff36 	bl	800a792 <xTaskCreate>
	//printf("Free heap: %d bytes\n", xPortGetFreeHeapSize());			/**/
	vTaskDelete(defaultTaskHandle);										/**/
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <StartDefaultTask+0x13c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f009 f87a 	bl	800aa24 <vTaskDelete>
	taskEXIT_CRITICAL();	/**/
 8001930:	f00a f980 	bl	800bc34 <vPortExitCritical>
	taskENTER_CRITICAL();	/**/
 8001934:	e78e      	b.n	8001854 <StartDefaultTask+0x8>
 8001936:	bf00      	nop
 8001938:	0801db80 	.word	0x0801db80
 800193c:	080177d5 	.word	0x080177d5
 8001940:	0801db88 	.word	0x0801db88
 8001944:	0801796d 	.word	0x0801796d
 8001948:	0801db94 	.word	0x0801db94
 800194c:	08015c85 	.word	0x08015c85
 8001950:	0801db98 	.word	0x0801db98
 8001954:	08015d35 	.word	0x08015d35
 8001958:	0801dba0 	.word	0x0801dba0
 800195c:	0801310d 	.word	0x0801310d
 8001960:	0801dbac 	.word	0x0801dbac
 8001964:	0801305d 	.word	0x0801305d
 8001968:	0801dbb8 	.word	0x0801dbb8
 800196c:	08012e69 	.word	0x08012e69
 8001970:	0801dbc0 	.word	0x0801dbc0
 8001974:	08012e7d 	.word	0x08012e7d
 8001978:	0801dbcc 	.word	0x0801dbcc
 800197c:	080153dd 	.word	0x080153dd
 8001980:	0801dbd4 	.word	0x0801dbd4
 8001984:	080133b5 	.word	0x080133b5
 8001988:	200087d4 	.word	0x200087d4

0800198c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d101      	bne.n	80019a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800199e:	f001 f81f 	bl	80029e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40010000 	.word	0x40010000

080019b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_MspInit+0x54>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <HAL_MspInit+0x54>)
 80019d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d4:	6453      	str	r3, [r2, #68]	; 0x44
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <HAL_MspInit+0x54>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_MspInit+0x54>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <HAL_MspInit+0x54>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_MspInit+0x54>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	210f      	movs	r1, #15
 8001a02:	f06f 0001 	mvn.w	r0, #1
 8001a06:	f001 fcf9 	bl	80033fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800

08001a18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a2f      	ldr	r2, [pc, #188]	; (8001af4 <HAL_ADC_MspInit+0xdc>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d157      	bne.n	8001aea <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	4a2d      	ldr	r2, [pc, #180]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a48:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b27      	ldr	r3, [pc, #156]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a26      	ldr	r2, [pc, #152]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a60:	f043 0304 	orr.w	r3, r3, #4
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0304 	and.w	r3, r3, #4
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a72:	2320      	movs	r3, #32
 8001a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a76:	2303      	movs	r3, #3
 8001a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	481d      	ldr	r0, [pc, #116]	; (8001afc <HAL_ADC_MspInit+0xe4>)
 8001a86:	f002 fb99 	bl	80041bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a8c:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <HAL_ADC_MspInit+0xec>)
 8001a8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001aae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ab6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001abe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ac2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ac6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ace:	480c      	ldr	r0, [pc, #48]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ad0:	f001 fcbe 	bl	8003450 <HAL_DMA_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ada:	f7ff ff69 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ae2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	; 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012000 	.word	0x40012000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020800 	.word	0x40020800
 8001b00:	20008a8c 	.word	0x20008a8c
 8001b04:	40026470 	.word	0x40026470

08001b08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a4d      	ldr	r2, [pc, #308]	; (8001c5c <HAL_I2C_MspInit+0x154>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	f040 8094 	bne.w	8001c54 <HAL_I2C_MspInit+0x14c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	4b4b      	ldr	r3, [pc, #300]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	4a4a      	ldr	r2, [pc, #296]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3c:	4b48      	ldr	r3, [pc, #288]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b48:	23c0      	movs	r3, #192	; 0xc0
 8001b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b4c:	2312      	movs	r3, #18
 8001b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	4619      	mov	r1, r3
 8001b62:	4840      	ldr	r0, [pc, #256]	; (8001c64 <HAL_I2C_MspInit+0x15c>)
 8001b64:	f002 fb2a 	bl	80041bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	4b3c      	ldr	r3, [pc, #240]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	4a3b      	ldr	r2, [pc, #236]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b76:	6413      	str	r3, [r2, #64]	; 0x40
 8001b78:	4b39      	ldr	r3, [pc, #228]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001b84:	4b38      	ldr	r3, [pc, #224]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b86:	4a39      	ldr	r2, [pc, #228]	; (8001c6c <HAL_I2C_MspInit+0x164>)
 8001b88:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001b8a:	4b37      	ldr	r3, [pc, #220]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b90:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b92:	4b35      	ldr	r3, [pc, #212]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b98:	4b33      	ldr	r3, [pc, #204]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9e:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ba4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba6:	4b30      	ldr	r3, [pc, #192]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bac:	4b2e      	ldr	r3, [pc, #184]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bbe:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001bc4:	4828      	ldr	r0, [pc, #160]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bc6:	f001 fc43 	bl	8003450 <HAL_DMA_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001bd0:	f7ff feee 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a24      	ldr	r2, [pc, #144]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bd8:	639a      	str	r2, [r3, #56]	; 0x38
 8001bda:	4a23      	ldr	r2, [pc, #140]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001be2:	4a24      	ldr	r2, [pc, #144]	; (8001c74 <HAL_I2C_MspInit+0x16c>)
 8001be4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001be6:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001be8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bec:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bee:	4b20      	ldr	r3, [pc, #128]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bf0:	2240      	movs	r2, #64	; 0x40
 8001bf2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf4:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c00:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c02:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001c20:	4813      	ldr	r0, [pc, #76]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c22:	f001 fc15 	bl	8003450 <HAL_DMA_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8001c2c:	f7ff fec0 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a0f      	ldr	r2, [pc, #60]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c34:	635a      	str	r2, [r3, #52]	; 0x34
 8001c36:	4a0e      	ldr	r2, [pc, #56]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */
    __HAL_RCC_I2C1_FORCE_RESET();
 8001c3c:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4a07      	ldr	r2, [pc, #28]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c46:	6213      	str	r3, [r2, #32]
    __HAL_RCC_I2C1_RELEASE_RESET();
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c52:	6213      	str	r3, [r2, #32]
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c54:	bf00      	nop
 8001c56:	3728      	adds	r7, #40	; 0x28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40005400 	.word	0x40005400
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020400 	.word	0x40020400
 8001c68:	20008aec 	.word	0x20008aec
 8001c6c:	40026010 	.word	0x40026010
 8001c70:	20008890 	.word	0x20008890
 8001c74:	400260a0 	.word	0x400260a0

08001c78 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0f      	ldr	r2, [pc, #60]	; (8001cc4 <HAL_I2C_MspDeInit+0x4c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d117      	bne.n	8001cba <HAL_I2C_MspDeInit+0x42>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_I2C_MspDeInit+0x50>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	4a0e      	ldr	r2, [pc, #56]	; (8001cc8 <HAL_I2C_MspDeInit+0x50>)
 8001c90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c94:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001c96:	2140      	movs	r1, #64	; 0x40
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <HAL_I2C_MspDeInit+0x54>)
 8001c9a:	f002 fc2b 	bl	80044f4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	480a      	ldr	r0, [pc, #40]	; (8001ccc <HAL_I2C_MspDeInit+0x54>)
 8001ca2:	f002 fc27 	bl	80044f4 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 fc7e 	bl	80035ac <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 fc79 	bl	80035ac <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40005400 	.word	0x40005400
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020400 	.word	0x40020400

08001cd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08e      	sub	sp, #56	; 0x38
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a60      	ldr	r2, [pc, #384]	; (8001e70 <HAL_SPI_MspInit+0x1a0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	f040 808b 	bne.w	8001e0a <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
 8001cf8:	4b5e      	ldr	r3, [pc, #376]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfc:	4a5d      	ldr	r2, [pc, #372]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001cfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d02:	6453      	str	r3, [r2, #68]	; 0x44
 8001d04:	4b5b      	ldr	r3, [pc, #364]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d0c:	623b      	str	r3, [r7, #32]
 8001d0e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	4a56      	ldr	r2, [pc, #344]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d20:	4b54      	ldr	r3, [pc, #336]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d2c:	23e0      	movs	r3, #224	; 0xe0
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d3c:	2305      	movs	r3, #5
 8001d3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d44:	4619      	mov	r1, r3
 8001d46:	484c      	ldr	r0, [pc, #304]	; (8001e78 <HAL_SPI_MspInit+0x1a8>)
 8001d48:	f002 fa38 	bl	80041bc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001d4c:	4b4b      	ldr	r3, [pc, #300]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d4e:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <HAL_SPI_MspInit+0x1b0>)
 8001d50:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d52:	4b4a      	ldr	r3, [pc, #296]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d54:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d58:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d5a:	4b48      	ldr	r3, [pc, #288]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d60:	4b46      	ldr	r3, [pc, #280]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d66:	4b45      	ldr	r3, [pc, #276]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d6c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6e:	4b43      	ldr	r3, [pc, #268]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d74:	4b41      	ldr	r3, [pc, #260]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001d7a:	4b40      	ldr	r3, [pc, #256]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001d80:	4b3e      	ldr	r3, [pc, #248]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d86:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d88:	4b3c      	ldr	r3, [pc, #240]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001d8e:	483b      	ldr	r0, [pc, #236]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d90:	f001 fb5e 	bl	8003450 <HAL_DMA_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001d9a:	f7ff fe09 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a36      	ldr	r2, [pc, #216]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001da2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001da4:	4a35      	ldr	r2, [pc, #212]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8001daa:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dac:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <HAL_SPI_MspInit+0x1b8>)
 8001dae:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001db0:	4b34      	ldr	r3, [pc, #208]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001db2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001db6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001db8:	4b32      	ldr	r3, [pc, #200]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dba:	2240      	movs	r2, #64	; 0x40
 8001dbc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dbe:	4b31      	ldr	r3, [pc, #196]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dc4:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dca:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dcc:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dd2:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001dde:	4b29      	ldr	r3, [pc, #164]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001de0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001de4:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001de6:	4b27      	ldr	r3, [pc, #156]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001dec:	4825      	ldr	r0, [pc, #148]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dee:	f001 fb2f 	bl	8003450 <HAL_DMA_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001df8:	f7ff fdda 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a21      	ldr	r2, [pc, #132]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001e00:	649a      	str	r2, [r3, #72]	; 0x48
 8001e02:	4a20      	ldr	r2, [pc, #128]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e08:	e0d0      	b.n	8001fac <HAL_SPI_MspInit+0x2dc>
  else if(hspi->Instance==SPI2)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1f      	ldr	r2, [pc, #124]	; (8001e8c <HAL_SPI_MspInit+0x1bc>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d13f      	bne.n	8001e94 <HAL_SPI_MspInit+0x1c4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
 8001e18:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	4a15      	ldr	r2, [pc, #84]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e22:	6413      	str	r3, [r2, #64]	; 0x40
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e4c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e5e:	2305      	movs	r3, #5
 8001e60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e66:	4619      	mov	r1, r3
 8001e68:	4809      	ldr	r0, [pc, #36]	; (8001e90 <HAL_SPI_MspInit+0x1c0>)
 8001e6a:	f002 f9a7 	bl	80041bc <HAL_GPIO_Init>
}
 8001e6e:	e09d      	b.n	8001fac <HAL_SPI_MspInit+0x2dc>
 8001e70:	40013000 	.word	0x40013000
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	20008c78 	.word	0x20008c78
 8001e80:	40026410 	.word	0x40026410
 8001e84:	20008d1c 	.word	0x20008d1c
 8001e88:	40026488 	.word	0x40026488
 8001e8c:	40003800 	.word	0x40003800
 8001e90:	40020400 	.word	0x40020400
  else if(hspi->Instance==SPI3)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a46      	ldr	r2, [pc, #280]	; (8001fb4 <HAL_SPI_MspInit+0x2e4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	f040 8086 	bne.w	8001fac <HAL_SPI_MspInit+0x2dc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	4b44      	ldr	r3, [pc, #272]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	4a43      	ldr	r2, [pc, #268]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001eae:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb0:	4b41      	ldr	r3, [pc, #260]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	4b3d      	ldr	r3, [pc, #244]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	4a3c      	ldr	r2, [pc, #240]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ec6:	f043 0302 	orr.w	r3, r3, #2
 8001eca:	6313      	str	r3, [r2, #48]	; 0x30
 8001ecc:	4b3a      	ldr	r3, [pc, #232]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ed8:	2338      	movs	r3, #56	; 0x38
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ee8:	2306      	movs	r3, #6
 8001eea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4832      	ldr	r0, [pc, #200]	; (8001fbc <HAL_SPI_MspInit+0x2ec>)
 8001ef4:	f002 f962 	bl	80041bc <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream2;
 8001ef8:	4b31      	ldr	r3, [pc, #196]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001efa:	4a32      	ldr	r2, [pc, #200]	; (8001fc4 <HAL_SPI_MspInit+0x2f4>)
 8001efc:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001efe:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f04:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f0a:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f10:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f16:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f18:	4b29      	ldr	r3, [pc, #164]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f1e:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8001f24:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f2a:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f30:	4b23      	ldr	r3, [pc, #140]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001f36:	4822      	ldr	r0, [pc, #136]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f38:	f001 fa8a 	bl	8003450 <HAL_DMA_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_SPI_MspInit+0x276>
      Error_Handler();
 8001f42:	f7ff fd35 	bl	80019b0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a1d      	ldr	r2, [pc, #116]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f4c:	4a1c      	ldr	r2, [pc, #112]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8001f52:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f54:	4a1d      	ldr	r2, [pc, #116]	; (8001fcc <HAL_SPI_MspInit+0x2fc>)
 8001f56:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f60:	2240      	movs	r2, #64	; 0x40
 8001f62:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f64:	4b18      	ldr	r3, [pc, #96]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f70:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f72:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f84:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001f90:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f92:	f001 fa5d 	bl	8003450 <HAL_DMA_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <HAL_SPI_MspInit+0x2d0>
      Error_Handler();
 8001f9c:	f7ff fd08 	bl	80019b0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001fa4:	649a      	str	r2, [r3, #72]	; 0x48
 8001fa6:	4a08      	ldr	r2, [pc, #32]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001fac:	bf00      	nop
 8001fae:	3738      	adds	r7, #56	; 0x38
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40003c00 	.word	0x40003c00
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	20008d7c 	.word	0x20008d7c
 8001fc4:	40026040 	.word	0x40026040
 8001fc8:	200089e4 	.word	0x200089e4
 8001fcc:	400260b8 	.word	0x400260b8

08001fd0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a22      	ldr	r2, [pc, #136]	; (8002068 <HAL_SPI_MspDeInit+0x98>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d114      	bne.n	800200c <HAL_SPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001fe2:	4b22      	ldr	r3, [pc, #136]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a21      	ldr	r2, [pc, #132]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8001fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001fee:	21e0      	movs	r1, #224	; 0xe0
 8001ff0:	481f      	ldr	r0, [pc, #124]	; (8002070 <HAL_SPI_MspDeInit+0xa0>)
 8001ff2:	f002 fa7f 	bl	80044f4 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f001 fad6 	bl	80035ac <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002004:	4618      	mov	r0, r3
 8002006:	f001 fad1 	bl	80035ac <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800200a:	e029      	b.n	8002060 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI2)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_SPI_MspDeInit+0xa4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d10b      	bne.n	800202e <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a14      	ldr	r2, [pc, #80]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800201c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002022:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002026:	4814      	ldr	r0, [pc, #80]	; (8002078 <HAL_SPI_MspDeInit+0xa8>)
 8002028:	f002 fa64 	bl	80044f4 <HAL_GPIO_DeInit>
}
 800202c:	e018      	b.n	8002060 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI3)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a12      	ldr	r2, [pc, #72]	; (800207c <HAL_SPI_MspDeInit+0xac>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d113      	bne.n	8002060 <HAL_SPI_MspDeInit+0x90>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800203a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203c:	4a0b      	ldr	r2, [pc, #44]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800203e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002042:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 8002044:	2138      	movs	r1, #56	; 0x38
 8002046:	480c      	ldr	r0, [pc, #48]	; (8002078 <HAL_SPI_MspDeInit+0xa8>)
 8002048:	f002 fa54 	bl	80044f4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002050:	4618      	mov	r0, r3
 8002052:	f001 faab 	bl	80035ac <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800205a:	4618      	mov	r0, r3
 800205c:	f001 faa6 	bl	80035ac <HAL_DMA_DeInit>
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40013000 	.word	0x40013000
 800206c:	40023800 	.word	0x40023800
 8002070:	40020000 	.word	0x40020000
 8002074:	40003800 	.word	0x40003800
 8002078:	40020400 	.word	0x40020400
 800207c:	40003c00 	.word	0x40003c00

08002080 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002090:	d13f      	bne.n	8002112 <HAL_TIM_OC_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b21      	ldr	r3, [pc, #132]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a20      	ldr	r2, [pc, #128]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b1e      	ldr	r3, [pc, #120]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80020ae:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020b0:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <HAL_TIM_OC_MspInit+0xa4>)
 80020b2:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020b6:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80020ba:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020bc:	4b18      	ldr	r3, [pc, #96]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020be:	2240      	movs	r2, #64	; 0x40
 80020c0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020ce:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020d0:	4b13      	ldr	r3, [pc, #76]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020d6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020de:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020e6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020ee:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80020f6:	480a      	ldr	r0, [pc, #40]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020f8:	f001 f9aa 	bl	8003450 <HAL_DMA_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_TIM_OC_MspInit+0x86>
    {
      Error_Handler();
 8002102:	f7ff fc55 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a05      	ldr	r2, [pc, #20]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 800210a:	625a      	str	r2, [r3, #36]	; 0x24
 800210c:	4a04      	ldr	r2, [pc, #16]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	200087d8 	.word	0x200087d8
 8002124:	40026088 	.word	0x40026088

08002128 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <HAL_TIM_PWM_MspInit+0x3c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10d      	bne.n	8002156 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b0a      	ldr	r3, [pc, #40]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	4a09      	ldr	r2, [pc, #36]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	6413      	str	r3, [r2, #64]	; 0x40
 800214a:	4b07      	ldr	r3, [pc, #28]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002156:	bf00      	nop
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40000400 	.word	0x40000400
 8002168:	40023800 	.word	0x40023800

0800216c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM9)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1d      	ldr	r2, [pc, #116]	; (8002200 <HAL_TIM_IC_MspInit+0x94>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d133      	bne.n	80021f6 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	4a1b      	ldr	r2, [pc, #108]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 8002198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800219c:	6453      	str	r3, [r2, #68]	; 0x44
 800219e:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a14      	ldr	r2, [pc, #80]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b12      	ldr	r3, [pc, #72]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021c6:	2308      	movs	r3, #8
 80021c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021ce:	2301      	movs	r3, #1
 80021d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d2:	2302      	movs	r3, #2
 80021d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021d6:	2303      	movs	r3, #3
 80021d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4619      	mov	r1, r3
 80021e0:	4809      	ldr	r0, [pc, #36]	; (8002208 <HAL_TIM_IC_MspInit+0x9c>)
 80021e2:	f001 ffeb 	bl	80041bc <HAL_GPIO_Init>

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2105      	movs	r1, #5
 80021ea:	2018      	movs	r0, #24
 80021ec:	f001 f906 	bl	80033fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80021f0:	2018      	movs	r0, #24
 80021f2:	f001 f91f 	bl	8003434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80021f6:	bf00      	nop
 80021f8:	3728      	adds	r7, #40	; 0x28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40014000 	.word	0x40014000
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000

0800220c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	; 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800222c:	d11f      	bne.n	800226e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a2a      	ldr	r2, [pc, #168]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b28      	ldr	r3, [pc, #160]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800224a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800225c:	2301      	movs	r3, #1
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	481f      	ldr	r0, [pc, #124]	; (80022e4 <HAL_TIM_MspPostInit+0xd8>)
 8002268:	f001 ffa8 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800226c:	e033      	b.n	80022d6 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_TIM_MspPostInit+0xdc>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d12e      	bne.n	80022d6 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	4a17      	ldr	r2, [pc, #92]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002282:	f043 0304 	orr.w	r3, r3, #4
 8002286:	6313      	str	r3, [r2, #48]	; 0x30
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8002294:	f44f 7350 	mov.w	r3, #832	; 0x340
 8002298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800229e:	2301      	movs	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a2:	2302      	movs	r3, #2
 80022a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a6:	2302      	movs	r3, #2
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022aa:	f107 0314 	add.w	r3, r7, #20
 80022ae:	4619      	mov	r1, r3
 80022b0:	480e      	ldr	r0, [pc, #56]	; (80022ec <HAL_TIM_MspPostInit+0xe0>)
 80022b2:	f001 ff83 	bl	80041bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	2300      	movs	r3, #0
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022c6:	2302      	movs	r3, #2
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	4806      	ldr	r0, [pc, #24]	; (80022ec <HAL_TIM_MspPostInit+0xe0>)
 80022d2:	f001 ff73 	bl	80041bc <HAL_GPIO_Init>
}
 80022d6:	bf00      	nop
 80022d8:	3728      	adds	r7, #40	; 0x28
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40020000 	.word	0x40020000
 80022e8:	40000400 	.word	0x40000400
 80022ec:	40020800 	.word	0x40020800

080022f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	; 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a28      	ldr	r2, [pc, #160]	; (80023b0 <HAL_UART_MspInit+0xc0>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d14a      	bne.n	80023a8 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a26      	ldr	r2, [pc, #152]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 800231c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a1f      	ldr	r2, [pc, #124]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b1d      	ldr	r3, [pc, #116]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	4a18      	ldr	r2, [pc, #96]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	6313      	str	r3, [r2, #48]	; 0x30
 800235a:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002366:	2302      	movs	r3, #2
 8002368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002376:	2308      	movs	r3, #8
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	480d      	ldr	r0, [pc, #52]	; (80023b8 <HAL_UART_MspInit+0xc8>)
 8002382:	f001 ff1b 	bl	80041bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800238a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002394:	2303      	movs	r3, #3
 8002396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002398:	2308      	movs	r3, #8
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	4806      	ldr	r0, [pc, #24]	; (80023bc <HAL_UART_MspInit+0xcc>)
 80023a4:	f001 ff0a 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80023a8:	bf00      	nop
 80023aa:	3728      	adds	r7, #40	; 0x28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40004c00 	.word	0x40004c00
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40020000 	.word	0x40020000
 80023bc:	40020800 	.word	0x40020800

080023c0 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a19      	ldr	r2, [pc, #100]	; (8002444 <HAL_USART_MspInit+0x84>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d12c      	bne.n	800243c <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	4b18      	ldr	r3, [pc, #96]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023ec:	f043 0310 	orr.w	r3, r3, #16
 80023f0:	6453      	str	r3, [r2, #68]	; 0x44
 80023f2:	4b15      	ldr	r3, [pc, #84]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b11      	ldr	r3, [pc, #68]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800241a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800241e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2302      	movs	r3, #2
 8002422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002428:	2303      	movs	r3, #3
 800242a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800242c:	2307      	movs	r3, #7
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <HAL_USART_MspInit+0x8c>)
 8002438:	f001 fec0 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800243c:	bf00      	nop
 800243e:	3728      	adds	r7, #40	; 0x28
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40011000 	.word	0x40011000
 8002448:	40023800 	.word	0x40023800
 800244c:	40020000 	.word	0x40020000

08002450 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08c      	sub	sp, #48	; 0x30
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002460:	2200      	movs	r2, #0
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	2019      	movs	r0, #25
 8002466:	f000 ffc9 	bl	80033fc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800246a:	2019      	movs	r0, #25
 800246c:	f000 ffe2 	bl	8003434 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002470:	2300      	movs	r3, #0
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <HAL_InitTick+0xa4>)
 8002476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002478:	4a1e      	ldr	r2, [pc, #120]	; (80024f4 <HAL_InitTick+0xa4>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6453      	str	r3, [r2, #68]	; 0x44
 8002480:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_InitTick+0xa4>)
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800248c:	f107 0210 	add.w	r2, r7, #16
 8002490:	f107 0314 	add.w	r3, r7, #20
 8002494:	4611      	mov	r1, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f004 f8a6 	bl	80065e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800249c:	f004 f890 	bl	80065c0 <HAL_RCC_GetPCLK2Freq>
 80024a0:	4603      	mov	r3, r0
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a8:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <HAL_InitTick+0xa8>)
 80024aa:	fba2 2303 	umull	r2, r3, r2, r3
 80024ae:	0c9b      	lsrs	r3, r3, #18
 80024b0:	3b01      	subs	r3, #1
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80024b4:	4b11      	ldr	r3, [pc, #68]	; (80024fc <HAL_InitTick+0xac>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	; (8002500 <HAL_InitTick+0xb0>)
 80024b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80024ba:	4b10      	ldr	r3, [pc, #64]	; (80024fc <HAL_InitTick+0xac>)
 80024bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024c0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80024c2:	4a0e      	ldr	r2, [pc, #56]	; (80024fc <HAL_InitTick+0xac>)
 80024c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <HAL_InitTick+0xac>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <HAL_InitTick+0xac>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80024d4:	4809      	ldr	r0, [pc, #36]	; (80024fc <HAL_InitTick+0xac>)
 80024d6:	f005 f987 	bl	80077e8 <HAL_TIM_Base_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d104      	bne.n	80024ea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80024e0:	4806      	ldr	r0, [pc, #24]	; (80024fc <HAL_InitTick+0xac>)
 80024e2:	f005 f9db 	bl	800789c <HAL_TIM_Base_Start_IT>
 80024e6:	4603      	mov	r3, r0
 80024e8:	e000      	b.n	80024ec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3730      	adds	r7, #48	; 0x30
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40023800 	.word	0x40023800
 80024f8:	431bde83 	.word	0x431bde83
 80024fc:	20008ddc 	.word	0x20008ddc
 8002500:	40010000 	.word	0x40010000

08002504 <getSysTickCnt>:
*getSysTickCnt()
*  sysTickCnt
*  xTaskGetTickCount()
*********************************************************/
u32 getSysTickCnt(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 8002508:	f009 f814 	bl	800b534 <xTaskGetSchedulerState>
 800250c:	4603      	mov	r3, r0
 800250e:	2b01      	cmp	r3, #1
 8002510:	d003      	beq.n	800251a <getSysTickCnt+0x16>
		return xTaskGetTickCount();
 8002512:	f008 fcd5 	bl	800aec0 <xTaskGetTickCount>
 8002516:	4603      	mov	r3, r0
 8002518:	e001      	b.n	800251e <getSysTickCnt+0x1a>
	else
		return sysTickCnt;
 800251a:	4b02      	ldr	r3, [pc, #8]	; (8002524 <getSysTickCnt+0x20>)
 800251c:	681b      	ldr	r3, [r3, #0]
}
 800251e:	4618      	mov	r0, r3
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200006bc 	.word	0x200006bc

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
	...

08002538 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
	motorsSetRatio(MOTOR_M1, 0);
 800253c:	2100      	movs	r1, #0
 800253e:	2000      	movs	r0, #0
 8002540:	f011 fd4c 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, 0);
 8002544:	2100      	movs	r1, #0
 8002546:	2001      	movs	r0, #1
 8002548:	f011 fd48 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, 0);
 800254c:	2100      	movs	r1, #0
 800254e:	2002      	movs	r0, #2
 8002550:	f011 fd44 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, 0);
 8002554:	2100      	movs	r1, #0
 8002556:	2003      	movs	r0, #3
 8002558:	f011 fd40 	bl	8013fdc <motorsSetRatio>

	DISABLE_ARMING_FLAG(ARMED);
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HardFault_Handler+0x34>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f023 0302 	bic.w	r3, r3, #2
 8002564:	4a01      	ldr	r2, [pc, #4]	; (800256c <HardFault_Handler+0x34>)
 8002566:	6013      	str	r3, [r2, #0]
	motorsSetRatio(MOTOR_M1, 0);
 8002568:	e7e8      	b.n	800253c <HardFault_Handler+0x4>
 800256a:	bf00      	nop
 800256c:	20008654 	.word	0x20008654

08002570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	motorsSetRatio(MOTOR_M1, 0);
 8002574:	2100      	movs	r1, #0
 8002576:	2000      	movs	r0, #0
 8002578:	f011 fd30 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, 0);
 800257c:	2100      	movs	r1, #0
 800257e:	2001      	movs	r0, #1
 8002580:	f011 fd2c 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, 0);
 8002584:	2100      	movs	r1, #0
 8002586:	2002      	movs	r0, #2
 8002588:	f011 fd28 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, 0);
 800258c:	2100      	movs	r1, #0
 800258e:	2003      	movs	r0, #3
 8002590:	f011 fd24 	bl	8013fdc <motorsSetRatio>

	DISABLE_ARMING_FLAG(ARMED);
 8002594:	4b03      	ldr	r3, [pc, #12]	; (80025a4 <MemManage_Handler+0x34>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 0302 	bic.w	r3, r3, #2
 800259c:	4a01      	ldr	r2, [pc, #4]	; (80025a4 <MemManage_Handler+0x34>)
 800259e:	6013      	str	r3, [r2, #0]
	motorsSetRatio(MOTOR_M1, 0);
 80025a0:	e7e8      	b.n	8002574 <MemManage_Handler+0x4>
 80025a2:	bf00      	nop
 80025a4:	20008654 	.word	0x20008654

080025a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	motorsSetRatio(MOTOR_M1, 0);
 80025ac:	2100      	movs	r1, #0
 80025ae:	2000      	movs	r0, #0
 80025b0:	f011 fd14 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, 0);
 80025b4:	2100      	movs	r1, #0
 80025b6:	2001      	movs	r0, #1
 80025b8:	f011 fd10 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, 0);
 80025bc:	2100      	movs	r1, #0
 80025be:	2002      	movs	r0, #2
 80025c0:	f011 fd0c 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, 0);
 80025c4:	2100      	movs	r1, #0
 80025c6:	2003      	movs	r0, #3
 80025c8:	f011 fd08 	bl	8013fdc <motorsSetRatio>

	DISABLE_ARMING_FLAG(ARMED);
 80025cc:	4b03      	ldr	r3, [pc, #12]	; (80025dc <BusFault_Handler+0x34>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f023 0302 	bic.w	r3, r3, #2
 80025d4:	4a01      	ldr	r2, [pc, #4]	; (80025dc <BusFault_Handler+0x34>)
 80025d6:	6013      	str	r3, [r2, #0]
	motorsSetRatio(MOTOR_M1, 0);
 80025d8:	e7e8      	b.n	80025ac <BusFault_Handler+0x4>
 80025da:	bf00      	nop
 80025dc:	20008654 	.word	0x20008654

080025e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	motorsSetRatio(MOTOR_M1, 0);
 80025e4:	2100      	movs	r1, #0
 80025e6:	2000      	movs	r0, #0
 80025e8:	f011 fcf8 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, 0);
 80025ec:	2100      	movs	r1, #0
 80025ee:	2001      	movs	r0, #1
 80025f0:	f011 fcf4 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, 0);
 80025f4:	2100      	movs	r1, #0
 80025f6:	2002      	movs	r0, #2
 80025f8:	f011 fcf0 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, 0);
 80025fc:	2100      	movs	r1, #0
 80025fe:	2003      	movs	r0, #3
 8002600:	f011 fcec 	bl	8013fdc <motorsSetRatio>

	DISABLE_ARMING_FLAG(ARMED);
 8002604:	4b03      	ldr	r3, [pc, #12]	; (8002614 <UsageFault_Handler+0x34>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f023 0302 	bic.w	r3, r3, #2
 800260c:	4a01      	ldr	r2, [pc, #4]	; (8002614 <UsageFault_Handler+0x34>)
 800260e:	6013      	str	r3, [r2, #0]
	motorsSetRatio(MOTOR_M1, 0);
 8002610:	e7e8      	b.n	80025e4 <UsageFault_Handler+0x4>
 8002612:	bf00      	nop
 8002614:	20008654 	.word	0x20008654

08002618 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800262c:	4803      	ldr	r0, [pc, #12]	; (800263c <DMA1_Stream0_IRQHandler+0x14>)
 800262e:	f001 f8d1 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
  DMA1_Stream0Callback();
 8002632:	f011 fb1b 	bl	8013c6c <DMA1_Stream0Callback>
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20008aec 	.word	0x20008aec

08002640 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8002644:	4802      	ldr	r0, [pc, #8]	; (8002650 <DMA1_Stream2_IRQHandler+0x10>)
 8002646:	f001 f8c5 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20008d7c 	.word	0x20008d7c

08002654 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002658:	4803      	ldr	r0, [pc, #12]	; (8002668 <DMA1_Stream5_IRQHandler+0x14>)
 800265a:	f001 f8bb 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
  DMA1_Stream5Callback();
 800265e:	f012 f9ed 	bl	8014a3c <DMA1_Stream5Callback>
  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	200087d8 	.word	0x200087d8

0800266c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002670:	4803      	ldr	r0, [pc, #12]	; (8002680 <DMA1_Stream6_IRQHandler+0x14>)
 8002672:	f001 f8af 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
  DMA1_Stream6Callback();
 8002676:	f011 fb45 	bl	8013d04 <DMA1_Stream6Callback>
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20008890 	.word	0x20008890

08002684 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_CC2) != RESET)
 800268e:	4b23      	ldr	r3, [pc, #140]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b04      	cmp	r3, #4
 800269a:	d125      	bne.n	80026e8 <TIM1_BRK_TIM9_IRQHandler+0x64>
	{
		if(__HAL_TIM_GET_FLAG(&htim9, TIM_FLAG_CC2OF) != RESET)
 800269c:	4b1f      	ldr	r3, [pc, #124]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
		{
		  //TODO: Handle overflow error
		}

		capureVal = HAL_TIM_ReadCapturedValue(&htim9, TIM_CHANNEL_2);
 80026a2:	2104      	movs	r1, #4
 80026a4:	481d      	ldr	r0, [pc, #116]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80026a6:	f005 ff09 	bl	80084bc <HAL_TIM_ReadCapturedValue>
 80026aa:	4603      	mov	r3, r0
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b1c      	ldr	r3, [pc, #112]	; (8002720 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80026b0:	801a      	strh	r2, [r3, #0]
		capureValDiff = capureVal - prevCapureVal;
 80026b2:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80026b4:	881a      	ldrh	r2, [r3, #0]
 80026b6:	4b1b      	ldr	r3, [pc, #108]	; (8002724 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	b29a      	uxth	r2, r3
 80026be:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 80026c0:	801a      	strh	r2, [r3, #0]
		prevCapureVal = capureVal;
 80026c2:	4b17      	ldr	r3, [pc, #92]	; (8002720 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80026c4:	881a      	ldrh	r2, [r3, #0]
 80026c6:	4b17      	ldr	r3, [pc, #92]	; (8002724 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 80026c8:	801a      	strh	r2, [r3, #0]

		xQueueSendFromISR(captureQueue, &capureValDiff, &xHigherPriorityTaskWoken);
 80026ca:	4b18      	ldr	r3, [pc, #96]	; (800272c <TIM1_BRK_TIM9_IRQHandler+0xa8>)
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	1d3a      	adds	r2, r7, #4
 80026d0:	2300      	movs	r3, #0
 80026d2:	4915      	ldr	r1, [pc, #84]	; (8002728 <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 80026d4:	f007 fbc4 	bl	8009e60 <xQueueGenericSendFromISR>

		captureFlag = true;
 80026d8:	4b15      	ldr	r3, [pc, #84]	; (8002730 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_CC2);
 80026de:	4b0f      	ldr	r3, [pc, #60]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f06f 0204 	mvn.w	r2, #4
 80026e6:	611a      	str	r2, [r3, #16]
	}

	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_UPDATE) != RESET)
 80026e8:	4b0c      	ldr	r3, [pc, #48]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d10b      	bne.n	800270e <TIM1_BRK_TIM9_IRQHandler+0x8a>
	{
		// Update input status
		isAvailible = (captureFlag == true);
 80026f6:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 80026f8:	781a      	ldrb	r2, [r3, #0]
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 80026fc:	701a      	strb	r2, [r3, #0]
		captureFlag = false;
 80026fe:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_UPDATE);
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0201 	mvn.w	r2, #1
 800270c:	611a      	str	r2, [r3, #16]
	}
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800270e:	4803      	ldr	r0, [pc, #12]	; (800271c <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002710:	f005 fc12 	bl	8007f38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20008b4c 	.word	0x20008b4c
 8002720:	2000b234 	.word	0x2000b234
 8002724:	200006c0 	.word	0x200006c0
 8002728:	2000b23c 	.word	0x2000b23c
 800272c:	2000b238 	.word	0x2000b238
 8002730:	200006c2 	.word	0x200006c2
 8002734:	2000b236 	.word	0x2000b236

08002738 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800273c:	4802      	ldr	r0, [pc, #8]	; (8002748 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800273e:	f005 fbfb 	bl	8007f38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20008ddc 	.word	0x20008ddc

0800274c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002750:	4802      	ldr	r0, [pc, #8]	; (800275c <DMA1_Stream7_IRQHandler+0x10>)
 8002752:	f001 f83f 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200089e4 	.word	0x200089e4

08002760 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002764:	4803      	ldr	r0, [pc, #12]	; (8002774 <DMA2_Stream0_IRQHandler+0x14>)
 8002766:	f001 f835 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  DMA2_Stream0Callback();
 800276a:	f011 feb1 	bl	80144d0 <DMA2_Stream0Callback>
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20008c78 	.word	0x20008c78

08002778 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800277c:	4802      	ldr	r0, [pc, #8]	; (8002788 <DMA2_Stream4_IRQHandler+0x10>)
 800277e:	f001 f829 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20008a8c 	.word	0x20008a8c

0800278c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002790:	4803      	ldr	r0, [pc, #12]	; (80027a0 <DMA2_Stream5_IRQHandler+0x14>)
 8002792:	f001 f81f 	bl	80037d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
  DMA2_Stream5Callback();
 8002796:	f011 feef 	bl	8014578 <DMA2_Stream5Callback>
  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20008d1c 	.word	0x20008d1c

080027a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
	return 1;
 80027a8:	2301      	movs	r3, #1
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <_kill>:

int _kill(int pid, int sig)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027be:	f017 fa53 	bl	8019c68 <__errno>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2216      	movs	r2, #22
 80027c6:	601a      	str	r2, [r3, #0]
	return -1;
 80027c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <_exit>:

void _exit (int status)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027dc:	f04f 31ff 	mov.w	r1, #4294967295
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff ffe7 	bl	80027b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80027e6:	e7fe      	b.n	80027e6 <_exit+0x12>

080027e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	e00a      	b.n	8002810 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027fa:	f3af 8000 	nop.w
 80027fe:	4601      	mov	r1, r0
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	60ba      	str	r2, [r7, #8]
 8002806:	b2ca      	uxtb	r2, r1
 8002808:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3301      	adds	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	429a      	cmp	r2, r3
 8002816:	dbf0      	blt.n	80027fa <_read+0x12>
	}

return len;
 8002818:	687b      	ldr	r3, [r7, #4]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	e009      	b.n	8002848 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	60ba      	str	r2, [r7, #8]
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3301      	adds	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	dbf1      	blt.n	8002834 <_write+0x12>
	}
	return len;
 8002850:	687b      	ldr	r3, [r7, #4]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <_close>:

int _close(int file)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
	return -1;
 8002862:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002882:	605a      	str	r2, [r3, #4]
	return 0;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <_isatty>:

int _isatty(int file)
{
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
	return 1;
 800289a:	2301      	movs	r3, #1
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
	return 0;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
	...

080028c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <_sbrk+0x50>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d102      	bne.n	80028da <_sbrk+0x16>
		heap_end = &end;
 80028d4:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <_sbrk+0x50>)
 80028d6:	4a10      	ldr	r2, [pc, #64]	; (8002918 <_sbrk+0x54>)
 80028d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028da:	4b0e      	ldr	r3, [pc, #56]	; (8002914 <_sbrk+0x50>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <_sbrk+0x50>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4413      	add	r3, r2
 80028e8:	466a      	mov	r2, sp
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d907      	bls.n	80028fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028ee:	f017 f9bb 	bl	8019c68 <__errno>
 80028f2:	4603      	mov	r3, r0
 80028f4:	220c      	movs	r2, #12
 80028f6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295
 80028fc:	e006      	b.n	800290c <_sbrk+0x48>
	}

	heap_end += incr;
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <_sbrk+0x50>)
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4413      	add	r3, r2
 8002906:	4a03      	ldr	r2, [pc, #12]	; (8002914 <_sbrk+0x50>)
 8002908:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800290a:	68fb      	ldr	r3, [r7, #12]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	200006c4 	.word	0x200006c4
 8002918:	2000c100 	.word	0x2000c100

0800291c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <SystemInit+0x28>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002926:	4a07      	ldr	r2, [pc, #28]	; (8002944 <SystemInit+0x28>)
 8002928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800292c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002930:	4b04      	ldr	r3, [pc, #16]	; (8002944 <SystemInit+0x28>)
 8002932:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002936:	609a      	str	r2, [r3, #8]
#endif
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002948:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002980 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800294c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800294e:	e003      	b.n	8002958 <LoopCopyDataInit>

08002950 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002952:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002954:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002956:	3104      	adds	r1, #4

08002958 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002958:	480b      	ldr	r0, [pc, #44]	; (8002988 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800295a:	4b0c      	ldr	r3, [pc, #48]	; (800298c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800295c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800295e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002960:	d3f6      	bcc.n	8002950 <CopyDataInit>
  ldr  r2, =_sbss
 8002962:	4a0b      	ldr	r2, [pc, #44]	; (8002990 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002964:	e002      	b.n	800296c <LoopFillZerobss>

08002966 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002966:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002968:	f842 3b04 	str.w	r3, [r2], #4

0800296c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800296e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002970:	d3f9      	bcc.n	8002966 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002972:	f7ff ffd3 	bl	800291c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002976:	f017 f97d 	bl	8019c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800297a:	f7fe fb19 	bl	8000fb0 <main>
  bx  lr    
 800297e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002980:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002984:	0801e784 	.word	0x0801e784
  ldr  r0, =_sdata
 8002988:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800298c:	20000430 	.word	0x20000430
  ldr  r2, =_sbss
 8002990:	2000043c 	.word	0x2000043c
  ldr  r3, = _ebss
 8002994:	2000c0fc 	.word	0x2000c0fc

08002998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002998:	e7fe      	b.n	8002998 <ADC_IRQHandler>
	...

0800299c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029a0:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <HAL_Init+0x40>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <HAL_Init+0x40>)
 80029a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029ac:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <HAL_Init+0x40>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a0a      	ldr	r2, [pc, #40]	; (80029dc <HAL_Init+0x40>)
 80029b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029b8:	4b08      	ldr	r3, [pc, #32]	; (80029dc <HAL_Init+0x40>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a07      	ldr	r2, [pc, #28]	; (80029dc <HAL_Init+0x40>)
 80029be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029c4:	2003      	movs	r0, #3
 80029c6:	f000 fd0e 	bl	80033e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029ca:	200f      	movs	r0, #15
 80029cc:	f7ff fd40 	bl	8002450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d0:	f7fe fff6 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40023c00 	.word	0x40023c00

080029e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029e4:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <HAL_IncTick+0x20>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_IncTick+0x24>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4413      	add	r3, r2
 80029f0:	4a04      	ldr	r2, [pc, #16]	; (8002a04 <HAL_IncTick+0x24>)
 80029f2:	6013      	str	r3, [r2, #0]
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000008 	.word	0x20000008
 8002a04:	20008e28 	.word	0x20008e28

08002a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a0c:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <HAL_GetTick+0x14>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	20008e28 	.word	0x20008e28

08002a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a28:	f7ff ffee 	bl	8002a08 <HAL_GetTick>
 8002a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a38:	d005      	beq.n	8002a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <HAL_Delay+0x44>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a46:	bf00      	nop
 8002a48:	f7ff ffde 	bl	8002a08 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d8f7      	bhi.n	8002a48 <HAL_Delay+0x28>
  {
  }
}
 8002a58:	bf00      	nop
 8002a5a:	bf00      	nop
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000008 	.word	0x20000008

08002a68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e033      	b.n	8002ae6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d109      	bne.n	8002a9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7fe ffc6 	bl	8001a18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 0310 	and.w	r3, r3, #16
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d118      	bne.n	8002ad8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002aae:	f023 0302 	bic.w	r3, r3, #2
 8002ab2:	f043 0202 	orr.w	r2, r3, #2
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 fa68 	bl	8002f90 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f023 0303 	bic.w	r3, r3, #3
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ad6:	e001      	b.n	8002adc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d101      	bne.n	8002b0e <HAL_ADC_Start_DMA+0x1e>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e0e9      	b.n	8002ce2 <HAL_ADC_Start_DMA+0x1f2>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d018      	beq.n	8002b56 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689a      	ldr	r2, [r3, #8]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0201 	orr.w	r2, r2, #1
 8002b32:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b34:	4b6d      	ldr	r3, [pc, #436]	; (8002cec <HAL_ADC_Start_DMA+0x1fc>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a6d      	ldr	r2, [pc, #436]	; (8002cf0 <HAL_ADC_Start_DMA+0x200>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	0c9a      	lsrs	r2, r3, #18
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b48:	e002      	b.n	8002b50 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f9      	bne.n	8002b4a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b64:	d107      	bne.n	8002b76 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b74:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	f040 80a1 	bne.w	8002cc8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bb0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc4:	d106      	bne.n	8002bd4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	f023 0206 	bic.w	r2, r3, #6
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	645a      	str	r2, [r3, #68]	; 0x44
 8002bd2:	e002      	b.n	8002bda <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002be2:	4b44      	ldr	r3, [pc, #272]	; (8002cf4 <HAL_ADC_Start_DMA+0x204>)
 8002be4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bea:	4a43      	ldr	r2, [pc, #268]	; (8002cf8 <HAL_ADC_Start_DMA+0x208>)
 8002bec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf2:	4a42      	ldr	r2, [pc, #264]	; (8002cfc <HAL_ADC_Start_DMA+0x20c>)
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfa:	4a41      	ldr	r2, [pc, #260]	; (8002d00 <HAL_ADC_Start_DMA+0x210>)
 8002bfc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c06:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002c16:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c26:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	334c      	adds	r3, #76	; 0x4c
 8002c32:	4619      	mov	r1, r3
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f000 fd51 	bl	80036de <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 031f 	and.w	r3, r3, #31
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d12a      	bne.n	8002c9e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2d      	ldr	r2, [pc, #180]	; (8002d04 <HAL_ADC_Start_DMA+0x214>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d015      	beq.n	8002c7e <HAL_ADC_Start_DMA+0x18e>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2c      	ldr	r2, [pc, #176]	; (8002d08 <HAL_ADC_Start_DMA+0x218>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d105      	bne.n	8002c68 <HAL_ADC_Start_DMA+0x178>
 8002c5c:	4b25      	ldr	r3, [pc, #148]	; (8002cf4 <HAL_ADC_Start_DMA+0x204>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00a      	beq.n	8002c7e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a27      	ldr	r2, [pc, #156]	; (8002d0c <HAL_ADC_Start_DMA+0x21c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d136      	bne.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
 8002c72:	4b20      	ldr	r3, [pc, #128]	; (8002cf4 <HAL_ADC_Start_DMA+0x204>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d130      	bne.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d129      	bne.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	e020      	b.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a18      	ldr	r2, [pc, #96]	; (8002d04 <HAL_ADC_Start_DMA+0x214>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d11b      	bne.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d114      	bne.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cc4:	609a      	str	r2, [r3, #8]
 8002cc6:	e00b      	b.n	8002ce0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	f043 0210 	orr.w	r2, r3, #16
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd8:	f043 0201 	orr.w	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3718      	adds	r7, #24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	431bde83 	.word	0x431bde83
 8002cf4:	40012300 	.word	0x40012300
 8002cf8:	08003189 	.word	0x08003189
 8002cfc:	08003243 	.word	0x08003243
 8002d00:	0800325f 	.word	0x0800325f
 8002d04:	40012000 	.word	0x40012000
 8002d08:	40012100 	.word	0x40012100
 8002d0c:	40012200 	.word	0x40012200

08002d10 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x1c>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e105      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x228>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b09      	cmp	r3, #9
 8002d76:	d925      	bls.n	8002dc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68d9      	ldr	r1, [r3, #12]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	3b1e      	subs	r3, #30
 8002d8e:	2207      	movs	r2, #7
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	43da      	mvns	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68d9      	ldr	r1, [r3, #12]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	689a      	ldr	r2, [r3, #8]
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	4618      	mov	r0, r3
 8002db0:	4603      	mov	r3, r0
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4403      	add	r3, r0
 8002db6:	3b1e      	subs	r3, #30
 8002db8:	409a      	lsls	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	e022      	b.n	8002e0a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6919      	ldr	r1, [r3, #16]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	2207      	movs	r2, #7
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43da      	mvns	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	400a      	ands	r2, r1
 8002de6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6919      	ldr	r1, [r3, #16]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	4618      	mov	r0, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4403      	add	r3, r0
 8002e00:	409a      	lsls	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d824      	bhi.n	8002e5c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	3b05      	subs	r3, #5
 8002e24:	221f      	movs	r2, #31
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	400a      	ands	r2, r1
 8002e32:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4618      	mov	r0, r3
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3b05      	subs	r3, #5
 8002e4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	635a      	str	r2, [r3, #52]	; 0x34
 8002e5a:	e04c      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b0c      	cmp	r3, #12
 8002e62:	d824      	bhi.n	8002eae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	3b23      	subs	r3, #35	; 0x23
 8002e76:	221f      	movs	r2, #31
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43da      	mvns	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	400a      	ands	r2, r1
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	4618      	mov	r0, r3
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3b23      	subs	r3, #35	; 0x23
 8002ea0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	631a      	str	r2, [r3, #48]	; 0x30
 8002eac:	e023      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	3b41      	subs	r3, #65	; 0x41
 8002ec0:	221f      	movs	r2, #31
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43da      	mvns	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	400a      	ands	r2, r1
 8002ece:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	4618      	mov	r0, r3
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	3b41      	subs	r3, #65	; 0x41
 8002eea:	fa00 f203 	lsl.w	r2, r0, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ef6:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <HAL_ADC_ConfigChannel+0x234>)
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a21      	ldr	r2, [pc, #132]	; (8002f84 <HAL_ADC_ConfigChannel+0x238>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d109      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1cc>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b12      	cmp	r3, #18
 8002f0a:	d105      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a19      	ldr	r2, [pc, #100]	; (8002f84 <HAL_ADC_ConfigChannel+0x238>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d123      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d003      	beq.n	8002f32 <HAL_ADC_ConfigChannel+0x1e6>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b11      	cmp	r3, #17
 8002f30:	d11b      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b10      	cmp	r3, #16
 8002f44:	d111      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f46:	4b10      	ldr	r3, [pc, #64]	; (8002f88 <HAL_ADC_ConfigChannel+0x23c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a10      	ldr	r2, [pc, #64]	; (8002f8c <HAL_ADC_ConfigChannel+0x240>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	0c9a      	lsrs	r2, r3, #18
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f5c:	e002      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f9      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	40012300 	.word	0x40012300
 8002f84:	40012000 	.word	0x40012000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f98:	4b79      	ldr	r3, [pc, #484]	; (8003180 <ADC_Init+0x1f0>)
 8002f9a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	021a      	lsls	r2, r3, #8
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002fe8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6859      	ldr	r1, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800300a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6899      	ldr	r1, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	4a58      	ldr	r2, [pc, #352]	; (8003184 <ADC_Init+0x1f4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d022      	beq.n	800306e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003036:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6899      	ldr	r1, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	e00f      	b.n	800308e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800307c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800308c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0202 	bic.w	r2, r2, #2
 800309c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6899      	ldr	r1, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	7e1b      	ldrb	r3, [r3, #24]
 80030a8:	005a      	lsls	r2, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01b      	beq.n	80030f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6859      	ldr	r1, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	3b01      	subs	r3, #1
 80030e8:	035a      	lsls	r2, r3, #13
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	e007      	b.n	8003104 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003102:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	3b01      	subs	r3, #1
 8003120:	051a      	lsls	r2, r3, #20
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003146:	025a      	lsls	r2, r3, #9
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800315e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	029a      	lsls	r2, r3, #10
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	609a      	str	r2, [r3, #8]
}
 8003174:	bf00      	nop
 8003176:	3714      	adds	r7, #20
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40012300 	.word	0x40012300
 8003184:	0f000001 	.word	0x0f000001

08003188 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003194:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d13c      	bne.n	800321c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d12b      	bne.n	8003214 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d127      	bne.n	8003214 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d006      	beq.n	80031e0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d119      	bne.n	8003214 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f022 0220 	bic.w	r2, r2, #32
 80031ee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d105      	bne.n	8003214 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f043 0201 	orr.w	r2, r3, #1
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff fd7b 	bl	8002d10 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800321a:	e00e      	b.n	800323a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f7ff fd85 	bl	8002d38 <HAL_ADC_ErrorCallback>
}
 800322e:	e004      	b.n	800323a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	4798      	blx	r3
}
 800323a:	bf00      	nop
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800324e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f7ff fd67 	bl	8002d24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2240      	movs	r2, #64	; 0x40
 8003270:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003276:	f043 0204 	orr.w	r2, r3, #4
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f7ff fd5a 	bl	8002d38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a8:	4013      	ands	r3, r2
 80032aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032be:	4a04      	ldr	r2, [pc, #16]	; (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	60d3      	str	r3, [r2, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <__NVIC_GetPriorityGrouping+0x18>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	0a1b      	lsrs	r3, r3, #8
 80032de:	f003 0307 	and.w	r3, r3, #7
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	db0b      	blt.n	800331a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	f003 021f 	and.w	r2, r3, #31
 8003308:	4907      	ldr	r1, [pc, #28]	; (8003328 <__NVIC_EnableIRQ+0x38>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	2001      	movs	r0, #1
 8003312:	fa00 f202 	lsl.w	r2, r0, r2
 8003316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000e100 	.word	0xe000e100

0800332c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	6039      	str	r1, [r7, #0]
 8003336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333c:	2b00      	cmp	r3, #0
 800333e:	db0a      	blt.n	8003356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	490c      	ldr	r1, [pc, #48]	; (8003378 <__NVIC_SetPriority+0x4c>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	0112      	lsls	r2, r2, #4
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	440b      	add	r3, r1
 8003350:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003354:	e00a      	b.n	800336c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	4908      	ldr	r1, [pc, #32]	; (800337c <__NVIC_SetPriority+0x50>)
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	3b04      	subs	r3, #4
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	440b      	add	r3, r1
 800336a:	761a      	strb	r2, [r3, #24]
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000e100 	.word	0xe000e100
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003380:	b480      	push	{r7}
 8003382:	b089      	sub	sp, #36	; 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f1c3 0307 	rsb	r3, r3, #7
 800339a:	2b04      	cmp	r3, #4
 800339c:	bf28      	it	cs
 800339e:	2304      	movcs	r3, #4
 80033a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d902      	bls.n	80033b0 <NVIC_EncodePriority+0x30>
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3b03      	subs	r3, #3
 80033ae:	e000      	b.n	80033b2 <NVIC_EncodePriority+0x32>
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	401a      	ands	r2, r3
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c8:	f04f 31ff 	mov.w	r1, #4294967295
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	fa01 f303 	lsl.w	r3, r1, r3
 80033d2:	43d9      	mvns	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d8:	4313      	orrs	r3, r2
         );
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3724      	adds	r7, #36	; 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b082      	sub	sp, #8
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff ff4c 	bl	800328c <__NVIC_SetPriorityGrouping>
}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800340a:	2300      	movs	r3, #0
 800340c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800340e:	f7ff ff61 	bl	80032d4 <__NVIC_GetPriorityGrouping>
 8003412:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	68b9      	ldr	r1, [r7, #8]
 8003418:	6978      	ldr	r0, [r7, #20]
 800341a:	f7ff ffb1 	bl	8003380 <NVIC_EncodePriority>
 800341e:	4602      	mov	r2, r0
 8003420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003424:	4611      	mov	r1, r2
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff ff80 	bl	800332c <__NVIC_SetPriority>
}
 800342c:	bf00      	nop
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff ff54 	bl	80032f0 <__NVIC_EnableIRQ>
}
 8003448:	bf00      	nop
 800344a:	3708      	adds	r7, #8
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b086      	sub	sp, #24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800345c:	f7ff fad4 	bl	8002a08 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e099      	b.n	80035a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0201 	bic.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800348c:	e00f      	b.n	80034ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800348e:	f7ff fabb 	bl	8002a08 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b05      	cmp	r3, #5
 800349a:	d908      	bls.n	80034ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2220      	movs	r2, #32
 80034a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2203      	movs	r2, #3
 80034a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e078      	b.n	80035a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e8      	bne.n	800348e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	4b38      	ldr	r3, [pc, #224]	; (80035a8 <HAL_DMA_Init+0x158>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	2b04      	cmp	r3, #4
 8003506:	d107      	bne.n	8003518 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003510:	4313      	orrs	r3, r2
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	4313      	orrs	r3, r2
 8003516:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f023 0307 	bic.w	r3, r3, #7
 800352e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	4313      	orrs	r3, r2
 8003538:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	2b04      	cmp	r3, #4
 8003540:	d117      	bne.n	8003572 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	4313      	orrs	r3, r2
 800354a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00e      	beq.n	8003572 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fb45 	bl	8003be4 <DMA_CheckFifoParam>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2240      	movs	r2, #64	; 0x40
 8003564:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800356e:	2301      	movs	r3, #1
 8003570:	e016      	b.n	80035a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 fafc 	bl	8003b78 <DMA_CalcBaseAndBitshift>
 8003580:	4603      	mov	r3, r0
 8003582:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003588:	223f      	movs	r2, #63	; 0x3f
 800358a:	409a      	lsls	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	f010803f 	.word	0xf010803f

080035ac <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d101      	bne.n	80035be <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e050      	b.n	8003660 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d101      	bne.n	80035ce <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
 80035cc:	e048      	b.n	8003660 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0201 	bic.w	r2, r2, #1
 80035dc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2200      	movs	r2, #0
 80035ec:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2200      	movs	r2, #0
 80035f4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2200      	movs	r2, #0
 80035fc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2200      	movs	r2, #0
 8003604:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2221      	movs	r2, #33	; 0x21
 800360c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fab2 	bl	8003b78 <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003640:	223f      	movs	r2, #63	; 0x3f
 8003642:	409a      	lsls	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_DMA_Start+0x20>
 8003684:	2302      	movs	r3, #2
 8003686:	e026      	b.n	80036d6 <HAL_DMA_Start+0x6e>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b01      	cmp	r3, #1
 800369a:	d115      	bne.n	80036c8 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	68b9      	ldr	r1, [r7, #8]
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 fa33 	bl	8003b1c <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f042 0201 	orr.w	r2, r2, #1
 80036c4:	601a      	str	r2, [r3, #0]
 80036c6:	e005      	b.n	80036d4 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036d0:	2302      	movs	r3, #2
 80036d2:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b086      	sub	sp, #24
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <HAL_DMA_Start_IT+0x26>
 8003700:	2302      	movs	r3, #2
 8003702:	e040      	b.n	8003786 <HAL_DMA_Start_IT+0xa8>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b01      	cmp	r3, #1
 8003716:	d12f      	bne.n	8003778 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f9f5 	bl	8003b1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003736:	223f      	movs	r2, #63	; 0x3f
 8003738:	409a      	lsls	r2, r3
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f042 0216 	orr.w	r2, r2, #22
 800374c:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	2b00      	cmp	r3, #0
 8003754:	d007      	beq.n	8003766 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f042 0208 	orr.w	r2, r2, #8
 8003764:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f042 0201 	orr.w	r2, r2, #1
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e005      	b.n	8003784 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003780:	2302      	movs	r3, #2
 8003782:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003784:	7dfb      	ldrb	r3, [r7, #23]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d004      	beq.n	80037ac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2280      	movs	r2, #128	; 0x80
 80037a6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e00c      	b.n	80037c6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2205      	movs	r2, #5
 80037b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0201 	bic.w	r2, r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
	...

080037d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037dc:	2300      	movs	r3, #0
 80037de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037e0:	4b92      	ldr	r3, [pc, #584]	; (8003a2c <HAL_DMA_IRQHandler+0x258>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a92      	ldr	r2, [pc, #584]	; (8003a30 <HAL_DMA_IRQHandler+0x25c>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	0a9b      	lsrs	r3, r3, #10
 80037ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037fe:	2208      	movs	r2, #8
 8003800:	409a      	lsls	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	4013      	ands	r3, r2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d01a      	beq.n	8003840 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d013      	beq.n	8003840 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0204 	bic.w	r2, r2, #4
 8003826:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382c:	2208      	movs	r2, #8
 800382e:	409a      	lsls	r2, r3
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003838:	f043 0201 	orr.w	r2, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003844:	2201      	movs	r2, #1
 8003846:	409a      	lsls	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d012      	beq.n	8003876 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00b      	beq.n	8003876 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	2201      	movs	r2, #1
 8003864:	409a      	lsls	r2, r3
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386e:	f043 0202 	orr.w	r2, r3, #2
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800387a:	2204      	movs	r2, #4
 800387c:	409a      	lsls	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4013      	ands	r3, r2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d012      	beq.n	80038ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00b      	beq.n	80038ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003898:	2204      	movs	r2, #4
 800389a:	409a      	lsls	r2, r3
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a4:	f043 0204 	orr.w	r2, r3, #4
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b0:	2210      	movs	r2, #16
 80038b2:	409a      	lsls	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4013      	ands	r3, r2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d043      	beq.n	8003944 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d03c      	beq.n	8003944 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ce:	2210      	movs	r2, #16
 80038d0:	409a      	lsls	r2, r3
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d018      	beq.n	8003916 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d024      	beq.n	8003944 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	4798      	blx	r3
 8003902:	e01f      	b.n	8003944 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003908:	2b00      	cmp	r3, #0
 800390a:	d01b      	beq.n	8003944 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
 8003914:	e016      	b.n	8003944 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003920:	2b00      	cmp	r3, #0
 8003922:	d107      	bne.n	8003934 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0208 	bic.w	r2, r2, #8
 8003932:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003948:	2220      	movs	r2, #32
 800394a:	409a      	lsls	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4013      	ands	r3, r2
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 808e 	beq.w	8003a72 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0310 	and.w	r3, r3, #16
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 8086 	beq.w	8003a72 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396a:	2220      	movs	r2, #32
 800396c:	409a      	lsls	r2, r3
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b05      	cmp	r3, #5
 800397c:	d136      	bne.n	80039ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0216 	bic.w	r2, r2, #22
 800398c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	695a      	ldr	r2, [r3, #20]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800399c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d103      	bne.n	80039ae <HAL_DMA_IRQHandler+0x1da>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d007      	beq.n	80039be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0208 	bic.w	r2, r2, #8
 80039bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c2:	223f      	movs	r2, #63	; 0x3f
 80039c4:	409a      	lsls	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d07d      	beq.n	8003ade <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4798      	blx	r3
        }
        return;
 80039ea:	e078      	b.n	8003ade <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d01c      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d108      	bne.n	8003a1a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d030      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	4798      	blx	r3
 8003a18:	e02b      	b.n	8003a72 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d027      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
 8003a2a:	e022      	b.n	8003a72 <HAL_DMA_IRQHandler+0x29e>
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10f      	bne.n	8003a62 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0210 	bic.w	r2, r2, #16
 8003a50:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d032      	beq.n	8003ae0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d022      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2205      	movs	r2, #5
 8003a8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0201 	bic.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d307      	bcc.n	8003aba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1f2      	bne.n	8003a9e <HAL_DMA_IRQHandler+0x2ca>
 8003ab8:	e000      	b.n	8003abc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003aba:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d005      	beq.n	8003ae0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	4798      	blx	r3
 8003adc:	e000      	b.n	8003ae0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003ade:	bf00      	nop
    }
  }
}
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop

08003ae8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af6:	b2db      	uxtb	r3, r3
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
 8003b28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b40      	cmp	r3, #64	; 0x40
 8003b48:	d108      	bne.n	8003b5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b5a:	e007      	b.n	8003b6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	60da      	str	r2, [r3, #12]
}
 8003b6c:	bf00      	nop
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	3b10      	subs	r3, #16
 8003b88:	4a14      	ldr	r2, [pc, #80]	; (8003bdc <DMA_CalcBaseAndBitshift+0x64>)
 8003b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8e:	091b      	lsrs	r3, r3, #4
 8003b90:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b92:	4a13      	ldr	r2, [pc, #76]	; (8003be0 <DMA_CalcBaseAndBitshift+0x68>)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4413      	add	r3, r2
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d909      	bls.n	8003bba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bae:	f023 0303 	bic.w	r3, r3, #3
 8003bb2:	1d1a      	adds	r2, r3, #4
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	659a      	str	r2, [r3, #88]	; 0x58
 8003bb8:	e007      	b.n	8003bca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bc2:	f023 0303 	bic.w	r3, r3, #3
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	aaaaaaab 	.word	0xaaaaaaab
 8003be0:	0801de34 	.word	0x0801de34

08003be4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11f      	bne.n	8003c3e <DMA_CheckFifoParam+0x5a>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d856      	bhi.n	8003cb2 <DMA_CheckFifoParam+0xce>
 8003c04:	a201      	add	r2, pc, #4	; (adr r2, 8003c0c <DMA_CheckFifoParam+0x28>)
 8003c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0a:	bf00      	nop
 8003c0c:	08003c1d 	.word	0x08003c1d
 8003c10:	08003c2f 	.word	0x08003c2f
 8003c14:	08003c1d 	.word	0x08003c1d
 8003c18:	08003cb3 	.word	0x08003cb3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d046      	beq.n	8003cb6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2c:	e043      	b.n	8003cb6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c36:	d140      	bne.n	8003cba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c3c:	e03d      	b.n	8003cba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c46:	d121      	bne.n	8003c8c <DMA_CheckFifoParam+0xa8>
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d837      	bhi.n	8003cbe <DMA_CheckFifoParam+0xda>
 8003c4e:	a201      	add	r2, pc, #4	; (adr r2, 8003c54 <DMA_CheckFifoParam+0x70>)
 8003c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c54:	08003c65 	.word	0x08003c65
 8003c58:	08003c6b 	.word	0x08003c6b
 8003c5c:	08003c65 	.word	0x08003c65
 8003c60:	08003c7d 	.word	0x08003c7d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
      break;
 8003c68:	e030      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d025      	beq.n	8003cc2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c7a:	e022      	b.n	8003cc2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c80:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c84:	d11f      	bne.n	8003cc6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c8a:	e01c      	b.n	8003cc6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d903      	bls.n	8003c9a <DMA_CheckFifoParam+0xb6>
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	d003      	beq.n	8003ca0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c98:	e018      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c9e:	e015      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00e      	beq.n	8003cca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb0:	e00b      	b.n	8003cca <DMA_CheckFifoParam+0xe6>
      break;
 8003cb2:	bf00      	nop
 8003cb4:	e00a      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;
 8003cb6:	bf00      	nop
 8003cb8:	e008      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;
 8003cba:	bf00      	nop
 8003cbc:	e006      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;
 8003cbe:	bf00      	nop
 8003cc0:	e004      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;
 8003cc2:	bf00      	nop
 8003cc4:	e002      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;   
 8003cc6:	bf00      	nop
 8003cc8:	e000      	b.n	8003ccc <DMA_CheckFifoParam+0xe8>
      break;
 8003cca:	bf00      	nop
    }
  } 
  
  return status; 
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop

08003cdc <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
 8003ce8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b80      	cmp	r3, #128	; 0x80
 8003cf4:	d106      	bne.n	8003d04 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cfc:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
 8003d02:	e031      	b.n	8003d68 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_DMAEx_MultiBufferStart+0x36>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e02b      	b.n	8003d6a <HAL_DMAEx_MultiBufferStart+0x8e>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d11e      	bne.n	8003d64 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2202      	movs	r2, #2
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003d3c:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f810 	bl	8003d72 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f042 0201 	orr.w	r2, r2, #1
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	e001      	b.n	8003d68 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003d64:	2302      	movs	r3, #2
 8003d66:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
 8003d7e:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b40      	cmp	r3, #64	; 0x40
 8003d8e:	d108      	bne.n	8003da2 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003da0:	e007      	b.n	8003db2 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	60da      	str	r2, [r3, #12]
}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003dd2:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <HAL_FLASH_Program+0xa0>)
 8003dd4:	7e1b      	ldrb	r3, [r3, #24]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_FLASH_Program+0x1e>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e03b      	b.n	8003e56 <HAL_FLASH_Program+0x96>
 8003dde:	4b20      	ldr	r3, [pc, #128]	; (8003e60 <HAL_FLASH_Program+0xa0>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003de4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003de8:	f000 f870 	bl	8003ecc <FLASH_WaitForLastOperation>
 8003dec:	4603      	mov	r3, r0
 8003dee:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003df0:	7dfb      	ldrb	r3, [r7, #23]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d12b      	bne.n	8003e4e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d105      	bne.n	8003e08 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003dfc:	783b      	ldrb	r3, [r7, #0]
 8003dfe:	4619      	mov	r1, r3
 8003e00:	68b8      	ldr	r0, [r7, #8]
 8003e02:	f000 f91b 	bl	800403c <FLASH_Program_Byte>
 8003e06:	e016      	b.n	8003e36 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d105      	bne.n	8003e1a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003e0e:	883b      	ldrh	r3, [r7, #0]
 8003e10:	4619      	mov	r1, r3
 8003e12:	68b8      	ldr	r0, [r7, #8]
 8003e14:	f000 f8ee 	bl	8003ff4 <FLASH_Program_HalfWord>
 8003e18:	e00d      	b.n	8003e36 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d105      	bne.n	8003e2c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	4619      	mov	r1, r3
 8003e24:	68b8      	ldr	r0, [r7, #8]
 8003e26:	f000 f8c3 	bl	8003fb0 <FLASH_Program_Word>
 8003e2a:	e004      	b.n	8003e36 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e30:	68b8      	ldr	r0, [r7, #8]
 8003e32:	f000 f88b 	bl	8003f4c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e36:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e3a:	f000 f847 	bl	8003ecc <FLASH_WaitForLastOperation>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003e42:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <HAL_FLASH_Program+0xa4>)
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	4a07      	ldr	r2, [pc, #28]	; (8003e64 <HAL_FLASH_Program+0xa4>)
 8003e48:	f023 0301 	bic.w	r3, r3, #1
 8003e4c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e4e:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <HAL_FLASH_Program+0xa0>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20008e2c 	.word	0x20008e2c
 8003e64:	40023c00 	.word	0x40023c00

08003e68 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e72:	4b0b      	ldr	r3, [pc, #44]	; (8003ea0 <HAL_FLASH_Unlock+0x38>)
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	da0b      	bge.n	8003e92 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e7a:	4b09      	ldr	r3, [pc, #36]	; (8003ea0 <HAL_FLASH_Unlock+0x38>)
 8003e7c:	4a09      	ldr	r2, [pc, #36]	; (8003ea4 <HAL_FLASH_Unlock+0x3c>)
 8003e7e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e80:	4b07      	ldr	r3, [pc, #28]	; (8003ea0 <HAL_FLASH_Unlock+0x38>)
 8003e82:	4a09      	ldr	r2, [pc, #36]	; (8003ea8 <HAL_FLASH_Unlock+0x40>)
 8003e84:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e86:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <HAL_FLASH_Unlock+0x38>)
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	da01      	bge.n	8003e92 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003e92:	79fb      	ldrb	r3, [r7, #7]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	40023c00 	.word	0x40023c00
 8003ea4:	45670123 	.word	0x45670123
 8003ea8:	cdef89ab 	.word	0xcdef89ab

08003eac <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003eb0:	4b05      	ldr	r3, [pc, #20]	; (8003ec8 <HAL_FLASH_Lock+0x1c>)
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	4a04      	ldr	r2, [pc, #16]	; (8003ec8 <HAL_FLASH_Lock+0x1c>)
 8003eb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003eba:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	40023c00 	.word	0x40023c00

08003ecc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ed8:	4b1a      	ldr	r3, [pc, #104]	; (8003f44 <FLASH_WaitForLastOperation+0x78>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003ede:	f7fe fd93 	bl	8002a08 <HAL_GetTick>
 8003ee2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003ee4:	e010      	b.n	8003f08 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eec:	d00c      	beq.n	8003f08 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <FLASH_WaitForLastOperation+0x38>
 8003ef4:	f7fe fd88 	bl	8002a08 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d201      	bcs.n	8003f08 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e019      	b.n	8003f3c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003f08:	4b0f      	ldr	r3, [pc, #60]	; (8003f48 <FLASH_WaitForLastOperation+0x7c>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e8      	bne.n	8003ee6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003f14:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <FLASH_WaitForLastOperation+0x7c>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003f20:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <FLASH_WaitForLastOperation+0x7c>)
 8003f22:	2201      	movs	r2, #1
 8003f24:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003f26:	4b08      	ldr	r3, [pc, #32]	; (8003f48 <FLASH_WaitForLastOperation+0x7c>)
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003f32:	f000 f8a5 	bl	8004080 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
  
}  
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20008e2c 	.word	0x20008e2c
 8003f48:	40023c00 	.word	0x40023c00

08003f4c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f58:	4b14      	ldr	r3, [pc, #80]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	4a13      	ldr	r2, [pc, #76]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003f64:	4b11      	ldr	r3, [pc, #68]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	4a10      	ldr	r2, [pc, #64]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f6a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003f6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f70:	4b0e      	ldr	r3, [pc, #56]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	4a0d      	ldr	r2, [pc, #52]	; (8003fac <FLASH_Program_DoubleWord+0x60>)
 8003f76:	f043 0301 	orr.w	r3, r3, #1
 8003f7a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003f82:	f3bf 8f6f 	isb	sy
}
 8003f86:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003f88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	f04f 0300 	mov.w	r3, #0
 8003f94:	000a      	movs	r2, r1
 8003f96:	2300      	movs	r3, #0
 8003f98:	68f9      	ldr	r1, [r7, #12]
 8003f9a:	3104      	adds	r1, #4
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]
}
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	40023c00 	.word	0x40023c00

08003fb0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003fba:	4b0d      	ldr	r3, [pc, #52]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	4a0c      	ldr	r2, [pc, #48]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fc4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	4a09      	ldr	r2, [pc, #36]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fd0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003fd2:	4b07      	ldr	r3, [pc, #28]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	4a06      	ldr	r2, [pc, #24]	; (8003ff0 <FLASH_Program_Word+0x40>)
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	601a      	str	r2, [r3, #0]
}
 8003fe4:	bf00      	nop
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr
 8003ff0:	40023c00 	.word	0x40023c00

08003ff4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004000:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	4a0c      	ldr	r2, [pc, #48]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 8004006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800400a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800400c:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	4a09      	ldr	r2, [pc, #36]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 8004012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004016:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004018:	4b07      	ldr	r3, [pc, #28]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	4a06      	ldr	r2, [pc, #24]	; (8004038 <FLASH_Program_HalfWord+0x44>)
 800401e:	f043 0301 	orr.w	r3, r3, #1
 8004022:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	801a      	strh	r2, [r3, #0]
}
 800402a:	bf00      	nop
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40023c00 	.word	0x40023c00

0800403c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	460b      	mov	r3, r1
 8004046:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004048:	4b0c      	ldr	r3, [pc, #48]	; (800407c <FLASH_Program_Byte+0x40>)
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	4a0b      	ldr	r2, [pc, #44]	; (800407c <FLASH_Program_Byte+0x40>)
 800404e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004052:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004054:	4b09      	ldr	r3, [pc, #36]	; (800407c <FLASH_Program_Byte+0x40>)
 8004056:	4a09      	ldr	r2, [pc, #36]	; (800407c <FLASH_Program_Byte+0x40>)
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800405c:	4b07      	ldr	r3, [pc, #28]	; (800407c <FLASH_Program_Byte+0x40>)
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	4a06      	ldr	r2, [pc, #24]	; (800407c <FLASH_Program_Byte+0x40>)
 8004062:	f043 0301 	orr.w	r3, r3, #1
 8004066:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	701a      	strb	r2, [r3, #0]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40023c00 	.word	0x40023c00

08004080 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004084:	4b27      	ldr	r3, [pc, #156]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0310 	and.w	r3, r3, #16
 800408c:	2b00      	cmp	r3, #0
 800408e:	d008      	beq.n	80040a2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004090:	4b25      	ldr	r3, [pc, #148]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	f043 0310 	orr.w	r3, r3, #16
 8004098:	4a23      	ldr	r2, [pc, #140]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 800409a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800409c:	4b21      	ldr	r3, [pc, #132]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 800409e:	2210      	movs	r2, #16
 80040a0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80040a2:	4b20      	ldr	r3, [pc, #128]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d008      	beq.n	80040c0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80040ae:	4b1e      	ldr	r3, [pc, #120]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f043 0308 	orr.w	r3, r3, #8
 80040b6:	4a1c      	ldr	r2, [pc, #112]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040b8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80040ba:	4b1a      	ldr	r3, [pc, #104]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040bc:	2220      	movs	r2, #32
 80040be:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80040c0:	4b18      	ldr	r3, [pc, #96]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d008      	beq.n	80040de <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80040cc:	4b16      	ldr	r3, [pc, #88]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040ce:	69db      	ldr	r3, [r3, #28]
 80040d0:	f043 0304 	orr.w	r3, r3, #4
 80040d4:	4a14      	ldr	r2, [pc, #80]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040d6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80040d8:	4b12      	ldr	r3, [pc, #72]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040da:	2240      	movs	r2, #64	; 0x40
 80040dc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80040de:	4b11      	ldr	r3, [pc, #68]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d008      	beq.n	80040fc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80040ea:	4b0f      	ldr	r3, [pc, #60]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f043 0302 	orr.w	r3, r3, #2
 80040f2:	4a0d      	ldr	r2, [pc, #52]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 80040f4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80040f6:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040f8:	2280      	movs	r2, #128	; 0x80
 80040fa:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80040fc:	4b09      	ldr	r3, [pc, #36]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	f043 0320 	orr.w	r3, r3, #32
 8004110:	4a05      	ldr	r2, [pc, #20]	; (8004128 <FLASH_SetErrorCode+0xa8>)
 8004112:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004114:	4b03      	ldr	r3, [pc, #12]	; (8004124 <FLASH_SetErrorCode+0xa4>)
 8004116:	2202      	movs	r2, #2
 8004118:	60da      	str	r2, [r3, #12]
  }
}
 800411a:	bf00      	nop
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	40023c00 	.word	0x40023c00
 8004128:	20008e2c 	.word	0x20008e2c

0800412c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800413c:	78fb      	ldrb	r3, [r7, #3]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d102      	bne.n	8004148 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004142:	2300      	movs	r3, #0
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	e010      	b.n	800416a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d103      	bne.n	8004156 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800414e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	e009      	b.n	800416a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004156:	78fb      	ldrb	r3, [r7, #3]
 8004158:	2b02      	cmp	r3, #2
 800415a:	d103      	bne.n	8004164 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800415c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	e002      	b.n	800416a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004164:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004168:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800416a:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	4a12      	ldr	r2, [pc, #72]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 8004170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004174:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004176:	4b10      	ldr	r3, [pc, #64]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 8004178:	691a      	ldr	r2, [r3, #16]
 800417a:	490f      	ldr	r1, [pc, #60]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004182:	4b0d      	ldr	r3, [pc, #52]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	4a0c      	ldr	r2, [pc, #48]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 8004188:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800418c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800418e:	4b0a      	ldr	r3, [pc, #40]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	4313      	orrs	r3, r2
 8004198:	4a07      	ldr	r2, [pc, #28]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 800419a:	f043 0302 	orr.w	r3, r3, #2
 800419e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80041a0:	4b05      	ldr	r3, [pc, #20]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	4a04      	ldr	r2, [pc, #16]	; (80041b8 <FLASH_Erase_Sector+0x8c>)
 80041a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041aa:	6113      	str	r3, [r2, #16]
}
 80041ac:	bf00      	nop
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	40023c00 	.word	0x40023c00

080041bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041bc:	b480      	push	{r7}
 80041be:	b089      	sub	sp, #36	; 0x24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	e16b      	b.n	80044b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041d8:	2201      	movs	r2, #1
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4013      	ands	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	f040 815a 	bne.w	80044aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f003 0303 	and.w	r3, r3, #3
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d005      	beq.n	800420e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800420a:	2b02      	cmp	r3, #2
 800420c:	d130      	bne.n	8004270 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	2203      	movs	r2, #3
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	43db      	mvns	r3, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4013      	ands	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68da      	ldr	r2, [r3, #12]
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004244:	2201      	movs	r2, #1
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	091b      	lsrs	r3, r3, #4
 800425a:	f003 0201 	and.w	r2, r3, #1
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b03      	cmp	r3, #3
 800427a:	d017      	beq.n	80042ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	2203      	movs	r2, #3
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f003 0303 	and.w	r3, r3, #3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d123      	bne.n	8004300 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	08da      	lsrs	r2, r3, #3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3208      	adds	r2, #8
 80042c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	220f      	movs	r2, #15
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	691a      	ldr	r2, [r3, #16]
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	08da      	lsrs	r2, r3, #3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3208      	adds	r2, #8
 80042fa:	69b9      	ldr	r1, [r7, #24]
 80042fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	2203      	movs	r2, #3
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43db      	mvns	r3, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4013      	ands	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f003 0203 	and.w	r2, r3, #3
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	fa02 f303 	lsl.w	r3, r2, r3
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4313      	orrs	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 80b4 	beq.w	80044aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	4b60      	ldr	r3, [pc, #384]	; (80044c8 <HAL_GPIO_Init+0x30c>)
 8004348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434a:	4a5f      	ldr	r2, [pc, #380]	; (80044c8 <HAL_GPIO_Init+0x30c>)
 800434c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004350:	6453      	str	r3, [r2, #68]	; 0x44
 8004352:	4b5d      	ldr	r3, [pc, #372]	; (80044c8 <HAL_GPIO_Init+0x30c>)
 8004354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800435e:	4a5b      	ldr	r2, [pc, #364]	; (80044cc <HAL_GPIO_Init+0x310>)
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	089b      	lsrs	r3, r3, #2
 8004364:	3302      	adds	r3, #2
 8004366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800436a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	220f      	movs	r2, #15
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a52      	ldr	r2, [pc, #328]	; (80044d0 <HAL_GPIO_Init+0x314>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d02b      	beq.n	80043e2 <HAL_GPIO_Init+0x226>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a51      	ldr	r2, [pc, #324]	; (80044d4 <HAL_GPIO_Init+0x318>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d025      	beq.n	80043de <HAL_GPIO_Init+0x222>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a50      	ldr	r2, [pc, #320]	; (80044d8 <HAL_GPIO_Init+0x31c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d01f      	beq.n	80043da <HAL_GPIO_Init+0x21e>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a4f      	ldr	r2, [pc, #316]	; (80044dc <HAL_GPIO_Init+0x320>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d019      	beq.n	80043d6 <HAL_GPIO_Init+0x21a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a4e      	ldr	r2, [pc, #312]	; (80044e0 <HAL_GPIO_Init+0x324>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d013      	beq.n	80043d2 <HAL_GPIO_Init+0x216>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a4d      	ldr	r2, [pc, #308]	; (80044e4 <HAL_GPIO_Init+0x328>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00d      	beq.n	80043ce <HAL_GPIO_Init+0x212>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a4c      	ldr	r2, [pc, #304]	; (80044e8 <HAL_GPIO_Init+0x32c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d007      	beq.n	80043ca <HAL_GPIO_Init+0x20e>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a4b      	ldr	r2, [pc, #300]	; (80044ec <HAL_GPIO_Init+0x330>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <HAL_GPIO_Init+0x20a>
 80043c2:	2307      	movs	r3, #7
 80043c4:	e00e      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043c6:	2308      	movs	r3, #8
 80043c8:	e00c      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043ca:	2306      	movs	r3, #6
 80043cc:	e00a      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043ce:	2305      	movs	r3, #5
 80043d0:	e008      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043d2:	2304      	movs	r3, #4
 80043d4:	e006      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043d6:	2303      	movs	r3, #3
 80043d8:	e004      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043da:	2302      	movs	r3, #2
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <HAL_GPIO_Init+0x228>
 80043e2:	2300      	movs	r3, #0
 80043e4:	69fa      	ldr	r2, [r7, #28]
 80043e6:	f002 0203 	and.w	r2, r2, #3
 80043ea:	0092      	lsls	r2, r2, #2
 80043ec:	4093      	lsls	r3, r2
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f4:	4935      	ldr	r1, [pc, #212]	; (80044cc <HAL_GPIO_Init+0x310>)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	3302      	adds	r3, #2
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004402:	4b3b      	ldr	r3, [pc, #236]	; (80044f0 <HAL_GPIO_Init+0x334>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004426:	4a32      	ldr	r2, [pc, #200]	; (80044f0 <HAL_GPIO_Init+0x334>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800442c:	4b30      	ldr	r3, [pc, #192]	; (80044f0 <HAL_GPIO_Init+0x334>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004450:	4a27      	ldr	r2, [pc, #156]	; (80044f0 <HAL_GPIO_Init+0x334>)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004456:	4b26      	ldr	r3, [pc, #152]	; (80044f0 <HAL_GPIO_Init+0x334>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	43db      	mvns	r3, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800447a:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <HAL_GPIO_Init+0x334>)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004480:	4b1b      	ldr	r3, [pc, #108]	; (80044f0 <HAL_GPIO_Init+0x334>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044a4:	4a12      	ldr	r2, [pc, #72]	; (80044f0 <HAL_GPIO_Init+0x334>)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	3301      	adds	r3, #1
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b0f      	cmp	r3, #15
 80044b4:	f67f ae90 	bls.w	80041d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	3724      	adds	r7, #36	; 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800
 80044cc:	40013800 	.word	0x40013800
 80044d0:	40020000 	.word	0x40020000
 80044d4:	40020400 	.word	0x40020400
 80044d8:	40020800 	.word	0x40020800
 80044dc:	40020c00 	.word	0x40020c00
 80044e0:	40021000 	.word	0x40021000
 80044e4:	40021400 	.word	0x40021400
 80044e8:	40021800 	.word	0x40021800
 80044ec:	40021c00 	.word	0x40021c00
 80044f0:	40013c00 	.word	0x40013c00

080044f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b087      	sub	sp, #28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044fe:	2300      	movs	r3, #0
 8004500:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004502:	2300      	movs	r3, #0
 8004504:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004506:	2300      	movs	r3, #0
 8004508:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800450a:	2300      	movs	r3, #0
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	e0cd      	b.n	80046ac <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004510:	2201      	movs	r2, #1
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	4013      	ands	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	429a      	cmp	r2, r3
 8004528:	f040 80bd 	bne.w	80046a6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800452c:	4a65      	ldr	r2, [pc, #404]	; (80046c4 <HAL_GPIO_DeInit+0x1d0>)
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	089b      	lsrs	r3, r3, #2
 8004532:	3302      	adds	r3, #2
 8004534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004538:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f003 0303 	and.w	r3, r3, #3
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	220f      	movs	r2, #15
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	4013      	ands	r3, r2
 800454c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a5d      	ldr	r2, [pc, #372]	; (80046c8 <HAL_GPIO_DeInit+0x1d4>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d02b      	beq.n	80045ae <HAL_GPIO_DeInit+0xba>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a5c      	ldr	r2, [pc, #368]	; (80046cc <HAL_GPIO_DeInit+0x1d8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d025      	beq.n	80045aa <HAL_GPIO_DeInit+0xb6>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a5b      	ldr	r2, [pc, #364]	; (80046d0 <HAL_GPIO_DeInit+0x1dc>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d01f      	beq.n	80045a6 <HAL_GPIO_DeInit+0xb2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a5a      	ldr	r2, [pc, #360]	; (80046d4 <HAL_GPIO_DeInit+0x1e0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d019      	beq.n	80045a2 <HAL_GPIO_DeInit+0xae>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a59      	ldr	r2, [pc, #356]	; (80046d8 <HAL_GPIO_DeInit+0x1e4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d013      	beq.n	800459e <HAL_GPIO_DeInit+0xaa>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a58      	ldr	r2, [pc, #352]	; (80046dc <HAL_GPIO_DeInit+0x1e8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d00d      	beq.n	800459a <HAL_GPIO_DeInit+0xa6>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a57      	ldr	r2, [pc, #348]	; (80046e0 <HAL_GPIO_DeInit+0x1ec>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d007      	beq.n	8004596 <HAL_GPIO_DeInit+0xa2>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a56      	ldr	r2, [pc, #344]	; (80046e4 <HAL_GPIO_DeInit+0x1f0>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d101      	bne.n	8004592 <HAL_GPIO_DeInit+0x9e>
 800458e:	2307      	movs	r3, #7
 8004590:	e00e      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 8004592:	2308      	movs	r3, #8
 8004594:	e00c      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 8004596:	2306      	movs	r3, #6
 8004598:	e00a      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 800459a:	2305      	movs	r3, #5
 800459c:	e008      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 800459e:	2304      	movs	r3, #4
 80045a0:	e006      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 80045a2:	2303      	movs	r3, #3
 80045a4:	e004      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 80045a6:	2302      	movs	r3, #2
 80045a8:	e002      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <HAL_GPIO_DeInit+0xbc>
 80045ae:	2300      	movs	r3, #0
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	f002 0203 	and.w	r2, r2, #3
 80045b6:	0092      	lsls	r2, r2, #2
 80045b8:	4093      	lsls	r3, r2
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d132      	bne.n	8004626 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80045c0:	4b49      	ldr	r3, [pc, #292]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	43db      	mvns	r3, r3
 80045c8:	4947      	ldr	r1, [pc, #284]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80045ce:	4b46      	ldr	r3, [pc, #280]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	43db      	mvns	r3, r3
 80045d6:	4944      	ldr	r1, [pc, #272]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045d8:	4013      	ands	r3, r2
 80045da:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80045dc:	4b42      	ldr	r3, [pc, #264]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	43db      	mvns	r3, r3
 80045e4:	4940      	ldr	r1, [pc, #256]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045ea:	4b3f      	ldr	r3, [pc, #252]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	43db      	mvns	r3, r3
 80045f2:	493d      	ldr	r1, [pc, #244]	; (80046e8 <HAL_GPIO_DeInit+0x1f4>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	220f      	movs	r2, #15
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004608:	4a2e      	ldr	r2, [pc, #184]	; (80046c4 <HAL_GPIO_DeInit+0x1d0>)
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	089b      	lsrs	r3, r3, #2
 800460e:	3302      	adds	r3, #2
 8004610:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	43da      	mvns	r2, r3
 8004618:	482a      	ldr	r0, [pc, #168]	; (80046c4 <HAL_GPIO_DeInit+0x1d0>)
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	089b      	lsrs	r3, r3, #2
 800461e:	400a      	ands	r2, r1
 8004620:	3302      	adds	r3, #2
 8004622:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	2103      	movs	r1, #3
 8004630:	fa01 f303 	lsl.w	r3, r1, r3
 8004634:	43db      	mvns	r3, r3
 8004636:	401a      	ands	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	08da      	lsrs	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3208      	adds	r2, #8
 8004644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	220f      	movs	r2, #15
 8004652:	fa02 f303 	lsl.w	r3, r2, r3
 8004656:	43db      	mvns	r3, r3
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	08d2      	lsrs	r2, r2, #3
 800465c:	4019      	ands	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3208      	adds	r2, #8
 8004662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	2103      	movs	r1, #3
 8004670:	fa01 f303 	lsl.w	r3, r1, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	401a      	ands	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	2101      	movs	r1, #1
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	fa01 f303 	lsl.w	r3, r1, r3
 8004688:	43db      	mvns	r3, r3
 800468a:	401a      	ands	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	2103      	movs	r1, #3
 800469a:	fa01 f303 	lsl.w	r3, r1, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	401a      	ands	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	3301      	adds	r3, #1
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2b0f      	cmp	r3, #15
 80046b0:	f67f af2e 	bls.w	8004510 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	371c      	adds	r7, #28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40013800 	.word	0x40013800
 80046c8:	40020000 	.word	0x40020000
 80046cc:	40020400 	.word	0x40020400
 80046d0:	40020800 	.word	0x40020800
 80046d4:	40020c00 	.word	0x40020c00
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40021400 	.word	0x40021400
 80046e0:	40021800 	.word	0x40021800
 80046e4:	40021c00 	.word	0x40021c00
 80046e8:	40013c00 	.word	0x40013c00

080046ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	460b      	mov	r3, r1
 80046f6:	807b      	strh	r3, [r7, #2]
 80046f8:	4613      	mov	r3, r2
 80046fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046fc:	787b      	ldrb	r3, [r7, #1]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004702:	887a      	ldrh	r2, [r7, #2]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004708:	e003      	b.n	8004712 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800470a:	887b      	ldrh	r3, [r7, #2]
 800470c:	041a      	lsls	r2, r3, #16
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	619a      	str	r2, [r3, #24]
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800471e:	b480      	push	{r7}
 8004720:	b085      	sub	sp, #20
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004730:	887a      	ldrh	r2, [r7, #2]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4013      	ands	r3, r2
 8004736:	041a      	lsls	r2, r3, #16
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	43d9      	mvns	r1, r3
 800473c:	887b      	ldrh	r3, [r7, #2]
 800473e:	400b      	ands	r3, r1
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	619a      	str	r2, [r3, #24]
}
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e12b      	b.n	80049be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fd f9c4 	bl	8001b08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2224      	movs	r2, #36	; 0x24
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 0201 	bic.w	r2, r2, #1
 8004796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047b8:	f001 feee 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
 80047bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	4a81      	ldr	r2, [pc, #516]	; (80049c8 <HAL_I2C_Init+0x274>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d807      	bhi.n	80047d8 <HAL_I2C_Init+0x84>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4a80      	ldr	r2, [pc, #512]	; (80049cc <HAL_I2C_Init+0x278>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bf94      	ite	ls
 80047d0:	2301      	movls	r3, #1
 80047d2:	2300      	movhi	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	e006      	b.n	80047e6 <HAL_I2C_Init+0x92>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	4a7d      	ldr	r2, [pc, #500]	; (80049d0 <HAL_I2C_Init+0x27c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	bf94      	ite	ls
 80047e0:	2301      	movls	r3, #1
 80047e2:	2300      	movhi	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e0e7      	b.n	80049be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	4a78      	ldr	r2, [pc, #480]	; (80049d4 <HAL_I2C_Init+0x280>)
 80047f2:	fba2 2303 	umull	r2, r3, r2, r3
 80047f6:	0c9b      	lsrs	r3, r3, #18
 80047f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	430a      	orrs	r2, r1
 800480c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	4a6a      	ldr	r2, [pc, #424]	; (80049c8 <HAL_I2C_Init+0x274>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d802      	bhi.n	8004828 <HAL_I2C_Init+0xd4>
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	3301      	adds	r3, #1
 8004826:	e009      	b.n	800483c <HAL_I2C_Init+0xe8>
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800482e:	fb02 f303 	mul.w	r3, r2, r3
 8004832:	4a69      	ldr	r2, [pc, #420]	; (80049d8 <HAL_I2C_Init+0x284>)
 8004834:	fba2 2303 	umull	r2, r3, r2, r3
 8004838:	099b      	lsrs	r3, r3, #6
 800483a:	3301      	adds	r3, #1
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	430b      	orrs	r3, r1
 8004842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800484e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	495c      	ldr	r1, [pc, #368]	; (80049c8 <HAL_I2C_Init+0x274>)
 8004858:	428b      	cmp	r3, r1
 800485a:	d819      	bhi.n	8004890 <HAL_I2C_Init+0x13c>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	1e59      	subs	r1, r3, #1
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	fbb1 f3f3 	udiv	r3, r1, r3
 800486a:	1c59      	adds	r1, r3, #1
 800486c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004870:	400b      	ands	r3, r1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00a      	beq.n	800488c <HAL_I2C_Init+0x138>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	1e59      	subs	r1, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	005b      	lsls	r3, r3, #1
 8004880:	fbb1 f3f3 	udiv	r3, r1, r3
 8004884:	3301      	adds	r3, #1
 8004886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800488a:	e051      	b.n	8004930 <HAL_I2C_Init+0x1dc>
 800488c:	2304      	movs	r3, #4
 800488e:	e04f      	b.n	8004930 <HAL_I2C_Init+0x1dc>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d111      	bne.n	80048bc <HAL_I2C_Init+0x168>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	1e58      	subs	r0, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6859      	ldr	r1, [r3, #4]
 80048a0:	460b      	mov	r3, r1
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	440b      	add	r3, r1
 80048a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048aa:	3301      	adds	r3, #1
 80048ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	e012      	b.n	80048e2 <HAL_I2C_Init+0x18e>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1e58      	subs	r0, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6859      	ldr	r1, [r3, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	440b      	add	r3, r1
 80048ca:	0099      	lsls	r1, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80048d2:	3301      	adds	r3, #1
 80048d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bf0c      	ite	eq
 80048dc:	2301      	moveq	r3, #1
 80048de:	2300      	movne	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_I2C_Init+0x196>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e022      	b.n	8004930 <HAL_I2C_Init+0x1dc>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10e      	bne.n	8004910 <HAL_I2C_Init+0x1bc>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	1e58      	subs	r0, r3, #1
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6859      	ldr	r1, [r3, #4]
 80048fa:	460b      	mov	r3, r1
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	440b      	add	r3, r1
 8004900:	fbb0 f3f3 	udiv	r3, r0, r3
 8004904:	3301      	adds	r3, #1
 8004906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800490a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800490e:	e00f      	b.n	8004930 <HAL_I2C_Init+0x1dc>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	1e58      	subs	r0, r3, #1
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6859      	ldr	r1, [r3, #4]
 8004918:	460b      	mov	r3, r1
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	0099      	lsls	r1, r3, #2
 8004920:	440b      	add	r3, r1
 8004922:	fbb0 f3f3 	udiv	r3, r0, r3
 8004926:	3301      	adds	r3, #1
 8004928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800492c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	6809      	ldr	r1, [r1, #0]
 8004934:	4313      	orrs	r3, r2
 8004936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69da      	ldr	r2, [r3, #28]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	430a      	orrs	r2, r1
 8004952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800495e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	6911      	ldr	r1, [r2, #16]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	68d2      	ldr	r2, [r2, #12]
 800496a:	4311      	orrs	r1, r2
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	430b      	orrs	r3, r1
 8004972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695a      	ldr	r2, [r3, #20]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2220      	movs	r2, #32
 80049aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	000186a0 	.word	0x000186a0
 80049cc:	001e847f 	.word	0x001e847f
 80049d0:	003d08ff 	.word	0x003d08ff
 80049d4:	431bde83 	.word	0x431bde83
 80049d8:	10624dd3 	.word	0x10624dd3

080049dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e021      	b.n	8004a32 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2224      	movs	r2, #36	; 0x24
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0201 	bic.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fd f936 	bl	8001c78 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	4608      	mov	r0, r1
 8004a46:	4611      	mov	r1, r2
 8004a48:	461a      	mov	r2, r3
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	817b      	strh	r3, [r7, #10]
 8004a4e:	460b      	mov	r3, r1
 8004a50:	813b      	strh	r3, [r7, #8]
 8004a52:	4613      	mov	r3, r2
 8004a54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a56:	f7fd ffd7 	bl	8002a08 <HAL_GetTick>
 8004a5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b20      	cmp	r3, #32
 8004a66:	f040 80d9 	bne.w	8004c1c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	2319      	movs	r3, #25
 8004a70:	2201      	movs	r2, #1
 8004a72:	496d      	ldr	r1, [pc, #436]	; (8004c28 <HAL_I2C_Mem_Write+0x1ec>)
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	f000 ff65 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a80:	2302      	movs	r3, #2
 8004a82:	e0cc      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d101      	bne.n	8004a92 <HAL_I2C_Mem_Write+0x56>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	e0c5      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d007      	beq.n	8004ab8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0201 	orr.w	r2, r2, #1
 8004ab6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ac6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2221      	movs	r2, #33	; 0x21
 8004acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2240      	movs	r2, #64	; 0x40
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6a3a      	ldr	r2, [r7, #32]
 8004ae2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ae8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	4a4d      	ldr	r2, [pc, #308]	; (8004c2c <HAL_I2C_Mem_Write+0x1f0>)
 8004af8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004afa:	88f8      	ldrh	r0, [r7, #6]
 8004afc:	893a      	ldrh	r2, [r7, #8]
 8004afe:	8979      	ldrh	r1, [r7, #10]
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	9301      	str	r3, [sp, #4]
 8004b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	4603      	mov	r3, r0
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 fc8a 	bl	8005424 <I2C_RequestMemoryWrite>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d052      	beq.n	8004bbc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e081      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 ffe6 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00d      	beq.n	8004b46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d107      	bne.n	8004b42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e06b      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4a:	781a      	ldrb	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b60:	3b01      	subs	r3, #1
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d11b      	bne.n	8004bbc <HAL_I2C_Mem_Write+0x180>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d017      	beq.n	8004bbc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	781a      	ldrb	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1aa      	bne.n	8004b1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 ffd2 	bl	8005b72 <I2C_WaitOnBTFFlagUntilTimeout>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00d      	beq.n	8004bf0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	2b04      	cmp	r3, #4
 8004bda:	d107      	bne.n	8004bec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e016      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	e000      	b.n	8004c1e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004c1c:	2302      	movs	r3, #2
  }
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	00100002 	.word	0x00100002
 8004c2c:	ffff0000 	.word	0xffff0000

08004c30 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08c      	sub	sp, #48	; 0x30
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	4608      	mov	r0, r1
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	817b      	strh	r3, [r7, #10]
 8004c42:	460b      	mov	r3, r1
 8004c44:	813b      	strh	r3, [r7, #8]
 8004c46:	4613      	mov	r3, r2
 8004c48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c4a:	f7fd fedd 	bl	8002a08 <HAL_GetTick>
 8004c4e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b20      	cmp	r3, #32
 8004c5a:	f040 8208 	bne.w	800506e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	2319      	movs	r3, #25
 8004c64:	2201      	movs	r2, #1
 8004c66:	497b      	ldr	r1, [pc, #492]	; (8004e54 <HAL_I2C_Mem_Read+0x224>)
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 fe6b 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
 8004c76:	e1fb      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_I2C_Mem_Read+0x56>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e1f4      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d007      	beq.n	8004cac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2222      	movs	r2, #34	; 0x22
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2240      	movs	r2, #64	; 0x40
 8004cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4a5b      	ldr	r2, [pc, #364]	; (8004e58 <HAL_I2C_Mem_Read+0x228>)
 8004cec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cee:	88f8      	ldrh	r0, [r7, #6]
 8004cf0:	893a      	ldrh	r2, [r7, #8]
 8004cf2:	8979      	ldrh	r1, [r7, #10]
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	9301      	str	r3, [sp, #4]
 8004cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 fc26 	bl	8005550 <I2C_RequestMemoryRead>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e1b0      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d113      	bne.n	8004d3e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d16:	2300      	movs	r3, #0
 8004d18:	623b      	str	r3, [r7, #32]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	623b      	str	r3, [r7, #32]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	623b      	str	r3, [r7, #32]
 8004d2a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	e184      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d11b      	bne.n	8004d7e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d56:	2300      	movs	r3, #0
 8004d58:	61fb      	str	r3, [r7, #28]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	61fb      	str	r3, [r7, #28]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	61fb      	str	r3, [r7, #28]
 8004d6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	e164      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d11b      	bne.n	8004dbe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d94:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004da4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da6:	2300      	movs	r3, #0
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	61bb      	str	r3, [r7, #24]
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	e144      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004dd4:	e138      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	f200 80f1 	bhi.w	8004fc2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d123      	bne.n	8004e30 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 ff01 	bl	8005bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e139      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691a      	ldr	r2, [r3, #16]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e2e:	e10b      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d14e      	bne.n	8004ed6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e3e:	2200      	movs	r2, #0
 8004e40:	4906      	ldr	r1, [pc, #24]	; (8004e5c <HAL_I2C_Mem_Read+0x22c>)
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fd7e 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d008      	beq.n	8004e60 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e10e      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
 8004e52:	bf00      	nop
 8004e54:	00100002 	.word	0x00100002
 8004e58:	ffff0000 	.word	0xffff0000
 8004e5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	691a      	ldr	r2, [r3, #16]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7a:	b2d2      	uxtb	r2, r2
 8004e7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e82:	1c5a      	adds	r2, r3, #1
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	691a      	ldr	r2, [r3, #16]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eac:	b2d2      	uxtb	r2, r2
 8004eae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ed4:	e0b8      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004edc:	2200      	movs	r2, #0
 8004ede:	4966      	ldr	r1, [pc, #408]	; (8005078 <HAL_I2C_Mem_Read+0x448>)
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f000 fd2f 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0bf      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	691a      	ldr	r2, [r3, #16]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f38:	2200      	movs	r2, #0
 8004f3a:	494f      	ldr	r1, [pc, #316]	; (8005078 <HAL_I2C_Mem_Read+0x448>)
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f000 fd01 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e091      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	b2d2      	uxtb	r2, r2
 8004f9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fc0:	e042      	b.n	8005048 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 fe14 	bl	8005bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e04c      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	691a      	ldr	r2, [r3, #16]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	b2d2      	uxtb	r2, r2
 8004fe2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f003 0304 	and.w	r3, r3, #4
 8005012:	2b04      	cmp	r3, #4
 8005014:	d118      	bne.n	8005048 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691a      	ldr	r2, [r3, #16]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	b2d2      	uxtb	r2, r2
 8005022:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	1c5a      	adds	r2, r3, #1
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800503e:	b29b      	uxth	r3, r3
 8005040:	3b01      	subs	r3, #1
 8005042:	b29a      	uxth	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504c:	2b00      	cmp	r3, #0
 800504e:	f47f aec2 	bne.w	8004dd6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e000      	b.n	8005070 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800506e:	2302      	movs	r3, #2
  }
}
 8005070:	4618      	mov	r0, r3
 8005072:	3728      	adds	r7, #40	; 0x28
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	00010004 	.word	0x00010004

0800507c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08c      	sub	sp, #48	; 0x30
 8005080:	af02      	add	r7, sp, #8
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	4608      	mov	r0, r1
 8005086:	4611      	mov	r1, r2
 8005088:	461a      	mov	r2, r3
 800508a:	4603      	mov	r3, r0
 800508c:	817b      	strh	r3, [r7, #10]
 800508e:	460b      	mov	r3, r1
 8005090:	813b      	strh	r3, [r7, #8]
 8005092:	4613      	mov	r3, r2
 8005094:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005096:	f7fd fcb7 	bl	8002a08 <HAL_GetTick>
 800509a:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b20      	cmp	r3, #32
 80050aa:	f040 8176 	bne.w	800539a <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80050ae:	4b95      	ldr	r3, [pc, #596]	; (8005304 <HAL_I2C_Mem_Read_DMA+0x288>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	08db      	lsrs	r3, r3, #3
 80050b4:	4a94      	ldr	r2, [pc, #592]	; (8005308 <HAL_I2C_Mem_Read_DMA+0x28c>)
 80050b6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ba:	0a1a      	lsrs	r2, r3, #8
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	009a      	lsls	r2, r3, #2
 80050c4:	4413      	add	r3, r2
 80050c6:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d116      	bne.n	8005102 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	f043 0220 	orr.w	r2, r3, #32
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e14c      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b02      	cmp	r3, #2
 800510e:	d0db      	beq.n	80050c8 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005116:	2b01      	cmp	r3, #1
 8005118:	d101      	bne.n	800511e <HAL_I2C_Mem_Read_DMA+0xa2>
 800511a:	2302      	movs	r3, #2
 800511c:	e13e      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b01      	cmp	r3, #1
 8005132:	d007      	beq.n	8005144 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005152:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2222      	movs	r2, #34	; 0x22
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2240      	movs	r2, #64	; 0x40
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800516e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005174:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	4a62      	ldr	r2, [pc, #392]	; (800530c <HAL_I2C_Mem_Read_DMA+0x290>)
 8005184:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005186:	897a      	ldrh	r2, [r7, #10]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800518c:	893a      	ldrh	r2, [r7, #8]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005192:	88fa      	ldrh	r2, [r7, #6]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f000 80cc 	beq.w	8005340 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d02d      	beq.n	800520c <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b4:	4a56      	ldr	r2, [pc, #344]	; (8005310 <HAL_I2C_Mem_Read_DMA+0x294>)
 80051b6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051bc:	4a55      	ldr	r2, [pc, #340]	; (8005314 <HAL_I2C_Mem_Read_DMA+0x298>)
 80051be:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	2200      	movs	r2, #0
 80051c6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051cc:	2200      	movs	r2, #0
 80051ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d4:	2200      	movs	r2, #0
 80051d6:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051dc:	2200      	movs	r2, #0
 80051de:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3310      	adds	r3, #16
 80051ea:	4619      	mov	r1, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	461a      	mov	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f6:	f7fe fa72 	bl	80036de <HAL_DMA_Start_IT>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005200:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005204:	2b00      	cmp	r3, #0
 8005206:	f040 8087 	bne.w	8005318 <HAL_I2C_Mem_Read_DMA+0x29c>
 800520a:	e013      	b.n	8005234 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005220:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e0b3      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005234:	88f8      	ldrh	r0, [r7, #6]
 8005236:	893a      	ldrh	r2, [r7, #8]
 8005238:	8979      	ldrh	r1, [r7, #10]
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	2323      	movs	r3, #35	; 0x23
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	4603      	mov	r3, r0
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f983 	bl	8005550 <I2C_RequestMemoryRead>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d023      	beq.n	8005298 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005254:	4618      	mov	r0, r3
 8005256:	f7fe fa9a 	bl	800378e <HAL_DMA_Abort_IT>
 800525a:	4603      	mov	r3, r0
 800525c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005264:	2200      	movs	r2, #0
 8005266:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005276:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0201 	bic.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e081      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800529c:	2b01      	cmp	r3, #1
 800529e:	d108      	bne.n	80052b2 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	e007      	b.n	80052c2 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052c0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c2:	2300      	movs	r3, #0
 80052c4:	61bb      	str	r3, [r7, #24]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	61bb      	str	r3, [r7, #24]
 80052d6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052ee:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052fe:	605a      	str	r2, [r3, #4]
 8005300:	e049      	b.n	8005396 <HAL_I2C_Mem_Read_DMA+0x31a>
 8005302:	bf00      	nop
 8005304:	20000000 	.word	0x20000000
 8005308:	14f8b589 	.word	0x14f8b589
 800530c:	ffff0000 	.word	0xffff0000
 8005310:	08005721 	.word	0x08005721
 8005314:	080058cb 	.word	0x080058cb
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2220      	movs	r2, #32
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	f043 0210 	orr.w	r2, r3, #16
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e02d      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005340:	88f8      	ldrh	r0, [r7, #6]
 8005342:	893a      	ldrh	r2, [r7, #8]
 8005344:	8979      	ldrh	r1, [r7, #10]
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	2323      	movs	r3, #35	; 0x23
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	4603      	mov	r3, r0
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 f8fd 	bl	8005550 <I2C_RequestMemoryRead>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e01d      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005360:	2300      	movs	r3, #0
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005384:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	e000      	b.n	800539c <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 800539a:	2302      	movs	r3, #2
  }
}
 800539c:	4618      	mov	r0, r3
 800539e:	3728      	adds	r7, #40	; 0x28
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005416:	b2db      	uxtb	r3, r3
}
 8005418:	4618      	mov	r0, r3
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b088      	sub	sp, #32
 8005428:	af02      	add	r7, sp, #8
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	4608      	mov	r0, r1
 800542e:	4611      	mov	r1, r2
 8005430:	461a      	mov	r2, r3
 8005432:	4603      	mov	r3, r0
 8005434:	817b      	strh	r3, [r7, #10]
 8005436:	460b      	mov	r3, r1
 8005438:	813b      	strh	r3, [r7, #8]
 800543a:	4613      	mov	r3, r2
 800543c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800544c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800544e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	2200      	movs	r2, #0
 8005456:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f000 fa72 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00d      	beq.n	8005482 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005474:	d103      	bne.n	800547e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800547c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e05f      	b.n	8005542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005482:	897b      	ldrh	r3, [r7, #10]
 8005484:	b2db      	uxtb	r3, r3
 8005486:	461a      	mov	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	6a3a      	ldr	r2, [r7, #32]
 8005496:	492d      	ldr	r1, [pc, #180]	; (800554c <I2C_RequestMemoryWrite+0x128>)
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	f000 faaa 	bl	80059f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e04c      	b.n	8005542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a8:	2300      	movs	r3, #0
 80054aa:	617b      	str	r3, [r7, #20]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	617b      	str	r3, [r7, #20]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054c0:	6a39      	ldr	r1, [r7, #32]
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 fb14 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00d      	beq.n	80054ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d107      	bne.n	80054e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e02b      	b.n	8005542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ea:	88fb      	ldrh	r3, [r7, #6]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d105      	bne.n	80054fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054f0:	893b      	ldrh	r3, [r7, #8]
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	611a      	str	r2, [r3, #16]
 80054fa:	e021      	b.n	8005540 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054fc:	893b      	ldrh	r3, [r7, #8]
 80054fe:	0a1b      	lsrs	r3, r3, #8
 8005500:	b29b      	uxth	r3, r3
 8005502:	b2da      	uxtb	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800550a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550c:	6a39      	ldr	r1, [r7, #32]
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 faee 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	2b04      	cmp	r3, #4
 8005520:	d107      	bne.n	8005532 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e005      	b.n	8005542 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005536:	893b      	ldrh	r3, [r7, #8]
 8005538:	b2da      	uxtb	r2, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	00010002 	.word	0x00010002

08005550 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b088      	sub	sp, #32
 8005554:	af02      	add	r7, sp, #8
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	4608      	mov	r0, r1
 800555a:	4611      	mov	r1, r2
 800555c:	461a      	mov	r2, r3
 800555e:	4603      	mov	r3, r0
 8005560:	817b      	strh	r3, [r7, #10]
 8005562:	460b      	mov	r3, r1
 8005564:	813b      	strh	r3, [r7, #8]
 8005566:	4613      	mov	r3, r2
 8005568:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005578:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005588:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	6a3b      	ldr	r3, [r7, #32]
 8005590:	2200      	movs	r2, #0
 8005592:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f9d4 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00d      	beq.n	80055be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055b0:	d103      	bne.n	80055ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e0aa      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055be:	897b      	ldrh	r3, [r7, #10]
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	461a      	mov	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	6a3a      	ldr	r2, [r7, #32]
 80055d2:	4952      	ldr	r1, [pc, #328]	; (800571c <I2C_RequestMemoryRead+0x1cc>)
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f000 fa0c 	bl	80059f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e097      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	617b      	str	r3, [r7, #20]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	617b      	str	r3, [r7, #20]
 80055f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055fc:	6a39      	ldr	r1, [r7, #32]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 fa76 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00d      	beq.n	8005626 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	2b04      	cmp	r3, #4
 8005610:	d107      	bne.n	8005622 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005620:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e076      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005626:	88fb      	ldrh	r3, [r7, #6]
 8005628:	2b01      	cmp	r3, #1
 800562a:	d105      	bne.n	8005638 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800562c:	893b      	ldrh	r3, [r7, #8]
 800562e:	b2da      	uxtb	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	611a      	str	r2, [r3, #16]
 8005636:	e021      	b.n	800567c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005638:	893b      	ldrh	r3, [r7, #8]
 800563a:	0a1b      	lsrs	r3, r3, #8
 800563c:	b29b      	uxth	r3, r3
 800563e:	b2da      	uxtb	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005648:	6a39      	ldr	r1, [r7, #32]
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 fa50 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00d      	beq.n	8005672 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	2b04      	cmp	r3, #4
 800565c:	d107      	bne.n	800566e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800566c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e050      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005672:	893b      	ldrh	r3, [r7, #8]
 8005674:	b2da      	uxtb	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800567c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800567e:	6a39      	ldr	r1, [r7, #32]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fa35 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00d      	beq.n	80056a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005690:	2b04      	cmp	r3, #4
 8005692:	d107      	bne.n	80056a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e035      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	2200      	movs	r2, #0
 80056c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 f93d 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00d      	beq.n	80056ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056de:	d103      	bne.n	80056e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e013      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80056ec:	897b      	ldrh	r3, [r7, #10]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	f043 0301 	orr.w	r3, r3, #1
 80056f4:	b2da      	uxtb	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fe:	6a3a      	ldr	r2, [r7, #32]
 8005700:	4906      	ldr	r1, [pc, #24]	; (800571c <I2C_RequestMemoryRead+0x1cc>)
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 f975 	bl	80059f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e000      	b.n	8005714 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	00010002 	.word	0x00010002

08005720 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800573c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005742:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005752:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005760:	2200      	movs	r2, #0
 8005762:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005768:	2b00      	cmp	r3, #0
 800576a:	d003      	beq.n	8005774 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	2200      	movs	r2, #0
 8005772:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005774:	7cfb      	ldrb	r3, [r7, #19]
 8005776:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800577a:	2b21      	cmp	r3, #33	; 0x21
 800577c:	d007      	beq.n	800578e <I2C_DMAXferCplt+0x6e>
 800577e:	7cfb      	ldrb	r3, [r7, #19]
 8005780:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8005784:	2b22      	cmp	r3, #34	; 0x22
 8005786:	d131      	bne.n	80057ec <I2C_DMAXferCplt+0xcc>
 8005788:	7cbb      	ldrb	r3, [r7, #18]
 800578a:	2b20      	cmp	r3, #32
 800578c:	d12e      	bne.n	80057ec <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800579c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2200      	movs	r2, #0
 80057a2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80057a4:	7cfb      	ldrb	r3, [r7, #19]
 80057a6:	2b29      	cmp	r3, #41	; 0x29
 80057a8:	d10a      	bne.n	80057c0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	2221      	movs	r2, #33	; 0x21
 80057ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	2228      	movs	r2, #40	; 0x28
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80057b8:	6978      	ldr	r0, [r7, #20]
 80057ba:	f7ff fdfd 	bl	80053b8 <HAL_I2C_SlaveTxCpltCallback>
 80057be:	e00c      	b.n	80057da <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80057c0:	7cfb      	ldrb	r3, [r7, #19]
 80057c2:	2b2a      	cmp	r3, #42	; 0x2a
 80057c4:	d109      	bne.n	80057da <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	2222      	movs	r2, #34	; 0x22
 80057ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2228      	movs	r2, #40	; 0x28
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80057d4:	6978      	ldr	r0, [r7, #20]
 80057d6:	f7ff fdf9 	bl	80053cc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80057e8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80057ea:	e06a      	b.n	80058c2 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d064      	beq.n	80058c2 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d107      	bne.n	8005812 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005810:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005820:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005828:	d009      	beq.n	800583e <I2C_DMAXferCplt+0x11e>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b08      	cmp	r3, #8
 800582e:	d006      	beq.n	800583e <I2C_DMAXferCplt+0x11e>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005836:	d002      	beq.n	800583e <I2C_DMAXferCplt+0x11e>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b20      	cmp	r3, #32
 800583c:	d107      	bne.n	800584e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800584c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800585c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	685a      	ldr	r2, [r3, #4]
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800586c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2200      	movs	r2, #0
 8005872:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800587c:	6978      	ldr	r0, [r7, #20]
 800587e:	f7ff fdb9 	bl	80053f4 <HAL_I2C_ErrorCallback>
}
 8005882:	e01e      	b.n	80058c2 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b40      	cmp	r3, #64	; 0x40
 8005896:	d10a      	bne.n	80058ae <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	2200      	movs	r2, #0
 80058a4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80058a6:	6978      	ldr	r0, [r7, #20]
 80058a8:	f7ff fd9a 	bl	80053e0 <HAL_I2C_MemRxCpltCallback>
}
 80058ac:	e009      	b.n	80058c2 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2212      	movs	r2, #18
 80058ba:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80058bc:	6978      	ldr	r0, [r7, #20]
 80058be:	f7ff fd71 	bl	80053a4 <HAL_I2C_MasterRxCpltCallback>
}
 80058c2:	bf00      	nop
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e4:	2200      	movs	r2, #0
 80058e6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	2200      	movs	r2, #0
 80058f6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7fe f903 	bl	8003b04 <HAL_DMA_GetError>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b02      	cmp	r3, #2
 8005902:	d01b      	beq.n	800593c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005912:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2220      	movs	r2, #32
 800591e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592e:	f043 0210 	orr.w	r2, r3, #16
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f7ff fd5c 	bl	80053f4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800593c:	bf00      	nop
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	603b      	str	r3, [r7, #0]
 8005950:	4613      	mov	r3, r2
 8005952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005954:	e025      	b.n	80059a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595c:	d021      	beq.n	80059a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595e:	f7fd f853 	bl	8002a08 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d302      	bcc.n	8005974 <I2C_WaitOnFlagUntilTimeout+0x30>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d116      	bne.n	80059a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2220      	movs	r2, #32
 800597e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f043 0220 	orr.w	r2, r3, #32
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e023      	b.n	80059ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	0c1b      	lsrs	r3, r3, #16
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d10d      	bne.n	80059c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	43da      	mvns	r2, r3
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	4013      	ands	r3, r2
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	bf0c      	ite	eq
 80059be:	2301      	moveq	r3, #1
 80059c0:	2300      	movne	r3, #0
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	461a      	mov	r2, r3
 80059c6:	e00c      	b.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	43da      	mvns	r2, r3
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	4013      	ands	r3, r2
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	bf0c      	ite	eq
 80059da:	2301      	moveq	r3, #1
 80059dc:	2300      	movne	r3, #0
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	461a      	mov	r2, r3
 80059e2:	79fb      	ldrb	r3, [r7, #7]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d0b6      	beq.n	8005956 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b084      	sub	sp, #16
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	60f8      	str	r0, [r7, #12]
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a00:	e051      	b.n	8005aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	695b      	ldr	r3, [r3, #20]
 8005a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a10:	d123      	bne.n	8005a5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2220      	movs	r2, #32
 8005a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	f043 0204 	orr.w	r2, r3, #4
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e046      	b.n	8005ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d021      	beq.n	8005aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a62:	f7fc ffd1 	bl	8002a08 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d302      	bcc.n	8005a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d116      	bne.n	8005aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	f043 0220 	orr.w	r2, r3, #32
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e020      	b.n	8005ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	0c1b      	lsrs	r3, r3, #16
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d10c      	bne.n	8005aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	43da      	mvns	r2, r3
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	4013      	ands	r3, r2
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	bf14      	ite	ne
 8005ac2:	2301      	movne	r3, #1
 8005ac4:	2300      	moveq	r3, #0
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	e00b      	b.n	8005ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	43da      	mvns	r2, r3
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	bf14      	ite	ne
 8005adc:	2301      	movne	r3, #1
 8005ade:	2300      	moveq	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d18d      	bne.n	8005a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005afc:	e02d      	b.n	8005b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f000 f8ce 	bl	8005ca0 <I2C_IsAcknowledgeFailed>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e02d      	b.n	8005b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b14:	d021      	beq.n	8005b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b16:	f7fc ff77 	bl	8002a08 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d302      	bcc.n	8005b2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d116      	bne.n	8005b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2220      	movs	r2, #32
 8005b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b46:	f043 0220 	orr.w	r2, r3, #32
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e007      	b.n	8005b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b64:	2b80      	cmp	r3, #128	; 0x80
 8005b66:	d1ca      	bne.n	8005afe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b084      	sub	sp, #16
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b7e:	e02d      	b.n	8005bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 f88d 	bl	8005ca0 <I2C_IsAcknowledgeFailed>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e02d      	b.n	8005bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b96:	d021      	beq.n	8005bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b98:	f7fc ff36 	bl	8002a08 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d302      	bcc.n	8005bae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d116      	bne.n	8005bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc8:	f043 0220 	orr.w	r2, r3, #32
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e007      	b.n	8005bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	d1ca      	bne.n	8005b80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c00:	e042      	b.n	8005c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d119      	bne.n	8005c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f06f 0210 	mvn.w	r2, #16
 8005c18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e029      	b.n	8005c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c44:	f7fc fee0 	bl	8002a08 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d302      	bcc.n	8005c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d116      	bne.n	8005c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2220      	movs	r2, #32
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c74:	f043 0220 	orr.w	r2, r3, #32
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e007      	b.n	8005c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c92:	2b40      	cmp	r3, #64	; 0x40
 8005c94:	d1b5      	bne.n	8005c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3710      	adds	r7, #16
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb6:	d11b      	bne.n	8005cf0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cc0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cdc:	f043 0204 	orr.w	r2, r3, #4
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e000      	b.n	8005cf2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
	...

08005d00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b086      	sub	sp, #24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e264      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d075      	beq.n	8005e0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d1e:	4ba3      	ldr	r3, [pc, #652]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f003 030c 	and.w	r3, r3, #12
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d00c      	beq.n	8005d44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d2a:	4ba0      	ldr	r3, [pc, #640]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d112      	bne.n	8005d5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d36:	4b9d      	ldr	r3, [pc, #628]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d42:	d10b      	bne.n	8005d5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d44:	4b99      	ldr	r3, [pc, #612]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d05b      	beq.n	8005e08 <HAL_RCC_OscConfig+0x108>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d157      	bne.n	8005e08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e23f      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d64:	d106      	bne.n	8005d74 <HAL_RCC_OscConfig+0x74>
 8005d66:	4b91      	ldr	r3, [pc, #580]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a90      	ldr	r2, [pc, #576]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d70:	6013      	str	r3, [r2, #0]
 8005d72:	e01d      	b.n	8005db0 <HAL_RCC_OscConfig+0xb0>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d7c:	d10c      	bne.n	8005d98 <HAL_RCC_OscConfig+0x98>
 8005d7e:	4b8b      	ldr	r3, [pc, #556]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a8a      	ldr	r2, [pc, #552]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d88:	6013      	str	r3, [r2, #0]
 8005d8a:	4b88      	ldr	r3, [pc, #544]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a87      	ldr	r2, [pc, #540]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d94:	6013      	str	r3, [r2, #0]
 8005d96:	e00b      	b.n	8005db0 <HAL_RCC_OscConfig+0xb0>
 8005d98:	4b84      	ldr	r3, [pc, #528]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a83      	ldr	r2, [pc, #524]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005da2:	6013      	str	r3, [r2, #0]
 8005da4:	4b81      	ldr	r3, [pc, #516]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a80      	ldr	r2, [pc, #512]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d013      	beq.n	8005de0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db8:	f7fc fe26 	bl	8002a08 <HAL_GetTick>
 8005dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dbe:	e008      	b.n	8005dd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dc0:	f7fc fe22 	bl	8002a08 <HAL_GetTick>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	2b64      	cmp	r3, #100	; 0x64
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e204      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dd2:	4b76      	ldr	r3, [pc, #472]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d0f0      	beq.n	8005dc0 <HAL_RCC_OscConfig+0xc0>
 8005dde:	e014      	b.n	8005e0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de0:	f7fc fe12 	bl	8002a08 <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005de8:	f7fc fe0e 	bl	8002a08 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b64      	cmp	r3, #100	; 0x64
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e1f0      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dfa:	4b6c      	ldr	r3, [pc, #432]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1f0      	bne.n	8005de8 <HAL_RCC_OscConfig+0xe8>
 8005e06:	e000      	b.n	8005e0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d063      	beq.n	8005ede <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e16:	4b65      	ldr	r3, [pc, #404]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f003 030c 	and.w	r3, r3, #12
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00b      	beq.n	8005e3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e22:	4b62      	ldr	r3, [pc, #392]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e2a:	2b08      	cmp	r3, #8
 8005e2c:	d11c      	bne.n	8005e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e2e:	4b5f      	ldr	r3, [pc, #380]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d116      	bne.n	8005e68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e3a:	4b5c      	ldr	r3, [pc, #368]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0302 	and.w	r3, r3, #2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_RCC_OscConfig+0x152>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d001      	beq.n	8005e52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e1c4      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e52:	4b56      	ldr	r3, [pc, #344]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	4952      	ldr	r1, [pc, #328]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e66:	e03a      	b.n	8005ede <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d020      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e70:	4b4f      	ldr	r3, [pc, #316]	; (8005fb0 <HAL_RCC_OscConfig+0x2b0>)
 8005e72:	2201      	movs	r2, #1
 8005e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e76:	f7fc fdc7 	bl	8002a08 <HAL_GetTick>
 8005e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e7c:	e008      	b.n	8005e90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e7e:	f7fc fdc3 	bl	8002a08 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d901      	bls.n	8005e90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e1a5      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e90:	4b46      	ldr	r3, [pc, #280]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d0f0      	beq.n	8005e7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e9c:	4b43      	ldr	r3, [pc, #268]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	00db      	lsls	r3, r3, #3
 8005eaa:	4940      	ldr	r1, [pc, #256]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	600b      	str	r3, [r1, #0]
 8005eb0:	e015      	b.n	8005ede <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005eb2:	4b3f      	ldr	r3, [pc, #252]	; (8005fb0 <HAL_RCC_OscConfig+0x2b0>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb8:	f7fc fda6 	bl	8002a08 <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ec0:	f7fc fda2 	bl	8002a08 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e184      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ed2:	4b36      	ldr	r3, [pc, #216]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1f0      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d030      	beq.n	8005f4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d016      	beq.n	8005f20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ef2:	4b30      	ldr	r3, [pc, #192]	; (8005fb4 <HAL_RCC_OscConfig+0x2b4>)
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef8:	f7fc fd86 	bl	8002a08 <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f00:	f7fc fd82 	bl	8002a08 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e164      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f12:	4b26      	ldr	r3, [pc, #152]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d0f0      	beq.n	8005f00 <HAL_RCC_OscConfig+0x200>
 8005f1e:	e015      	b.n	8005f4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f20:	4b24      	ldr	r3, [pc, #144]	; (8005fb4 <HAL_RCC_OscConfig+0x2b4>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f26:	f7fc fd6f 	bl	8002a08 <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f2e:	f7fc fd6b 	bl	8002a08 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e14d      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f40:	4b1a      	ldr	r3, [pc, #104]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1f0      	bne.n	8005f2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 80a0 	beq.w	800609a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f5e:	4b13      	ldr	r3, [pc, #76]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10f      	bne.n	8005f8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60bb      	str	r3, [r7, #8]
 8005f6e:	4b0f      	ldr	r3, [pc, #60]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	4a0e      	ldr	r2, [pc, #56]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f78:	6413      	str	r3, [r2, #64]	; 0x40
 8005f7a:	4b0c      	ldr	r3, [pc, #48]	; (8005fac <HAL_RCC_OscConfig+0x2ac>)
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f82:	60bb      	str	r3, [r7, #8]
 8005f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f86:	2301      	movs	r3, #1
 8005f88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f8a:	4b0b      	ldr	r3, [pc, #44]	; (8005fb8 <HAL_RCC_OscConfig+0x2b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d121      	bne.n	8005fda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f96:	4b08      	ldr	r3, [pc, #32]	; (8005fb8 <HAL_RCC_OscConfig+0x2b8>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a07      	ldr	r2, [pc, #28]	; (8005fb8 <HAL_RCC_OscConfig+0x2b8>)
 8005f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fa2:	f7fc fd31 	bl	8002a08 <HAL_GetTick>
 8005fa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa8:	e011      	b.n	8005fce <HAL_RCC_OscConfig+0x2ce>
 8005faa:	bf00      	nop
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	42470000 	.word	0x42470000
 8005fb4:	42470e80 	.word	0x42470e80
 8005fb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fbc:	f7fc fd24 	bl	8002a08 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e106      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fce:	4b85      	ldr	r3, [pc, #532]	; (80061e4 <HAL_RCC_OscConfig+0x4e4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0f0      	beq.n	8005fbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d106      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x2f0>
 8005fe2:	4b81      	ldr	r3, [pc, #516]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8005fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe6:	4a80      	ldr	r2, [pc, #512]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8005fe8:	f043 0301 	orr.w	r3, r3, #1
 8005fec:	6713      	str	r3, [r2, #112]	; 0x70
 8005fee:	e01c      	b.n	800602a <HAL_RCC_OscConfig+0x32a>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b05      	cmp	r3, #5
 8005ff6:	d10c      	bne.n	8006012 <HAL_RCC_OscConfig+0x312>
 8005ff8:	4b7b      	ldr	r3, [pc, #492]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8005ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffc:	4a7a      	ldr	r2, [pc, #488]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8005ffe:	f043 0304 	orr.w	r3, r3, #4
 8006002:	6713      	str	r3, [r2, #112]	; 0x70
 8006004:	4b78      	ldr	r3, [pc, #480]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006008:	4a77      	ldr	r2, [pc, #476]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 800600a:	f043 0301 	orr.w	r3, r3, #1
 800600e:	6713      	str	r3, [r2, #112]	; 0x70
 8006010:	e00b      	b.n	800602a <HAL_RCC_OscConfig+0x32a>
 8006012:	4b75      	ldr	r3, [pc, #468]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006016:	4a74      	ldr	r2, [pc, #464]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	6713      	str	r3, [r2, #112]	; 0x70
 800601e:	4b72      	ldr	r3, [pc, #456]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006022:	4a71      	ldr	r2, [pc, #452]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006024:	f023 0304 	bic.w	r3, r3, #4
 8006028:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d015      	beq.n	800605e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006032:	f7fc fce9 	bl	8002a08 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006038:	e00a      	b.n	8006050 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800603a:	f7fc fce5 	bl	8002a08 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	f241 3288 	movw	r2, #5000	; 0x1388
 8006048:	4293      	cmp	r3, r2
 800604a:	d901      	bls.n	8006050 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e0c5      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006050:	4b65      	ldr	r3, [pc, #404]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0ee      	beq.n	800603a <HAL_RCC_OscConfig+0x33a>
 800605c:	e014      	b.n	8006088 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800605e:	f7fc fcd3 	bl	8002a08 <HAL_GetTick>
 8006062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006064:	e00a      	b.n	800607c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006066:	f7fc fccf 	bl	8002a08 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	f241 3288 	movw	r2, #5000	; 0x1388
 8006074:	4293      	cmp	r3, r2
 8006076:	d901      	bls.n	800607c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e0af      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800607c:	4b5a      	ldr	r3, [pc, #360]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 800607e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1ee      	bne.n	8006066 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006088:	7dfb      	ldrb	r3, [r7, #23]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d105      	bne.n	800609a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800608e:	4b56      	ldr	r3, [pc, #344]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006092:	4a55      	ldr	r2, [pc, #340]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006098:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 809b 	beq.w	80061da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060a4:	4b50      	ldr	r3, [pc, #320]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f003 030c 	and.w	r3, r3, #12
 80060ac:	2b08      	cmp	r3, #8
 80060ae:	d05c      	beq.n	800616a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d141      	bne.n	800613c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060b8:	4b4c      	ldr	r3, [pc, #304]	; (80061ec <HAL_RCC_OscConfig+0x4ec>)
 80060ba:	2200      	movs	r2, #0
 80060bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060be:	f7fc fca3 	bl	8002a08 <HAL_GetTick>
 80060c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060c4:	e008      	b.n	80060d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060c6:	f7fc fc9f 	bl	8002a08 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e081      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060d8:	4b43      	ldr	r3, [pc, #268]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1f0      	bne.n	80060c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	69da      	ldr	r2, [r3, #28]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	431a      	orrs	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	019b      	lsls	r3, r3, #6
 80060f4:	431a      	orrs	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fa:	085b      	lsrs	r3, r3, #1
 80060fc:	3b01      	subs	r3, #1
 80060fe:	041b      	lsls	r3, r3, #16
 8006100:	431a      	orrs	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006106:	061b      	lsls	r3, r3, #24
 8006108:	4937      	ldr	r1, [pc, #220]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 800610a:	4313      	orrs	r3, r2
 800610c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800610e:	4b37      	ldr	r3, [pc, #220]	; (80061ec <HAL_RCC_OscConfig+0x4ec>)
 8006110:	2201      	movs	r2, #1
 8006112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006114:	f7fc fc78 	bl	8002a08 <HAL_GetTick>
 8006118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800611a:	e008      	b.n	800612e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800611c:	f7fc fc74 	bl	8002a08 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b02      	cmp	r3, #2
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e056      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800612e:	4b2e      	ldr	r3, [pc, #184]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d0f0      	beq.n	800611c <HAL_RCC_OscConfig+0x41c>
 800613a:	e04e      	b.n	80061da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800613c:	4b2b      	ldr	r3, [pc, #172]	; (80061ec <HAL_RCC_OscConfig+0x4ec>)
 800613e:	2200      	movs	r2, #0
 8006140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006142:	f7fc fc61 	bl	8002a08 <HAL_GetTick>
 8006146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800614a:	f7fc fc5d 	bl	8002a08 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e03f      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800615c:	4b22      	ldr	r3, [pc, #136]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1f0      	bne.n	800614a <HAL_RCC_OscConfig+0x44a>
 8006168:	e037      	b.n	80061da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d101      	bne.n	8006176 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e032      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006176:	4b1c      	ldr	r3, [pc, #112]	; (80061e8 <HAL_RCC_OscConfig+0x4e8>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d028      	beq.n	80061d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800618e:	429a      	cmp	r2, r3
 8006190:	d121      	bne.n	80061d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800619c:	429a      	cmp	r2, r3
 800619e:	d11a      	bne.n	80061d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061a6:	4013      	ands	r3, r2
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d111      	bne.n	80061d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061bc:	085b      	lsrs	r3, r3, #1
 80061be:	3b01      	subs	r3, #1
 80061c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d107      	bne.n	80061d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d001      	beq.n	80061da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80061da:	2300      	movs	r3, #0
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3718      	adds	r7, #24
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40007000 	.word	0x40007000
 80061e8:	40023800 	.word	0x40023800
 80061ec:	42470060 	.word	0x42470060

080061f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e0cc      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006204:	4b68      	ldr	r3, [pc, #416]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0307 	and.w	r3, r3, #7
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d90c      	bls.n	800622c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006212:	4b65      	ldr	r3, [pc, #404]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800621a:	4b63      	ldr	r3, [pc, #396]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0307 	and.w	r3, r3, #7
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d001      	beq.n	800622c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e0b8      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0302 	and.w	r3, r3, #2
 8006234:	2b00      	cmp	r3, #0
 8006236:	d020      	beq.n	800627a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0304 	and.w	r3, r3, #4
 8006240:	2b00      	cmp	r3, #0
 8006242:	d005      	beq.n	8006250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006244:	4b59      	ldr	r3, [pc, #356]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	4a58      	ldr	r2, [pc, #352]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800624a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800624e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0308 	and.w	r3, r3, #8
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800625c:	4b53      	ldr	r3, [pc, #332]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	4a52      	ldr	r2, [pc, #328]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006268:	4b50      	ldr	r3, [pc, #320]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	494d      	ldr	r1, [pc, #308]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	4313      	orrs	r3, r2
 8006278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d044      	beq.n	8006310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2b01      	cmp	r3, #1
 800628c:	d107      	bne.n	800629e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628e:	4b47      	ldr	r3, [pc, #284]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d119      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e07f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d003      	beq.n	80062ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062aa:	2b03      	cmp	r3, #3
 80062ac:	d107      	bne.n	80062be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ae:	4b3f      	ldr	r3, [pc, #252]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e06f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062be:	4b3b      	ldr	r3, [pc, #236]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e067      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062ce:	4b37      	ldr	r3, [pc, #220]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f023 0203 	bic.w	r2, r3, #3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	4934      	ldr	r1, [pc, #208]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062e0:	f7fc fb92 	bl	8002a08 <HAL_GetTick>
 80062e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e6:	e00a      	b.n	80062fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e8:	f7fc fb8e 	bl	8002a08 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e04f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fe:	4b2b      	ldr	r3, [pc, #172]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 020c 	and.w	r2, r3, #12
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	429a      	cmp	r2, r3
 800630e:	d1eb      	bne.n	80062e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006310:	4b25      	ldr	r3, [pc, #148]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d20c      	bcs.n	8006338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631e:	4b22      	ldr	r3, [pc, #136]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	b2d2      	uxtb	r2, r2
 8006324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006326:	4b20      	ldr	r3, [pc, #128]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d001      	beq.n	8006338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e032      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0304 	and.w	r3, r3, #4
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006344:	4b19      	ldr	r3, [pc, #100]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	4916      	ldr	r1, [pc, #88]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	4313      	orrs	r3, r2
 8006354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0308 	and.w	r3, r3, #8
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006362:	4b12      	ldr	r3, [pc, #72]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	00db      	lsls	r3, r3, #3
 8006370:	490e      	ldr	r1, [pc, #56]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006372:	4313      	orrs	r3, r2
 8006374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006376:	f000 f821 	bl	80063bc <HAL_RCC_GetSysClockFreq>
 800637a:	4602      	mov	r2, r0
 800637c:	4b0b      	ldr	r3, [pc, #44]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	091b      	lsrs	r3, r3, #4
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	490a      	ldr	r1, [pc, #40]	; (80063b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006388:	5ccb      	ldrb	r3, [r1, r3]
 800638a:	fa22 f303 	lsr.w	r3, r2, r3
 800638e:	4a09      	ldr	r2, [pc, #36]	; (80063b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006392:	4b09      	ldr	r3, [pc, #36]	; (80063b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7fc f85a 	bl	8002450 <HAL_InitTick>

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	40023c00 	.word	0x40023c00
 80063ac:	40023800 	.word	0x40023800
 80063b0:	0801de1c 	.word	0x0801de1c
 80063b4:	20000000 	.word	0x20000000
 80063b8:	20000004 	.word	0x20000004

080063bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80063c0:	b084      	sub	sp, #16
 80063c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	607b      	str	r3, [r7, #4]
 80063c8:	2300      	movs	r3, #0
 80063ca:	60fb      	str	r3, [r7, #12]
 80063cc:	2300      	movs	r3, #0
 80063ce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063d4:	4b67      	ldr	r3, [pc, #412]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f003 030c 	and.w	r3, r3, #12
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d00d      	beq.n	80063fc <HAL_RCC_GetSysClockFreq+0x40>
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	f200 80bd 	bhi.w	8006560 <HAL_RCC_GetSysClockFreq+0x1a4>
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_RCC_GetSysClockFreq+0x34>
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d003      	beq.n	80063f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80063ee:	e0b7      	b.n	8006560 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063f0:	4b61      	ldr	r3, [pc, #388]	; (8006578 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80063f2:	60bb      	str	r3, [r7, #8]
       break;
 80063f4:	e0b7      	b.n	8006566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063f6:	4b61      	ldr	r3, [pc, #388]	; (800657c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80063f8:	60bb      	str	r3, [r7, #8]
      break;
 80063fa:	e0b4      	b.n	8006566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063fc:	4b5d      	ldr	r3, [pc, #372]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006404:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006406:	4b5b      	ldr	r3, [pc, #364]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d04d      	beq.n	80064ae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006412:	4b58      	ldr	r3, [pc, #352]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	099b      	lsrs	r3, r3, #6
 8006418:	461a      	mov	r2, r3
 800641a:	f04f 0300 	mov.w	r3, #0
 800641e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006422:	f04f 0100 	mov.w	r1, #0
 8006426:	ea02 0800 	and.w	r8, r2, r0
 800642a:	ea03 0901 	and.w	r9, r3, r1
 800642e:	4640      	mov	r0, r8
 8006430:	4649      	mov	r1, r9
 8006432:	f04f 0200 	mov.w	r2, #0
 8006436:	f04f 0300 	mov.w	r3, #0
 800643a:	014b      	lsls	r3, r1, #5
 800643c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006440:	0142      	lsls	r2, r0, #5
 8006442:	4610      	mov	r0, r2
 8006444:	4619      	mov	r1, r3
 8006446:	ebb0 0008 	subs.w	r0, r0, r8
 800644a:	eb61 0109 	sbc.w	r1, r1, r9
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	018b      	lsls	r3, r1, #6
 8006458:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800645c:	0182      	lsls	r2, r0, #6
 800645e:	1a12      	subs	r2, r2, r0
 8006460:	eb63 0301 	sbc.w	r3, r3, r1
 8006464:	f04f 0000 	mov.w	r0, #0
 8006468:	f04f 0100 	mov.w	r1, #0
 800646c:	00d9      	lsls	r1, r3, #3
 800646e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006472:	00d0      	lsls	r0, r2, #3
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	eb12 0208 	adds.w	r2, r2, r8
 800647c:	eb43 0309 	adc.w	r3, r3, r9
 8006480:	f04f 0000 	mov.w	r0, #0
 8006484:	f04f 0100 	mov.w	r1, #0
 8006488:	0259      	lsls	r1, r3, #9
 800648a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800648e:	0250      	lsls	r0, r2, #9
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	4610      	mov	r0, r2
 8006496:	4619      	mov	r1, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	461a      	mov	r2, r3
 800649c:	f04f 0300 	mov.w	r3, #0
 80064a0:	f7fa fbd2 	bl	8000c48 <__aeabi_uldivmod>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4613      	mov	r3, r2
 80064aa:	60fb      	str	r3, [r7, #12]
 80064ac:	e04a      	b.n	8006544 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ae:	4b31      	ldr	r3, [pc, #196]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	099b      	lsrs	r3, r3, #6
 80064b4:	461a      	mov	r2, r3
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80064be:	f04f 0100 	mov.w	r1, #0
 80064c2:	ea02 0400 	and.w	r4, r2, r0
 80064c6:	ea03 0501 	and.w	r5, r3, r1
 80064ca:	4620      	mov	r0, r4
 80064cc:	4629      	mov	r1, r5
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	f04f 0300 	mov.w	r3, #0
 80064d6:	014b      	lsls	r3, r1, #5
 80064d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80064dc:	0142      	lsls	r2, r0, #5
 80064de:	4610      	mov	r0, r2
 80064e0:	4619      	mov	r1, r3
 80064e2:	1b00      	subs	r0, r0, r4
 80064e4:	eb61 0105 	sbc.w	r1, r1, r5
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	f04f 0300 	mov.w	r3, #0
 80064f0:	018b      	lsls	r3, r1, #6
 80064f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80064f6:	0182      	lsls	r2, r0, #6
 80064f8:	1a12      	subs	r2, r2, r0
 80064fa:	eb63 0301 	sbc.w	r3, r3, r1
 80064fe:	f04f 0000 	mov.w	r0, #0
 8006502:	f04f 0100 	mov.w	r1, #0
 8006506:	00d9      	lsls	r1, r3, #3
 8006508:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800650c:	00d0      	lsls	r0, r2, #3
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	1912      	adds	r2, r2, r4
 8006514:	eb45 0303 	adc.w	r3, r5, r3
 8006518:	f04f 0000 	mov.w	r0, #0
 800651c:	f04f 0100 	mov.w	r1, #0
 8006520:	0299      	lsls	r1, r3, #10
 8006522:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006526:	0290      	lsls	r0, r2, #10
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4610      	mov	r0, r2
 800652e:	4619      	mov	r1, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	461a      	mov	r2, r3
 8006534:	f04f 0300 	mov.w	r3, #0
 8006538:	f7fa fb86 	bl	8000c48 <__aeabi_uldivmod>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4613      	mov	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006544:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	0c1b      	lsrs	r3, r3, #16
 800654a:	f003 0303 	and.w	r3, r3, #3
 800654e:	3301      	adds	r3, #1
 8006550:	005b      	lsls	r3, r3, #1
 8006552:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	fbb2 f3f3 	udiv	r3, r2, r3
 800655c:	60bb      	str	r3, [r7, #8]
      break;
 800655e:	e002      	b.n	8006566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006560:	4b05      	ldr	r3, [pc, #20]	; (8006578 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006562:	60bb      	str	r3, [r7, #8]
      break;
 8006564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006566:	68bb      	ldr	r3, [r7, #8]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006572:	bf00      	nop
 8006574:	40023800 	.word	0x40023800
 8006578:	00f42400 	.word	0x00f42400
 800657c:	007a1200 	.word	0x007a1200

08006580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006580:	b480      	push	{r7}
 8006582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006584:	4b03      	ldr	r3, [pc, #12]	; (8006594 <HAL_RCC_GetHCLKFreq+0x14>)
 8006586:	681b      	ldr	r3, [r3, #0]
}
 8006588:	4618      	mov	r0, r3
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	20000000 	.word	0x20000000

08006598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800659c:	f7ff fff0 	bl	8006580 <HAL_RCC_GetHCLKFreq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	4b05      	ldr	r3, [pc, #20]	; (80065b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	0a9b      	lsrs	r3, r3, #10
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	4903      	ldr	r1, [pc, #12]	; (80065bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80065ae:	5ccb      	ldrb	r3, [r1, r3]
 80065b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40023800 	.word	0x40023800
 80065bc:	0801de2c 	.word	0x0801de2c

080065c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065c4:	f7ff ffdc 	bl	8006580 <HAL_RCC_GetHCLKFreq>
 80065c8:	4602      	mov	r2, r0
 80065ca:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	0b5b      	lsrs	r3, r3, #13
 80065d0:	f003 0307 	and.w	r3, r3, #7
 80065d4:	4903      	ldr	r1, [pc, #12]	; (80065e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065d6:	5ccb      	ldrb	r3, [r1, r3]
 80065d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065dc:	4618      	mov	r0, r3
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	40023800 	.word	0x40023800
 80065e4:	0801de2c 	.word	0x0801de2c

080065e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	220f      	movs	r2, #15
 80065f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065f8:	4b12      	ldr	r3, [pc, #72]	; (8006644 <HAL_RCC_GetClockConfig+0x5c>)
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f003 0203 	and.w	r2, r3, #3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006604:	4b0f      	ldr	r3, [pc, #60]	; (8006644 <HAL_RCC_GetClockConfig+0x5c>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006610:	4b0c      	ldr	r3, [pc, #48]	; (8006644 <HAL_RCC_GetClockConfig+0x5c>)
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800661c:	4b09      	ldr	r3, [pc, #36]	; (8006644 <HAL_RCC_GetClockConfig+0x5c>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	08db      	lsrs	r3, r3, #3
 8006622:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800662a:	4b07      	ldr	r3, [pc, #28]	; (8006648 <HAL_RCC_GetClockConfig+0x60>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0207 	and.w	r2, r3, #7
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	601a      	str	r2, [r3, #0]
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	40023800 	.word	0x40023800
 8006648:	40023c00 	.word	0x40023c00

0800664c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e07b      	b.n	8006756 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	d108      	bne.n	8006678 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800666e:	d009      	beq.n	8006684 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	61da      	str	r2, [r3, #28]
 8006676:	e005      	b.n	8006684 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fb fb16 	bl	8001cd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d6:	431a      	orrs	r2, r3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066f4:	431a      	orrs	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006708:	ea42 0103 	orr.w	r1, r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006710:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	0c1b      	lsrs	r3, r3, #16
 8006722:	f003 0104 	and.w	r1, r3, #4
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672a:	f003 0210 	and.w	r2, r3, #16
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69da      	ldr	r2, [r3, #28]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006744:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b082      	sub	sp, #8
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e01a      	b.n	80067a6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2202      	movs	r2, #2
 8006774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006786:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7fb fc21 	bl	8001fd0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3708      	adds	r7, #8
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b088      	sub	sp, #32
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	60f8      	str	r0, [r7, #12]
 80067b6:	60b9      	str	r1, [r7, #8]
 80067b8:	603b      	str	r3, [r7, #0]
 80067ba:	4613      	mov	r3, r2
 80067bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067be:	2300      	movs	r3, #0
 80067c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d101      	bne.n	80067d0 <HAL_SPI_Transmit+0x22>
 80067cc:	2302      	movs	r3, #2
 80067ce:	e126      	b.n	8006a1e <HAL_SPI_Transmit+0x270>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067d8:	f7fc f916 	bl	8002a08 <HAL_GetTick>
 80067dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80067de:	88fb      	ldrh	r3, [r7, #6]
 80067e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d002      	beq.n	80067f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80067ee:	2302      	movs	r3, #2
 80067f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80067f2:	e10b      	b.n	8006a0c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d002      	beq.n	8006800 <HAL_SPI_Transmit+0x52>
 80067fa:	88fb      	ldrh	r3, [r7, #6]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d102      	bne.n	8006806 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006804:	e102      	b.n	8006a0c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2203      	movs	r2, #3
 800680a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	88fa      	ldrh	r2, [r7, #6]
 800681e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	88fa      	ldrh	r2, [r7, #6]
 8006824:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800684c:	d10f      	bne.n	800686e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800685c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800686c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006878:	2b40      	cmp	r3, #64	; 0x40
 800687a:	d007      	beq.n	800688c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800688a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006894:	d14b      	bne.n	800692e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <HAL_SPI_Transmit+0xf6>
 800689e:	8afb      	ldrh	r3, [r7, #22]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d13e      	bne.n	8006922 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068a8:	881a      	ldrh	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b4:	1c9a      	adds	r2, r3, #2
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068be:	b29b      	uxth	r3, r3
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80068c8:	e02b      	b.n	8006922 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f003 0302 	and.w	r3, r3, #2
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d112      	bne.n	80068fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068dc:	881a      	ldrh	r2, [r3, #0]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e8:	1c9a      	adds	r2, r3, #2
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	3b01      	subs	r3, #1
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80068fc:	e011      	b.n	8006922 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068fe:	f7fc f883 	bl	8002a08 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	429a      	cmp	r2, r3
 800690c:	d803      	bhi.n	8006916 <HAL_SPI_Transmit+0x168>
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006914:	d102      	bne.n	800691c <HAL_SPI_Transmit+0x16e>
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d102      	bne.n	8006922 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006920:	e074      	b.n	8006a0c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006926:	b29b      	uxth	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1ce      	bne.n	80068ca <HAL_SPI_Transmit+0x11c>
 800692c:	e04c      	b.n	80069c8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <HAL_SPI_Transmit+0x18e>
 8006936:	8afb      	ldrh	r3, [r7, #22]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d140      	bne.n	80069be <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	330c      	adds	r3, #12
 8006946:	7812      	ldrb	r2, [r2, #0]
 8006948:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006958:	b29b      	uxth	r3, r3
 800695a:	3b01      	subs	r3, #1
 800695c:	b29a      	uxth	r2, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006962:	e02c      	b.n	80069be <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b02      	cmp	r3, #2
 8006970:	d113      	bne.n	800699a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	330c      	adds	r3, #12
 800697c:	7812      	ldrb	r2, [r2, #0]
 800697e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	1c5a      	adds	r2, r3, #1
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800698e:	b29b      	uxth	r3, r3
 8006990:	3b01      	subs	r3, #1
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	86da      	strh	r2, [r3, #54]	; 0x36
 8006998:	e011      	b.n	80069be <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800699a:	f7fc f835 	bl	8002a08 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d803      	bhi.n	80069b2 <HAL_SPI_Transmit+0x204>
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b0:	d102      	bne.n	80069b8 <HAL_SPI_Transmit+0x20a>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d102      	bne.n	80069be <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80069bc:	e026      	b.n	8006a0c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1cd      	bne.n	8006964 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069c8:	69ba      	ldr	r2, [r7, #24]
 80069ca:	6839      	ldr	r1, [r7, #0]
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fec9 	bl	8007764 <SPI_EndRxTxTransaction>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d002      	beq.n	80069de <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2220      	movs	r2, #32
 80069dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10a      	bne.n	80069fc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069e6:	2300      	movs	r3, #0
 80069e8:	613b      	str	r3, [r7, #16]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	613b      	str	r3, [r7, #16]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	613b      	str	r3, [r7, #16]
 80069fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d002      	beq.n	8006a0a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	77fb      	strb	r3, [r7, #31]
 8006a08:	e000      	b.n	8006a0c <HAL_SPI_Transmit+0x25e>
  }

error:
 8006a0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b08c      	sub	sp, #48	; 0x30
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	60f8      	str	r0, [r7, #12]
 8006a2e:	60b9      	str	r1, [r7, #8]
 8006a30:	607a      	str	r2, [r7, #4]
 8006a32:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a34:	2301      	movs	r3, #1
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d101      	bne.n	8006a4c <HAL_SPI_TransmitReceive+0x26>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	e18a      	b.n	8006d62 <HAL_SPI_TransmitReceive+0x33c>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a54:	f7fb ffd8 	bl	8002a08 <HAL_GetTick>
 8006a58:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a6a:	887b      	ldrh	r3, [r7, #2]
 8006a6c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d00f      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x70>
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a7c:	d107      	bne.n	8006a8e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d103      	bne.n	8006a8e <HAL_SPI_TransmitReceive+0x68>
 8006a86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a8a:	2b04      	cmp	r3, #4
 8006a8c:	d003      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006a8e:	2302      	movs	r3, #2
 8006a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a94:	e15b      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x82>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d002      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x82>
 8006aa2:	887b      	ldrh	r3, [r7, #2]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d103      	bne.n	8006ab0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006aae:	e14e      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d003      	beq.n	8006ac4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2205      	movs	r2, #5
 8006ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	887a      	ldrh	r2, [r7, #2]
 8006ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	887a      	ldrh	r2, [r7, #2]
 8006ada:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	887a      	ldrh	r2, [r7, #2]
 8006ae6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	887a      	ldrh	r2, [r7, #2]
 8006aec:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b04:	2b40      	cmp	r3, #64	; 0x40
 8006b06:	d007      	beq.n	8006b18 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b20:	d178      	bne.n	8006c14 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d002      	beq.n	8006b30 <HAL_SPI_TransmitReceive+0x10a>
 8006b2a:	8b7b      	ldrh	r3, [r7, #26]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d166      	bne.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b34:	881a      	ldrh	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	1c9a      	adds	r2, r3, #2
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b54:	e053      	b.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f003 0302 	and.w	r3, r3, #2
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d11b      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d016      	beq.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
 8006b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d113      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b78:	881a      	ldrh	r2, [r3, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b84:	1c9a      	adds	r2, r3, #2
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	3b01      	subs	r3, #1
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d119      	bne.n	8006bde <HAL_SPI_TransmitReceive+0x1b8>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d014      	beq.n	8006bde <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68da      	ldr	r2, [r3, #12]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bbe:	b292      	uxth	r2, r2
 8006bc0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc6:	1c9a      	adds	r2, r3, #2
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bde:	f7fb ff13 	bl	8002a08 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d807      	bhi.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
 8006bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf4:	d003      	beq.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006bfc:	e0a7      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1a6      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x130>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1a1      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x130>
 8006c12:	e07c      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d002      	beq.n	8006c22 <HAL_SPI_TransmitReceive+0x1fc>
 8006c1c:	8b7b      	ldrh	r3, [r7, #26]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d16b      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	330c      	adds	r3, #12
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	3b01      	subs	r3, #1
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c48:	e057      	b.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f003 0302 	and.w	r3, r3, #2
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d11c      	bne.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d017      	beq.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
 8006c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d114      	bne.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	330c      	adds	r3, #12
 8006c72:	7812      	ldrb	r2, [r2, #0]
 8006c74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f003 0301 	and.w	r3, r3, #1
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d119      	bne.n	8006cd4 <HAL_SPI_TransmitReceive+0x2ae>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d014      	beq.n	8006cd4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cd4:	f7fb fe98 	bl	8002a08 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d803      	bhi.n	8006cec <HAL_SPI_TransmitReceive+0x2c6>
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cea:	d102      	bne.n	8006cf2 <HAL_SPI_TransmitReceive+0x2cc>
 8006cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d103      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006cf8:	e029      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1a2      	bne.n	8006c4a <HAL_SPI_TransmitReceive+0x224>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d19d      	bne.n	8006c4a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f000 fd26 	bl	8007764 <SPI_EndRxTxTransaction>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d006      	beq.n	8006d2c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2220      	movs	r2, #32
 8006d28:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006d2a:	e010      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10b      	bne.n	8006d4c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	e000      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006d4c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d5e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3730      	adds	r7, #48	; 0x30
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
	...

08006d6c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d101      	bne.n	8006d8c <HAL_SPI_Transmit_DMA+0x20>
 8006d88:	2302      	movs	r3, #2
 8006d8a:	e09b      	b.n	8006ec4 <HAL_SPI_Transmit_DMA+0x158>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d002      	beq.n	8006da6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006da0:	2302      	movs	r3, #2
 8006da2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006da4:	e089      	b.n	8006eba <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_Transmit_DMA+0x46>
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006db6:	e080      	b.n	8006eba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2203      	movs	r2, #3
 8006dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	88fa      	ldrh	r2, [r7, #6]
 8006dd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	88fa      	ldrh	r2, [r7, #6]
 8006dd6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dfe:	d10f      	bne.n	8006e20 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e24:	4a29      	ldr	r2, [pc, #164]	; (8006ecc <HAL_SPI_Transmit_DMA+0x160>)
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e2c:	4a28      	ldr	r2, [pc, #160]	; (8006ed0 <HAL_SPI_Transmit_DMA+0x164>)
 8006e2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e34:	4a27      	ldr	r2, [pc, #156]	; (8006ed4 <HAL_SPI_Transmit_DMA+0x168>)
 8006e36:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e48:	4619      	mov	r1, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006e58:	f7fc fc41 	bl	80036de <HAL_DMA_Start_IT>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00c      	beq.n	8006e7c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e66:	f043 0210 	orr.w	r2, r3, #16
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006e7a:	e01e      	b.n	8006eba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e86:	2b40      	cmp	r3, #64	; 0x40
 8006e88:	d007      	beq.n	8006e9a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e98:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685a      	ldr	r2, [r3, #4]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f042 0220 	orr.w	r2, r2, #32
 8006ea8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f042 0202 	orr.w	r2, r2, #2
 8006eb8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3718      	adds	r7, #24
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	080074f5 	.word	0x080074f5
 8006ed0:	08007315 	.word	0x08007315
 8006ed4:	08007549 	.word	0x08007549

08006ed8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d110      	bne.n	8006f14 <HAL_SPI_Receive_DMA+0x3c>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006efa:	d10b      	bne.n	8006f14 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2204      	movs	r2, #4
 8006f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006f04:	88fb      	ldrh	r3, [r7, #6]
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	68b9      	ldr	r1, [r7, #8]
 8006f0a:	68f8      	ldr	r0, [r7, #12]
 8006f0c:	f000 f8ac 	bl	8007068 <HAL_SPI_TransmitReceive_DMA>
 8006f10:	4603      	mov	r3, r0
 8006f12:	e09f      	b.n	8007054 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d101      	bne.n	8006f22 <HAL_SPI_Receive_DMA+0x4a>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e098      	b.n	8007054 <HAL_SPI_Receive_DMA+0x17c>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d002      	beq.n	8006f3c <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8006f36:	2302      	movs	r3, #2
 8006f38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f3a:	e086      	b.n	800704a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <HAL_SPI_Receive_DMA+0x70>
 8006f42:	88fb      	ldrh	r3, [r7, #6]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d102      	bne.n	8006f4e <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f4c:	e07d      	b.n	800704a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2204      	movs	r2, #4
 8006f52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	88fa      	ldrh	r2, [r7, #6]
 8006f66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	88fa      	ldrh	r2, [r7, #6]
 8006f6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f8e:	d10f      	bne.n	8006fb0 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb4:	4a29      	ldr	r2, [pc, #164]	; (800705c <HAL_SPI_Receive_DMA+0x184>)
 8006fb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fbc:	4a28      	ldr	r2, [pc, #160]	; (8007060 <HAL_SPI_Receive_DMA+0x188>)
 8006fbe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fc4:	4a27      	ldr	r2, [pc, #156]	; (8007064 <HAL_SPI_Receive_DMA+0x18c>)
 8006fc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fcc:	2200      	movs	r2, #0
 8006fce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	330c      	adds	r3, #12
 8006fda:	4619      	mov	r1, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fe6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006fe8:	f7fc fb79 	bl	80036de <HAL_DMA_Start_IT>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00c      	beq.n	800700c <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff6:	f043 0210 	orr.w	r2, r3, #16
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2201      	movs	r2, #1
 8007006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800700a:	e01e      	b.n	800704a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007016:	2b40      	cmp	r3, #64	; 0x40
 8007018:	d007      	beq.n	800702a <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007028:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f042 0220 	orr.w	r2, r2, #32
 8007038:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f042 0201 	orr.w	r2, r2, #1
 8007048:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007052:	7dfb      	ldrb	r3, [r7, #23]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3718      	adds	r7, #24
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	08007511 	.word	0x08007511
 8007060:	080073bd 	.word	0x080073bd
 8007064:	08007549 	.word	0x08007549

08007068 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
 8007074:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007076:	2300      	movs	r3, #0
 8007078:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007080:	2b01      	cmp	r3, #1
 8007082:	d101      	bne.n	8007088 <HAL_SPI_TransmitReceive_DMA+0x20>
 8007084:	2302      	movs	r3, #2
 8007086:	e0e3      	b.n	8007250 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007096:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800709e:	7dbb      	ldrb	r3, [r7, #22]
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d00d      	beq.n	80070c0 <HAL_SPI_TransmitReceive_DMA+0x58>
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070aa:	d106      	bne.n	80070ba <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d102      	bne.n	80070ba <HAL_SPI_TransmitReceive_DMA+0x52>
 80070b4:	7dbb      	ldrb	r3, [r7, #22]
 80070b6:	2b04      	cmp	r3, #4
 80070b8:	d002      	beq.n	80070c0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80070ba:	2302      	movs	r3, #2
 80070bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80070be:	e0c2      	b.n	8007246 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d005      	beq.n	80070d2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d002      	beq.n	80070d2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80070cc:	887b      	ldrh	r3, [r7, #2]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80070d6:	e0b6      	b.n	8007246 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b04      	cmp	r3, #4
 80070e2:	d003      	beq.n	80070ec <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2205      	movs	r2, #5
 80070e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	887a      	ldrh	r2, [r7, #2]
 80070fc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	887a      	ldrh	r2, [r7, #2]
 8007102:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	887a      	ldrh	r2, [r7, #2]
 800710e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	887a      	ldrh	r2, [r7, #2]
 8007114:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b04      	cmp	r3, #4
 800712c:	d108      	bne.n	8007140 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007132:	4a49      	ldr	r2, [pc, #292]	; (8007258 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007134:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800713a:	4a48      	ldr	r2, [pc, #288]	; (800725c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800713c:	63da      	str	r2, [r3, #60]	; 0x3c
 800713e:	e007      	b.n	8007150 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007144:	4a46      	ldr	r2, [pc, #280]	; (8007260 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8007146:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800714c:	4a45      	ldr	r2, [pc, #276]	; (8007264 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800714e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007154:	4a44      	ldr	r2, [pc, #272]	; (8007268 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8007156:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800715c:	2200      	movs	r2, #0
 800715e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	330c      	adds	r3, #12
 800716a:	4619      	mov	r1, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007170:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007176:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007178:	f7fc fab1 	bl	80036de <HAL_DMA_Start_IT>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00c      	beq.n	800719c <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007186:	f043 0210 	orr.w	r2, r3, #16
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2201      	movs	r2, #1
 8007196:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800719a:	e054      	b.n	8007246 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0201 	orr.w	r2, r2, #1
 80071aa:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b0:	2200      	movs	r2, #0
 80071b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b8:	2200      	movs	r2, #0
 80071ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071c0:	2200      	movs	r2, #0
 80071c2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071c8:	2200      	movs	r2, #0
 80071ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d4:	4619      	mov	r1, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	330c      	adds	r3, #12
 80071dc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071e2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80071e4:	f7fc fa7b 	bl	80036de <HAL_DMA_Start_IT>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00c      	beq.n	8007208 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f2:	f043 0210 	orr.w	r2, r3, #16
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8007206:	e01e      	b.n	8007246 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007212:	2b40      	cmp	r3, #64	; 0x40
 8007214:	d007      	beq.n	8007226 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007224:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f042 0220 	orr.w	r2, r2, #32
 8007234:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f042 0202 	orr.w	r2, r2, #2
 8007244:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800724e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	08007511 	.word	0x08007511
 800725c:	080073bd 	.word	0x080073bd
 8007260:	0800752d 	.word	0x0800752d
 8007264:	08007465 	.word	0x08007465
 8007268:	08007549 	.word	0x08007549

0800726c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007306:	b2db      	uxtb	r3, r3
}
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b086      	sub	sp, #24
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007320:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007322:	f7fb fb71 	bl	8002a08 <HAL_GetTick>
 8007326:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007332:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007336:	d03b      	beq.n	80073b0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 0220 	bic.w	r2, r2, #32
 8007346:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685a      	ldr	r2, [r3, #4]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0202 	bic.w	r2, r2, #2
 8007356:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	2164      	movs	r1, #100	; 0x64
 800735c:	6978      	ldr	r0, [r7, #20]
 800735e:	f000 fa01 	bl	8007764 <SPI_EndRxTxTransaction>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d005      	beq.n	8007374 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800736c:	f043 0220 	orr.w	r2, r3, #32
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10a      	bne.n	8007392 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800737c:	2300      	movs	r3, #0
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	60fb      	str	r3, [r7, #12]
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2200      	movs	r2, #0
 8007396:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d003      	beq.n	80073b0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80073a8:	6978      	ldr	r0, [r7, #20]
 80073aa:	f7ff ff9b 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80073ae:	e002      	b.n	80073b6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80073b0:	6978      	ldr	r0, [r7, #20]
 80073b2:	f7ff ff5b 	bl	800726c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80073b6:	3718      	adds	r7, #24
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ca:	f7fb fb1d 	bl	8002a08 <HAL_GetTick>
 80073ce:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073de:	d03b      	beq.n	8007458 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0220 	bic.w	r2, r2, #32
 80073ee:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10d      	bne.n	8007414 <SPI_DMAReceiveCplt+0x58>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007400:	d108      	bne.n	8007414 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f022 0203 	bic.w	r2, r2, #3
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	e007      	b.n	8007424 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f022 0201 	bic.w	r2, r2, #1
 8007422:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	2164      	movs	r1, #100	; 0x64
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 f935 	bl	8007698 <SPI_EndRxTransaction>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2220      	movs	r2, #32
 8007438:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800744c:	2b00      	cmp	r3, #0
 800744e:	d003      	beq.n	8007458 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f7ff ff47 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007456:	e002      	b.n	800745e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f7ff ff11 	bl	8007280 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007470:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007472:	f7fb fac9 	bl	8002a08 <HAL_GetTick>
 8007476:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007486:	d02f      	beq.n	80074e8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	685a      	ldr	r2, [r3, #4]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0220 	bic.w	r2, r2, #32
 8007496:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007498:	68ba      	ldr	r2, [r7, #8]
 800749a:	2164      	movs	r1, #100	; 0x64
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f000 f961 	bl	8007764 <SPI_EndRxTxTransaction>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d005      	beq.n	80074b4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ac:	f043 0220 	orr.w	r2, r3, #32
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f022 0203 	bic.w	r2, r2, #3
 80074c2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d003      	beq.n	80074e8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f7ff feff 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80074e6:	e002      	b.n	80074ee <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f7ff fed3 	bl	8007294 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007500:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7ff fed0 	bl	80072a8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007508:	bf00      	nop
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800751c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f7ff fecc 	bl	80072bc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007524:	bf00      	nop
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007538:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f7ff fec8 	bl	80072d0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007540:	bf00      	nop
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007554:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685a      	ldr	r2, [r3, #4]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f022 0203 	bic.w	r2, r2, #3
 8007564:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756a:	f043 0210 	orr.w	r2, r3, #16
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f7ff feb2 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007580:	bf00      	nop
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b088      	sub	sp, #32
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	603b      	str	r3, [r7, #0]
 8007594:	4613      	mov	r3, r2
 8007596:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007598:	f7fb fa36 	bl	8002a08 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a0:	1a9b      	subs	r3, r3, r2
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	4413      	add	r3, r2
 80075a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80075a8:	f7fb fa2e 	bl	8002a08 <HAL_GetTick>
 80075ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075ae:	4b39      	ldr	r3, [pc, #228]	; (8007694 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	015b      	lsls	r3, r3, #5
 80075b4:	0d1b      	lsrs	r3, r3, #20
 80075b6:	69fa      	ldr	r2, [r7, #28]
 80075b8:	fb02 f303 	mul.w	r3, r2, r3
 80075bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075be:	e054      	b.n	800766a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c6:	d050      	beq.n	800766a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075c8:	f7fb fa1e 	bl	8002a08 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	69fa      	ldr	r2, [r7, #28]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d902      	bls.n	80075de <SPI_WaitFlagStateUntilTimeout+0x56>
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d13d      	bne.n	800765a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80075ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075f6:	d111      	bne.n	800761c <SPI_WaitFlagStateUntilTimeout+0x94>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007600:	d004      	beq.n	800760c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800760a:	d107      	bne.n	800761c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800761a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007620:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007624:	d10f      	bne.n	8007646 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007634:	601a      	str	r2, [r3, #0]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007644:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e017      	b.n	800768a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007660:	2300      	movs	r3, #0
 8007662:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	3b01      	subs	r3, #1
 8007668:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	4013      	ands	r3, r2
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	429a      	cmp	r2, r3
 8007678:	bf0c      	ite	eq
 800767a:	2301      	moveq	r3, #1
 800767c:	2300      	movne	r3, #0
 800767e:	b2db      	uxtb	r3, r3
 8007680:	461a      	mov	r2, r3
 8007682:	79fb      	ldrb	r3, [r7, #7]
 8007684:	429a      	cmp	r2, r3
 8007686:	d19b      	bne.n	80075c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	3720      	adds	r7, #32
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	20000000 	.word	0x20000000

08007698 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076ac:	d111      	bne.n	80076d2 <SPI_EndRxTransaction+0x3a>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076b6:	d004      	beq.n	80076c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076c0:	d107      	bne.n	80076d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076d0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076da:	d12a      	bne.n	8007732 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076e4:	d012      	beq.n	800770c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	2200      	movs	r2, #0
 80076ee:	2180      	movs	r1, #128	; 0x80
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f7ff ff49 	bl	8007588 <SPI_WaitFlagStateUntilTimeout>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d02d      	beq.n	8007758 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007700:	f043 0220 	orr.w	r2, r3, #32
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e026      	b.n	800775a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	2200      	movs	r2, #0
 8007714:	2101      	movs	r1, #1
 8007716:	68f8      	ldr	r0, [r7, #12]
 8007718:	f7ff ff36 	bl	8007588 <SPI_WaitFlagStateUntilTimeout>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d01a      	beq.n	8007758 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007726:	f043 0220 	orr.w	r2, r3, #32
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e013      	b.n	800775a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2200      	movs	r2, #0
 800773a:	2101      	movs	r1, #1
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f7ff ff23 	bl	8007588 <SPI_WaitFlagStateUntilTimeout>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d007      	beq.n	8007758 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800774c:	f043 0220 	orr.w	r2, r3, #32
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e000      	b.n	800775a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
	...

08007764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af02      	add	r7, sp, #8
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007770:	4b1b      	ldr	r3, [pc, #108]	; (80077e0 <SPI_EndRxTxTransaction+0x7c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1b      	ldr	r2, [pc, #108]	; (80077e4 <SPI_EndRxTxTransaction+0x80>)
 8007776:	fba2 2303 	umull	r2, r3, r2, r3
 800777a:	0d5b      	lsrs	r3, r3, #21
 800777c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007780:	fb02 f303 	mul.w	r3, r2, r3
 8007784:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800778e:	d112      	bne.n	80077b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	9300      	str	r3, [sp, #0]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2200      	movs	r2, #0
 8007798:	2180      	movs	r1, #128	; 0x80
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f7ff fef4 	bl	8007588 <SPI_WaitFlagStateUntilTimeout>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d016      	beq.n	80077d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077aa:	f043 0220 	orr.w	r2, r3, #32
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	e00f      	b.n	80077d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00a      	beq.n	80077d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	3b01      	subs	r3, #1
 80077c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077cc:	2b80      	cmp	r3, #128	; 0x80
 80077ce:	d0f2      	beq.n	80077b6 <SPI_EndRxTxTransaction+0x52>
 80077d0:	e000      	b.n	80077d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80077d2:	bf00      	nop
  }

  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3718      	adds	r7, #24
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20000000 	.word	0x20000000
 80077e4:	165e9f81 	.word	0x165e9f81

080077e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e041      	b.n	800787e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d106      	bne.n	8007814 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f839 	bl	8007886 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	3304      	adds	r3, #4
 8007824:	4619      	mov	r1, r3
 8007826:	4610      	mov	r0, r2
 8007828:	f000 feb4 	bl	8008594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3708      	adds	r7, #8
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007886:	b480      	push	{r7}
 8007888:	b083      	sub	sp, #12
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800788e:	bf00      	nop
 8007890:	370c      	adds	r7, #12
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
	...

0800789c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d001      	beq.n	80078b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e04e      	b.n	8007952 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2202      	movs	r2, #2
 80078b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f042 0201 	orr.w	r2, r2, #1
 80078ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a23      	ldr	r2, [pc, #140]	; (8007960 <HAL_TIM_Base_Start_IT+0xc4>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d022      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078de:	d01d      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a1f      	ldr	r2, [pc, #124]	; (8007964 <HAL_TIM_Base_Start_IT+0xc8>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d018      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a1e      	ldr	r2, [pc, #120]	; (8007968 <HAL_TIM_Base_Start_IT+0xcc>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d013      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a1c      	ldr	r2, [pc, #112]	; (800796c <HAL_TIM_Base_Start_IT+0xd0>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00e      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a1b      	ldr	r2, [pc, #108]	; (8007970 <HAL_TIM_Base_Start_IT+0xd4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d009      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a19      	ldr	r2, [pc, #100]	; (8007974 <HAL_TIM_Base_Start_IT+0xd8>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d004      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x80>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a18      	ldr	r2, [pc, #96]	; (8007978 <HAL_TIM_Base_Start_IT+0xdc>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d111      	bne.n	8007940 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2b06      	cmp	r3, #6
 800792c:	d010      	beq.n	8007950 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0201 	orr.w	r2, r2, #1
 800793c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800793e:	e007      	b.n	8007950 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f042 0201 	orr.w	r2, r2, #1
 800794e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40010000 	.word	0x40010000
 8007964:	40000400 	.word	0x40000400
 8007968:	40000800 	.word	0x40000800
 800796c:	40000c00 	.word	0x40000c00
 8007970:	40010400 	.word	0x40010400
 8007974:	40014000 	.word	0x40014000
 8007978:	40001800 	.word	0x40001800

0800797c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e041      	b.n	8007a12 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007994:	b2db      	uxtb	r3, r3
 8007996:	2b00      	cmp	r3, #0
 8007998:	d106      	bne.n	80079a8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7fa fb6c 	bl	8002080 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	3304      	adds	r3, #4
 80079b8:	4619      	mov	r1, r3
 80079ba:	4610      	mov	r0, r2
 80079bc:	f000 fdea 	bl	8008594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b082      	sub	sp, #8
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e041      	b.n	8007ab0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d106      	bne.n	8007a46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f7fa fb71 	bl	8002128 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2202      	movs	r2, #2
 8007a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	3304      	adds	r3, #4
 8007a56:	4619      	mov	r1, r3
 8007a58:	4610      	mov	r0, r2
 8007a5a:	f000 fd9b 	bl	8008594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3708      	adds	r7, #8
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d109      	bne.n	8007adc <HAL_TIM_PWM_Start+0x24>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	bf14      	ite	ne
 8007ad4:	2301      	movne	r3, #1
 8007ad6:	2300      	moveq	r3, #0
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	e022      	b.n	8007b22 <HAL_TIM_PWM_Start+0x6a>
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	2b04      	cmp	r3, #4
 8007ae0:	d109      	bne.n	8007af6 <HAL_TIM_PWM_Start+0x3e>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	bf14      	ite	ne
 8007aee:	2301      	movne	r3, #1
 8007af0:	2300      	moveq	r3, #0
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	e015      	b.n	8007b22 <HAL_TIM_PWM_Start+0x6a>
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d109      	bne.n	8007b10 <HAL_TIM_PWM_Start+0x58>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	bf14      	ite	ne
 8007b08:	2301      	movne	r3, #1
 8007b0a:	2300      	moveq	r3, #0
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	e008      	b.n	8007b22 <HAL_TIM_PWM_Start+0x6a>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	bf14      	ite	ne
 8007b1c:	2301      	movne	r3, #1
 8007b1e:	2300      	moveq	r3, #0
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d001      	beq.n	8007b2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e07c      	b.n	8007c24 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d104      	bne.n	8007b3a <HAL_TIM_PWM_Start+0x82>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2202      	movs	r2, #2
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b38:	e013      	b.n	8007b62 <HAL_TIM_PWM_Start+0xaa>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d104      	bne.n	8007b4a <HAL_TIM_PWM_Start+0x92>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b48:	e00b      	b.n	8007b62 <HAL_TIM_PWM_Start+0xaa>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b08      	cmp	r3, #8
 8007b4e:	d104      	bne.n	8007b5a <HAL_TIM_PWM_Start+0xa2>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b58:	e003      	b.n	8007b62 <HAL_TIM_PWM_Start+0xaa>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	2201      	movs	r2, #1
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f001 f88c 	bl	8008c88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a2d      	ldr	r2, [pc, #180]	; (8007c2c <HAL_TIM_PWM_Start+0x174>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d004      	beq.n	8007b84 <HAL_TIM_PWM_Start+0xcc>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a2c      	ldr	r2, [pc, #176]	; (8007c30 <HAL_TIM_PWM_Start+0x178>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d101      	bne.n	8007b88 <HAL_TIM_PWM_Start+0xd0>
 8007b84:	2301      	movs	r3, #1
 8007b86:	e000      	b.n	8007b8a <HAL_TIM_PWM_Start+0xd2>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d007      	beq.n	8007b9e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a22      	ldr	r2, [pc, #136]	; (8007c2c <HAL_TIM_PWM_Start+0x174>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d022      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bb0:	d01d      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a1f      	ldr	r2, [pc, #124]	; (8007c34 <HAL_TIM_PWM_Start+0x17c>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d018      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a1d      	ldr	r2, [pc, #116]	; (8007c38 <HAL_TIM_PWM_Start+0x180>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d013      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a1c      	ldr	r2, [pc, #112]	; (8007c3c <HAL_TIM_PWM_Start+0x184>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d00e      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a16      	ldr	r2, [pc, #88]	; (8007c30 <HAL_TIM_PWM_Start+0x178>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d009      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a18      	ldr	r2, [pc, #96]	; (8007c40 <HAL_TIM_PWM_Start+0x188>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d004      	beq.n	8007bee <HAL_TIM_PWM_Start+0x136>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a16      	ldr	r2, [pc, #88]	; (8007c44 <HAL_TIM_PWM_Start+0x18c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d111      	bne.n	8007c12 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f003 0307 	and.w	r3, r3, #7
 8007bf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2b06      	cmp	r3, #6
 8007bfe:	d010      	beq.n	8007c22 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f042 0201 	orr.w	r2, r2, #1
 8007c0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c10:	e007      	b.n	8007c22 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f042 0201 	orr.w	r2, r2, #1
 8007c20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	40010000 	.word	0x40010000
 8007c30:	40010400 	.word	0x40010400
 8007c34:	40000400 	.word	0x40000400
 8007c38:	40000800 	.word	0x40000800
 8007c3c:	40000c00 	.word	0x40000c00
 8007c40:	40014000 	.word	0x40014000
 8007c44:	40001800 	.word	0x40001800

08007c48 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e041      	b.n	8007cde <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fa fa7c 	bl	800216c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	3304      	adds	r3, #4
 8007c84:	4619      	mov	r1, r3
 8007c86:	4610      	mov	r0, r2
 8007c88:	f000 fc84 	bl	8008594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
	...

08007ce8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d104      	bne.n	8007d06 <HAL_TIM_IC_Start_IT+0x1e>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	e013      	b.n	8007d2e <HAL_TIM_IC_Start_IT+0x46>
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d104      	bne.n	8007d16 <HAL_TIM_IC_Start_IT+0x2e>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	e00b      	b.n	8007d2e <HAL_TIM_IC_Start_IT+0x46>
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	2b08      	cmp	r3, #8
 8007d1a:	d104      	bne.n	8007d26 <HAL_TIM_IC_Start_IT+0x3e>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	e003      	b.n	8007d2e <HAL_TIM_IC_Start_IT+0x46>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d104      	bne.n	8007d40 <HAL_TIM_IC_Start_IT+0x58>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	e013      	b.n	8007d68 <HAL_TIM_IC_Start_IT+0x80>
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d104      	bne.n	8007d50 <HAL_TIM_IC_Start_IT+0x68>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	e00b      	b.n	8007d68 <HAL_TIM_IC_Start_IT+0x80>
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	2b08      	cmp	r3, #8
 8007d54:	d104      	bne.n	8007d60 <HAL_TIM_IC_Start_IT+0x78>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	e003      	b.n	8007d68 <HAL_TIM_IC_Start_IT+0x80>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d6a:	7bbb      	ldrb	r3, [r7, #14]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d102      	bne.n	8007d76 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d70:	7b7b      	ldrb	r3, [r7, #13]
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d001      	beq.n	8007d7a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e0cc      	b.n	8007f14 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d104      	bne.n	8007d8a <HAL_TIM_IC_Start_IT+0xa2>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2202      	movs	r2, #2
 8007d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d88:	e013      	b.n	8007db2 <HAL_TIM_IC_Start_IT+0xca>
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d104      	bne.n	8007d9a <HAL_TIM_IC_Start_IT+0xb2>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2202      	movs	r2, #2
 8007d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d98:	e00b      	b.n	8007db2 <HAL_TIM_IC_Start_IT+0xca>
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	2b08      	cmp	r3, #8
 8007d9e:	d104      	bne.n	8007daa <HAL_TIM_IC_Start_IT+0xc2>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2202      	movs	r2, #2
 8007da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007da8:	e003      	b.n	8007db2 <HAL_TIM_IC_Start_IT+0xca>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2202      	movs	r2, #2
 8007dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d104      	bne.n	8007dc2 <HAL_TIM_IC_Start_IT+0xda>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2202      	movs	r2, #2
 8007dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007dc0:	e013      	b.n	8007dea <HAL_TIM_IC_Start_IT+0x102>
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	2b04      	cmp	r3, #4
 8007dc6:	d104      	bne.n	8007dd2 <HAL_TIM_IC_Start_IT+0xea>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007dd0:	e00b      	b.n	8007dea <HAL_TIM_IC_Start_IT+0x102>
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	2b08      	cmp	r3, #8
 8007dd6:	d104      	bne.n	8007de2 <HAL_TIM_IC_Start_IT+0xfa>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2202      	movs	r2, #2
 8007ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007de0:	e003      	b.n	8007dea <HAL_TIM_IC_Start_IT+0x102>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2202      	movs	r2, #2
 8007de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b0c      	cmp	r3, #12
 8007dee:	d841      	bhi.n	8007e74 <HAL_TIM_IC_Start_IT+0x18c>
 8007df0:	a201      	add	r2, pc, #4	; (adr r2, 8007df8 <HAL_TIM_IC_Start_IT+0x110>)
 8007df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df6:	bf00      	nop
 8007df8:	08007e2d 	.word	0x08007e2d
 8007dfc:	08007e75 	.word	0x08007e75
 8007e00:	08007e75 	.word	0x08007e75
 8007e04:	08007e75 	.word	0x08007e75
 8007e08:	08007e3f 	.word	0x08007e3f
 8007e0c:	08007e75 	.word	0x08007e75
 8007e10:	08007e75 	.word	0x08007e75
 8007e14:	08007e75 	.word	0x08007e75
 8007e18:	08007e51 	.word	0x08007e51
 8007e1c:	08007e75 	.word	0x08007e75
 8007e20:	08007e75 	.word	0x08007e75
 8007e24:	08007e75 	.word	0x08007e75
 8007e28:	08007e63 	.word	0x08007e63
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68da      	ldr	r2, [r3, #12]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f042 0202 	orr.w	r2, r2, #2
 8007e3a:	60da      	str	r2, [r3, #12]
      break;
 8007e3c:	e01d      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68da      	ldr	r2, [r3, #12]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f042 0204 	orr.w	r2, r2, #4
 8007e4c:	60da      	str	r2, [r3, #12]
      break;
 8007e4e:	e014      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68da      	ldr	r2, [r3, #12]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f042 0208 	orr.w	r2, r2, #8
 8007e5e:	60da      	str	r2, [r3, #12]
      break;
 8007e60:	e00b      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	68da      	ldr	r2, [r3, #12]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f042 0210 	orr.w	r2, r2, #16
 8007e70:	60da      	str	r2, [r3, #12]
      break;
 8007e72:	e002      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	73fb      	strb	r3, [r7, #15]
      break;
 8007e78:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d148      	bne.n	8007f12 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2201      	movs	r2, #1
 8007e86:	6839      	ldr	r1, [r7, #0]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f000 fefd 	bl	8008c88 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a22      	ldr	r2, [pc, #136]	; (8007f1c <HAL_TIM_IC_Start_IT+0x234>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d022      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ea0:	d01d      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a1e      	ldr	r2, [pc, #120]	; (8007f20 <HAL_TIM_IC_Start_IT+0x238>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d018      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a1c      	ldr	r2, [pc, #112]	; (8007f24 <HAL_TIM_IC_Start_IT+0x23c>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d013      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a1b      	ldr	r2, [pc, #108]	; (8007f28 <HAL_TIM_IC_Start_IT+0x240>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00e      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a19      	ldr	r2, [pc, #100]	; (8007f2c <HAL_TIM_IC_Start_IT+0x244>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d009      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a18      	ldr	r2, [pc, #96]	; (8007f30 <HAL_TIM_IC_Start_IT+0x248>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d004      	beq.n	8007ede <HAL_TIM_IC_Start_IT+0x1f6>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a16      	ldr	r2, [pc, #88]	; (8007f34 <HAL_TIM_IC_Start_IT+0x24c>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d111      	bne.n	8007f02 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	f003 0307 	and.w	r3, r3, #7
 8007ee8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	2b06      	cmp	r3, #6
 8007eee:	d010      	beq.n	8007f12 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f00:	e007      	b.n	8007f12 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f042 0201 	orr.w	r2, r2, #1
 8007f10:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	40010000 	.word	0x40010000
 8007f20:	40000400 	.word	0x40000400
 8007f24:	40000800 	.word	0x40000800
 8007f28:	40000c00 	.word	0x40000c00
 8007f2c:	40010400 	.word	0x40010400
 8007f30:	40014000 	.word	0x40014000
 8007f34:	40001800 	.word	0x40001800

08007f38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	f003 0302 	and.w	r3, r3, #2
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d122      	bne.n	8007f94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f003 0302 	and.w	r3, r3, #2
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d11b      	bne.n	8007f94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f06f 0202 	mvn.w	r2, #2
 8007f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	699b      	ldr	r3, [r3, #24]
 8007f72:	f003 0303 	and.w	r3, r3, #3
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d003      	beq.n	8007f82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 faec 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
 8007f80:	e005      	b.n	8007f8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fade 	bl	8008544 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 faef 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	f003 0304 	and.w	r3, r3, #4
 8007f9e:	2b04      	cmp	r3, #4
 8007fa0:	d122      	bne.n	8007fe8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	f003 0304 	and.w	r3, r3, #4
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	d11b      	bne.n	8007fe8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f06f 0204 	mvn.w	r2, #4
 8007fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2202      	movs	r2, #2
 8007fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d003      	beq.n	8007fd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 fac2 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
 8007fd4:	e005      	b.n	8007fe2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 fab4 	bl	8008544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fac5 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	f003 0308 	and.w	r3, r3, #8
 8007ff2:	2b08      	cmp	r3, #8
 8007ff4:	d122      	bne.n	800803c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	68db      	ldr	r3, [r3, #12]
 8007ffc:	f003 0308 	and.w	r3, r3, #8
 8008000:	2b08      	cmp	r3, #8
 8008002:	d11b      	bne.n	800803c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f06f 0208 	mvn.w	r2, #8
 800800c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2204      	movs	r2, #4
 8008012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	69db      	ldr	r3, [r3, #28]
 800801a:	f003 0303 	and.w	r3, r3, #3
 800801e:	2b00      	cmp	r3, #0
 8008020:	d003      	beq.n	800802a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fa98 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
 8008028:	e005      	b.n	8008036 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fa8a 	bl	8008544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 fa9b 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	f003 0310 	and.w	r3, r3, #16
 8008046:	2b10      	cmp	r3, #16
 8008048:	d122      	bne.n	8008090 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b10      	cmp	r3, #16
 8008056:	d11b      	bne.n	8008090 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f06f 0210 	mvn.w	r2, #16
 8008060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2208      	movs	r2, #8
 8008066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	69db      	ldr	r3, [r3, #28]
 800806e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008072:	2b00      	cmp	r3, #0
 8008074:	d003      	beq.n	800807e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 fa6e 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
 800807c:	e005      	b.n	800808a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa60 	bl	8008544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 fa71 	bl	800856c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	f003 0301 	and.w	r3, r3, #1
 800809a:	2b01      	cmp	r3, #1
 800809c:	d10e      	bne.n	80080bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d107      	bne.n	80080bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f06f 0201 	mvn.w	r2, #1
 80080b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f7f9 fc68 	bl	800198c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080c6:	2b80      	cmp	r3, #128	; 0x80
 80080c8:	d10e      	bne.n	80080e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d4:	2b80      	cmp	r3, #128	; 0x80
 80080d6:	d107      	bne.n	80080e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80080e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fe7c 	bl	8008de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f2:	2b40      	cmp	r3, #64	; 0x40
 80080f4:	d10e      	bne.n	8008114 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008100:	2b40      	cmp	r3, #64	; 0x40
 8008102:	d107      	bne.n	8008114 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800810c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fa36 	bl	8008580 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	f003 0320 	and.w	r3, r3, #32
 800811e:	2b20      	cmp	r3, #32
 8008120:	d10e      	bne.n	8008140 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	f003 0320 	and.w	r3, r3, #32
 800812c:	2b20      	cmp	r3, #32
 800812e:	d107      	bne.n	8008140 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f06f 0220 	mvn.w	r2, #32
 8008138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fe46 	bl	8008dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008140:	bf00      	nop
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800815e:	2b01      	cmp	r3, #1
 8008160:	d101      	bne.n	8008166 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008162:	2302      	movs	r3, #2
 8008164:	e048      	b.n	80081f8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b0c      	cmp	r3, #12
 8008172:	d839      	bhi.n	80081e8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8008174:	a201      	add	r2, pc, #4	; (adr r2, 800817c <HAL_TIM_OC_ConfigChannel+0x34>)
 8008176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817a:	bf00      	nop
 800817c:	080081b1 	.word	0x080081b1
 8008180:	080081e9 	.word	0x080081e9
 8008184:	080081e9 	.word	0x080081e9
 8008188:	080081e9 	.word	0x080081e9
 800818c:	080081bf 	.word	0x080081bf
 8008190:	080081e9 	.word	0x080081e9
 8008194:	080081e9 	.word	0x080081e9
 8008198:	080081e9 	.word	0x080081e9
 800819c:	080081cd 	.word	0x080081cd
 80081a0:	080081e9 	.word	0x080081e9
 80081a4:	080081e9 	.word	0x080081e9
 80081a8:	080081e9 	.word	0x080081e9
 80081ac:	080081db 	.word	0x080081db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68b9      	ldr	r1, [r7, #8]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fa8c 	bl	80086d4 <TIM_OC1_SetConfig>
      break;
 80081bc:	e017      	b.n	80081ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68b9      	ldr	r1, [r7, #8]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f000 faf5 	bl	80087b4 <TIM_OC2_SetConfig>
      break;
 80081ca:	e010      	b.n	80081ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68b9      	ldr	r1, [r7, #8]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fb64 	bl	80088a0 <TIM_OC3_SetConfig>
      break;
 80081d8:	e009      	b.n	80081ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68b9      	ldr	r1, [r7, #8]
 80081e0:	4618      	mov	r0, r3
 80081e2:	f000 fbd1 	bl	8008988 <TIM_OC4_SetConfig>
      break;
 80081e6:	e002      	b.n	80081ee <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	75fb      	strb	r3, [r7, #23]
      break;
 80081ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80081f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3718      	adds	r7, #24
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008216:	2b01      	cmp	r3, #1
 8008218:	d101      	bne.n	800821e <HAL_TIM_IC_ConfigChannel+0x1e>
 800821a:	2302      	movs	r3, #2
 800821c:	e088      	b.n	8008330 <HAL_TIM_IC_ConfigChannel+0x130>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d11b      	bne.n	8008264 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6818      	ldr	r0, [r3, #0]
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6819      	ldr	r1, [r3, #0]
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f000 fbfa 	bl	8008a34 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	699a      	ldr	r2, [r3, #24]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f022 020c 	bic.w	r2, r2, #12
 800824e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6999      	ldr	r1, [r3, #24]
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	689a      	ldr	r2, [r3, #8]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	619a      	str	r2, [r3, #24]
 8008262:	e060      	b.n	8008326 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2b04      	cmp	r3, #4
 8008268:	d11c      	bne.n	80082a4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6818      	ldr	r0, [r3, #0]
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	6819      	ldr	r1, [r3, #0]
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	685a      	ldr	r2, [r3, #4]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	f000 fc4f 	bl	8008b1c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	699a      	ldr	r2, [r3, #24]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800828c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6999      	ldr	r1, [r3, #24]
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	021a      	lsls	r2, r3, #8
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	619a      	str	r2, [r3, #24]
 80082a2:	e040      	b.n	8008326 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2b08      	cmp	r3, #8
 80082a8:	d11b      	bne.n	80082e2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6818      	ldr	r0, [r3, #0]
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	6819      	ldr	r1, [r3, #0]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	685a      	ldr	r2, [r3, #4]
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	f000 fc6c 	bl	8008b96 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	69da      	ldr	r2, [r3, #28]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f022 020c 	bic.w	r2, r2, #12
 80082cc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69d9      	ldr	r1, [r3, #28]
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	689a      	ldr	r2, [r3, #8]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	430a      	orrs	r2, r1
 80082de:	61da      	str	r2, [r3, #28]
 80082e0:	e021      	b.n	8008326 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2b0c      	cmp	r3, #12
 80082e6:	d11c      	bne.n	8008322 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6818      	ldr	r0, [r3, #0]
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	6819      	ldr	r1, [r3, #0]
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	685a      	ldr	r2, [r3, #4]
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	f000 fc89 	bl	8008c0e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	69da      	ldr	r2, [r3, #28]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800830a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	69d9      	ldr	r1, [r3, #28]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	021a      	lsls	r2, r3, #8
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	61da      	str	r2, [r3, #28]
 8008320:	e001      	b.n	8008326 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800832e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3718      	adds	r7, #24
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008344:	2300      	movs	r3, #0
 8008346:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800834e:	2b01      	cmp	r3, #1
 8008350:	d101      	bne.n	8008356 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008352:	2302      	movs	r3, #2
 8008354:	e0ae      	b.n	80084b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b0c      	cmp	r3, #12
 8008362:	f200 809f 	bhi.w	80084a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008366:	a201      	add	r2, pc, #4	; (adr r2, 800836c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836c:	080083a1 	.word	0x080083a1
 8008370:	080084a5 	.word	0x080084a5
 8008374:	080084a5 	.word	0x080084a5
 8008378:	080084a5 	.word	0x080084a5
 800837c:	080083e1 	.word	0x080083e1
 8008380:	080084a5 	.word	0x080084a5
 8008384:	080084a5 	.word	0x080084a5
 8008388:	080084a5 	.word	0x080084a5
 800838c:	08008423 	.word	0x08008423
 8008390:	080084a5 	.word	0x080084a5
 8008394:	080084a5 	.word	0x080084a5
 8008398:	080084a5 	.word	0x080084a5
 800839c:	08008463 	.word	0x08008463
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68b9      	ldr	r1, [r7, #8]
 80083a6:	4618      	mov	r0, r3
 80083a8:	f000 f994 	bl	80086d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	699a      	ldr	r2, [r3, #24]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f042 0208 	orr.w	r2, r2, #8
 80083ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	699a      	ldr	r2, [r3, #24]
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f022 0204 	bic.w	r2, r2, #4
 80083ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	6999      	ldr	r1, [r3, #24]
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	691a      	ldr	r2, [r3, #16]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	619a      	str	r2, [r3, #24]
      break;
 80083de:	e064      	b.n	80084aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68b9      	ldr	r1, [r7, #8]
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 f9e4 	bl	80087b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	699a      	ldr	r2, [r3, #24]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	699a      	ldr	r2, [r3, #24]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800840a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6999      	ldr	r1, [r3, #24]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	021a      	lsls	r2, r3, #8
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	430a      	orrs	r2, r1
 800841e:	619a      	str	r2, [r3, #24]
      break;
 8008420:	e043      	b.n	80084aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68b9      	ldr	r1, [r7, #8]
 8008428:	4618      	mov	r0, r3
 800842a:	f000 fa39 	bl	80088a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	69da      	ldr	r2, [r3, #28]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f042 0208 	orr.w	r2, r2, #8
 800843c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	69da      	ldr	r2, [r3, #28]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f022 0204 	bic.w	r2, r2, #4
 800844c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	69d9      	ldr	r1, [r3, #28]
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	691a      	ldr	r2, [r3, #16]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	430a      	orrs	r2, r1
 800845e:	61da      	str	r2, [r3, #28]
      break;
 8008460:	e023      	b.n	80084aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68b9      	ldr	r1, [r7, #8]
 8008468:	4618      	mov	r0, r3
 800846a:	f000 fa8d 	bl	8008988 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69da      	ldr	r2, [r3, #28]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800847c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	69da      	ldr	r2, [r3, #28]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800848c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	69d9      	ldr	r1, [r3, #28]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	021a      	lsls	r2, r3, #8
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	430a      	orrs	r2, r1
 80084a0:	61da      	str	r2, [r3, #28]
      break;
 80084a2:	e002      	b.n	80084aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	75fb      	strb	r3, [r7, #23]
      break;
 80084a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80084b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3718      	adds	r7, #24
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084bc:	b480      	push	{r7}
 80084be:	b085      	sub	sp, #20
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80084c6:	2300      	movs	r3, #0
 80084c8:	60fb      	str	r3, [r7, #12]
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b0c      	cmp	r3, #12
 80084ce:	d831      	bhi.n	8008534 <HAL_TIM_ReadCapturedValue+0x78>
 80084d0:	a201      	add	r2, pc, #4	; (adr r2, 80084d8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80084d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084d6:	bf00      	nop
 80084d8:	0800850d 	.word	0x0800850d
 80084dc:	08008535 	.word	0x08008535
 80084e0:	08008535 	.word	0x08008535
 80084e4:	08008535 	.word	0x08008535
 80084e8:	08008517 	.word	0x08008517
 80084ec:	08008535 	.word	0x08008535
 80084f0:	08008535 	.word	0x08008535
 80084f4:	08008535 	.word	0x08008535
 80084f8:	08008521 	.word	0x08008521
 80084fc:	08008535 	.word	0x08008535
 8008500:	08008535 	.word	0x08008535
 8008504:	08008535 	.word	0x08008535
 8008508:	0800852b 	.word	0x0800852b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008512:	60fb      	str	r3, [r7, #12]

      break;
 8008514:	e00f      	b.n	8008536 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851c:	60fb      	str	r3, [r7, #12]

      break;
 800851e:	e00a      	b.n	8008536 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008526:	60fb      	str	r3, [r7, #12]

      break;
 8008528:	e005      	b.n	8008536 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008530:	60fb      	str	r3, [r7, #12]

      break;
 8008532:	e000      	b.n	8008536 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008534:	bf00      	nop
  }

  return tmpreg;
 8008536:	68fb      	ldr	r3, [r7, #12]
}
 8008538:	4618      	mov	r0, r3
 800853a:	3714      	adds	r7, #20
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008574:	bf00      	nop
 8008576:	370c      	adds	r7, #12
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a40      	ldr	r2, [pc, #256]	; (80086a8 <TIM_Base_SetConfig+0x114>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d013      	beq.n	80085d4 <TIM_Base_SetConfig+0x40>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b2:	d00f      	beq.n	80085d4 <TIM_Base_SetConfig+0x40>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a3d      	ldr	r2, [pc, #244]	; (80086ac <TIM_Base_SetConfig+0x118>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d00b      	beq.n	80085d4 <TIM_Base_SetConfig+0x40>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	4a3c      	ldr	r2, [pc, #240]	; (80086b0 <TIM_Base_SetConfig+0x11c>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d007      	beq.n	80085d4 <TIM_Base_SetConfig+0x40>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	4a3b      	ldr	r2, [pc, #236]	; (80086b4 <TIM_Base_SetConfig+0x120>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d003      	beq.n	80085d4 <TIM_Base_SetConfig+0x40>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	4a3a      	ldr	r2, [pc, #232]	; (80086b8 <TIM_Base_SetConfig+0x124>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d108      	bne.n	80085e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a2f      	ldr	r2, [pc, #188]	; (80086a8 <TIM_Base_SetConfig+0x114>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d02b      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085f4:	d027      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a2c      	ldr	r2, [pc, #176]	; (80086ac <TIM_Base_SetConfig+0x118>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d023      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a2b      	ldr	r2, [pc, #172]	; (80086b0 <TIM_Base_SetConfig+0x11c>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d01f      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a2a      	ldr	r2, [pc, #168]	; (80086b4 <TIM_Base_SetConfig+0x120>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d01b      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a29      	ldr	r2, [pc, #164]	; (80086b8 <TIM_Base_SetConfig+0x124>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d017      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4a28      	ldr	r2, [pc, #160]	; (80086bc <TIM_Base_SetConfig+0x128>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d013      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	4a27      	ldr	r2, [pc, #156]	; (80086c0 <TIM_Base_SetConfig+0x12c>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d00f      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a26      	ldr	r2, [pc, #152]	; (80086c4 <TIM_Base_SetConfig+0x130>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d00b      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	4a25      	ldr	r2, [pc, #148]	; (80086c8 <TIM_Base_SetConfig+0x134>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d007      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	4a24      	ldr	r2, [pc, #144]	; (80086cc <TIM_Base_SetConfig+0x138>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d003      	beq.n	8008646 <TIM_Base_SetConfig+0xb2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	4a23      	ldr	r2, [pc, #140]	; (80086d0 <TIM_Base_SetConfig+0x13c>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d108      	bne.n	8008658 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800864c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	4313      	orrs	r3, r2
 8008656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	695b      	ldr	r3, [r3, #20]
 8008662:	4313      	orrs	r3, r2
 8008664:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	689a      	ldr	r2, [r3, #8]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4a0a      	ldr	r2, [pc, #40]	; (80086a8 <TIM_Base_SetConfig+0x114>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d003      	beq.n	800868c <TIM_Base_SetConfig+0xf8>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a0c      	ldr	r2, [pc, #48]	; (80086b8 <TIM_Base_SetConfig+0x124>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d103      	bne.n	8008694 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	691a      	ldr	r2, [r3, #16]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	615a      	str	r2, [r3, #20]
}
 800869a:	bf00      	nop
 800869c:	3714      	adds	r7, #20
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	40010000 	.word	0x40010000
 80086ac:	40000400 	.word	0x40000400
 80086b0:	40000800 	.word	0x40000800
 80086b4:	40000c00 	.word	0x40000c00
 80086b8:	40010400 	.word	0x40010400
 80086bc:	40014000 	.word	0x40014000
 80086c0:	40014400 	.word	0x40014400
 80086c4:	40014800 	.word	0x40014800
 80086c8:	40001800 	.word	0x40001800
 80086cc:	40001c00 	.word	0x40001c00
 80086d0:	40002000 	.word	0x40002000

080086d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	f023 0201 	bic.w	r2, r3, #1
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f023 0303 	bic.w	r3, r3, #3
 800870a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	4313      	orrs	r3, r2
 8008714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	f023 0302 	bic.w	r3, r3, #2
 800871c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	4313      	orrs	r3, r2
 8008726:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a20      	ldr	r2, [pc, #128]	; (80087ac <TIM_OC1_SetConfig+0xd8>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d003      	beq.n	8008738 <TIM_OC1_SetConfig+0x64>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a1f      	ldr	r2, [pc, #124]	; (80087b0 <TIM_OC1_SetConfig+0xdc>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d10c      	bne.n	8008752 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f023 0308 	bic.w	r3, r3, #8
 800873e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	697a      	ldr	r2, [r7, #20]
 8008746:	4313      	orrs	r3, r2
 8008748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	f023 0304 	bic.w	r3, r3, #4
 8008750:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a15      	ldr	r2, [pc, #84]	; (80087ac <TIM_OC1_SetConfig+0xd8>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d003      	beq.n	8008762 <TIM_OC1_SetConfig+0x8e>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a14      	ldr	r2, [pc, #80]	; (80087b0 <TIM_OC1_SetConfig+0xdc>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d111      	bne.n	8008786 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	695b      	ldr	r3, [r3, #20]
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	4313      	orrs	r3, r2
 800877a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	4313      	orrs	r3, r2
 8008784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	697a      	ldr	r2, [r7, #20]
 800879e:	621a      	str	r2, [r3, #32]
}
 80087a0:	bf00      	nop
 80087a2:	371c      	adds	r7, #28
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr
 80087ac:	40010000 	.word	0x40010000
 80087b0:	40010400 	.word	0x40010400

080087b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b087      	sub	sp, #28
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	f023 0210 	bic.w	r2, r3, #16
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a1b      	ldr	r3, [r3, #32]
 80087ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	699b      	ldr	r3, [r3, #24]
 80087da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	021b      	lsls	r3, r3, #8
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	f023 0320 	bic.w	r3, r3, #32
 80087fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a22      	ldr	r2, [pc, #136]	; (8008898 <TIM_OC2_SetConfig+0xe4>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d003      	beq.n	800881c <TIM_OC2_SetConfig+0x68>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a21      	ldr	r2, [pc, #132]	; (800889c <TIM_OC2_SetConfig+0xe8>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d10d      	bne.n	8008838 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008836:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a17      	ldr	r2, [pc, #92]	; (8008898 <TIM_OC2_SetConfig+0xe4>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d003      	beq.n	8008848 <TIM_OC2_SetConfig+0x94>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a16      	ldr	r2, [pc, #88]	; (800889c <TIM_OC2_SetConfig+0xe8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d113      	bne.n	8008870 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800884e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008856:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	693a      	ldr	r2, [r7, #16]
 8008860:	4313      	orrs	r3, r2
 8008862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	699b      	ldr	r3, [r3, #24]
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	693a      	ldr	r2, [r7, #16]
 800886c:	4313      	orrs	r3, r2
 800886e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	685a      	ldr	r2, [r3, #4]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	697a      	ldr	r2, [r7, #20]
 8008888:	621a      	str	r2, [r3, #32]
}
 800888a:	bf00      	nop
 800888c:	371c      	adds	r7, #28
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	40010000 	.word	0x40010000
 800889c:	40010400 	.word	0x40010400

080088a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b087      	sub	sp, #28
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a1b      	ldr	r3, [r3, #32]
 80088ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f023 0303 	bic.w	r3, r3, #3
 80088d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	4313      	orrs	r3, r2
 80088e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	021b      	lsls	r3, r3, #8
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a21      	ldr	r2, [pc, #132]	; (8008980 <TIM_OC3_SetConfig+0xe0>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d003      	beq.n	8008906 <TIM_OC3_SetConfig+0x66>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a20      	ldr	r2, [pc, #128]	; (8008984 <TIM_OC3_SetConfig+0xe4>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d10d      	bne.n	8008922 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800890c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	021b      	lsls	r3, r3, #8
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	4313      	orrs	r3, r2
 8008918:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008920:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a16      	ldr	r2, [pc, #88]	; (8008980 <TIM_OC3_SetConfig+0xe0>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d003      	beq.n	8008932 <TIM_OC3_SetConfig+0x92>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a15      	ldr	r2, [pc, #84]	; (8008984 <TIM_OC3_SetConfig+0xe4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d113      	bne.n	800895a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	695b      	ldr	r3, [r3, #20]
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	4313      	orrs	r3, r2
 800894c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	4313      	orrs	r3, r2
 8008958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68fa      	ldr	r2, [r7, #12]
 8008964:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	621a      	str	r2, [r3, #32]
}
 8008974:	bf00      	nop
 8008976:	371c      	adds	r7, #28
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	40010000 	.word	0x40010000
 8008984:	40010400 	.word	0x40010400

08008988 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008988:	b480      	push	{r7}
 800898a:	b087      	sub	sp, #28
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a1b      	ldr	r3, [r3, #32]
 8008996:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	69db      	ldr	r3, [r3, #28]
 80089ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	021b      	lsls	r3, r3, #8
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	031b      	lsls	r3, r3, #12
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	4313      	orrs	r3, r2
 80089de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a12      	ldr	r2, [pc, #72]	; (8008a2c <TIM_OC4_SetConfig+0xa4>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d003      	beq.n	80089f0 <TIM_OC4_SetConfig+0x68>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a11      	ldr	r2, [pc, #68]	; (8008a30 <TIM_OC4_SetConfig+0xa8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d109      	bne.n	8008a04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	019b      	lsls	r3, r3, #6
 80089fe:	697a      	ldr	r2, [r7, #20]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	621a      	str	r2, [r3, #32]
}
 8008a1e:	bf00      	nop
 8008a20:	371c      	adds	r7, #28
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	40010000 	.word	0x40010000
 8008a30:	40010400 	.word	0x40010400

08008a34 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b087      	sub	sp, #28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	607a      	str	r2, [r7, #4]
 8008a40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6a1b      	ldr	r3, [r3, #32]
 8008a46:	f023 0201 	bic.w	r2, r3, #1
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	4a28      	ldr	r2, [pc, #160]	; (8008b00 <TIM_TI1_SetConfig+0xcc>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d01b      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a68:	d017      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	4a25      	ldr	r2, [pc, #148]	; (8008b04 <TIM_TI1_SetConfig+0xd0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d013      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	4a24      	ldr	r2, [pc, #144]	; (8008b08 <TIM_TI1_SetConfig+0xd4>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d00f      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	4a23      	ldr	r2, [pc, #140]	; (8008b0c <TIM_TI1_SetConfig+0xd8>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d00b      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	4a22      	ldr	r2, [pc, #136]	; (8008b10 <TIM_TI1_SetConfig+0xdc>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d007      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	4a21      	ldr	r2, [pc, #132]	; (8008b14 <TIM_TI1_SetConfig+0xe0>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d003      	beq.n	8008a9a <TIM_TI1_SetConfig+0x66>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	4a20      	ldr	r2, [pc, #128]	; (8008b18 <TIM_TI1_SetConfig+0xe4>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d101      	bne.n	8008a9e <TIM_TI1_SetConfig+0x6a>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e000      	b.n	8008aa0 <TIM_TI1_SetConfig+0x6c>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d008      	beq.n	8008ab6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	f023 0303 	bic.w	r3, r3, #3
 8008aaa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008aac:	697a      	ldr	r2, [r7, #20]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	e003      	b.n	8008abe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f043 0301 	orr.w	r3, r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ac4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	011b      	lsls	r3, r3, #4
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	697a      	ldr	r2, [r7, #20]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	f023 030a 	bic.w	r3, r3, #10
 8008ad8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	f003 030a 	and.w	r3, r3, #10
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	697a      	ldr	r2, [r7, #20]
 8008aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	621a      	str	r2, [r3, #32]
}
 8008af2:	bf00      	nop
 8008af4:	371c      	adds	r7, #28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	40010000 	.word	0x40010000
 8008b04:	40000400 	.word	0x40000400
 8008b08:	40000800 	.word	0x40000800
 8008b0c:	40000c00 	.word	0x40000c00
 8008b10:	40010400 	.word	0x40010400
 8008b14:	40014000 	.word	0x40014000
 8008b18:	40001800 	.word	0x40001800

08008b1c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b087      	sub	sp, #28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
 8008b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6a1b      	ldr	r3, [r3, #32]
 8008b2e:	f023 0210 	bic.w	r2, r3, #16
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a1b      	ldr	r3, [r3, #32]
 8008b40:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	021b      	lsls	r3, r3, #8
 8008b4e:	697a      	ldr	r2, [r7, #20]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	031b      	lsls	r3, r3, #12
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b6e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008b78:	693a      	ldr	r2, [r7, #16]
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	621a      	str	r2, [r3, #32]
}
 8008b8a:	bf00      	nop
 8008b8c:	371c      	adds	r7, #28
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b087      	sub	sp, #28
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	60f8      	str	r0, [r7, #12]
 8008b9e:	60b9      	str	r1, [r7, #8]
 8008ba0:	607a      	str	r2, [r7, #4]
 8008ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6a1b      	ldr	r3, [r3, #32]
 8008ba8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6a1b      	ldr	r3, [r3, #32]
 8008bba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f023 0303 	bic.w	r3, r3, #3
 8008bc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008bc4:	697a      	ldr	r2, [r7, #20]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bd2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	011b      	lsls	r3, r3, #4
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	697a      	ldr	r2, [r7, #20]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008be6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	021b      	lsls	r3, r3, #8
 8008bec:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008bf0:	693a      	ldr	r2, [r7, #16]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	693a      	ldr	r2, [r7, #16]
 8008c00:	621a      	str	r2, [r3, #32]
}
 8008c02:	bf00      	nop
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b087      	sub	sp, #28
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	60f8      	str	r0, [r7, #12]
 8008c16:	60b9      	str	r1, [r7, #8]
 8008c18:	607a      	str	r2, [r7, #4]
 8008c1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a1b      	ldr	r3, [r3, #32]
 8008c20:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	69db      	ldr	r3, [r3, #28]
 8008c2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	021b      	lsls	r3, r3, #8
 8008c40:	697a      	ldr	r2, [r7, #20]
 8008c42:	4313      	orrs	r3, r2
 8008c44:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	031b      	lsls	r3, r3, #12
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	697a      	ldr	r2, [r7, #20]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008c60:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	031b      	lsls	r3, r3, #12
 8008c66:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	697a      	ldr	r2, [r7, #20]
 8008c74:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	621a      	str	r2, [r3, #32]
}
 8008c7c:	bf00      	nop
 8008c7e:	371c      	adds	r7, #28
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b087      	sub	sp, #28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	f003 031f 	and.w	r3, r3, #31
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6a1a      	ldr	r2, [r3, #32]
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	43db      	mvns	r3, r3
 8008caa:	401a      	ands	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6a1a      	ldr	r2, [r3, #32]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f003 031f 	and.w	r3, r3, #31
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	621a      	str	r2, [r3, #32]
}
 8008cc6:	bf00      	nop
 8008cc8:	371c      	adds	r7, #28
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr
	...

08008cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e05a      	b.n	8008da2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a21      	ldr	r2, [pc, #132]	; (8008db0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d022      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d38:	d01d      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a1d      	ldr	r2, [pc, #116]	; (8008db4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d018      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a1b      	ldr	r2, [pc, #108]	; (8008db8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d013      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a1a      	ldr	r2, [pc, #104]	; (8008dbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d00e      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a18      	ldr	r2, [pc, #96]	; (8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d009      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a17      	ldr	r2, [pc, #92]	; (8008dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d004      	beq.n	8008d76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a15      	ldr	r2, [pc, #84]	; (8008dc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d10c      	bne.n	8008d90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	68ba      	ldr	r2, [r7, #8]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008da0:	2300      	movs	r3, #0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	40010000 	.word	0x40010000
 8008db4:	40000400 	.word	0x40000400
 8008db8:	40000800 	.word	0x40000800
 8008dbc:	40000c00 	.word	0x40000c00
 8008dc0:	40010400 	.word	0x40010400
 8008dc4:	40014000 	.word	0x40014000
 8008dc8:	40001800 	.word	0x40001800

08008dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e03f      	b.n	8008e86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7f9 fa68 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2224      	movs	r2, #36	; 0x24
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 f829 	bl	8008e90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	691a      	ldr	r2, [r3, #16]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	695a      	ldr	r2, [r3, #20]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2220      	movs	r2, #32
 8008e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
	...

08008e90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	b09f      	sub	sp, #124	; 0x7c
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ea6:	68d9      	ldr	r1, [r3, #12]
 8008ea8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	ea40 0301 	orr.w	r3, r0, r1
 8008eb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb4:	689a      	ldr	r2, [r3, #8]
 8008eb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ebe:	695b      	ldr	r3, [r3, #20]
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ec4:	69db      	ldr	r3, [r3, #28]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ed4:	f021 010c 	bic.w	r1, r1, #12
 8008ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ede:	430b      	orrs	r3, r1
 8008ee0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eee:	6999      	ldr	r1, [r3, #24]
 8008ef0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	ea40 0301 	orr.w	r3, r0, r1
 8008ef8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	4bc5      	ldr	r3, [pc, #788]	; (8009214 <UART_SetConfig+0x384>)
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d004      	beq.n	8008f0e <UART_SetConfig+0x7e>
 8008f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	4bc3      	ldr	r3, [pc, #780]	; (8009218 <UART_SetConfig+0x388>)
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d103      	bne.n	8008f16 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f0e:	f7fd fb57 	bl	80065c0 <HAL_RCC_GetPCLK2Freq>
 8008f12:	6778      	str	r0, [r7, #116]	; 0x74
 8008f14:	e002      	b.n	8008f1c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f16:	f7fd fb3f 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
 8008f1a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f24:	f040 80b6 	bne.w	8009094 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f2a:	461c      	mov	r4, r3
 8008f2c:	f04f 0500 	mov.w	r5, #0
 8008f30:	4622      	mov	r2, r4
 8008f32:	462b      	mov	r3, r5
 8008f34:	1891      	adds	r1, r2, r2
 8008f36:	6439      	str	r1, [r7, #64]	; 0x40
 8008f38:	415b      	adcs	r3, r3
 8008f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8008f3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f40:	1912      	adds	r2, r2, r4
 8008f42:	eb45 0303 	adc.w	r3, r5, r3
 8008f46:	f04f 0000 	mov.w	r0, #0
 8008f4a:	f04f 0100 	mov.w	r1, #0
 8008f4e:	00d9      	lsls	r1, r3, #3
 8008f50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f54:	00d0      	lsls	r0, r2, #3
 8008f56:	4602      	mov	r2, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	1911      	adds	r1, r2, r4
 8008f5c:	6639      	str	r1, [r7, #96]	; 0x60
 8008f5e:	416b      	adcs	r3, r5
 8008f60:	667b      	str	r3, [r7, #100]	; 0x64
 8008f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	461a      	mov	r2, r3
 8008f68:	f04f 0300 	mov.w	r3, #0
 8008f6c:	1891      	adds	r1, r2, r2
 8008f6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f70:	415b      	adcs	r3, r3
 8008f72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f78:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008f7c:	f7f7 fe64 	bl	8000c48 <__aeabi_uldivmod>
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	4ba5      	ldr	r3, [pc, #660]	; (800921c <UART_SetConfig+0x38c>)
 8008f86:	fba3 2302 	umull	r2, r3, r3, r2
 8008f8a:	095b      	lsrs	r3, r3, #5
 8008f8c:	011e      	lsls	r6, r3, #4
 8008f8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f90:	461c      	mov	r4, r3
 8008f92:	f04f 0500 	mov.w	r5, #0
 8008f96:	4622      	mov	r2, r4
 8008f98:	462b      	mov	r3, r5
 8008f9a:	1891      	adds	r1, r2, r2
 8008f9c:	6339      	str	r1, [r7, #48]	; 0x30
 8008f9e:	415b      	adcs	r3, r3
 8008fa0:	637b      	str	r3, [r7, #52]	; 0x34
 8008fa2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008fa6:	1912      	adds	r2, r2, r4
 8008fa8:	eb45 0303 	adc.w	r3, r5, r3
 8008fac:	f04f 0000 	mov.w	r0, #0
 8008fb0:	f04f 0100 	mov.w	r1, #0
 8008fb4:	00d9      	lsls	r1, r3, #3
 8008fb6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008fba:	00d0      	lsls	r0, r2, #3
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	1911      	adds	r1, r2, r4
 8008fc2:	65b9      	str	r1, [r7, #88]	; 0x58
 8008fc4:	416b      	adcs	r3, r5
 8008fc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	f04f 0300 	mov.w	r3, #0
 8008fd2:	1891      	adds	r1, r2, r2
 8008fd4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008fd6:	415b      	adcs	r3, r3
 8008fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fde:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008fe2:	f7f7 fe31 	bl	8000c48 <__aeabi_uldivmod>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	460b      	mov	r3, r1
 8008fea:	4b8c      	ldr	r3, [pc, #560]	; (800921c <UART_SetConfig+0x38c>)
 8008fec:	fba3 1302 	umull	r1, r3, r3, r2
 8008ff0:	095b      	lsrs	r3, r3, #5
 8008ff2:	2164      	movs	r1, #100	; 0x64
 8008ff4:	fb01 f303 	mul.w	r3, r1, r3
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	00db      	lsls	r3, r3, #3
 8008ffc:	3332      	adds	r3, #50	; 0x32
 8008ffe:	4a87      	ldr	r2, [pc, #540]	; (800921c <UART_SetConfig+0x38c>)
 8009000:	fba2 2303 	umull	r2, r3, r2, r3
 8009004:	095b      	lsrs	r3, r3, #5
 8009006:	005b      	lsls	r3, r3, #1
 8009008:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800900c:	441e      	add	r6, r3
 800900e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009010:	4618      	mov	r0, r3
 8009012:	f04f 0100 	mov.w	r1, #0
 8009016:	4602      	mov	r2, r0
 8009018:	460b      	mov	r3, r1
 800901a:	1894      	adds	r4, r2, r2
 800901c:	623c      	str	r4, [r7, #32]
 800901e:	415b      	adcs	r3, r3
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
 8009022:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009026:	1812      	adds	r2, r2, r0
 8009028:	eb41 0303 	adc.w	r3, r1, r3
 800902c:	f04f 0400 	mov.w	r4, #0
 8009030:	f04f 0500 	mov.w	r5, #0
 8009034:	00dd      	lsls	r5, r3, #3
 8009036:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800903a:	00d4      	lsls	r4, r2, #3
 800903c:	4622      	mov	r2, r4
 800903e:	462b      	mov	r3, r5
 8009040:	1814      	adds	r4, r2, r0
 8009042:	653c      	str	r4, [r7, #80]	; 0x50
 8009044:	414b      	adcs	r3, r1
 8009046:	657b      	str	r3, [r7, #84]	; 0x54
 8009048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	461a      	mov	r2, r3
 800904e:	f04f 0300 	mov.w	r3, #0
 8009052:	1891      	adds	r1, r2, r2
 8009054:	61b9      	str	r1, [r7, #24]
 8009056:	415b      	adcs	r3, r3
 8009058:	61fb      	str	r3, [r7, #28]
 800905a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800905e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009062:	f7f7 fdf1 	bl	8000c48 <__aeabi_uldivmod>
 8009066:	4602      	mov	r2, r0
 8009068:	460b      	mov	r3, r1
 800906a:	4b6c      	ldr	r3, [pc, #432]	; (800921c <UART_SetConfig+0x38c>)
 800906c:	fba3 1302 	umull	r1, r3, r3, r2
 8009070:	095b      	lsrs	r3, r3, #5
 8009072:	2164      	movs	r1, #100	; 0x64
 8009074:	fb01 f303 	mul.w	r3, r1, r3
 8009078:	1ad3      	subs	r3, r2, r3
 800907a:	00db      	lsls	r3, r3, #3
 800907c:	3332      	adds	r3, #50	; 0x32
 800907e:	4a67      	ldr	r2, [pc, #412]	; (800921c <UART_SetConfig+0x38c>)
 8009080:	fba2 2303 	umull	r2, r3, r2, r3
 8009084:	095b      	lsrs	r3, r3, #5
 8009086:	f003 0207 	and.w	r2, r3, #7
 800908a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4432      	add	r2, r6
 8009090:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009092:	e0b9      	b.n	8009208 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009094:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009096:	461c      	mov	r4, r3
 8009098:	f04f 0500 	mov.w	r5, #0
 800909c:	4622      	mov	r2, r4
 800909e:	462b      	mov	r3, r5
 80090a0:	1891      	adds	r1, r2, r2
 80090a2:	6139      	str	r1, [r7, #16]
 80090a4:	415b      	adcs	r3, r3
 80090a6:	617b      	str	r3, [r7, #20]
 80090a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80090ac:	1912      	adds	r2, r2, r4
 80090ae:	eb45 0303 	adc.w	r3, r5, r3
 80090b2:	f04f 0000 	mov.w	r0, #0
 80090b6:	f04f 0100 	mov.w	r1, #0
 80090ba:	00d9      	lsls	r1, r3, #3
 80090bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80090c0:	00d0      	lsls	r0, r2, #3
 80090c2:	4602      	mov	r2, r0
 80090c4:	460b      	mov	r3, r1
 80090c6:	eb12 0804 	adds.w	r8, r2, r4
 80090ca:	eb43 0905 	adc.w	r9, r3, r5
 80090ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	4618      	mov	r0, r3
 80090d4:	f04f 0100 	mov.w	r1, #0
 80090d8:	f04f 0200 	mov.w	r2, #0
 80090dc:	f04f 0300 	mov.w	r3, #0
 80090e0:	008b      	lsls	r3, r1, #2
 80090e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80090e6:	0082      	lsls	r2, r0, #2
 80090e8:	4640      	mov	r0, r8
 80090ea:	4649      	mov	r1, r9
 80090ec:	f7f7 fdac 	bl	8000c48 <__aeabi_uldivmod>
 80090f0:	4602      	mov	r2, r0
 80090f2:	460b      	mov	r3, r1
 80090f4:	4b49      	ldr	r3, [pc, #292]	; (800921c <UART_SetConfig+0x38c>)
 80090f6:	fba3 2302 	umull	r2, r3, r3, r2
 80090fa:	095b      	lsrs	r3, r3, #5
 80090fc:	011e      	lsls	r6, r3, #4
 80090fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009100:	4618      	mov	r0, r3
 8009102:	f04f 0100 	mov.w	r1, #0
 8009106:	4602      	mov	r2, r0
 8009108:	460b      	mov	r3, r1
 800910a:	1894      	adds	r4, r2, r2
 800910c:	60bc      	str	r4, [r7, #8]
 800910e:	415b      	adcs	r3, r3
 8009110:	60fb      	str	r3, [r7, #12]
 8009112:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009116:	1812      	adds	r2, r2, r0
 8009118:	eb41 0303 	adc.w	r3, r1, r3
 800911c:	f04f 0400 	mov.w	r4, #0
 8009120:	f04f 0500 	mov.w	r5, #0
 8009124:	00dd      	lsls	r5, r3, #3
 8009126:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800912a:	00d4      	lsls	r4, r2, #3
 800912c:	4622      	mov	r2, r4
 800912e:	462b      	mov	r3, r5
 8009130:	1814      	adds	r4, r2, r0
 8009132:	64bc      	str	r4, [r7, #72]	; 0x48
 8009134:	414b      	adcs	r3, r1
 8009136:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009138:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	4618      	mov	r0, r3
 800913e:	f04f 0100 	mov.w	r1, #0
 8009142:	f04f 0200 	mov.w	r2, #0
 8009146:	f04f 0300 	mov.w	r3, #0
 800914a:	008b      	lsls	r3, r1, #2
 800914c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009150:	0082      	lsls	r2, r0, #2
 8009152:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009156:	f7f7 fd77 	bl	8000c48 <__aeabi_uldivmod>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	4b2f      	ldr	r3, [pc, #188]	; (800921c <UART_SetConfig+0x38c>)
 8009160:	fba3 1302 	umull	r1, r3, r3, r2
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	2164      	movs	r1, #100	; 0x64
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	3332      	adds	r3, #50	; 0x32
 8009172:	4a2a      	ldr	r2, [pc, #168]	; (800921c <UART_SetConfig+0x38c>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800917e:	441e      	add	r6, r3
 8009180:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009182:	4618      	mov	r0, r3
 8009184:	f04f 0100 	mov.w	r1, #0
 8009188:	4602      	mov	r2, r0
 800918a:	460b      	mov	r3, r1
 800918c:	1894      	adds	r4, r2, r2
 800918e:	603c      	str	r4, [r7, #0]
 8009190:	415b      	adcs	r3, r3
 8009192:	607b      	str	r3, [r7, #4]
 8009194:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009198:	1812      	adds	r2, r2, r0
 800919a:	eb41 0303 	adc.w	r3, r1, r3
 800919e:	f04f 0400 	mov.w	r4, #0
 80091a2:	f04f 0500 	mov.w	r5, #0
 80091a6:	00dd      	lsls	r5, r3, #3
 80091a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80091ac:	00d4      	lsls	r4, r2, #3
 80091ae:	4622      	mov	r2, r4
 80091b0:	462b      	mov	r3, r5
 80091b2:	eb12 0a00 	adds.w	sl, r2, r0
 80091b6:	eb43 0b01 	adc.w	fp, r3, r1
 80091ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	4618      	mov	r0, r3
 80091c0:	f04f 0100 	mov.w	r1, #0
 80091c4:	f04f 0200 	mov.w	r2, #0
 80091c8:	f04f 0300 	mov.w	r3, #0
 80091cc:	008b      	lsls	r3, r1, #2
 80091ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80091d2:	0082      	lsls	r2, r0, #2
 80091d4:	4650      	mov	r0, sl
 80091d6:	4659      	mov	r1, fp
 80091d8:	f7f7 fd36 	bl	8000c48 <__aeabi_uldivmod>
 80091dc:	4602      	mov	r2, r0
 80091de:	460b      	mov	r3, r1
 80091e0:	4b0e      	ldr	r3, [pc, #56]	; (800921c <UART_SetConfig+0x38c>)
 80091e2:	fba3 1302 	umull	r1, r3, r3, r2
 80091e6:	095b      	lsrs	r3, r3, #5
 80091e8:	2164      	movs	r1, #100	; 0x64
 80091ea:	fb01 f303 	mul.w	r3, r1, r3
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	011b      	lsls	r3, r3, #4
 80091f2:	3332      	adds	r3, #50	; 0x32
 80091f4:	4a09      	ldr	r2, [pc, #36]	; (800921c <UART_SetConfig+0x38c>)
 80091f6:	fba2 2303 	umull	r2, r3, r2, r3
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	f003 020f 	and.w	r2, r3, #15
 8009200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4432      	add	r2, r6
 8009206:	609a      	str	r2, [r3, #8]
}
 8009208:	bf00      	nop
 800920a:	377c      	adds	r7, #124	; 0x7c
 800920c:	46bd      	mov	sp, r7
 800920e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009212:	bf00      	nop
 8009214:	40011000 	.word	0x40011000
 8009218:	40011400 	.word	0x40011400
 800921c:	51eb851f 	.word	0x51eb851f

08009220 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d101      	bne.n	8009232 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	e033      	b.n	800929a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009238:	b2db      	uxtb	r3, r3
 800923a:	2b00      	cmp	r3, #0
 800923c:	d106      	bne.n	800924c <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f7f9 f8ba 	bl	80023c0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2202      	movs	r2, #2
 8009250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 f825 	bl	80092a4 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	691a      	ldr	r2, [r3, #16]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009268:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	695a      	ldr	r2, [r3, #20]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009278:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009288:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3708      	adds	r7, #8
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}
	...

080092a4 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 80092a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a8:	b0a5      	sub	sp, #148	; 0x94
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
  uint32_t tmpreg = 0x00U;
 80092b0:	2300      	movs	r3, #0
 80092b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80092b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68d9      	ldr	r1, [r3, #12]
 80092be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	f021 030c 	bic.w	r3, r1, #12
 80092c8:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80092ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80092d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092da:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80092de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80092e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092e6:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80092e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092ec:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80092ee:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80092f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092f4:	6a1b      	ldr	r3, [r3, #32]
 80092f6:	431a      	orrs	r2, r3
 80092f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092fc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80092fe:	431a      	orrs	r2, r3
 8009300:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009304:	4313      	orrs	r3, r2
 8009306:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800930a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 800930e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009318:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800931a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8009326:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800932a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800932e:	f023 030c 	bic.w	r3, r3, #12
 8009332:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8009336:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800933a:	689a      	ldr	r2, [r3, #8]
 800933c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	431a      	orrs	r2, r3
 8009344:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009348:	695b      	ldr	r3, [r3, #20]
 800934a:	431a      	orrs	r2, r3
 800934c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009350:	4313      	orrs	r3, r2
 8009352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009356:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800935a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009364:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8009366:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6959      	ldr	r1, [r3, #20]
 800936e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8009378:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800937a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	4bc8      	ldr	r3, [pc, #800]	; (80096a4 <USART_SetConfig+0x400>)
 8009382:	429a      	cmp	r2, r3
 8009384:	d006      	beq.n	8009394 <USART_SetConfig+0xf0>
 8009386:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	4bc6      	ldr	r3, [pc, #792]	; (80096a8 <USART_SetConfig+0x404>)
 800938e:	429a      	cmp	r2, r3
 8009390:	f040 80c1 	bne.w	8009516 <USART_SetConfig+0x272>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009394:	f7fd f914 	bl	80065c0 <HAL_RCC_GetPCLK2Freq>
 8009398:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800939c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093a0:	461c      	mov	r4, r3
 80093a2:	f04f 0500 	mov.w	r5, #0
 80093a6:	4622      	mov	r2, r4
 80093a8:	462b      	mov	r3, r5
 80093aa:	1891      	adds	r1, r2, r2
 80093ac:	65b9      	str	r1, [r7, #88]	; 0x58
 80093ae:	415b      	adcs	r3, r3
 80093b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80093b6:	1912      	adds	r2, r2, r4
 80093b8:	eb45 0303 	adc.w	r3, r5, r3
 80093bc:	f04f 0000 	mov.w	r0, #0
 80093c0:	f04f 0100 	mov.w	r1, #0
 80093c4:	00d9      	lsls	r1, r3, #3
 80093c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80093ca:	00d0      	lsls	r0, r2, #3
 80093cc:	4602      	mov	r2, r0
 80093ce:	460b      	mov	r3, r1
 80093d0:	eb12 0a04 	adds.w	sl, r2, r4
 80093d4:	eb43 0b05 	adc.w	fp, r3, r5
 80093d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	461a      	mov	r2, r3
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	1891      	adds	r1, r2, r2
 80093e6:	6539      	str	r1, [r7, #80]	; 0x50
 80093e8:	415b      	adcs	r3, r3
 80093ea:	657b      	str	r3, [r7, #84]	; 0x54
 80093ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80093f0:	4650      	mov	r0, sl
 80093f2:	4659      	mov	r1, fp
 80093f4:	f7f7 fc28 	bl	8000c48 <__aeabi_uldivmod>
 80093f8:	4602      	mov	r2, r0
 80093fa:	460b      	mov	r3, r1
 80093fc:	4bab      	ldr	r3, [pc, #684]	; (80096ac <USART_SetConfig+0x408>)
 80093fe:	fba3 2302 	umull	r2, r3, r3, r2
 8009402:	095b      	lsrs	r3, r3, #5
 8009404:	011e      	lsls	r6, r3, #4
 8009406:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800940a:	461c      	mov	r4, r3
 800940c:	f04f 0500 	mov.w	r5, #0
 8009410:	4622      	mov	r2, r4
 8009412:	462b      	mov	r3, r5
 8009414:	1891      	adds	r1, r2, r2
 8009416:	64b9      	str	r1, [r7, #72]	; 0x48
 8009418:	415b      	adcs	r3, r3
 800941a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800941c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009420:	1912      	adds	r2, r2, r4
 8009422:	eb45 0303 	adc.w	r3, r5, r3
 8009426:	f04f 0000 	mov.w	r0, #0
 800942a:	f04f 0100 	mov.w	r1, #0
 800942e:	00d9      	lsls	r1, r3, #3
 8009430:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009434:	00d0      	lsls	r0, r2, #3
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	1911      	adds	r1, r2, r4
 800943c:	67b9      	str	r1, [r7, #120]	; 0x78
 800943e:	416b      	adcs	r3, r5
 8009440:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009442:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	461a      	mov	r2, r3
 800944a:	f04f 0300 	mov.w	r3, #0
 800944e:	1891      	adds	r1, r2, r2
 8009450:	6439      	str	r1, [r7, #64]	; 0x40
 8009452:	415b      	adcs	r3, r3
 8009454:	647b      	str	r3, [r7, #68]	; 0x44
 8009456:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800945a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800945e:	f7f7 fbf3 	bl	8000c48 <__aeabi_uldivmod>
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	4b91      	ldr	r3, [pc, #580]	; (80096ac <USART_SetConfig+0x408>)
 8009468:	fba3 1302 	umull	r1, r3, r3, r2
 800946c:	095b      	lsrs	r3, r3, #5
 800946e:	2164      	movs	r1, #100	; 0x64
 8009470:	fb01 f303 	mul.w	r3, r1, r3
 8009474:	1ad3      	subs	r3, r2, r3
 8009476:	00db      	lsls	r3, r3, #3
 8009478:	3332      	adds	r3, #50	; 0x32
 800947a:	4a8c      	ldr	r2, [pc, #560]	; (80096ac <USART_SetConfig+0x408>)
 800947c:	fba2 2303 	umull	r2, r3, r2, r3
 8009480:	095b      	lsrs	r3, r3, #5
 8009482:	005b      	lsls	r3, r3, #1
 8009484:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009488:	441e      	add	r6, r3
 800948a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800948e:	4618      	mov	r0, r3
 8009490:	f04f 0100 	mov.w	r1, #0
 8009494:	4602      	mov	r2, r0
 8009496:	460b      	mov	r3, r1
 8009498:	1894      	adds	r4, r2, r2
 800949a:	63bc      	str	r4, [r7, #56]	; 0x38
 800949c:	415b      	adcs	r3, r3
 800949e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80094a4:	1812      	adds	r2, r2, r0
 80094a6:	eb41 0303 	adc.w	r3, r1, r3
 80094aa:	f04f 0400 	mov.w	r4, #0
 80094ae:	f04f 0500 	mov.w	r5, #0
 80094b2:	00dd      	lsls	r5, r3, #3
 80094b4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80094b8:	00d4      	lsls	r4, r2, #3
 80094ba:	4622      	mov	r2, r4
 80094bc:	462b      	mov	r3, r5
 80094be:	1814      	adds	r4, r2, r0
 80094c0:	673c      	str	r4, [r7, #112]	; 0x70
 80094c2:	414b      	adcs	r3, r1
 80094c4:	677b      	str	r3, [r7, #116]	; 0x74
 80094c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	461a      	mov	r2, r3
 80094ce:	f04f 0300 	mov.w	r3, #0
 80094d2:	1891      	adds	r1, r2, r2
 80094d4:	6339      	str	r1, [r7, #48]	; 0x30
 80094d6:	415b      	adcs	r3, r3
 80094d8:	637b      	str	r3, [r7, #52]	; 0x34
 80094da:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80094de:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80094e2:	f7f7 fbb1 	bl	8000c48 <__aeabi_uldivmod>
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	4b70      	ldr	r3, [pc, #448]	; (80096ac <USART_SetConfig+0x408>)
 80094ec:	fba3 1302 	umull	r1, r3, r3, r2
 80094f0:	095b      	lsrs	r3, r3, #5
 80094f2:	2164      	movs	r1, #100	; 0x64
 80094f4:	fb01 f303 	mul.w	r3, r1, r3
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	00db      	lsls	r3, r3, #3
 80094fc:	3332      	adds	r3, #50	; 0x32
 80094fe:	4a6b      	ldr	r2, [pc, #428]	; (80096ac <USART_SetConfig+0x408>)
 8009500:	fba2 2303 	umull	r2, r3, r2, r3
 8009504:	095b      	lsrs	r3, r3, #5
 8009506:	f003 0207 	and.w	r2, r3, #7
 800950a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4432      	add	r2, r6
 8009512:	609a      	str	r2, [r3, #8]
 8009514:	e0c0      	b.n	8009698 <USART_SetConfig+0x3f4>
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009516:	f7fd f83f 	bl	8006598 <HAL_RCC_GetPCLK1Freq>
 800951a:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800951e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009522:	461c      	mov	r4, r3
 8009524:	f04f 0500 	mov.w	r5, #0
 8009528:	4622      	mov	r2, r4
 800952a:	462b      	mov	r3, r5
 800952c:	1891      	adds	r1, r2, r2
 800952e:	62b9      	str	r1, [r7, #40]	; 0x28
 8009530:	415b      	adcs	r3, r3
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009534:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009538:	1912      	adds	r2, r2, r4
 800953a:	eb45 0303 	adc.w	r3, r5, r3
 800953e:	f04f 0000 	mov.w	r0, #0
 8009542:	f04f 0100 	mov.w	r1, #0
 8009546:	00d9      	lsls	r1, r3, #3
 8009548:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800954c:	00d0      	lsls	r0, r2, #3
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	eb12 0804 	adds.w	r8, r2, r4
 8009556:	eb43 0905 	adc.w	r9, r3, r5
 800955a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	461a      	mov	r2, r3
 8009562:	f04f 0300 	mov.w	r3, #0
 8009566:	1891      	adds	r1, r2, r2
 8009568:	6239      	str	r1, [r7, #32]
 800956a:	415b      	adcs	r3, r3
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
 800956e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009572:	4640      	mov	r0, r8
 8009574:	4649      	mov	r1, r9
 8009576:	f7f7 fb67 	bl	8000c48 <__aeabi_uldivmod>
 800957a:	4602      	mov	r2, r0
 800957c:	460b      	mov	r3, r1
 800957e:	4b4b      	ldr	r3, [pc, #300]	; (80096ac <USART_SetConfig+0x408>)
 8009580:	fba3 2302 	umull	r2, r3, r3, r2
 8009584:	095b      	lsrs	r3, r3, #5
 8009586:	011e      	lsls	r6, r3, #4
 8009588:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800958c:	461c      	mov	r4, r3
 800958e:	f04f 0500 	mov.w	r5, #0
 8009592:	4622      	mov	r2, r4
 8009594:	462b      	mov	r3, r5
 8009596:	1891      	adds	r1, r2, r2
 8009598:	61b9      	str	r1, [r7, #24]
 800959a:	415b      	adcs	r3, r3
 800959c:	61fb      	str	r3, [r7, #28]
 800959e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095a2:	1912      	adds	r2, r2, r4
 80095a4:	eb45 0303 	adc.w	r3, r5, r3
 80095a8:	f04f 0000 	mov.w	r0, #0
 80095ac:	f04f 0100 	mov.w	r1, #0
 80095b0:	00d9      	lsls	r1, r3, #3
 80095b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80095b6:	00d0      	lsls	r0, r2, #3
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	1911      	adds	r1, r2, r4
 80095be:	66b9      	str	r1, [r7, #104]	; 0x68
 80095c0:	416b      	adcs	r3, r5
 80095c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	461a      	mov	r2, r3
 80095cc:	f04f 0300 	mov.w	r3, #0
 80095d0:	1891      	adds	r1, r2, r2
 80095d2:	6139      	str	r1, [r7, #16]
 80095d4:	415b      	adcs	r3, r3
 80095d6:	617b      	str	r3, [r7, #20]
 80095d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80095dc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80095e0:	f7f7 fb32 	bl	8000c48 <__aeabi_uldivmod>
 80095e4:	4602      	mov	r2, r0
 80095e6:	460b      	mov	r3, r1
 80095e8:	4b30      	ldr	r3, [pc, #192]	; (80096ac <USART_SetConfig+0x408>)
 80095ea:	fba3 1302 	umull	r1, r3, r3, r2
 80095ee:	095b      	lsrs	r3, r3, #5
 80095f0:	2164      	movs	r1, #100	; 0x64
 80095f2:	fb01 f303 	mul.w	r3, r1, r3
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	00db      	lsls	r3, r3, #3
 80095fa:	3332      	adds	r3, #50	; 0x32
 80095fc:	4a2b      	ldr	r2, [pc, #172]	; (80096ac <USART_SetConfig+0x408>)
 80095fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009602:	095b      	lsrs	r3, r3, #5
 8009604:	005b      	lsls	r3, r3, #1
 8009606:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800960a:	441e      	add	r6, r3
 800960c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009610:	4618      	mov	r0, r3
 8009612:	f04f 0100 	mov.w	r1, #0
 8009616:	4602      	mov	r2, r0
 8009618:	460b      	mov	r3, r1
 800961a:	1894      	adds	r4, r2, r2
 800961c:	60bc      	str	r4, [r7, #8]
 800961e:	415b      	adcs	r3, r3
 8009620:	60fb      	str	r3, [r7, #12]
 8009622:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009626:	1812      	adds	r2, r2, r0
 8009628:	eb41 0303 	adc.w	r3, r1, r3
 800962c:	f04f 0400 	mov.w	r4, #0
 8009630:	f04f 0500 	mov.w	r5, #0
 8009634:	00dd      	lsls	r5, r3, #3
 8009636:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800963a:	00d4      	lsls	r4, r2, #3
 800963c:	4622      	mov	r2, r4
 800963e:	462b      	mov	r3, r5
 8009640:	1814      	adds	r4, r2, r0
 8009642:	663c      	str	r4, [r7, #96]	; 0x60
 8009644:	414b      	adcs	r3, r1
 8009646:	667b      	str	r3, [r7, #100]	; 0x64
 8009648:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	461a      	mov	r2, r3
 8009650:	f04f 0300 	mov.w	r3, #0
 8009654:	1891      	adds	r1, r2, r2
 8009656:	6039      	str	r1, [r7, #0]
 8009658:	415b      	adcs	r3, r3
 800965a:	607b      	str	r3, [r7, #4]
 800965c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009660:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009664:	f7f7 faf0 	bl	8000c48 <__aeabi_uldivmod>
 8009668:	4602      	mov	r2, r0
 800966a:	460b      	mov	r3, r1
 800966c:	4b0f      	ldr	r3, [pc, #60]	; (80096ac <USART_SetConfig+0x408>)
 800966e:	fba3 1302 	umull	r1, r3, r3, r2
 8009672:	095b      	lsrs	r3, r3, #5
 8009674:	2164      	movs	r1, #100	; 0x64
 8009676:	fb01 f303 	mul.w	r3, r1, r3
 800967a:	1ad3      	subs	r3, r2, r3
 800967c:	00db      	lsls	r3, r3, #3
 800967e:	3332      	adds	r3, #50	; 0x32
 8009680:	4a0a      	ldr	r2, [pc, #40]	; (80096ac <USART_SetConfig+0x408>)
 8009682:	fba2 2303 	umull	r2, r3, r2, r3
 8009686:	095b      	lsrs	r3, r3, #5
 8009688:	f003 0207 	and.w	r2, r3, #7
 800968c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4432      	add	r2, r6
 8009694:	609a      	str	r2, [r3, #8]
  }
}
 8009696:	bf00      	nop
 8009698:	bf00      	nop
 800969a:	3794      	adds	r7, #148	; 0x94
 800969c:	46bd      	mov	sp, r7
 800969e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a2:	bf00      	nop
 80096a4:	40011000 	.word	0x40011000
 80096a8:	40011400 	.word	0x40011400
 80096ac:	51eb851f 	.word	0x51eb851f

080096b0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80096b4:	4904      	ldr	r1, [pc, #16]	; (80096c8 <MX_FATFS_Init+0x18>)
 80096b6:	4805      	ldr	r0, [pc, #20]	; (80096cc <MX_FATFS_Init+0x1c>)
 80096b8:	f000 f8ae 	bl	8009818 <FATFS_LinkDriver>
 80096bc:	4603      	mov	r3, r0
 80096be:	461a      	mov	r2, r3
 80096c0:	4b03      	ldr	r3, [pc, #12]	; (80096d0 <MX_FATFS_Init+0x20>)
 80096c2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80096c4:	bf00      	nop
 80096c6:	bd80      	pop	{r7, pc}
 80096c8:	20008e4c 	.word	0x20008e4c
 80096cc:	2000000c 	.word	0x2000000c
 80096d0:	20008e50 	.word	0x20008e50

080096d4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize(pdrv);
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	4618      	mov	r0, r3
 80096e2:	f002 ff3b 	bl	800c55c <SD_disk_initialize>
 80096e6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3708      	adds	r7, #8
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	4603      	mov	r3, r0
 80096f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status(pdrv);
 80096fa:	79fb      	ldrb	r3, [r7, #7]
 80096fc:	4618      	mov	r0, r3
 80096fe:	f003 f813 	bl	800c728 <SD_disk_status>
 8009702:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009704:	4618      	mov	r0, r3
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	60b9      	str	r1, [r7, #8]
 8009714:	607a      	str	r2, [r7, #4]
 8009716:	603b      	str	r3, [r7, #0]
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 800971c:	7bf8      	ldrb	r0, [r7, #15]
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	68b9      	ldr	r1, [r7, #8]
 8009724:	f003 f816 	bl	800c754 <SD_disk_read>
 8009728:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800972a:	4618      	mov	r0, r3
 800972c:	3710      	adds	r7, #16
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}

08009732 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b084      	sub	sp, #16
 8009736:	af00      	add	r7, sp, #0
 8009738:	60b9      	str	r1, [r7, #8]
 800973a:	607a      	str	r2, [r7, #4]
 800973c:	603b      	str	r3, [r7, #0]
 800973e:	4603      	mov	r3, r0
 8009740:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8009742:	7bf8      	ldrb	r0, [r7, #15]
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	68b9      	ldr	r1, [r7, #8]
 800974a:	f003 f871 	bl	800c830 <SD_disk_write>
 800974e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009750:	4618      	mov	r0, r3
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	603a      	str	r2, [r7, #0]
 8009762:	71fb      	strb	r3, [r7, #7]
 8009764:	460b      	mov	r3, r1
 8009766:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 8009768:	79b9      	ldrb	r1, [r7, #6]
 800976a:	79fb      	ldrb	r3, [r7, #7]
 800976c:	683a      	ldr	r2, [r7, #0]
 800976e:	4618      	mov	r0, r3
 8009770:	f003 f8e8 	bl	800c944 <SD_disk_ioctl>
 8009774:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009776:	4618      	mov	r0, r3
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
	...

08009780 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009780:	b480      	push	{r7}
 8009782:	b087      	sub	sp, #28
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	4613      	mov	r3, r2
 800978c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800978e:	2301      	movs	r3, #1
 8009790:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009792:	2300      	movs	r3, #0
 8009794:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009796:	4b1f      	ldr	r3, [pc, #124]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 8009798:	7a5b      	ldrb	r3, [r3, #9]
 800979a:	b2db      	uxtb	r3, r3
 800979c:	2b00      	cmp	r3, #0
 800979e:	d131      	bne.n	8009804 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80097a0:	4b1c      	ldr	r3, [pc, #112]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097a2:	7a5b      	ldrb	r3, [r3, #9]
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	461a      	mov	r2, r3
 80097a8:	4b1a      	ldr	r3, [pc, #104]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097aa:	2100      	movs	r1, #0
 80097ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80097ae:	4b19      	ldr	r3, [pc, #100]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097b0:	7a5b      	ldrb	r3, [r3, #9]
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	4a17      	ldr	r2, [pc, #92]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80097be:	4b15      	ldr	r3, [pc, #84]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097c0:	7a5b      	ldrb	r3, [r3, #9]
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	461a      	mov	r2, r3
 80097c6:	4b13      	ldr	r3, [pc, #76]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097c8:	4413      	add	r3, r2
 80097ca:	79fa      	ldrb	r2, [r7, #7]
 80097cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80097ce:	4b11      	ldr	r3, [pc, #68]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097d0:	7a5b      	ldrb	r3, [r3, #9]
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	1c5a      	adds	r2, r3, #1
 80097d6:	b2d1      	uxtb	r1, r2
 80097d8:	4a0e      	ldr	r2, [pc, #56]	; (8009814 <FATFS_LinkDriverEx+0x94>)
 80097da:	7251      	strb	r1, [r2, #9]
 80097dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80097de:	7dbb      	ldrb	r3, [r7, #22]
 80097e0:	3330      	adds	r3, #48	; 0x30
 80097e2:	b2da      	uxtb	r2, r3
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	3301      	adds	r3, #1
 80097ec:	223a      	movs	r2, #58	; 0x3a
 80097ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	3302      	adds	r3, #2
 80097f4:	222f      	movs	r2, #47	; 0x2f
 80097f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	3303      	adds	r3, #3
 80097fc:	2200      	movs	r2, #0
 80097fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009800:	2300      	movs	r3, #0
 8009802:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009804:	7dfb      	ldrb	r3, [r7, #23]
}
 8009806:	4618      	mov	r0, r3
 8009808:	371c      	adds	r7, #28
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	200006c8 	.word	0x200006c8

08009818 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009822:	2200      	movs	r2, #0
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f7ff ffaa 	bl	8009780 <FATFS_LinkDriverEx>
 800982c:	4603      	mov	r3, r0
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009836:	b480      	push	{r7}
 8009838:	b085      	sub	sp, #20
 800983a:	af00      	add	r7, sp, #0
 800983c:	4603      	mov	r3, r0
 800983e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009840:	2300      	movs	r3, #0
 8009842:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009844:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009848:	2b84      	cmp	r3, #132	; 0x84
 800984a:	d005      	beq.n	8009858 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800984c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	4413      	add	r3, r2
 8009854:	3303      	adds	r3, #3
 8009856:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009858:	68fb      	ldr	r3, [r7, #12]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3714      	adds	r7, #20
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr

08009866 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800986a:	f001 fa1d 	bl	800aca8 <vTaskStartScheduler>
  
  return osOK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	bd80      	pop	{r7, pc}

08009874 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009876:	b089      	sub	sp, #36	; 0x24
 8009878:	af04      	add	r7, sp, #16
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	695b      	ldr	r3, [r3, #20]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d020      	beq.n	80098c8 <osThreadCreate+0x54>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	699b      	ldr	r3, [r3, #24]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d01c      	beq.n	80098c8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	685c      	ldr	r4, [r3, #4]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681d      	ldr	r5, [r3, #0]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	691e      	ldr	r6, [r3, #16]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff ffc8 	bl	8009836 <makeFreeRtosPriority>
 80098a6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	695b      	ldr	r3, [r3, #20]
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098b0:	9202      	str	r2, [sp, #8]
 80098b2:	9301      	str	r3, [sp, #4]
 80098b4:	9100      	str	r1, [sp, #0]
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	4632      	mov	r2, r6
 80098ba:	4629      	mov	r1, r5
 80098bc:	4620      	mov	r0, r4
 80098be:	f000 ff0b 	bl	800a6d8 <xTaskCreateStatic>
 80098c2:	4603      	mov	r3, r0
 80098c4:	60fb      	str	r3, [r7, #12]
 80098c6:	e01c      	b.n	8009902 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	685c      	ldr	r4, [r3, #4]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098d4:	b29e      	uxth	r6, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80098dc:	4618      	mov	r0, r3
 80098de:	f7ff ffaa 	bl	8009836 <makeFreeRtosPriority>
 80098e2:	4602      	mov	r2, r0
 80098e4:	f107 030c 	add.w	r3, r7, #12
 80098e8:	9301      	str	r3, [sp, #4]
 80098ea:	9200      	str	r2, [sp, #0]
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	4632      	mov	r2, r6
 80098f0:	4629      	mov	r1, r5
 80098f2:	4620      	mov	r0, r4
 80098f4:	f000 ff4d 	bl	800a792 <xTaskCreate>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d001      	beq.n	8009902 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80098fe:	2300      	movs	r3, #0
 8009900:	e000      	b.n	8009904 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009902:	68fb      	ldr	r3, [r7, #12]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3714      	adds	r7, #20
 8009908:	46bd      	mov	sp, r7
 800990a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800990c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800990c:	b480      	push	{r7}
 800990e:	b083      	sub	sp, #12
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f103 0208 	add.w	r2, r3, #8
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f04f 32ff 	mov.w	r2, #4294967295
 8009924:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f103 0208 	add.w	r2, r3, #8
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f103 0208 	add.w	r2, r3, #8
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800995a:	bf00      	nop
 800995c:	370c      	adds	r7, #12
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr

08009966 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009966:	b480      	push	{r7}
 8009968:	b085      	sub	sp, #20
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
 800996e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	689a      	ldr	r2, [r3, #8]
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	683a      	ldr	r2, [r7, #0]
 800998a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	683a      	ldr	r2, [r7, #0]
 8009990:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	1c5a      	adds	r2, r3, #1
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	601a      	str	r2, [r3, #0]
}
 80099a2:	bf00      	nop
 80099a4:	3714      	adds	r7, #20
 80099a6:	46bd      	mov	sp, r7
 80099a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ac:	4770      	bx	lr

080099ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80099ae:	b480      	push	{r7}
 80099b0:	b085      	sub	sp, #20
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
 80099b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c4:	d103      	bne.n	80099ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	e00c      	b.n	80099e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	3308      	adds	r3, #8
 80099d2:	60fb      	str	r3, [r7, #12]
 80099d4:	e002      	b.n	80099dc <vListInsert+0x2e>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	60fb      	str	r3, [r7, #12]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d2f6      	bcs.n	80099d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	683a      	ldr	r2, [r7, #0]
 80099f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	683a      	ldr	r2, [r7, #0]
 8009a02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	1c5a      	adds	r2, r3, #1
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	601a      	str	r2, [r3, #0]
}
 8009a14:	bf00      	nop
 8009a16:	3714      	adds	r7, #20
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	6892      	ldr	r2, [r2, #8]
 8009a36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6852      	ldr	r2, [r2, #4]
 8009a40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d103      	bne.n	8009a54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	689a      	ldr	r2, [r3, #8]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	1e5a      	subs	r2, r3, #1
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3714      	adds	r7, #20
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b084      	sub	sp, #16
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10a      	bne.n	8009a9e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a8c:	f383 8811 	msr	BASEPRI, r3
 8009a90:	f3bf 8f6f 	isb	sy
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a9a:	bf00      	nop
 8009a9c:	e7fe      	b.n	8009a9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a9e:	f002 f899 	bl	800bbd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aaa:	68f9      	ldr	r1, [r7, #12]
 8009aac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009aae:	fb01 f303 	mul.w	r3, r1, r3
 8009ab2:	441a      	add	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	68f9      	ldr	r1, [r7, #12]
 8009ad2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009ad4:	fb01 f303 	mul.w	r3, r1, r3
 8009ad8:	441a      	add	r2, r3
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	22ff      	movs	r2, #255	; 0xff
 8009ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	22ff      	movs	r2, #255	; 0xff
 8009aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d114      	bne.n	8009b1e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	691b      	ldr	r3, [r3, #16]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d01a      	beq.n	8009b32 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	3310      	adds	r3, #16
 8009b00:	4618      	mov	r0, r3
 8009b02:	f001 fb59 	bl	800b1b8 <xTaskRemoveFromEventList>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d012      	beq.n	8009b32 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009b0c:	4b0c      	ldr	r3, [pc, #48]	; (8009b40 <xQueueGenericReset+0xcc>)
 8009b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	e009      	b.n	8009b32 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	3310      	adds	r3, #16
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7ff fef2 	bl	800990c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	3324      	adds	r3, #36	; 0x24
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7ff feed 	bl	800990c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009b32:	f002 f87f 	bl	800bc34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009b36:	2301      	movs	r3, #1
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3710      	adds	r7, #16
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	e000ed04 	.word	0xe000ed04

08009b44 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b08a      	sub	sp, #40	; 0x28
 8009b48:	af02      	add	r7, sp, #8
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	60b9      	str	r1, [r7, #8]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d10a      	bne.n	8009b6e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5c:	f383 8811 	msr	BASEPRI, r3
 8009b60:	f3bf 8f6f 	isb	sy
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	613b      	str	r3, [r7, #16]
}
 8009b6a:	bf00      	nop
 8009b6c:	e7fe      	b.n	8009b6c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	fb02 f303 	mul.w	r3, r2, r3
 8009b76:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	3350      	adds	r3, #80	; 0x50
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f002 f94b 	bl	800be18 <pvPortMalloc>
 8009b82:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d011      	beq.n	8009bae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	3350      	adds	r3, #80	; 0x50
 8009b92:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b9c:	79fa      	ldrb	r2, [r7, #7]
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	9300      	str	r3, [sp, #0]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	697a      	ldr	r2, [r7, #20]
 8009ba6:	68b9      	ldr	r1, [r7, #8]
 8009ba8:	68f8      	ldr	r0, [r7, #12]
 8009baa:	f000 f805 	bl	8009bb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bae:	69bb      	ldr	r3, [r7, #24]
	}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3720      	adds	r7, #32
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	60f8      	str	r0, [r7, #12]
 8009bc0:	60b9      	str	r1, [r7, #8]
 8009bc2:	607a      	str	r2, [r7, #4]
 8009bc4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d103      	bne.n	8009bd4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	69ba      	ldr	r2, [r7, #24]
 8009bd0:	601a      	str	r2, [r3, #0]
 8009bd2:	e002      	b.n	8009bda <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	687a      	ldr	r2, [r7, #4]
 8009bd8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009bda:	69bb      	ldr	r3, [r7, #24]
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009be6:	2101      	movs	r1, #1
 8009be8:	69b8      	ldr	r0, [r7, #24]
 8009bea:	f7ff ff43 	bl	8009a74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009bf6:	bf00      	nop
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b082      	sub	sp, #8
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00e      	beq.n	8009c2a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009c1e:	2300      	movs	r3, #0
 8009c20:	2200      	movs	r2, #0
 8009c22:	2100      	movs	r1, #0
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 f81d 	bl	8009c64 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009c2a:	bf00      	nop
 8009c2c:	3708      	adds	r7, #8
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b086      	sub	sp, #24
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	4603      	mov	r3, r0
 8009c3a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	617b      	str	r3, [r7, #20]
 8009c40:	2300      	movs	r3, #0
 8009c42:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009c44:	79fb      	ldrb	r3, [r7, #7]
 8009c46:	461a      	mov	r2, r3
 8009c48:	6939      	ldr	r1, [r7, #16]
 8009c4a:	6978      	ldr	r0, [r7, #20]
 8009c4c:	f7ff ff7a 	bl	8009b44 <xQueueGenericCreate>
 8009c50:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f7ff ffd3 	bl	8009bfe <prvInitialiseMutex>

		return xNewQueue;
 8009c58:	68fb      	ldr	r3, [r7, #12]
	}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3718      	adds	r7, #24
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
	...

08009c64 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08e      	sub	sp, #56	; 0x38
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
 8009c70:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009c72:	2300      	movs	r3, #0
 8009c74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d10a      	bne.n	8009c96 <xQueueGenericSend+0x32>
	__asm volatile
 8009c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c84:	f383 8811 	msr	BASEPRI, r3
 8009c88:	f3bf 8f6f 	isb	sy
 8009c8c:	f3bf 8f4f 	dsb	sy
 8009c90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c92:	bf00      	nop
 8009c94:	e7fe      	b.n	8009c94 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d103      	bne.n	8009ca4 <xQueueGenericSend+0x40>
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d101      	bne.n	8009ca8 <xQueueGenericSend+0x44>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e000      	b.n	8009caa <xQueueGenericSend+0x46>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10a      	bne.n	8009cc4 <xQueueGenericSend+0x60>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009cc0:	bf00      	nop
 8009cc2:	e7fe      	b.n	8009cc2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d103      	bne.n	8009cd2 <xQueueGenericSend+0x6e>
 8009cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d101      	bne.n	8009cd6 <xQueueGenericSend+0x72>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	e000      	b.n	8009cd8 <xQueueGenericSend+0x74>
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d10a      	bne.n	8009cf2 <xQueueGenericSend+0x8e>
	__asm volatile
 8009cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce0:	f383 8811 	msr	BASEPRI, r3
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	f3bf 8f4f 	dsb	sy
 8009cec:	623b      	str	r3, [r7, #32]
}
 8009cee:	bf00      	nop
 8009cf0:	e7fe      	b.n	8009cf0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cf2:	f001 fc1f 	bl	800b534 <xTaskGetSchedulerState>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d102      	bne.n	8009d02 <xQueueGenericSend+0x9e>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d101      	bne.n	8009d06 <xQueueGenericSend+0xa2>
 8009d02:	2301      	movs	r3, #1
 8009d04:	e000      	b.n	8009d08 <xQueueGenericSend+0xa4>
 8009d06:	2300      	movs	r3, #0
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d10a      	bne.n	8009d22 <xQueueGenericSend+0xbe>
	__asm volatile
 8009d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d10:	f383 8811 	msr	BASEPRI, r3
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	f3bf 8f4f 	dsb	sy
 8009d1c:	61fb      	str	r3, [r7, #28]
}
 8009d1e:	bf00      	nop
 8009d20:	e7fe      	b.n	8009d20 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d22:	f001 ff57 	bl	800bbd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d302      	bcc.n	8009d38 <xQueueGenericSend+0xd4>
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	d129      	bne.n	8009d8c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d38:	683a      	ldr	r2, [r7, #0]
 8009d3a:	68b9      	ldr	r1, [r7, #8]
 8009d3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d3e:	f000 fbbb 	bl	800a4b8 <prvCopyDataToQueue>
 8009d42:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d010      	beq.n	8009d6e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d4e:	3324      	adds	r3, #36	; 0x24
 8009d50:	4618      	mov	r0, r3
 8009d52:	f001 fa31 	bl	800b1b8 <xTaskRemoveFromEventList>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d013      	beq.n	8009d84 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d5c:	4b3f      	ldr	r3, [pc, #252]	; (8009e5c <xQueueGenericSend+0x1f8>)
 8009d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	f3bf 8f4f 	dsb	sy
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	e00a      	b.n	8009d84 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d007      	beq.n	8009d84 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d74:	4b39      	ldr	r3, [pc, #228]	; (8009e5c <xQueueGenericSend+0x1f8>)
 8009d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d7a:	601a      	str	r2, [r3, #0]
 8009d7c:	f3bf 8f4f 	dsb	sy
 8009d80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d84:	f001 ff56 	bl	800bc34 <vPortExitCritical>
				return pdPASS;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	e063      	b.n	8009e54 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d103      	bne.n	8009d9a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d92:	f001 ff4f 	bl	800bc34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d96:	2300      	movs	r3, #0
 8009d98:	e05c      	b.n	8009e54 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d106      	bne.n	8009dae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009da0:	f107 0314 	add.w	r3, r7, #20
 8009da4:	4618      	mov	r0, r3
 8009da6:	f001 fa69 	bl	800b27c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009daa:	2301      	movs	r3, #1
 8009dac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009dae:	f001 ff41 	bl	800bc34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009db2:	f000 ffdb 	bl	800ad6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009db6:	f001 ff0d 	bl	800bbd4 <vPortEnterCritical>
 8009dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009dc0:	b25b      	sxtb	r3, r3
 8009dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc6:	d103      	bne.n	8009dd0 <xQueueGenericSend+0x16c>
 8009dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009dd6:	b25b      	sxtb	r3, r3
 8009dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ddc:	d103      	bne.n	8009de6 <xQueueGenericSend+0x182>
 8009dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009de6:	f001 ff25 	bl	800bc34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009dea:	1d3a      	adds	r2, r7, #4
 8009dec:	f107 0314 	add.w	r3, r7, #20
 8009df0:	4611      	mov	r1, r2
 8009df2:	4618      	mov	r0, r3
 8009df4:	f001 fa58 	bl	800b2a8 <xTaskCheckForTimeOut>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d124      	bne.n	8009e48 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009dfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e00:	f000 fc52 	bl	800a6a8 <prvIsQueueFull>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d018      	beq.n	8009e3c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0c:	3310      	adds	r3, #16
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	4611      	mov	r1, r2
 8009e12:	4618      	mov	r0, r3
 8009e14:	f001 f9ac 	bl	800b170 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009e18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e1a:	f000 fbdd 	bl	800a5d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009e1e:	f000 ffb3 	bl	800ad88 <xTaskResumeAll>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	f47f af7c 	bne.w	8009d22 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009e2a:	4b0c      	ldr	r3, [pc, #48]	; (8009e5c <xQueueGenericSend+0x1f8>)
 8009e2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e30:	601a      	str	r2, [r3, #0]
 8009e32:	f3bf 8f4f 	dsb	sy
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	e772      	b.n	8009d22 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e3e:	f000 fbcb 	bl	800a5d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e42:	f000 ffa1 	bl	800ad88 <xTaskResumeAll>
 8009e46:	e76c      	b.n	8009d22 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009e48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e4a:	f000 fbc5 	bl	800a5d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e4e:	f000 ff9b 	bl	800ad88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009e52:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3738      	adds	r7, #56	; 0x38
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}
 8009e5c:	e000ed04 	.word	0xe000ed04

08009e60 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b090      	sub	sp, #64	; 0x40
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	607a      	str	r2, [r7, #4]
 8009e6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d10a      	bne.n	8009e8e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e7c:	f383 8811 	msr	BASEPRI, r3
 8009e80:	f3bf 8f6f 	isb	sy
 8009e84:	f3bf 8f4f 	dsb	sy
 8009e88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e8a:	bf00      	nop
 8009e8c:	e7fe      	b.n	8009e8c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d103      	bne.n	8009e9c <xQueueGenericSendFromISR+0x3c>
 8009e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d101      	bne.n	8009ea0 <xQueueGenericSendFromISR+0x40>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e000      	b.n	8009ea2 <xQueueGenericSendFromISR+0x42>
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d10a      	bne.n	8009ebc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009eb8:	bf00      	nop
 8009eba:	e7fe      	b.n	8009eba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	d103      	bne.n	8009eca <xQueueGenericSendFromISR+0x6a>
 8009ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ec6:	2b01      	cmp	r3, #1
 8009ec8:	d101      	bne.n	8009ece <xQueueGenericSendFromISR+0x6e>
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e000      	b.n	8009ed0 <xQueueGenericSendFromISR+0x70>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10a      	bne.n	8009eea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	f383 8811 	msr	BASEPRI, r3
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	623b      	str	r3, [r7, #32]
}
 8009ee6:	bf00      	nop
 8009ee8:	e7fe      	b.n	8009ee8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009eea:	f001 ff55 	bl	800bd98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009eee:	f3ef 8211 	mrs	r2, BASEPRI
 8009ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef6:	f383 8811 	msr	BASEPRI, r3
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	61fa      	str	r2, [r7, #28]
 8009f04:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f06:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f08:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d302      	bcc.n	8009f1c <xQueueGenericSendFromISR+0xbc>
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d12f      	bne.n	8009f7c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009f2c:	683a      	ldr	r2, [r7, #0]
 8009f2e:	68b9      	ldr	r1, [r7, #8]
 8009f30:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009f32:	f000 fac1 	bl	800a4b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f36:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3e:	d112      	bne.n	8009f66 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d016      	beq.n	8009f76 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4a:	3324      	adds	r3, #36	; 0x24
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f001 f933 	bl	800b1b8 <xTaskRemoveFromEventList>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00e      	beq.n	8009f76 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00b      	beq.n	8009f76 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	601a      	str	r2, [r3, #0]
 8009f64:	e007      	b.n	8009f76 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f66:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	b25a      	sxtb	r2, r3
 8009f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009f76:	2301      	movs	r3, #1
 8009f78:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009f7a:	e001      	b.n	8009f80 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f82:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f8a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3740      	adds	r7, #64	; 0x40
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b08e      	sub	sp, #56	; 0x38
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10a      	bne.n	8009fc0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	623b      	str	r3, [r7, #32]
}
 8009fbc:	bf00      	nop
 8009fbe:	e7fe      	b.n	8009fbe <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d00a      	beq.n	8009fde <xQueueGiveFromISR+0x48>
	__asm volatile
 8009fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fcc:	f383 8811 	msr	BASEPRI, r3
 8009fd0:	f3bf 8f6f 	isb	sy
 8009fd4:	f3bf 8f4f 	dsb	sy
 8009fd8:	61fb      	str	r3, [r7, #28]
}
 8009fda:	bf00      	nop
 8009fdc:	e7fe      	b.n	8009fdc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d103      	bne.n	8009fee <xQueueGiveFromISR+0x58>
 8009fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d101      	bne.n	8009ff2 <xQueueGiveFromISR+0x5c>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e000      	b.n	8009ff4 <xQueueGiveFromISR+0x5e>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10a      	bne.n	800a00e <xQueueGiveFromISR+0x78>
	__asm volatile
 8009ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffc:	f383 8811 	msr	BASEPRI, r3
 800a000:	f3bf 8f6f 	isb	sy
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	61bb      	str	r3, [r7, #24]
}
 800a00a:	bf00      	nop
 800a00c:	e7fe      	b.n	800a00c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a00e:	f001 fec3 	bl	800bd98 <vPortValidateInterruptPriority>
	__asm volatile
 800a012:	f3ef 8211 	mrs	r2, BASEPRI
 800a016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	617a      	str	r2, [r7, #20]
 800a028:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a02a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a02c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a032:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a038:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d22b      	bcs.n	800a096 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a040:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a04a:	1c5a      	adds	r2, r3, #1
 800a04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a04e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a050:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a058:	d112      	bne.n	800a080 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a05a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a05c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d016      	beq.n	800a090 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a064:	3324      	adds	r3, #36	; 0x24
 800a066:	4618      	mov	r0, r3
 800a068:	f001 f8a6 	bl	800b1b8 <xTaskRemoveFromEventList>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00e      	beq.n	800a090 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d00b      	beq.n	800a090 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	2201      	movs	r2, #1
 800a07c:	601a      	str	r2, [r3, #0]
 800a07e:	e007      	b.n	800a090 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a080:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a084:	3301      	adds	r3, #1
 800a086:	b2db      	uxtb	r3, r3
 800a088:	b25a      	sxtb	r2, r3
 800a08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a08c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a090:	2301      	movs	r3, #1
 800a092:	637b      	str	r3, [r7, #52]	; 0x34
 800a094:	e001      	b.n	800a09a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a096:	2300      	movs	r3, #0
 800a098:	637b      	str	r3, [r7, #52]	; 0x34
 800a09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f383 8811 	msr	BASEPRI, r3
}
 800a0a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3738      	adds	r7, #56	; 0x38
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b08c      	sub	sp, #48	; 0x30
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10a      	bne.n	800a0e0 <xQueueReceive+0x30>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	623b      	str	r3, [r7, #32]
}
 800a0dc:	bf00      	nop
 800a0de:	e7fe      	b.n	800a0de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d103      	bne.n	800a0ee <xQueueReceive+0x3e>
 800a0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d101      	bne.n	800a0f2 <xQueueReceive+0x42>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e000      	b.n	800a0f4 <xQueueReceive+0x44>
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d10a      	bne.n	800a10e <xQueueReceive+0x5e>
	__asm volatile
 800a0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	61fb      	str	r3, [r7, #28]
}
 800a10a:	bf00      	nop
 800a10c:	e7fe      	b.n	800a10c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a10e:	f001 fa11 	bl	800b534 <xTaskGetSchedulerState>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d102      	bne.n	800a11e <xQueueReceive+0x6e>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d101      	bne.n	800a122 <xQueueReceive+0x72>
 800a11e:	2301      	movs	r3, #1
 800a120:	e000      	b.n	800a124 <xQueueReceive+0x74>
 800a122:	2300      	movs	r3, #0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d10a      	bne.n	800a13e <xQueueReceive+0x8e>
	__asm volatile
 800a128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12c:	f383 8811 	msr	BASEPRI, r3
 800a130:	f3bf 8f6f 	isb	sy
 800a134:	f3bf 8f4f 	dsb	sy
 800a138:	61bb      	str	r3, [r7, #24]
}
 800a13a:	bf00      	nop
 800a13c:	e7fe      	b.n	800a13c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a13e:	f001 fd49 	bl	800bbd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a146:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d01f      	beq.n	800a18e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a14e:	68b9      	ldr	r1, [r7, #8]
 800a150:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a152:	f000 fa1b 	bl	800a58c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a158:	1e5a      	subs	r2, r3, #1
 800a15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a15c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00f      	beq.n	800a186 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a168:	3310      	adds	r3, #16
 800a16a:	4618      	mov	r0, r3
 800a16c:	f001 f824 	bl	800b1b8 <xTaskRemoveFromEventList>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d007      	beq.n	800a186 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a176:	4b3d      	ldr	r3, [pc, #244]	; (800a26c <xQueueReceive+0x1bc>)
 800a178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a17c:	601a      	str	r2, [r3, #0]
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a186:	f001 fd55 	bl	800bc34 <vPortExitCritical>
				return pdPASS;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e069      	b.n	800a262 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d103      	bne.n	800a19c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a194:	f001 fd4e 	bl	800bc34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a198:	2300      	movs	r3, #0
 800a19a:	e062      	b.n	800a262 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d106      	bne.n	800a1b0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1a2:	f107 0310 	add.w	r3, r7, #16
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 f868 	bl	800b27c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1b0:	f001 fd40 	bl	800bc34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1b4:	f000 fdda 	bl	800ad6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1b8:	f001 fd0c 	bl	800bbd4 <vPortEnterCritical>
 800a1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1c2:	b25b      	sxtb	r3, r3
 800a1c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1c8:	d103      	bne.n	800a1d2 <xQueueReceive+0x122>
 800a1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1d8:	b25b      	sxtb	r3, r3
 800a1da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1de:	d103      	bne.n	800a1e8 <xQueueReceive+0x138>
 800a1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1e8:	f001 fd24 	bl	800bc34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1ec:	1d3a      	adds	r2, r7, #4
 800a1ee:	f107 0310 	add.w	r3, r7, #16
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f001 f857 	bl	800b2a8 <xTaskCheckForTimeOut>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d123      	bne.n	800a248 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a200:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a202:	f000 fa3b 	bl	800a67c <prvIsQueueEmpty>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d017      	beq.n	800a23c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20e:	3324      	adds	r3, #36	; 0x24
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	4611      	mov	r1, r2
 800a214:	4618      	mov	r0, r3
 800a216:	f000 ffab 	bl	800b170 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a21a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a21c:	f000 f9dc 	bl	800a5d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a220:	f000 fdb2 	bl	800ad88 <xTaskResumeAll>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d189      	bne.n	800a13e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a22a:	4b10      	ldr	r3, [pc, #64]	; (800a26c <xQueueReceive+0x1bc>)
 800a22c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a230:	601a      	str	r2, [r3, #0]
 800a232:	f3bf 8f4f 	dsb	sy
 800a236:	f3bf 8f6f 	isb	sy
 800a23a:	e780      	b.n	800a13e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a23c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a23e:	f000 f9cb 	bl	800a5d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a242:	f000 fda1 	bl	800ad88 <xTaskResumeAll>
 800a246:	e77a      	b.n	800a13e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a248:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a24a:	f000 f9c5 	bl	800a5d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a24e:	f000 fd9b 	bl	800ad88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a254:	f000 fa12 	bl	800a67c <prvIsQueueEmpty>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f43f af6f 	beq.w	800a13e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a260:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a262:	4618      	mov	r0, r3
 800a264:	3730      	adds	r7, #48	; 0x30
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	e000ed04 	.word	0xe000ed04

0800a270 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b08e      	sub	sp, #56	; 0x38
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a27a:	2300      	movs	r3, #0
 800a27c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a282:	2300      	movs	r3, #0
 800a284:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10a      	bne.n	800a2a2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a290:	f383 8811 	msr	BASEPRI, r3
 800a294:	f3bf 8f6f 	isb	sy
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	623b      	str	r3, [r7, #32]
}
 800a29e:	bf00      	nop
 800a2a0:	e7fe      	b.n	800a2a0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a2a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00a      	beq.n	800a2c0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	61fb      	str	r3, [r7, #28]
}
 800a2bc:	bf00      	nop
 800a2be:	e7fe      	b.n	800a2be <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2c0:	f001 f938 	bl	800b534 <xTaskGetSchedulerState>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d102      	bne.n	800a2d0 <xQueueSemaphoreTake+0x60>
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d101      	bne.n	800a2d4 <xQueueSemaphoreTake+0x64>
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	e000      	b.n	800a2d6 <xQueueSemaphoreTake+0x66>
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d10a      	bne.n	800a2f0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2de:	f383 8811 	msr	BASEPRI, r3
 800a2e2:	f3bf 8f6f 	isb	sy
 800a2e6:	f3bf 8f4f 	dsb	sy
 800a2ea:	61bb      	str	r3, [r7, #24]
}
 800a2ec:	bf00      	nop
 800a2ee:	e7fe      	b.n	800a2ee <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2f0:	f001 fc70 	bl	800bbd4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2f8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a2fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d024      	beq.n	800a34a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a302:	1e5a      	subs	r2, r3, #1
 800a304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a306:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d104      	bne.n	800a31a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a310:	f001 fab8 	bl	800b884 <pvTaskIncrementMutexHeldCount>
 800a314:	4602      	mov	r2, r0
 800a316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a318:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a31a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a31c:	691b      	ldr	r3, [r3, #16]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d00f      	beq.n	800a342 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a324:	3310      	adds	r3, #16
 800a326:	4618      	mov	r0, r3
 800a328:	f000 ff46 	bl	800b1b8 <xTaskRemoveFromEventList>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d007      	beq.n	800a342 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a332:	4b54      	ldr	r3, [pc, #336]	; (800a484 <xQueueSemaphoreTake+0x214>)
 800a334:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a338:	601a      	str	r2, [r3, #0]
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a342:	f001 fc77 	bl	800bc34 <vPortExitCritical>
				return pdPASS;
 800a346:	2301      	movs	r3, #1
 800a348:	e097      	b.n	800a47a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d111      	bne.n	800a374 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00a      	beq.n	800a36c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	617b      	str	r3, [r7, #20]
}
 800a368:	bf00      	nop
 800a36a:	e7fe      	b.n	800a36a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a36c:	f001 fc62 	bl	800bc34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a370:	2300      	movs	r3, #0
 800a372:	e082      	b.n	800a47a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a376:	2b00      	cmp	r3, #0
 800a378:	d106      	bne.n	800a388 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a37a:	f107 030c 	add.w	r3, r7, #12
 800a37e:	4618      	mov	r0, r3
 800a380:	f000 ff7c 	bl	800b27c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a384:	2301      	movs	r3, #1
 800a386:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a388:	f001 fc54 	bl	800bc34 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a38c:	f000 fcee 	bl	800ad6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a390:	f001 fc20 	bl	800bbd4 <vPortEnterCritical>
 800a394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a396:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a39a:	b25b      	sxtb	r3, r3
 800a39c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a0:	d103      	bne.n	800a3aa <xQueueSemaphoreTake+0x13a>
 800a3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3b0:	b25b      	sxtb	r3, r3
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d103      	bne.n	800a3c0 <xQueueSemaphoreTake+0x150>
 800a3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3c0:	f001 fc38 	bl	800bc34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3c4:	463a      	mov	r2, r7
 800a3c6:	f107 030c 	add.w	r3, r7, #12
 800a3ca:	4611      	mov	r1, r2
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f000 ff6b 	bl	800b2a8 <xTaskCheckForTimeOut>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d132      	bne.n	800a43e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3da:	f000 f94f 	bl	800a67c <prvIsQueueEmpty>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d026      	beq.n	800a432 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a3e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d109      	bne.n	800a400 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a3ec:	f001 fbf2 	bl	800bbd4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a3f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f001 f8bb 	bl	800b570 <xTaskPriorityInherit>
 800a3fa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a3fc:	f001 fc1a 	bl	800bc34 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a402:	3324      	adds	r3, #36	; 0x24
 800a404:	683a      	ldr	r2, [r7, #0]
 800a406:	4611      	mov	r1, r2
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 feb1 	bl	800b170 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a40e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a410:	f000 f8e2 	bl	800a5d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a414:	f000 fcb8 	bl	800ad88 <xTaskResumeAll>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	f47f af68 	bne.w	800a2f0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a420:	4b18      	ldr	r3, [pc, #96]	; (800a484 <xQueueSemaphoreTake+0x214>)
 800a422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a426:	601a      	str	r2, [r3, #0]
 800a428:	f3bf 8f4f 	dsb	sy
 800a42c:	f3bf 8f6f 	isb	sy
 800a430:	e75e      	b.n	800a2f0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a432:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a434:	f000 f8d0 	bl	800a5d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a438:	f000 fca6 	bl	800ad88 <xTaskResumeAll>
 800a43c:	e758      	b.n	800a2f0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a43e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a440:	f000 f8ca 	bl	800a5d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a444:	f000 fca0 	bl	800ad88 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a448:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a44a:	f000 f917 	bl	800a67c <prvIsQueueEmpty>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	f43f af4d 	beq.w	800a2f0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00d      	beq.n	800a478 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a45c:	f001 fbba 	bl	800bbd4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a460:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a462:	f000 f811 	bl	800a488 <prvGetDisinheritPriorityAfterTimeout>
 800a466:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a46e:	4618      	mov	r0, r3
 800a470:	f001 f97a 	bl	800b768 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a474:	f001 fbde 	bl	800bc34 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a478:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3738      	adds	r7, #56	; 0x38
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	e000ed04 	.word	0xe000ed04

0800a488 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a494:	2b00      	cmp	r3, #0
 800a496:	d006      	beq.n	800a4a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f1c3 0307 	rsb	r3, r3, #7
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	e001      	b.n	800a4aa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
	}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10d      	bne.n	800a4f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d14d      	bne.n	800a57a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f001 f8ba 	bl	800b65c <xTaskPriorityDisinherit>
 800a4e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	609a      	str	r2, [r3, #8]
 800a4f0:	e043      	b.n	800a57a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d119      	bne.n	800a52c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6858      	ldr	r0, [r3, #4]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a500:	461a      	mov	r2, r3
 800a502:	68b9      	ldr	r1, [r7, #8]
 800a504:	f00f fbda 	bl	8019cbc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	685a      	ldr	r2, [r3, #4]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a510:	441a      	add	r2, r3
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	685a      	ldr	r2, [r3, #4]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	689b      	ldr	r3, [r3, #8]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d32b      	bcc.n	800a57a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	605a      	str	r2, [r3, #4]
 800a52a:	e026      	b.n	800a57a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	68d8      	ldr	r0, [r3, #12]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a534:	461a      	mov	r2, r3
 800a536:	68b9      	ldr	r1, [r7, #8]
 800a538:	f00f fbc0 	bl	8019cbc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	68da      	ldr	r2, [r3, #12]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a544:	425b      	negs	r3, r3
 800a546:	441a      	add	r2, r3
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	68da      	ldr	r2, [r3, #12]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	429a      	cmp	r2, r3
 800a556:	d207      	bcs.n	800a568 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	689a      	ldr	r2, [r3, #8]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a560:	425b      	negs	r3, r3
 800a562:	441a      	add	r2, r3
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d105      	bne.n	800a57a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d002      	beq.n	800a57a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	3b01      	subs	r3, #1
 800a578:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	1c5a      	adds	r2, r3, #1
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a582:	697b      	ldr	r3, [r7, #20]
}
 800a584:	4618      	mov	r0, r3
 800a586:	3718      	adds	r7, #24
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d018      	beq.n	800a5d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	68da      	ldr	r2, [r3, #12]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a6:	441a      	add	r2, r3
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68da      	ldr	r2, [r3, #12]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d303      	bcc.n	800a5c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	68d9      	ldr	r1, [r3, #12]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	6838      	ldr	r0, [r7, #0]
 800a5cc:	f00f fb76 	bl	8019cbc <memcpy>
	}
}
 800a5d0:	bf00      	nop
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a5e0:	f001 faf8 	bl	800bbd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a5ec:	e011      	b.n	800a612 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d012      	beq.n	800a61c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	3324      	adds	r3, #36	; 0x24
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f000 fddc 	bl	800b1b8 <xTaskRemoveFromEventList>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a606:	f000 feb1 	bl	800b36c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a60a:	7bfb      	ldrb	r3, [r7, #15]
 800a60c:	3b01      	subs	r3, #1
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a616:	2b00      	cmp	r3, #0
 800a618:	dce9      	bgt.n	800a5ee <prvUnlockQueue+0x16>
 800a61a:	e000      	b.n	800a61e <prvUnlockQueue+0x46>
					break;
 800a61c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	22ff      	movs	r2, #255	; 0xff
 800a622:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a626:	f001 fb05 	bl	800bc34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a62a:	f001 fad3 	bl	800bbd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a634:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a636:	e011      	b.n	800a65c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	691b      	ldr	r3, [r3, #16]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d012      	beq.n	800a666 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	3310      	adds	r3, #16
 800a644:	4618      	mov	r0, r3
 800a646:	f000 fdb7 	bl	800b1b8 <xTaskRemoveFromEventList>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d001      	beq.n	800a654 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a650:	f000 fe8c 	bl	800b36c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	3b01      	subs	r3, #1
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a65c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a660:	2b00      	cmp	r3, #0
 800a662:	dce9      	bgt.n	800a638 <prvUnlockQueue+0x60>
 800a664:	e000      	b.n	800a668 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a666:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	22ff      	movs	r2, #255	; 0xff
 800a66c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a670:	f001 fae0 	bl	800bc34 <vPortExitCritical>
}
 800a674:	bf00      	nop
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a684:	f001 faa6 	bl	800bbd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d102      	bne.n	800a696 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a690:	2301      	movs	r3, #1
 800a692:	60fb      	str	r3, [r7, #12]
 800a694:	e001      	b.n	800a69a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a696:	2300      	movs	r3, #0
 800a698:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a69a:	f001 facb 	bl	800bc34 <vPortExitCritical>

	return xReturn;
 800a69e:	68fb      	ldr	r3, [r7, #12]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6b0:	f001 fa90 	bl	800bbd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d102      	bne.n	800a6c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	60fb      	str	r3, [r7, #12]
 800a6c4:	e001      	b.n	800a6ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a6ca:	f001 fab3 	bl	800bc34 <vPortExitCritical>

	return xReturn;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3710      	adds	r7, #16
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b08e      	sub	sp, #56	; 0x38
 800a6dc:	af04      	add	r7, sp, #16
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	607a      	str	r2, [r7, #4]
 800a6e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a6e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d10a      	bne.n	800a702 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f0:	f383 8811 	msr	BASEPRI, r3
 800a6f4:	f3bf 8f6f 	isb	sy
 800a6f8:	f3bf 8f4f 	dsb	sy
 800a6fc:	623b      	str	r3, [r7, #32]
}
 800a6fe:	bf00      	nop
 800a700:	e7fe      	b.n	800a700 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10a      	bne.n	800a71e <xTaskCreateStatic+0x46>
	__asm volatile
 800a708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	61fb      	str	r3, [r7, #28]
}
 800a71a:	bf00      	nop
 800a71c:	e7fe      	b.n	800a71c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a71e:	2364      	movs	r3, #100	; 0x64
 800a720:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	2b64      	cmp	r3, #100	; 0x64
 800a726:	d00a      	beq.n	800a73e <xTaskCreateStatic+0x66>
	__asm volatile
 800a728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72c:	f383 8811 	msr	BASEPRI, r3
 800a730:	f3bf 8f6f 	isb	sy
 800a734:	f3bf 8f4f 	dsb	sy
 800a738:	61bb      	str	r3, [r7, #24]
}
 800a73a:	bf00      	nop
 800a73c:	e7fe      	b.n	800a73c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a73e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a742:	2b00      	cmp	r3, #0
 800a744:	d01e      	beq.n	800a784 <xTaskCreateStatic+0xac>
 800a746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d01b      	beq.n	800a784 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a74c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a74e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a754:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a758:	2202      	movs	r2, #2
 800a75a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a75e:	2300      	movs	r3, #0
 800a760:	9303      	str	r3, [sp, #12]
 800a762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a764:	9302      	str	r3, [sp, #8]
 800a766:	f107 0314 	add.w	r3, r7, #20
 800a76a:	9301      	str	r3, [sp, #4]
 800a76c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	68b9      	ldr	r1, [r7, #8]
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f000 f850 	bl	800a81c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a77c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a77e:	f000 f8e3 	bl	800a948 <prvAddNewTaskToReadyList>
 800a782:	e001      	b.n	800a788 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a784:	2300      	movs	r3, #0
 800a786:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a788:	697b      	ldr	r3, [r7, #20]
	}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3728      	adds	r7, #40	; 0x28
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a792:	b580      	push	{r7, lr}
 800a794:	b08c      	sub	sp, #48	; 0x30
 800a796:	af04      	add	r7, sp, #16
 800a798:	60f8      	str	r0, [r7, #12]
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	603b      	str	r3, [r7, #0]
 800a79e:	4613      	mov	r3, r2
 800a7a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a7a2:	88fb      	ldrh	r3, [r7, #6]
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f001 fb36 	bl	800be18 <pvPortMalloc>
 800a7ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d00e      	beq.n	800a7d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a7b4:	2064      	movs	r0, #100	; 0x64
 800a7b6:	f001 fb2f 	bl	800be18 <pvPortMalloc>
 800a7ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d003      	beq.n	800a7ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	697a      	ldr	r2, [r7, #20]
 800a7c6:	631a      	str	r2, [r3, #48]	; 0x30
 800a7c8:	e005      	b.n	800a7d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a7ca:	6978      	ldr	r0, [r7, #20]
 800a7cc:	f001 fbf4 	bl	800bfb8 <vPortFree>
 800a7d0:	e001      	b.n	800a7d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a7d6:	69fb      	ldr	r3, [r7, #28]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d017      	beq.n	800a80c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a7dc:	69fb      	ldr	r3, [r7, #28]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a7e4:	88fa      	ldrh	r2, [r7, #6]
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	9303      	str	r3, [sp, #12]
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	9302      	str	r3, [sp, #8]
 800a7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7f0:	9301      	str	r3, [sp, #4]
 800a7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f4:	9300      	str	r3, [sp, #0]
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	68b9      	ldr	r1, [r7, #8]
 800a7fa:	68f8      	ldr	r0, [r7, #12]
 800a7fc:	f000 f80e 	bl	800a81c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a800:	69f8      	ldr	r0, [r7, #28]
 800a802:	f000 f8a1 	bl	800a948 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a806:	2301      	movs	r3, #1
 800a808:	61bb      	str	r3, [r7, #24]
 800a80a:	e002      	b.n	800a812 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a80c:	f04f 33ff 	mov.w	r3, #4294967295
 800a810:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a812:	69bb      	ldr	r3, [r7, #24]
	}
 800a814:	4618      	mov	r0, r3
 800a816:	3720      	adds	r7, #32
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b088      	sub	sp, #32
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
 800a828:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	461a      	mov	r2, r3
 800a834:	21a5      	movs	r1, #165	; 0xa5
 800a836:	f00f fa4f 	bl	8019cd8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a83a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a844:	3b01      	subs	r3, #1
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4413      	add	r3, r2
 800a84a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a84c:	69bb      	ldr	r3, [r7, #24]
 800a84e:	f023 0307 	bic.w	r3, r3, #7
 800a852:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	f003 0307 	and.w	r3, r3, #7
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00a      	beq.n	800a874 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a85e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	617b      	str	r3, [r7, #20]
}
 800a870:	bf00      	nop
 800a872:	e7fe      	b.n	800a872 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d01f      	beq.n	800a8ba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a87a:	2300      	movs	r3, #0
 800a87c:	61fb      	str	r3, [r7, #28]
 800a87e:	e012      	b.n	800a8a6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a880:	68ba      	ldr	r2, [r7, #8]
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	4413      	add	r3, r2
 800a886:	7819      	ldrb	r1, [r3, #0]
 800a888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	4413      	add	r3, r2
 800a88e:	3334      	adds	r3, #52	; 0x34
 800a890:	460a      	mov	r2, r1
 800a892:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	4413      	add	r3, r2
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d006      	beq.n	800a8ae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	61fb      	str	r3, [r7, #28]
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	2b0f      	cmp	r3, #15
 800a8aa:	d9e9      	bls.n	800a880 <prvInitialiseNewTask+0x64>
 800a8ac:	e000      	b.n	800a8b0 <prvInitialiseNewTask+0x94>
			{
				break;
 800a8ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a8b8:	e003      	b.n	800a8c2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c4:	2b06      	cmp	r3, #6
 800a8c6:	d901      	bls.n	800a8cc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a8c8:	2306      	movs	r3, #6
 800a8ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a8cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a8d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8da:	2200      	movs	r2, #0
 800a8dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7ff f832 	bl	800994c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a8e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ea:	3318      	adds	r3, #24
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7ff f82d 	bl	800994c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8fa:	f1c3 0207 	rsb	r2, r3, #7
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a900:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a906:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800a908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90a:	2200      	movs	r2, #0
 800a90c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a910:	2200      	movs	r2, #0
 800a912:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a916:	2200      	movs	r2, #0
 800a918:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a922:	683a      	ldr	r2, [r7, #0]
 800a924:	68f9      	ldr	r1, [r7, #12]
 800a926:	69b8      	ldr	r0, [r7, #24]
 800a928:	f001 f826 	bl	800b978 <pxPortInitialiseStack>
 800a92c:	4602      	mov	r2, r0
 800a92e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a930:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a934:	2b00      	cmp	r3, #0
 800a936:	d002      	beq.n	800a93e <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a93c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a93e:	bf00      	nop
 800a940:	3720      	adds	r7, #32
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
	...

0800a948 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a950:	f001 f940 	bl	800bbd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a954:	4b2c      	ldr	r3, [pc, #176]	; (800aa08 <prvAddNewTaskToReadyList+0xc0>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	3301      	adds	r3, #1
 800a95a:	4a2b      	ldr	r2, [pc, #172]	; (800aa08 <prvAddNewTaskToReadyList+0xc0>)
 800a95c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a95e:	4b2b      	ldr	r3, [pc, #172]	; (800aa0c <prvAddNewTaskToReadyList+0xc4>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d109      	bne.n	800a97a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a966:	4a29      	ldr	r2, [pc, #164]	; (800aa0c <prvAddNewTaskToReadyList+0xc4>)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a96c:	4b26      	ldr	r3, [pc, #152]	; (800aa08 <prvAddNewTaskToReadyList+0xc0>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2b01      	cmp	r3, #1
 800a972:	d110      	bne.n	800a996 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a974:	f000 fd20 	bl	800b3b8 <prvInitialiseTaskLists>
 800a978:	e00d      	b.n	800a996 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a97a:	4b25      	ldr	r3, [pc, #148]	; (800aa10 <prvAddNewTaskToReadyList+0xc8>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d109      	bne.n	800a996 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a982:	4b22      	ldr	r3, [pc, #136]	; (800aa0c <prvAddNewTaskToReadyList+0xc4>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d802      	bhi.n	800a996 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a990:	4a1e      	ldr	r2, [pc, #120]	; (800aa0c <prvAddNewTaskToReadyList+0xc4>)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a996:	4b1f      	ldr	r3, [pc, #124]	; (800aa14 <prvAddNewTaskToReadyList+0xcc>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	3301      	adds	r3, #1
 800a99c:	4a1d      	ldr	r2, [pc, #116]	; (800aa14 <prvAddNewTaskToReadyList+0xcc>)
 800a99e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a9a0:	4b1c      	ldr	r3, [pc, #112]	; (800aa14 <prvAddNewTaskToReadyList+0xcc>)
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	409a      	lsls	r2, r3
 800a9b0:	4b19      	ldr	r3, [pc, #100]	; (800aa18 <prvAddNewTaskToReadyList+0xd0>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	4a18      	ldr	r2, [pc, #96]	; (800aa18 <prvAddNewTaskToReadyList+0xd0>)
 800a9b8:	6013      	str	r3, [r2, #0]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9be:	4613      	mov	r3, r2
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	4413      	add	r3, r2
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	4a15      	ldr	r2, [pc, #84]	; (800aa1c <prvAddNewTaskToReadyList+0xd4>)
 800a9c8:	441a      	add	r2, r3
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	3304      	adds	r3, #4
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	f7fe ffc8 	bl	8009966 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a9d6:	f001 f92d 	bl	800bc34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a9da:	4b0d      	ldr	r3, [pc, #52]	; (800aa10 <prvAddNewTaskToReadyList+0xc8>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00e      	beq.n	800aa00 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a9e2:	4b0a      	ldr	r3, [pc, #40]	; (800aa0c <prvAddNewTaskToReadyList+0xc4>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	d207      	bcs.n	800aa00 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a9f0:	4b0b      	ldr	r3, [pc, #44]	; (800aa20 <prvAddNewTaskToReadyList+0xd8>)
 800a9f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9f6:	601a      	str	r2, [r3, #0]
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa00:	bf00      	nop
 800aa02:	3708      	adds	r7, #8
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	200007d4 	.word	0x200007d4
 800aa0c:	200006d4 	.word	0x200006d4
 800aa10:	200007e0 	.word	0x200007e0
 800aa14:	200007f0 	.word	0x200007f0
 800aa18:	200007dc 	.word	0x200007dc
 800aa1c:	200006d8 	.word	0x200006d8
 800aa20:	e000ed04 	.word	0xe000ed04

0800aa24 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800aa2c:	f001 f8d2 	bl	800bbd4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d102      	bne.n	800aa3c <vTaskDelete+0x18>
 800aa36:	4b39      	ldr	r3, [pc, #228]	; (800ab1c <vTaskDelete+0xf8>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	e000      	b.n	800aa3e <vTaskDelete+0x1a>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	3304      	adds	r3, #4
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7fe ffeb 	bl	8009a20 <uxListRemove>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d115      	bne.n	800aa7c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa54:	4932      	ldr	r1, [pc, #200]	; (800ab20 <vTaskDelete+0xfc>)
 800aa56:	4613      	mov	r3, r2
 800aa58:	009b      	lsls	r3, r3, #2
 800aa5a:	4413      	add	r3, r2
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	440b      	add	r3, r1
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d10a      	bne.n	800aa7c <vTaskDelete+0x58>
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa70:	43da      	mvns	r2, r3
 800aa72:	4b2c      	ldr	r3, [pc, #176]	; (800ab24 <vTaskDelete+0x100>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4013      	ands	r3, r2
 800aa78:	4a2a      	ldr	r2, [pc, #168]	; (800ab24 <vTaskDelete+0x100>)
 800aa7a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d004      	beq.n	800aa8e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	3318      	adds	r3, #24
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7fe ffc9 	bl	8009a20 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800aa8e:	4b26      	ldr	r3, [pc, #152]	; (800ab28 <vTaskDelete+0x104>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	3301      	adds	r3, #1
 800aa94:	4a24      	ldr	r2, [pc, #144]	; (800ab28 <vTaskDelete+0x104>)
 800aa96:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800aa98:	4b20      	ldr	r3, [pc, #128]	; (800ab1c <vTaskDelete+0xf8>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d10b      	bne.n	800aaba <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	3304      	adds	r3, #4
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	4820      	ldr	r0, [pc, #128]	; (800ab2c <vTaskDelete+0x108>)
 800aaaa:	f7fe ff5c 	bl	8009966 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800aaae:	4b20      	ldr	r3, [pc, #128]	; (800ab30 <vTaskDelete+0x10c>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	3301      	adds	r3, #1
 800aab4:	4a1e      	ldr	r2, [pc, #120]	; (800ab30 <vTaskDelete+0x10c>)
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	e009      	b.n	800aace <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800aaba:	4b1e      	ldr	r3, [pc, #120]	; (800ab34 <vTaskDelete+0x110>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	4a1c      	ldr	r2, [pc, #112]	; (800ab34 <vTaskDelete+0x110>)
 800aac2:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800aac4:	68f8      	ldr	r0, [r7, #12]
 800aac6:	f000 fce5 	bl	800b494 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800aaca:	f000 fd13 	bl	800b4f4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800aace:	f001 f8b1 	bl	800bc34 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800aad2:	4b19      	ldr	r3, [pc, #100]	; (800ab38 <vTaskDelete+0x114>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d01b      	beq.n	800ab12 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 800aada:	4b10      	ldr	r3, [pc, #64]	; (800ab1c <vTaskDelete+0xf8>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d116      	bne.n	800ab12 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800aae4:	4b15      	ldr	r3, [pc, #84]	; (800ab3c <vTaskDelete+0x118>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d00a      	beq.n	800ab02 <vTaskDelete+0xde>
	__asm volatile
 800aaec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf0:	f383 8811 	msr	BASEPRI, r3
 800aaf4:	f3bf 8f6f 	isb	sy
 800aaf8:	f3bf 8f4f 	dsb	sy
 800aafc:	60bb      	str	r3, [r7, #8]
}
 800aafe:	bf00      	nop
 800ab00:	e7fe      	b.n	800ab00 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800ab02:	4b0f      	ldr	r3, [pc, #60]	; (800ab40 <vTaskDelete+0x11c>)
 800ab04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab08:	601a      	str	r2, [r3, #0]
 800ab0a:	f3bf 8f4f 	dsb	sy
 800ab0e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab12:	bf00      	nop
 800ab14:	3710      	adds	r7, #16
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	200006d4 	.word	0x200006d4
 800ab20:	200006d8 	.word	0x200006d8
 800ab24:	200007dc 	.word	0x200007dc
 800ab28:	200007f0 	.word	0x200007f0
 800ab2c:	200007a8 	.word	0x200007a8
 800ab30:	200007bc 	.word	0x200007bc
 800ab34:	200007d4 	.word	0x200007d4
 800ab38:	200007e0 	.word	0x200007e0
 800ab3c:	200007fc 	.word	0x200007fc
 800ab40:	e000ed04 	.word	0xe000ed04

0800ab44 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b08a      	sub	sp, #40	; 0x28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d10a      	bne.n	800ab6e <vTaskDelayUntil+0x2a>
	__asm volatile
 800ab58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5c:	f383 8811 	msr	BASEPRI, r3
 800ab60:	f3bf 8f6f 	isb	sy
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	617b      	str	r3, [r7, #20]
}
 800ab6a:	bf00      	nop
 800ab6c:	e7fe      	b.n	800ab6c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10a      	bne.n	800ab8a <vTaskDelayUntil+0x46>
	__asm volatile
 800ab74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab78:	f383 8811 	msr	BASEPRI, r3
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	613b      	str	r3, [r7, #16]
}
 800ab86:	bf00      	nop
 800ab88:	e7fe      	b.n	800ab88 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800ab8a:	4b2a      	ldr	r3, [pc, #168]	; (800ac34 <vTaskDelayUntil+0xf0>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00a      	beq.n	800aba8 <vTaskDelayUntil+0x64>
	__asm volatile
 800ab92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab96:	f383 8811 	msr	BASEPRI, r3
 800ab9a:	f3bf 8f6f 	isb	sy
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	60fb      	str	r3, [r7, #12]
}
 800aba4:	bf00      	nop
 800aba6:	e7fe      	b.n	800aba6 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800aba8:	f000 f8e0 	bl	800ad6c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800abac:	4b22      	ldr	r3, [pc, #136]	; (800ac38 <vTaskDelayUntil+0xf4>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	4413      	add	r3, r2
 800abba:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	6a3a      	ldr	r2, [r7, #32]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d20b      	bcs.n	800abde <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	69fa      	ldr	r2, [r7, #28]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d211      	bcs.n	800abf4 <vTaskDelayUntil+0xb0>
 800abd0:	69fa      	ldr	r2, [r7, #28]
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d90d      	bls.n	800abf4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800abd8:	2301      	movs	r3, #1
 800abda:	627b      	str	r3, [r7, #36]	; 0x24
 800abdc:	e00a      	b.n	800abf4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	69fa      	ldr	r2, [r7, #28]
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d303      	bcc.n	800abf0 <vTaskDelayUntil+0xac>
 800abe8:	69fa      	ldr	r2, [r7, #28]
 800abea:	6a3b      	ldr	r3, [r7, #32]
 800abec:	429a      	cmp	r2, r3
 800abee:	d901      	bls.n	800abf4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800abf0:	2301      	movs	r3, #1
 800abf2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	69fa      	ldr	r2, [r7, #28]
 800abf8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800abfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d006      	beq.n	800ac0e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ac00:	69fa      	ldr	r2, [r7, #28]
 800ac02:	6a3b      	ldr	r3, [r7, #32]
 800ac04:	1ad3      	subs	r3, r2, r3
 800ac06:	2100      	movs	r1, #0
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f000 fe4f 	bl	800b8ac <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ac0e:	f000 f8bb 	bl	800ad88 <xTaskResumeAll>
 800ac12:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d107      	bne.n	800ac2a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800ac1a:	4b08      	ldr	r3, [pc, #32]	; (800ac3c <vTaskDelayUntil+0xf8>)
 800ac1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac20:	601a      	str	r2, [r3, #0]
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac2a:	bf00      	nop
 800ac2c:	3728      	adds	r7, #40	; 0x28
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
 800ac32:	bf00      	nop
 800ac34:	200007fc 	.word	0x200007fc
 800ac38:	200007d8 	.word	0x200007d8
 800ac3c:	e000ed04 	.word	0xe000ed04

0800ac40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d017      	beq.n	800ac82 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac52:	4b13      	ldr	r3, [pc, #76]	; (800aca0 <vTaskDelay+0x60>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00a      	beq.n	800ac70 <vTaskDelay+0x30>
	__asm volatile
 800ac5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac5e:	f383 8811 	msr	BASEPRI, r3
 800ac62:	f3bf 8f6f 	isb	sy
 800ac66:	f3bf 8f4f 	dsb	sy
 800ac6a:	60bb      	str	r3, [r7, #8]
}
 800ac6c:	bf00      	nop
 800ac6e:	e7fe      	b.n	800ac6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac70:	f000 f87c 	bl	800ad6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac74:	2100      	movs	r1, #0
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 fe18 	bl	800b8ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac7c:	f000 f884 	bl	800ad88 <xTaskResumeAll>
 800ac80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d107      	bne.n	800ac98 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ac88:	4b06      	ldr	r3, [pc, #24]	; (800aca4 <vTaskDelay+0x64>)
 800ac8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac8e:	601a      	str	r2, [r3, #0]
 800ac90:	f3bf 8f4f 	dsb	sy
 800ac94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac98:	bf00      	nop
 800ac9a:	3710      	adds	r7, #16
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	200007fc 	.word	0x200007fc
 800aca4:	e000ed04 	.word	0xe000ed04

0800aca8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b08a      	sub	sp, #40	; 0x28
 800acac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800acae:	2300      	movs	r3, #0
 800acb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800acb2:	2300      	movs	r3, #0
 800acb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800acb6:	463a      	mov	r2, r7
 800acb8:	1d39      	adds	r1, r7, #4
 800acba:	f107 0308 	add.w	r3, r7, #8
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7f6 f95c 	bl	8000f7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800acc4:	6839      	ldr	r1, [r7, #0]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	68ba      	ldr	r2, [r7, #8]
 800acca:	9202      	str	r2, [sp, #8]
 800accc:	9301      	str	r3, [sp, #4]
 800acce:	2300      	movs	r3, #0
 800acd0:	9300      	str	r3, [sp, #0]
 800acd2:	2300      	movs	r3, #0
 800acd4:	460a      	mov	r2, r1
 800acd6:	491f      	ldr	r1, [pc, #124]	; (800ad54 <vTaskStartScheduler+0xac>)
 800acd8:	481f      	ldr	r0, [pc, #124]	; (800ad58 <vTaskStartScheduler+0xb0>)
 800acda:	f7ff fcfd 	bl	800a6d8 <xTaskCreateStatic>
 800acde:	4603      	mov	r3, r0
 800ace0:	4a1e      	ldr	r2, [pc, #120]	; (800ad5c <vTaskStartScheduler+0xb4>)
 800ace2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ace4:	4b1d      	ldr	r3, [pc, #116]	; (800ad5c <vTaskStartScheduler+0xb4>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d002      	beq.n	800acf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800acec:	2301      	movs	r3, #1
 800acee:	617b      	str	r3, [r7, #20]
 800acf0:	e001      	b.n	800acf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800acf2:	2300      	movs	r3, #0
 800acf4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d118      	bne.n	800ad2e <vTaskStartScheduler+0x86>
	__asm volatile
 800acfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad00:	f383 8811 	msr	BASEPRI, r3
 800ad04:	f3bf 8f6f 	isb	sy
 800ad08:	f3bf 8f4f 	dsb	sy
 800ad0c:	613b      	str	r3, [r7, #16]
}
 800ad0e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad10:	4b13      	ldr	r3, [pc, #76]	; (800ad60 <vTaskStartScheduler+0xb8>)
 800ad12:	f04f 32ff 	mov.w	r2, #4294967295
 800ad16:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad18:	4b12      	ldr	r3, [pc, #72]	; (800ad64 <vTaskStartScheduler+0xbc>)
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad1e:	4b12      	ldr	r3, [pc, #72]	; (800ad68 <vTaskStartScheduler+0xc0>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ad24:	f7f6 f90c 	bl	8000f40 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad28:	f000 feb2 	bl	800ba90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad2c:	e00e      	b.n	800ad4c <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad34:	d10a      	bne.n	800ad4c <vTaskStartScheduler+0xa4>
	__asm volatile
 800ad36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad3a:	f383 8811 	msr	BASEPRI, r3
 800ad3e:	f3bf 8f6f 	isb	sy
 800ad42:	f3bf 8f4f 	dsb	sy
 800ad46:	60fb      	str	r3, [r7, #12]
}
 800ad48:	bf00      	nop
 800ad4a:	e7fe      	b.n	800ad4a <vTaskStartScheduler+0xa2>
}
 800ad4c:	bf00      	nop
 800ad4e:	3718      	adds	r7, #24
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	0801dbe0 	.word	0x0801dbe0
 800ad58:	0800b385 	.word	0x0800b385
 800ad5c:	200007f8 	.word	0x200007f8
 800ad60:	200007f4 	.word	0x200007f4
 800ad64:	200007e0 	.word	0x200007e0
 800ad68:	200007d8 	.word	0x200007d8

0800ad6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad70:	4b04      	ldr	r3, [pc, #16]	; (800ad84 <vTaskSuspendAll+0x18>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	3301      	adds	r3, #1
 800ad76:	4a03      	ldr	r2, [pc, #12]	; (800ad84 <vTaskSuspendAll+0x18>)
 800ad78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad7a:	bf00      	nop
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr
 800ad84:	200007fc 	.word	0x200007fc

0800ad88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b084      	sub	sp, #16
 800ad8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad92:	2300      	movs	r3, #0
 800ad94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad96:	4b41      	ldr	r3, [pc, #260]	; (800ae9c <xTaskResumeAll+0x114>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10a      	bne.n	800adb4 <xTaskResumeAll+0x2c>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	603b      	str	r3, [r7, #0]
}
 800adb0:	bf00      	nop
 800adb2:	e7fe      	b.n	800adb2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800adb4:	f000 ff0e 	bl	800bbd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800adb8:	4b38      	ldr	r3, [pc, #224]	; (800ae9c <xTaskResumeAll+0x114>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3b01      	subs	r3, #1
 800adbe:	4a37      	ldr	r2, [pc, #220]	; (800ae9c <xTaskResumeAll+0x114>)
 800adc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adc2:	4b36      	ldr	r3, [pc, #216]	; (800ae9c <xTaskResumeAll+0x114>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d161      	bne.n	800ae8e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800adca:	4b35      	ldr	r3, [pc, #212]	; (800aea0 <xTaskResumeAll+0x118>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d05d      	beq.n	800ae8e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800add2:	e02e      	b.n	800ae32 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800add4:	4b33      	ldr	r3, [pc, #204]	; (800aea4 <xTaskResumeAll+0x11c>)
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	68db      	ldr	r3, [r3, #12]
 800adda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	3318      	adds	r3, #24
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7fe fe1d 	bl	8009a20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3304      	adds	r3, #4
 800adea:	4618      	mov	r0, r3
 800adec:	f7fe fe18 	bl	8009a20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adf4:	2201      	movs	r2, #1
 800adf6:	409a      	lsls	r2, r3
 800adf8:	4b2b      	ldr	r3, [pc, #172]	; (800aea8 <xTaskResumeAll+0x120>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	4313      	orrs	r3, r2
 800adfe:	4a2a      	ldr	r2, [pc, #168]	; (800aea8 <xTaskResumeAll+0x120>)
 800ae00:	6013      	str	r3, [r2, #0]
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae06:	4613      	mov	r3, r2
 800ae08:	009b      	lsls	r3, r3, #2
 800ae0a:	4413      	add	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4a27      	ldr	r2, [pc, #156]	; (800aeac <xTaskResumeAll+0x124>)
 800ae10:	441a      	add	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3304      	adds	r3, #4
 800ae16:	4619      	mov	r1, r3
 800ae18:	4610      	mov	r0, r2
 800ae1a:	f7fe fda4 	bl	8009966 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae22:	4b23      	ldr	r3, [pc, #140]	; (800aeb0 <xTaskResumeAll+0x128>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d302      	bcc.n	800ae32 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800ae2c:	4b21      	ldr	r3, [pc, #132]	; (800aeb4 <xTaskResumeAll+0x12c>)
 800ae2e:	2201      	movs	r2, #1
 800ae30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae32:	4b1c      	ldr	r3, [pc, #112]	; (800aea4 <xTaskResumeAll+0x11c>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d1cc      	bne.n	800add4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d001      	beq.n	800ae44 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae40:	f000 fb58 	bl	800b4f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae44:	4b1c      	ldr	r3, [pc, #112]	; (800aeb8 <xTaskResumeAll+0x130>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d010      	beq.n	800ae72 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae50:	f000 f846 	bl	800aee0 <xTaskIncrementTick>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d002      	beq.n	800ae60 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800ae5a:	4b16      	ldr	r3, [pc, #88]	; (800aeb4 <xTaskResumeAll+0x12c>)
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	3b01      	subs	r3, #1
 800ae64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d1f1      	bne.n	800ae50 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800ae6c:	4b12      	ldr	r3, [pc, #72]	; (800aeb8 <xTaskResumeAll+0x130>)
 800ae6e:	2200      	movs	r2, #0
 800ae70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae72:	4b10      	ldr	r3, [pc, #64]	; (800aeb4 <xTaskResumeAll+0x12c>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d009      	beq.n	800ae8e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae7e:	4b0f      	ldr	r3, [pc, #60]	; (800aebc <xTaskResumeAll+0x134>)
 800ae80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae84:	601a      	str	r2, [r3, #0]
 800ae86:	f3bf 8f4f 	dsb	sy
 800ae8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae8e:	f000 fed1 	bl	800bc34 <vPortExitCritical>

	return xAlreadyYielded;
 800ae92:	68bb      	ldr	r3, [r7, #8]
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	200007fc 	.word	0x200007fc
 800aea0:	200007d4 	.word	0x200007d4
 800aea4:	20000794 	.word	0x20000794
 800aea8:	200007dc 	.word	0x200007dc
 800aeac:	200006d8 	.word	0x200006d8
 800aeb0:	200006d4 	.word	0x200006d4
 800aeb4:	200007e8 	.word	0x200007e8
 800aeb8:	200007e4 	.word	0x200007e4
 800aebc:	e000ed04 	.word	0xe000ed04

0800aec0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aec6:	4b05      	ldr	r3, [pc, #20]	; (800aedc <xTaskGetTickCount+0x1c>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aecc:	687b      	ldr	r3, [r7, #4]
}
 800aece:	4618      	mov	r0, r3
 800aed0:	370c      	adds	r7, #12
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	200007d8 	.word	0x200007d8

0800aee0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aee6:	2300      	movs	r3, #0
 800aee8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aeea:	4b52      	ldr	r3, [pc, #328]	; (800b034 <xTaskIncrementTick+0x154>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f040 8094 	bne.w	800b01c <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aef4:	4b50      	ldr	r3, [pc, #320]	; (800b038 <xTaskIncrementTick+0x158>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	3301      	adds	r3, #1
 800aefa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aefc:	4a4e      	ldr	r2, [pc, #312]	; (800b038 <xTaskIncrementTick+0x158>)
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d120      	bne.n	800af4a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800af08:	4b4c      	ldr	r3, [pc, #304]	; (800b03c <xTaskIncrementTick+0x15c>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d00a      	beq.n	800af28 <xTaskIncrementTick+0x48>
	__asm volatile
 800af12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af16:	f383 8811 	msr	BASEPRI, r3
 800af1a:	f3bf 8f6f 	isb	sy
 800af1e:	f3bf 8f4f 	dsb	sy
 800af22:	603b      	str	r3, [r7, #0]
}
 800af24:	bf00      	nop
 800af26:	e7fe      	b.n	800af26 <xTaskIncrementTick+0x46>
 800af28:	4b44      	ldr	r3, [pc, #272]	; (800b03c <xTaskIncrementTick+0x15c>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	60fb      	str	r3, [r7, #12]
 800af2e:	4b44      	ldr	r3, [pc, #272]	; (800b040 <xTaskIncrementTick+0x160>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a42      	ldr	r2, [pc, #264]	; (800b03c <xTaskIncrementTick+0x15c>)
 800af34:	6013      	str	r3, [r2, #0]
 800af36:	4a42      	ldr	r2, [pc, #264]	; (800b040 <xTaskIncrementTick+0x160>)
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6013      	str	r3, [r2, #0]
 800af3c:	4b41      	ldr	r3, [pc, #260]	; (800b044 <xTaskIncrementTick+0x164>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	3301      	adds	r3, #1
 800af42:	4a40      	ldr	r2, [pc, #256]	; (800b044 <xTaskIncrementTick+0x164>)
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	f000 fad5 	bl	800b4f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800af4a:	4b3f      	ldr	r3, [pc, #252]	; (800b048 <xTaskIncrementTick+0x168>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	429a      	cmp	r2, r3
 800af52:	d348      	bcc.n	800afe6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af54:	4b39      	ldr	r3, [pc, #228]	; (800b03c <xTaskIncrementTick+0x15c>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d104      	bne.n	800af68 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af5e:	4b3a      	ldr	r3, [pc, #232]	; (800b048 <xTaskIncrementTick+0x168>)
 800af60:	f04f 32ff 	mov.w	r2, #4294967295
 800af64:	601a      	str	r2, [r3, #0]
					break;
 800af66:	e03e      	b.n	800afe6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af68:	4b34      	ldr	r3, [pc, #208]	; (800b03c <xTaskIncrementTick+0x15c>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d203      	bcs.n	800af88 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af80:	4a31      	ldr	r2, [pc, #196]	; (800b048 <xTaskIncrementTick+0x168>)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af86:	e02e      	b.n	800afe6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	3304      	adds	r3, #4
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7fe fd47 	bl	8009a20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af96:	2b00      	cmp	r3, #0
 800af98:	d004      	beq.n	800afa4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	3318      	adds	r3, #24
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fe fd3e 	bl	8009a20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afa8:	2201      	movs	r2, #1
 800afaa:	409a      	lsls	r2, r3
 800afac:	4b27      	ldr	r3, [pc, #156]	; (800b04c <xTaskIncrementTick+0x16c>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	4a26      	ldr	r2, [pc, #152]	; (800b04c <xTaskIncrementTick+0x16c>)
 800afb4:	6013      	str	r3, [r2, #0]
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afba:	4613      	mov	r3, r2
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	4413      	add	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4a23      	ldr	r2, [pc, #140]	; (800b050 <xTaskIncrementTick+0x170>)
 800afc4:	441a      	add	r2, r3
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	3304      	adds	r3, #4
 800afca:	4619      	mov	r1, r3
 800afcc:	4610      	mov	r0, r2
 800afce:	f7fe fcca 	bl	8009966 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afd6:	4b1f      	ldr	r3, [pc, #124]	; (800b054 <xTaskIncrementTick+0x174>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afdc:	429a      	cmp	r2, r3
 800afde:	d3b9      	bcc.n	800af54 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800afe0:	2301      	movs	r3, #1
 800afe2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afe4:	e7b6      	b.n	800af54 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800afe6:	4b1b      	ldr	r3, [pc, #108]	; (800b054 <xTaskIncrementTick+0x174>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afec:	4918      	ldr	r1, [pc, #96]	; (800b050 <xTaskIncrementTick+0x170>)
 800afee:	4613      	mov	r3, r2
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	4413      	add	r3, r2
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	440b      	add	r3, r1
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2b01      	cmp	r3, #1
 800affc:	d901      	bls.n	800b002 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800affe:	2301      	movs	r3, #1
 800b000:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800b002:	4b15      	ldr	r3, [pc, #84]	; (800b058 <xTaskIncrementTick+0x178>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d101      	bne.n	800b00e <xTaskIncrementTick+0x12e>
			{
				vApplicationTickHook();
 800b00a:	f7f5 ffaf 	bl	8000f6c <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b00e:	4b13      	ldr	r3, [pc, #76]	; (800b05c <xTaskIncrementTick+0x17c>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d009      	beq.n	800b02a <xTaskIncrementTick+0x14a>
			{
				xSwitchRequired = pdTRUE;
 800b016:	2301      	movs	r3, #1
 800b018:	617b      	str	r3, [r7, #20]
 800b01a:	e006      	b.n	800b02a <xTaskIncrementTick+0x14a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b01c:	4b0e      	ldr	r3, [pc, #56]	; (800b058 <xTaskIncrementTick+0x178>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	3301      	adds	r3, #1
 800b022:	4a0d      	ldr	r2, [pc, #52]	; (800b058 <xTaskIncrementTick+0x178>)
 800b024:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800b026:	f7f5 ffa1 	bl	8000f6c <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800b02a:	697b      	ldr	r3, [r7, #20]
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3718      	adds	r7, #24
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}
 800b034:	200007fc 	.word	0x200007fc
 800b038:	200007d8 	.word	0x200007d8
 800b03c:	2000078c 	.word	0x2000078c
 800b040:	20000790 	.word	0x20000790
 800b044:	200007ec 	.word	0x200007ec
 800b048:	200007f4 	.word	0x200007f4
 800b04c:	200007dc 	.word	0x200007dc
 800b050:	200006d8 	.word	0x200006d8
 800b054:	200006d4 	.word	0x200006d4
 800b058:	200007e4 	.word	0x200007e4
 800b05c:	200007e8 	.word	0x200007e8

0800b060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b086      	sub	sp, #24
 800b064:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b066:	4b3b      	ldr	r3, [pc, #236]	; (800b154 <vTaskSwitchContext+0xf4>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d003      	beq.n	800b076 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b06e:	4b3a      	ldr	r3, [pc, #232]	; (800b158 <vTaskSwitchContext+0xf8>)
 800b070:	2201      	movs	r2, #1
 800b072:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b074:	e069      	b.n	800b14a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 800b076:	4b38      	ldr	r3, [pc, #224]	; (800b158 <vTaskSwitchContext+0xf8>)
 800b078:	2200      	movs	r2, #0
 800b07a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800b07c:	f7f5 ff67 	bl	8000f4e <getRunTimeCounterValue>
 800b080:	4603      	mov	r3, r0
 800b082:	4a36      	ldr	r2, [pc, #216]	; (800b15c <vTaskSwitchContext+0xfc>)
 800b084:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800b086:	4b35      	ldr	r3, [pc, #212]	; (800b15c <vTaskSwitchContext+0xfc>)
 800b088:	681a      	ldr	r2, [r3, #0]
 800b08a:	4b35      	ldr	r3, [pc, #212]	; (800b160 <vTaskSwitchContext+0x100>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	429a      	cmp	r2, r3
 800b090:	d909      	bls.n	800b0a6 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800b092:	4b34      	ldr	r3, [pc, #208]	; (800b164 <vTaskSwitchContext+0x104>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800b098:	4a30      	ldr	r2, [pc, #192]	; (800b15c <vTaskSwitchContext+0xfc>)
 800b09a:	6810      	ldr	r0, [r2, #0]
 800b09c:	4a30      	ldr	r2, [pc, #192]	; (800b160 <vTaskSwitchContext+0x100>)
 800b09e:	6812      	ldr	r2, [r2, #0]
 800b0a0:	1a82      	subs	r2, r0, r2
 800b0a2:	440a      	add	r2, r1
 800b0a4:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800b0a6:	4b2d      	ldr	r3, [pc, #180]	; (800b15c <vTaskSwitchContext+0xfc>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a2d      	ldr	r2, [pc, #180]	; (800b160 <vTaskSwitchContext+0x100>)
 800b0ac:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b0ae:	4b2d      	ldr	r3, [pc, #180]	; (800b164 <vTaskSwitchContext+0x104>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	4b2b      	ldr	r3, [pc, #172]	; (800b164 <vTaskSwitchContext+0x104>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d808      	bhi.n	800b0d0 <vTaskSwitchContext+0x70>
 800b0be:	4b29      	ldr	r3, [pc, #164]	; (800b164 <vTaskSwitchContext+0x104>)
 800b0c0:	681a      	ldr	r2, [r3, #0]
 800b0c2:	4b28      	ldr	r3, [pc, #160]	; (800b164 <vTaskSwitchContext+0x104>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	3334      	adds	r3, #52	; 0x34
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	4610      	mov	r0, r2
 800b0cc:	f005 f9a0 	bl	8010410 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0d0:	4b25      	ldr	r3, [pc, #148]	; (800b168 <vTaskSwitchContext+0x108>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	fab3 f383 	clz	r3, r3
 800b0dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b0de:	7afb      	ldrb	r3, [r7, #11]
 800b0e0:	f1c3 031f 	rsb	r3, r3, #31
 800b0e4:	617b      	str	r3, [r7, #20]
 800b0e6:	4921      	ldr	r1, [pc, #132]	; (800b16c <vTaskSwitchContext+0x10c>)
 800b0e8:	697a      	ldr	r2, [r7, #20]
 800b0ea:	4613      	mov	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	4413      	add	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	440b      	add	r3, r1
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d10a      	bne.n	800b110 <vTaskSwitchContext+0xb0>
	__asm volatile
 800b0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0fe:	f383 8811 	msr	BASEPRI, r3
 800b102:	f3bf 8f6f 	isb	sy
 800b106:	f3bf 8f4f 	dsb	sy
 800b10a:	607b      	str	r3, [r7, #4]
}
 800b10c:	bf00      	nop
 800b10e:	e7fe      	b.n	800b10e <vTaskSwitchContext+0xae>
 800b110:	697a      	ldr	r2, [r7, #20]
 800b112:	4613      	mov	r3, r2
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4413      	add	r3, r2
 800b118:	009b      	lsls	r3, r3, #2
 800b11a:	4a14      	ldr	r2, [pc, #80]	; (800b16c <vTaskSwitchContext+0x10c>)
 800b11c:	4413      	add	r3, r2
 800b11e:	613b      	str	r3, [r7, #16]
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	685a      	ldr	r2, [r3, #4]
 800b126:	693b      	ldr	r3, [r7, #16]
 800b128:	605a      	str	r2, [r3, #4]
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	685a      	ldr	r2, [r3, #4]
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	3308      	adds	r3, #8
 800b132:	429a      	cmp	r2, r3
 800b134:	d104      	bne.n	800b140 <vTaskSwitchContext+0xe0>
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	685a      	ldr	r2, [r3, #4]
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	605a      	str	r2, [r3, #4]
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	4a07      	ldr	r2, [pc, #28]	; (800b164 <vTaskSwitchContext+0x104>)
 800b148:	6013      	str	r3, [r2, #0]
}
 800b14a:	bf00      	nop
 800b14c:	3718      	adds	r7, #24
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	200007fc 	.word	0x200007fc
 800b158:	200007e8 	.word	0x200007e8
 800b15c:	20000804 	.word	0x20000804
 800b160:	20000800 	.word	0x20000800
 800b164:	200006d4 	.word	0x200006d4
 800b168:	200007dc 	.word	0x200007dc
 800b16c:	200006d8 	.word	0x200006d8

0800b170 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d10a      	bne.n	800b196 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b184:	f383 8811 	msr	BASEPRI, r3
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	60fb      	str	r3, [r7, #12]
}
 800b192:	bf00      	nop
 800b194:	e7fe      	b.n	800b194 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b196:	4b07      	ldr	r3, [pc, #28]	; (800b1b4 <vTaskPlaceOnEventList+0x44>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	3318      	adds	r3, #24
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f7fe fc05 	bl	80099ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b1a4:	2101      	movs	r1, #1
 800b1a6:	6838      	ldr	r0, [r7, #0]
 800b1a8:	f000 fb80 	bl	800b8ac <prvAddCurrentTaskToDelayedList>
}
 800b1ac:	bf00      	nop
 800b1ae:	3710      	adds	r7, #16
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}
 800b1b4:	200006d4 	.word	0x200006d4

0800b1b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b086      	sub	sp, #24
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	68db      	ldr	r3, [r3, #12]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d10a      	bne.n	800b1e4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	60fb      	str	r3, [r7, #12]
}
 800b1e0:	bf00      	nop
 800b1e2:	e7fe      	b.n	800b1e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	3318      	adds	r3, #24
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f7fe fc19 	bl	8009a20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1ee:	4b1d      	ldr	r3, [pc, #116]	; (800b264 <xTaskRemoveFromEventList+0xac>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d11c      	bne.n	800b230 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	3304      	adds	r3, #4
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7fe fc10 	bl	8009a20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b204:	2201      	movs	r2, #1
 800b206:	409a      	lsls	r2, r3
 800b208:	4b17      	ldr	r3, [pc, #92]	; (800b268 <xTaskRemoveFromEventList+0xb0>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	4a16      	ldr	r2, [pc, #88]	; (800b268 <xTaskRemoveFromEventList+0xb0>)
 800b210:	6013      	str	r3, [r2, #0]
 800b212:	693b      	ldr	r3, [r7, #16]
 800b214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b216:	4613      	mov	r3, r2
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	4413      	add	r3, r2
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	4a13      	ldr	r2, [pc, #76]	; (800b26c <xTaskRemoveFromEventList+0xb4>)
 800b220:	441a      	add	r2, r3
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	3304      	adds	r3, #4
 800b226:	4619      	mov	r1, r3
 800b228:	4610      	mov	r0, r2
 800b22a:	f7fe fb9c 	bl	8009966 <vListInsertEnd>
 800b22e:	e005      	b.n	800b23c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	3318      	adds	r3, #24
 800b234:	4619      	mov	r1, r3
 800b236:	480e      	ldr	r0, [pc, #56]	; (800b270 <xTaskRemoveFromEventList+0xb8>)
 800b238:	f7fe fb95 	bl	8009966 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b240:	4b0c      	ldr	r3, [pc, #48]	; (800b274 <xTaskRemoveFromEventList+0xbc>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b246:	429a      	cmp	r2, r3
 800b248:	d905      	bls.n	800b256 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b24a:	2301      	movs	r3, #1
 800b24c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b24e:	4b0a      	ldr	r3, [pc, #40]	; (800b278 <xTaskRemoveFromEventList+0xc0>)
 800b250:	2201      	movs	r2, #1
 800b252:	601a      	str	r2, [r3, #0]
 800b254:	e001      	b.n	800b25a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b256:	2300      	movs	r3, #0
 800b258:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b25a:	697b      	ldr	r3, [r7, #20]
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3718      	adds	r7, #24
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	200007fc 	.word	0x200007fc
 800b268:	200007dc 	.word	0x200007dc
 800b26c:	200006d8 	.word	0x200006d8
 800b270:	20000794 	.word	0x20000794
 800b274:	200006d4 	.word	0x200006d4
 800b278:	200007e8 	.word	0x200007e8

0800b27c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b27c:	b480      	push	{r7}
 800b27e:	b083      	sub	sp, #12
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b284:	4b06      	ldr	r3, [pc, #24]	; (800b2a0 <vTaskInternalSetTimeOutState+0x24>)
 800b286:	681a      	ldr	r2, [r3, #0]
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b28c:	4b05      	ldr	r3, [pc, #20]	; (800b2a4 <vTaskInternalSetTimeOutState+0x28>)
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	605a      	str	r2, [r3, #4]
}
 800b294:	bf00      	nop
 800b296:	370c      	adds	r7, #12
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr
 800b2a0:	200007ec 	.word	0x200007ec
 800b2a4:	200007d8 	.word	0x200007d8

0800b2a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b088      	sub	sp, #32
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d10a      	bne.n	800b2ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	613b      	str	r3, [r7, #16]
}
 800b2ca:	bf00      	nop
 800b2cc:	e7fe      	b.n	800b2cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10a      	bne.n	800b2ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d8:	f383 8811 	msr	BASEPRI, r3
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	60fb      	str	r3, [r7, #12]
}
 800b2e6:	bf00      	nop
 800b2e8:	e7fe      	b.n	800b2e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b2ea:	f000 fc73 	bl	800bbd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b2ee:	4b1d      	ldr	r3, [pc, #116]	; (800b364 <xTaskCheckForTimeOut+0xbc>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	69ba      	ldr	r2, [r7, #24]
 800b2fa:	1ad3      	subs	r3, r2, r3
 800b2fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b306:	d102      	bne.n	800b30e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b308:	2300      	movs	r3, #0
 800b30a:	61fb      	str	r3, [r7, #28]
 800b30c:	e023      	b.n	800b356 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	4b15      	ldr	r3, [pc, #84]	; (800b368 <xTaskCheckForTimeOut+0xc0>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	429a      	cmp	r2, r3
 800b318:	d007      	beq.n	800b32a <xTaskCheckForTimeOut+0x82>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	69ba      	ldr	r2, [r7, #24]
 800b320:	429a      	cmp	r2, r3
 800b322:	d302      	bcc.n	800b32a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b324:	2301      	movs	r3, #1
 800b326:	61fb      	str	r3, [r7, #28]
 800b328:	e015      	b.n	800b356 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	697a      	ldr	r2, [r7, #20]
 800b330:	429a      	cmp	r2, r3
 800b332:	d20b      	bcs.n	800b34c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	681a      	ldr	r2, [r3, #0]
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	1ad2      	subs	r2, r2, r3
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f7ff ff9b 	bl	800b27c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b346:	2300      	movs	r3, #0
 800b348:	61fb      	str	r3, [r7, #28]
 800b34a:	e004      	b.n	800b356 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	2200      	movs	r2, #0
 800b350:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b352:	2301      	movs	r3, #1
 800b354:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b356:	f000 fc6d 	bl	800bc34 <vPortExitCritical>

	return xReturn;
 800b35a:	69fb      	ldr	r3, [r7, #28]
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3720      	adds	r7, #32
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	200007d8 	.word	0x200007d8
 800b368:	200007ec 	.word	0x200007ec

0800b36c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b36c:	b480      	push	{r7}
 800b36e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b370:	4b03      	ldr	r3, [pc, #12]	; (800b380 <vTaskMissedYield+0x14>)
 800b372:	2201      	movs	r2, #1
 800b374:	601a      	str	r2, [r3, #0]
}
 800b376:	bf00      	nop
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr
 800b380:	200007e8 	.word	0x200007e8

0800b384 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b38c:	f000 f854 	bl	800b438 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b390:	4b07      	ldr	r3, [pc, #28]	; (800b3b0 <prvIdleTask+0x2c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2b01      	cmp	r3, #1
 800b396:	d907      	bls.n	800b3a8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800b398:	4b06      	ldr	r3, [pc, #24]	; (800b3b4 <prvIdleTask+0x30>)
 800b39a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b39e:	601a      	str	r2, [r3, #0]
 800b3a0:	f3bf 8f4f 	dsb	sy
 800b3a4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800b3a8:	f7f5 fdd9 	bl	8000f5e <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800b3ac:	e7ee      	b.n	800b38c <prvIdleTask+0x8>
 800b3ae:	bf00      	nop
 800b3b0:	200006d8 	.word	0x200006d8
 800b3b4:	e000ed04 	.word	0xe000ed04

0800b3b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b082      	sub	sp, #8
 800b3bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b3be:	2300      	movs	r3, #0
 800b3c0:	607b      	str	r3, [r7, #4]
 800b3c2:	e00c      	b.n	800b3de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b3c4:	687a      	ldr	r2, [r7, #4]
 800b3c6:	4613      	mov	r3, r2
 800b3c8:	009b      	lsls	r3, r3, #2
 800b3ca:	4413      	add	r3, r2
 800b3cc:	009b      	lsls	r3, r3, #2
 800b3ce:	4a12      	ldr	r2, [pc, #72]	; (800b418 <prvInitialiseTaskLists+0x60>)
 800b3d0:	4413      	add	r3, r2
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f7fe fa9a 	bl	800990c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	3301      	adds	r3, #1
 800b3dc:	607b      	str	r3, [r7, #4]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2b06      	cmp	r3, #6
 800b3e2:	d9ef      	bls.n	800b3c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b3e4:	480d      	ldr	r0, [pc, #52]	; (800b41c <prvInitialiseTaskLists+0x64>)
 800b3e6:	f7fe fa91 	bl	800990c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b3ea:	480d      	ldr	r0, [pc, #52]	; (800b420 <prvInitialiseTaskLists+0x68>)
 800b3ec:	f7fe fa8e 	bl	800990c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b3f0:	480c      	ldr	r0, [pc, #48]	; (800b424 <prvInitialiseTaskLists+0x6c>)
 800b3f2:	f7fe fa8b 	bl	800990c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b3f6:	480c      	ldr	r0, [pc, #48]	; (800b428 <prvInitialiseTaskLists+0x70>)
 800b3f8:	f7fe fa88 	bl	800990c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b3fc:	480b      	ldr	r0, [pc, #44]	; (800b42c <prvInitialiseTaskLists+0x74>)
 800b3fe:	f7fe fa85 	bl	800990c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b402:	4b0b      	ldr	r3, [pc, #44]	; (800b430 <prvInitialiseTaskLists+0x78>)
 800b404:	4a05      	ldr	r2, [pc, #20]	; (800b41c <prvInitialiseTaskLists+0x64>)
 800b406:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b408:	4b0a      	ldr	r3, [pc, #40]	; (800b434 <prvInitialiseTaskLists+0x7c>)
 800b40a:	4a05      	ldr	r2, [pc, #20]	; (800b420 <prvInitialiseTaskLists+0x68>)
 800b40c:	601a      	str	r2, [r3, #0]
}
 800b40e:	bf00      	nop
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	200006d8 	.word	0x200006d8
 800b41c:	20000764 	.word	0x20000764
 800b420:	20000778 	.word	0x20000778
 800b424:	20000794 	.word	0x20000794
 800b428:	200007a8 	.word	0x200007a8
 800b42c:	200007c0 	.word	0x200007c0
 800b430:	2000078c 	.word	0x2000078c
 800b434:	20000790 	.word	0x20000790

0800b438 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b43e:	e019      	b.n	800b474 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b440:	f000 fbc8 	bl	800bbd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b444:	4b10      	ldr	r3, [pc, #64]	; (800b488 <prvCheckTasksWaitingTermination+0x50>)
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	3304      	adds	r3, #4
 800b450:	4618      	mov	r0, r3
 800b452:	f7fe fae5 	bl	8009a20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b456:	4b0d      	ldr	r3, [pc, #52]	; (800b48c <prvCheckTasksWaitingTermination+0x54>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	3b01      	subs	r3, #1
 800b45c:	4a0b      	ldr	r2, [pc, #44]	; (800b48c <prvCheckTasksWaitingTermination+0x54>)
 800b45e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b460:	4b0b      	ldr	r3, [pc, #44]	; (800b490 <prvCheckTasksWaitingTermination+0x58>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	3b01      	subs	r3, #1
 800b466:	4a0a      	ldr	r2, [pc, #40]	; (800b490 <prvCheckTasksWaitingTermination+0x58>)
 800b468:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b46a:	f000 fbe3 	bl	800bc34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 f810 	bl	800b494 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b474:	4b06      	ldr	r3, [pc, #24]	; (800b490 <prvCheckTasksWaitingTermination+0x58>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1e1      	bne.n	800b440 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b47c:	bf00      	nop
 800b47e:	bf00      	nop
 800b480:	3708      	adds	r7, #8
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}
 800b486:	bf00      	nop
 800b488:	200007a8 	.word	0x200007a8
 800b48c:	200007d4 	.word	0x200007d4
 800b490:	200007bc 	.word	0x200007bc

0800b494 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d108      	bne.n	800b4b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f000 fd84 	bl	800bfb8 <vPortFree>
				vPortFree( pxTCB );
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fd81 	bl	800bfb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b4b6:	e018      	b.n	800b4ea <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b4be:	2b01      	cmp	r3, #1
 800b4c0:	d103      	bne.n	800b4ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 fd78 	bl	800bfb8 <vPortFree>
	}
 800b4c8:	e00f      	b.n	800b4ea <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b4d0:	2b02      	cmp	r3, #2
 800b4d2:	d00a      	beq.n	800b4ea <prvDeleteTCB+0x56>
	__asm volatile
 800b4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d8:	f383 8811 	msr	BASEPRI, r3
 800b4dc:	f3bf 8f6f 	isb	sy
 800b4e0:	f3bf 8f4f 	dsb	sy
 800b4e4:	60fb      	str	r3, [r7, #12]
}
 800b4e6:	bf00      	nop
 800b4e8:	e7fe      	b.n	800b4e8 <prvDeleteTCB+0x54>
	}
 800b4ea:	bf00      	nop
 800b4ec:	3710      	adds	r7, #16
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
	...

0800b4f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4fa:	4b0c      	ldr	r3, [pc, #48]	; (800b52c <prvResetNextTaskUnblockTime+0x38>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d104      	bne.n	800b50e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b504:	4b0a      	ldr	r3, [pc, #40]	; (800b530 <prvResetNextTaskUnblockTime+0x3c>)
 800b506:	f04f 32ff 	mov.w	r2, #4294967295
 800b50a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b50c:	e008      	b.n	800b520 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b50e:	4b07      	ldr	r3, [pc, #28]	; (800b52c <prvResetNextTaskUnblockTime+0x38>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	68db      	ldr	r3, [r3, #12]
 800b516:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	4a04      	ldr	r2, [pc, #16]	; (800b530 <prvResetNextTaskUnblockTime+0x3c>)
 800b51e:	6013      	str	r3, [r2, #0]
}
 800b520:	bf00      	nop
 800b522:	370c      	adds	r7, #12
 800b524:	46bd      	mov	sp, r7
 800b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52a:	4770      	bx	lr
 800b52c:	2000078c 	.word	0x2000078c
 800b530:	200007f4 	.word	0x200007f4

0800b534 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b534:	b480      	push	{r7}
 800b536:	b083      	sub	sp, #12
 800b538:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b53a:	4b0b      	ldr	r3, [pc, #44]	; (800b568 <xTaskGetSchedulerState+0x34>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d102      	bne.n	800b548 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b542:	2301      	movs	r3, #1
 800b544:	607b      	str	r3, [r7, #4]
 800b546:	e008      	b.n	800b55a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b548:	4b08      	ldr	r3, [pc, #32]	; (800b56c <xTaskGetSchedulerState+0x38>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d102      	bne.n	800b556 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b550:	2302      	movs	r3, #2
 800b552:	607b      	str	r3, [r7, #4]
 800b554:	e001      	b.n	800b55a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b556:	2300      	movs	r3, #0
 800b558:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b55a:	687b      	ldr	r3, [r7, #4]
	}
 800b55c:	4618      	mov	r0, r3
 800b55e:	370c      	adds	r7, #12
 800b560:	46bd      	mov	sp, r7
 800b562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b566:	4770      	bx	lr
 800b568:	200007e0 	.word	0x200007e0
 800b56c:	200007fc 	.word	0x200007fc

0800b570 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b57c:	2300      	movs	r3, #0
 800b57e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d05e      	beq.n	800b644 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b58a:	4b31      	ldr	r3, [pc, #196]	; (800b650 <xTaskPriorityInherit+0xe0>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b590:	429a      	cmp	r2, r3
 800b592:	d24e      	bcs.n	800b632 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	699b      	ldr	r3, [r3, #24]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	db06      	blt.n	800b5aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b59c:	4b2c      	ldr	r3, [pc, #176]	; (800b650 <xTaskPriorityInherit+0xe0>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5a2:	f1c3 0207 	rsb	r2, r3, #7
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	6959      	ldr	r1, [r3, #20]
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b2:	4613      	mov	r3, r2
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	4413      	add	r3, r2
 800b5b8:	009b      	lsls	r3, r3, #2
 800b5ba:	4a26      	ldr	r2, [pc, #152]	; (800b654 <xTaskPriorityInherit+0xe4>)
 800b5bc:	4413      	add	r3, r2
 800b5be:	4299      	cmp	r1, r3
 800b5c0:	d12f      	bne.n	800b622 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	3304      	adds	r3, #4
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7fe fa2a 	bl	8009a20 <uxListRemove>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d10a      	bne.n	800b5e8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b5dc:	43da      	mvns	r2, r3
 800b5de:	4b1e      	ldr	r3, [pc, #120]	; (800b658 <xTaskPriorityInherit+0xe8>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4013      	ands	r3, r2
 800b5e4:	4a1c      	ldr	r2, [pc, #112]	; (800b658 <xTaskPriorityInherit+0xe8>)
 800b5e6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b5e8:	4b19      	ldr	r3, [pc, #100]	; (800b650 <xTaskPriorityInherit+0xe0>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	409a      	lsls	r2, r3
 800b5fa:	4b17      	ldr	r3, [pc, #92]	; (800b658 <xTaskPriorityInherit+0xe8>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	4a15      	ldr	r2, [pc, #84]	; (800b658 <xTaskPriorityInherit+0xe8>)
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b608:	4613      	mov	r3, r2
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	4413      	add	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4a10      	ldr	r2, [pc, #64]	; (800b654 <xTaskPriorityInherit+0xe4>)
 800b612:	441a      	add	r2, r3
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	3304      	adds	r3, #4
 800b618:	4619      	mov	r1, r3
 800b61a:	4610      	mov	r0, r2
 800b61c:	f7fe f9a3 	bl	8009966 <vListInsertEnd>
 800b620:	e004      	b.n	800b62c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b622:	4b0b      	ldr	r3, [pc, #44]	; (800b650 <xTaskPriorityInherit+0xe0>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b62c:	2301      	movs	r3, #1
 800b62e:	60fb      	str	r3, [r7, #12]
 800b630:	e008      	b.n	800b644 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b636:	4b06      	ldr	r3, [pc, #24]	; (800b650 <xTaskPriorityInherit+0xe0>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d201      	bcs.n	800b644 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b640:	2301      	movs	r3, #1
 800b642:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b644:	68fb      	ldr	r3, [r7, #12]
	}
 800b646:	4618      	mov	r0, r3
 800b648:	3710      	adds	r7, #16
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	200006d4 	.word	0x200006d4
 800b654:	200006d8 	.word	0x200006d8
 800b658:	200007dc 	.word	0x200007dc

0800b65c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b086      	sub	sp, #24
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b668:	2300      	movs	r3, #0
 800b66a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d06e      	beq.n	800b750 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b672:	4b3a      	ldr	r3, [pc, #232]	; (800b75c <xTaskPriorityDisinherit+0x100>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	693a      	ldr	r2, [r7, #16]
 800b678:	429a      	cmp	r2, r3
 800b67a:	d00a      	beq.n	800b692 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	60fb      	str	r3, [r7, #12]
}
 800b68e:	bf00      	nop
 800b690:	e7fe      	b.n	800b690 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b696:	2b00      	cmp	r3, #0
 800b698:	d10a      	bne.n	800b6b0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	60bb      	str	r3, [r7, #8]
}
 800b6ac:	bf00      	nop
 800b6ae:	e7fe      	b.n	800b6ae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6b4:	1e5a      	subs	r2, r3, #1
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	d044      	beq.n	800b750 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d140      	bne.n	800b750 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	3304      	adds	r3, #4
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f7fe f9a4 	bl	8009a20 <uxListRemove>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d115      	bne.n	800b70a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6e2:	491f      	ldr	r1, [pc, #124]	; (800b760 <xTaskPriorityDisinherit+0x104>)
 800b6e4:	4613      	mov	r3, r2
 800b6e6:	009b      	lsls	r3, r3, #2
 800b6e8:	4413      	add	r3, r2
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	440b      	add	r3, r1
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d10a      	bne.n	800b70a <xTaskPriorityDisinherit+0xae>
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b6fe:	43da      	mvns	r2, r3
 800b700:	4b18      	ldr	r3, [pc, #96]	; (800b764 <xTaskPriorityDisinherit+0x108>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4013      	ands	r3, r2
 800b706:	4a17      	ldr	r2, [pc, #92]	; (800b764 <xTaskPriorityDisinherit+0x108>)
 800b708:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b716:	f1c3 0207 	rsb	r2, r3, #7
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b722:	2201      	movs	r2, #1
 800b724:	409a      	lsls	r2, r3
 800b726:	4b0f      	ldr	r3, [pc, #60]	; (800b764 <xTaskPriorityDisinherit+0x108>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	4313      	orrs	r3, r2
 800b72c:	4a0d      	ldr	r2, [pc, #52]	; (800b764 <xTaskPriorityDisinherit+0x108>)
 800b72e:	6013      	str	r3, [r2, #0]
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b734:	4613      	mov	r3, r2
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	4413      	add	r3, r2
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4a08      	ldr	r2, [pc, #32]	; (800b760 <xTaskPriorityDisinherit+0x104>)
 800b73e:	441a      	add	r2, r3
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	3304      	adds	r3, #4
 800b744:	4619      	mov	r1, r3
 800b746:	4610      	mov	r0, r2
 800b748:	f7fe f90d 	bl	8009966 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b74c:	2301      	movs	r3, #1
 800b74e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b750:	697b      	ldr	r3, [r7, #20]
	}
 800b752:	4618      	mov	r0, r3
 800b754:	3718      	adds	r7, #24
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	200006d4 	.word	0x200006d4
 800b760:	200006d8 	.word	0x200006d8
 800b764:	200007dc 	.word	0x200007dc

0800b768 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b088      	sub	sp, #32
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b776:	2301      	movs	r3, #1
 800b778:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d077      	beq.n	800b870 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b780:	69bb      	ldr	r3, [r7, #24]
 800b782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10a      	bne.n	800b79e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78c:	f383 8811 	msr	BASEPRI, r3
 800b790:	f3bf 8f6f 	isb	sy
 800b794:	f3bf 8f4f 	dsb	sy
 800b798:	60fb      	str	r3, [r7, #12]
}
 800b79a:	bf00      	nop
 800b79c:	e7fe      	b.n	800b79c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b79e:	69bb      	ldr	r3, [r7, #24]
 800b7a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d902      	bls.n	800b7ae <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	61fb      	str	r3, [r7, #28]
 800b7ac:	e002      	b.n	800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7b2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b7b4:	69bb      	ldr	r3, [r7, #24]
 800b7b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7b8:	69fa      	ldr	r2, [r7, #28]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d058      	beq.n	800b870 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b7be:	69bb      	ldr	r3, [r7, #24]
 800b7c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7c2:	697a      	ldr	r2, [r7, #20]
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d153      	bne.n	800b870 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b7c8:	4b2b      	ldr	r3, [pc, #172]	; (800b878 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d10a      	bne.n	800b7e8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d6:	f383 8811 	msr	BASEPRI, r3
 800b7da:	f3bf 8f6f 	isb	sy
 800b7de:	f3bf 8f4f 	dsb	sy
 800b7e2:	60bb      	str	r3, [r7, #8]
}
 800b7e4:	bf00      	nop
 800b7e6:	e7fe      	b.n	800b7e6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b7e8:	69bb      	ldr	r3, [r7, #24]
 800b7ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	69fa      	ldr	r2, [r7, #28]
 800b7f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	699b      	ldr	r3, [r3, #24]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	db04      	blt.n	800b806 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	f1c3 0207 	rsb	r2, r3, #7
 800b802:	69bb      	ldr	r3, [r7, #24]
 800b804:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b806:	69bb      	ldr	r3, [r7, #24]
 800b808:	6959      	ldr	r1, [r3, #20]
 800b80a:	693a      	ldr	r2, [r7, #16]
 800b80c:	4613      	mov	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	4a19      	ldr	r2, [pc, #100]	; (800b87c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b816:	4413      	add	r3, r2
 800b818:	4299      	cmp	r1, r3
 800b81a:	d129      	bne.n	800b870 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	3304      	adds	r3, #4
 800b820:	4618      	mov	r0, r3
 800b822:	f7fe f8fd 	bl	8009a20 <uxListRemove>
 800b826:	4603      	mov	r3, r0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10a      	bne.n	800b842 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b830:	2201      	movs	r2, #1
 800b832:	fa02 f303 	lsl.w	r3, r2, r3
 800b836:	43da      	mvns	r2, r3
 800b838:	4b11      	ldr	r3, [pc, #68]	; (800b880 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4013      	ands	r3, r2
 800b83e:	4a10      	ldr	r2, [pc, #64]	; (800b880 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b840:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b846:	2201      	movs	r2, #1
 800b848:	409a      	lsls	r2, r3
 800b84a:	4b0d      	ldr	r3, [pc, #52]	; (800b880 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4313      	orrs	r3, r2
 800b850:	4a0b      	ldr	r2, [pc, #44]	; (800b880 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b852:	6013      	str	r3, [r2, #0]
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b858:	4613      	mov	r3, r2
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	4413      	add	r3, r2
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	4a06      	ldr	r2, [pc, #24]	; (800b87c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b862:	441a      	add	r2, r3
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	3304      	adds	r3, #4
 800b868:	4619      	mov	r1, r3
 800b86a:	4610      	mov	r0, r2
 800b86c:	f7fe f87b 	bl	8009966 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b870:	bf00      	nop
 800b872:	3720      	adds	r7, #32
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	200006d4 	.word	0x200006d4
 800b87c:	200006d8 	.word	0x200006d8
 800b880:	200007dc 	.word	0x200007dc

0800b884 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b884:	b480      	push	{r7}
 800b886:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b888:	4b07      	ldr	r3, [pc, #28]	; (800b8a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d004      	beq.n	800b89a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b890:	4b05      	ldr	r3, [pc, #20]	; (800b8a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b896:	3201      	adds	r2, #1
 800b898:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b89a:	4b03      	ldr	r3, [pc, #12]	; (800b8a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b89c:	681b      	ldr	r3, [r3, #0]
	}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr
 800b8a8:	200006d4 	.word	0x200006d4

0800b8ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b084      	sub	sp, #16
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
 800b8b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b8b6:	4b29      	ldr	r3, [pc, #164]	; (800b95c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8bc:	4b28      	ldr	r3, [pc, #160]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	3304      	adds	r3, #4
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fe f8ac 	bl	8009a20 <uxListRemove>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10b      	bne.n	800b8e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b8ce:	4b24      	ldr	r3, [pc, #144]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8da:	43da      	mvns	r2, r3
 800b8dc:	4b21      	ldr	r3, [pc, #132]	; (800b964 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4013      	ands	r3, r2
 800b8e2:	4a20      	ldr	r2, [pc, #128]	; (800b964 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b8e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8ec:	d10a      	bne.n	800b904 <prvAddCurrentTaskToDelayedList+0x58>
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d007      	beq.n	800b904 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8f4:	4b1a      	ldr	r3, [pc, #104]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	3304      	adds	r3, #4
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	481a      	ldr	r0, [pc, #104]	; (800b968 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b8fe:	f7fe f832 	bl	8009966 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b902:	e026      	b.n	800b952 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b904:	68fa      	ldr	r2, [r7, #12]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	4413      	add	r3, r2
 800b90a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b90c:	4b14      	ldr	r3, [pc, #80]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68ba      	ldr	r2, [r7, #8]
 800b912:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b914:	68ba      	ldr	r2, [r7, #8]
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	429a      	cmp	r2, r3
 800b91a:	d209      	bcs.n	800b930 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b91c:	4b13      	ldr	r3, [pc, #76]	; (800b96c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	4b0f      	ldr	r3, [pc, #60]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	3304      	adds	r3, #4
 800b926:	4619      	mov	r1, r3
 800b928:	4610      	mov	r0, r2
 800b92a:	f7fe f840 	bl	80099ae <vListInsert>
}
 800b92e:	e010      	b.n	800b952 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b930:	4b0f      	ldr	r3, [pc, #60]	; (800b970 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	4b0a      	ldr	r3, [pc, #40]	; (800b960 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	3304      	adds	r3, #4
 800b93a:	4619      	mov	r1, r3
 800b93c:	4610      	mov	r0, r2
 800b93e:	f7fe f836 	bl	80099ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b942:	4b0c      	ldr	r3, [pc, #48]	; (800b974 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	68ba      	ldr	r2, [r7, #8]
 800b948:	429a      	cmp	r2, r3
 800b94a:	d202      	bcs.n	800b952 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b94c:	4a09      	ldr	r2, [pc, #36]	; (800b974 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	6013      	str	r3, [r2, #0]
}
 800b952:	bf00      	nop
 800b954:	3710      	adds	r7, #16
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	200007d8 	.word	0x200007d8
 800b960:	200006d4 	.word	0x200006d4
 800b964:	200007dc 	.word	0x200007dc
 800b968:	200007c0 	.word	0x200007c0
 800b96c:	20000790 	.word	0x20000790
 800b970:	2000078c 	.word	0x2000078c
 800b974:	200007f4 	.word	0x200007f4

0800b978 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	60b9      	str	r1, [r7, #8]
 800b982:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	3b04      	subs	r3, #4
 800b988:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b990:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	3b04      	subs	r3, #4
 800b996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	f023 0201 	bic.w	r2, r3, #1
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	3b04      	subs	r3, #4
 800b9a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b9a8:	4a0c      	ldr	r2, [pc, #48]	; (800b9dc <pxPortInitialiseStack+0x64>)
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	3b14      	subs	r3, #20
 800b9b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3b04      	subs	r3, #4
 800b9be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	f06f 0202 	mvn.w	r2, #2
 800b9c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	3b20      	subs	r3, #32
 800b9cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3714      	adds	r7, #20
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr
 800b9dc:	0800b9e1 	.word	0x0800b9e1

0800b9e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b085      	sub	sp, #20
 800b9e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b9ea:	4b12      	ldr	r3, [pc, #72]	; (800ba34 <prvTaskExitError+0x54>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9f2:	d00a      	beq.n	800ba0a <prvTaskExitError+0x2a>
	__asm volatile
 800b9f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f8:	f383 8811 	msr	BASEPRI, r3
 800b9fc:	f3bf 8f6f 	isb	sy
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	60fb      	str	r3, [r7, #12]
}
 800ba06:	bf00      	nop
 800ba08:	e7fe      	b.n	800ba08 <prvTaskExitError+0x28>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0e:	f383 8811 	msr	BASEPRI, r3
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	60bb      	str	r3, [r7, #8]
}
 800ba1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ba1e:	bf00      	nop
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d0fc      	beq.n	800ba20 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ba26:	bf00      	nop
 800ba28:	bf00      	nop
 800ba2a:	3714      	adds	r7, #20
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr
 800ba34:	20000020 	.word	0x20000020
	...

0800ba40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ba40:	4b07      	ldr	r3, [pc, #28]	; (800ba60 <pxCurrentTCBConst2>)
 800ba42:	6819      	ldr	r1, [r3, #0]
 800ba44:	6808      	ldr	r0, [r1, #0]
 800ba46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4a:	f380 8809 	msr	PSP, r0
 800ba4e:	f3bf 8f6f 	isb	sy
 800ba52:	f04f 0000 	mov.w	r0, #0
 800ba56:	f380 8811 	msr	BASEPRI, r0
 800ba5a:	4770      	bx	lr
 800ba5c:	f3af 8000 	nop.w

0800ba60 <pxCurrentTCBConst2>:
 800ba60:	200006d4 	.word	0x200006d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ba64:	bf00      	nop
 800ba66:	bf00      	nop

0800ba68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ba68:	4808      	ldr	r0, [pc, #32]	; (800ba8c <prvPortStartFirstTask+0x24>)
 800ba6a:	6800      	ldr	r0, [r0, #0]
 800ba6c:	6800      	ldr	r0, [r0, #0]
 800ba6e:	f380 8808 	msr	MSP, r0
 800ba72:	f04f 0000 	mov.w	r0, #0
 800ba76:	f380 8814 	msr	CONTROL, r0
 800ba7a:	b662      	cpsie	i
 800ba7c:	b661      	cpsie	f
 800ba7e:	f3bf 8f4f 	dsb	sy
 800ba82:	f3bf 8f6f 	isb	sy
 800ba86:	df00      	svc	0
 800ba88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ba8a:	bf00      	nop
 800ba8c:	e000ed08 	.word	0xe000ed08

0800ba90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b086      	sub	sp, #24
 800ba94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ba96:	4b46      	ldr	r3, [pc, #280]	; (800bbb0 <xPortStartScheduler+0x120>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	4a46      	ldr	r2, [pc, #280]	; (800bbb4 <xPortStartScheduler+0x124>)
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	d10a      	bne.n	800bab6 <xPortStartScheduler+0x26>
	__asm volatile
 800baa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa4:	f383 8811 	msr	BASEPRI, r3
 800baa8:	f3bf 8f6f 	isb	sy
 800baac:	f3bf 8f4f 	dsb	sy
 800bab0:	613b      	str	r3, [r7, #16]
}
 800bab2:	bf00      	nop
 800bab4:	e7fe      	b.n	800bab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bab6:	4b3e      	ldr	r3, [pc, #248]	; (800bbb0 <xPortStartScheduler+0x120>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a3f      	ldr	r2, [pc, #252]	; (800bbb8 <xPortStartScheduler+0x128>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d10a      	bne.n	800bad6 <xPortStartScheduler+0x46>
	__asm volatile
 800bac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac4:	f383 8811 	msr	BASEPRI, r3
 800bac8:	f3bf 8f6f 	isb	sy
 800bacc:	f3bf 8f4f 	dsb	sy
 800bad0:	60fb      	str	r3, [r7, #12]
}
 800bad2:	bf00      	nop
 800bad4:	e7fe      	b.n	800bad4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bad6:	4b39      	ldr	r3, [pc, #228]	; (800bbbc <xPortStartScheduler+0x12c>)
 800bad8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	22ff      	movs	r2, #255	; 0xff
 800bae6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	b2db      	uxtb	r3, r3
 800baee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800baf0:	78fb      	ldrb	r3, [r7, #3]
 800baf2:	b2db      	uxtb	r3, r3
 800baf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800baf8:	b2da      	uxtb	r2, r3
 800bafa:	4b31      	ldr	r3, [pc, #196]	; (800bbc0 <xPortStartScheduler+0x130>)
 800bafc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bafe:	4b31      	ldr	r3, [pc, #196]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb00:	2207      	movs	r2, #7
 800bb02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb04:	e009      	b.n	800bb1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bb06:	4b2f      	ldr	r3, [pc, #188]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	4a2d      	ldr	r2, [pc, #180]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bb10:	78fb      	ldrb	r3, [r7, #3]
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	005b      	lsls	r3, r3, #1
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb1a:	78fb      	ldrb	r3, [r7, #3]
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb22:	2b80      	cmp	r3, #128	; 0x80
 800bb24:	d0ef      	beq.n	800bb06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bb26:	4b27      	ldr	r3, [pc, #156]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f1c3 0307 	rsb	r3, r3, #7
 800bb2e:	2b04      	cmp	r3, #4
 800bb30:	d00a      	beq.n	800bb48 <xPortStartScheduler+0xb8>
	__asm volatile
 800bb32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb36:	f383 8811 	msr	BASEPRI, r3
 800bb3a:	f3bf 8f6f 	isb	sy
 800bb3e:	f3bf 8f4f 	dsb	sy
 800bb42:	60bb      	str	r3, [r7, #8]
}
 800bb44:	bf00      	nop
 800bb46:	e7fe      	b.n	800bb46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bb48:	4b1e      	ldr	r3, [pc, #120]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	021b      	lsls	r3, r3, #8
 800bb4e:	4a1d      	ldr	r2, [pc, #116]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bb52:	4b1c      	ldr	r3, [pc, #112]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bb5a:	4a1a      	ldr	r2, [pc, #104]	; (800bbc4 <xPortStartScheduler+0x134>)
 800bb5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	b2da      	uxtb	r2, r3
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bb66:	4b18      	ldr	r3, [pc, #96]	; (800bbc8 <xPortStartScheduler+0x138>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4a17      	ldr	r2, [pc, #92]	; (800bbc8 <xPortStartScheduler+0x138>)
 800bb6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bb70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bb72:	4b15      	ldr	r3, [pc, #84]	; (800bbc8 <xPortStartScheduler+0x138>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4a14      	ldr	r2, [pc, #80]	; (800bbc8 <xPortStartScheduler+0x138>)
 800bb78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bb7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bb7e:	f000 f8dd 	bl	800bd3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bb82:	4b12      	ldr	r3, [pc, #72]	; (800bbcc <xPortStartScheduler+0x13c>)
 800bb84:	2200      	movs	r2, #0
 800bb86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bb88:	f000 f8fc 	bl	800bd84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb8c:	4b10      	ldr	r3, [pc, #64]	; (800bbd0 <xPortStartScheduler+0x140>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a0f      	ldr	r2, [pc, #60]	; (800bbd0 <xPortStartScheduler+0x140>)
 800bb92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bb96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb98:	f7ff ff66 	bl	800ba68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bb9c:	f7ff fa60 	bl	800b060 <vTaskSwitchContext>
	prvTaskExitError();
 800bba0:	f7ff ff1e 	bl	800b9e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bba4:	2300      	movs	r3, #0
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3718      	adds	r7, #24
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	e000ed00 	.word	0xe000ed00
 800bbb4:	410fc271 	.word	0x410fc271
 800bbb8:	410fc270 	.word	0x410fc270
 800bbbc:	e000e400 	.word	0xe000e400
 800bbc0:	20000808 	.word	0x20000808
 800bbc4:	2000080c 	.word	0x2000080c
 800bbc8:	e000ed20 	.word	0xe000ed20
 800bbcc:	20000020 	.word	0x20000020
 800bbd0:	e000ef34 	.word	0xe000ef34

0800bbd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b083      	sub	sp, #12
 800bbd8:	af00      	add	r7, sp, #0
	__asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbde:	f383 8811 	msr	BASEPRI, r3
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	607b      	str	r3, [r7, #4]
}
 800bbec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bbee:	4b0f      	ldr	r3, [pc, #60]	; (800bc2c <vPortEnterCritical+0x58>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	4a0d      	ldr	r2, [pc, #52]	; (800bc2c <vPortEnterCritical+0x58>)
 800bbf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bbf8:	4b0c      	ldr	r3, [pc, #48]	; (800bc2c <vPortEnterCritical+0x58>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d10f      	bne.n	800bc20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bc00:	4b0b      	ldr	r3, [pc, #44]	; (800bc30 <vPortEnterCritical+0x5c>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00a      	beq.n	800bc20 <vPortEnterCritical+0x4c>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	603b      	str	r3, [r7, #0]
}
 800bc1c:	bf00      	nop
 800bc1e:	e7fe      	b.n	800bc1e <vPortEnterCritical+0x4a>
	}
}
 800bc20:	bf00      	nop
 800bc22:	370c      	adds	r7, #12
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr
 800bc2c:	20000020 	.word	0x20000020
 800bc30:	e000ed04 	.word	0xe000ed04

0800bc34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bc34:	b480      	push	{r7}
 800bc36:	b083      	sub	sp, #12
 800bc38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bc3a:	4b12      	ldr	r3, [pc, #72]	; (800bc84 <vPortExitCritical+0x50>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d10a      	bne.n	800bc58 <vPortExitCritical+0x24>
	__asm volatile
 800bc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc46:	f383 8811 	msr	BASEPRI, r3
 800bc4a:	f3bf 8f6f 	isb	sy
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	607b      	str	r3, [r7, #4]
}
 800bc54:	bf00      	nop
 800bc56:	e7fe      	b.n	800bc56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bc58:	4b0a      	ldr	r3, [pc, #40]	; (800bc84 <vPortExitCritical+0x50>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	3b01      	subs	r3, #1
 800bc5e:	4a09      	ldr	r2, [pc, #36]	; (800bc84 <vPortExitCritical+0x50>)
 800bc60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bc62:	4b08      	ldr	r3, [pc, #32]	; (800bc84 <vPortExitCritical+0x50>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d105      	bne.n	800bc76 <vPortExitCritical+0x42>
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	f383 8811 	msr	BASEPRI, r3
}
 800bc74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc76:	bf00      	nop
 800bc78:	370c      	adds	r7, #12
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
 800bc82:	bf00      	nop
 800bc84:	20000020 	.word	0x20000020
	...

0800bc90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc90:	f3ef 8009 	mrs	r0, PSP
 800bc94:	f3bf 8f6f 	isb	sy
 800bc98:	4b15      	ldr	r3, [pc, #84]	; (800bcf0 <pxCurrentTCBConst>)
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	f01e 0f10 	tst.w	lr, #16
 800bca0:	bf08      	it	eq
 800bca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcaa:	6010      	str	r0, [r2, #0]
 800bcac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bcb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bcb4:	f380 8811 	msr	BASEPRI, r0
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f7ff f9ce 	bl	800b060 <vTaskSwitchContext>
 800bcc4:	f04f 0000 	mov.w	r0, #0
 800bcc8:	f380 8811 	msr	BASEPRI, r0
 800bccc:	bc09      	pop	{r0, r3}
 800bcce:	6819      	ldr	r1, [r3, #0]
 800bcd0:	6808      	ldr	r0, [r1, #0]
 800bcd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd6:	f01e 0f10 	tst.w	lr, #16
 800bcda:	bf08      	it	eq
 800bcdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bce0:	f380 8809 	msr	PSP, r0
 800bce4:	f3bf 8f6f 	isb	sy
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	f3af 8000 	nop.w

0800bcf0 <pxCurrentTCBConst>:
 800bcf0:	200006d4 	.word	0x200006d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bcf4:	bf00      	nop
 800bcf6:	bf00      	nop

0800bcf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd02:	f383 8811 	msr	BASEPRI, r3
 800bd06:	f3bf 8f6f 	isb	sy
 800bd0a:	f3bf 8f4f 	dsb	sy
 800bd0e:	607b      	str	r3, [r7, #4]
}
 800bd10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bd12:	f7ff f8e5 	bl	800aee0 <xTaskIncrementTick>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d003      	beq.n	800bd24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bd1c:	4b06      	ldr	r3, [pc, #24]	; (800bd38 <SysTick_Handler+0x40>)
 800bd1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd22:	601a      	str	r2, [r3, #0]
 800bd24:	2300      	movs	r3, #0
 800bd26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	f383 8811 	msr	BASEPRI, r3
}
 800bd2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	e000ed04 	.word	0xe000ed04

0800bd3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bd40:	4b0b      	ldr	r3, [pc, #44]	; (800bd70 <vPortSetupTimerInterrupt+0x34>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bd46:	4b0b      	ldr	r3, [pc, #44]	; (800bd74 <vPortSetupTimerInterrupt+0x38>)
 800bd48:	2200      	movs	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bd4c:	4b0a      	ldr	r3, [pc, #40]	; (800bd78 <vPortSetupTimerInterrupt+0x3c>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4a0a      	ldr	r2, [pc, #40]	; (800bd7c <vPortSetupTimerInterrupt+0x40>)
 800bd52:	fba2 2303 	umull	r2, r3, r2, r3
 800bd56:	099b      	lsrs	r3, r3, #6
 800bd58:	4a09      	ldr	r2, [pc, #36]	; (800bd80 <vPortSetupTimerInterrupt+0x44>)
 800bd5a:	3b01      	subs	r3, #1
 800bd5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bd5e:	4b04      	ldr	r3, [pc, #16]	; (800bd70 <vPortSetupTimerInterrupt+0x34>)
 800bd60:	2207      	movs	r2, #7
 800bd62:	601a      	str	r2, [r3, #0]
}
 800bd64:	bf00      	nop
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	e000e010 	.word	0xe000e010
 800bd74:	e000e018 	.word	0xe000e018
 800bd78:	20000000 	.word	0x20000000
 800bd7c:	10624dd3 	.word	0x10624dd3
 800bd80:	e000e014 	.word	0xe000e014

0800bd84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bd84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bd94 <vPortEnableVFP+0x10>
 800bd88:	6801      	ldr	r1, [r0, #0]
 800bd8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bd8e:	6001      	str	r1, [r0, #0]
 800bd90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd92:	bf00      	nop
 800bd94:	e000ed88 	.word	0xe000ed88

0800bd98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd9e:	f3ef 8305 	mrs	r3, IPSR
 800bda2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2b0f      	cmp	r3, #15
 800bda8:	d914      	bls.n	800bdd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bdaa:	4a17      	ldr	r2, [pc, #92]	; (800be08 <vPortValidateInterruptPriority+0x70>)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	4413      	add	r3, r2
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bdb4:	4b15      	ldr	r3, [pc, #84]	; (800be0c <vPortValidateInterruptPriority+0x74>)
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	7afa      	ldrb	r2, [r7, #11]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d20a      	bcs.n	800bdd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bdbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc2:	f383 8811 	msr	BASEPRI, r3
 800bdc6:	f3bf 8f6f 	isb	sy
 800bdca:	f3bf 8f4f 	dsb	sy
 800bdce:	607b      	str	r3, [r7, #4]
}
 800bdd0:	bf00      	nop
 800bdd2:	e7fe      	b.n	800bdd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bdd4:	4b0e      	ldr	r3, [pc, #56]	; (800be10 <vPortValidateInterruptPriority+0x78>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bddc:	4b0d      	ldr	r3, [pc, #52]	; (800be14 <vPortValidateInterruptPriority+0x7c>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d90a      	bls.n	800bdfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde8:	f383 8811 	msr	BASEPRI, r3
 800bdec:	f3bf 8f6f 	isb	sy
 800bdf0:	f3bf 8f4f 	dsb	sy
 800bdf4:	603b      	str	r3, [r7, #0]
}
 800bdf6:	bf00      	nop
 800bdf8:	e7fe      	b.n	800bdf8 <vPortValidateInterruptPriority+0x60>
	}
 800bdfa:	bf00      	nop
 800bdfc:	3714      	adds	r7, #20
 800bdfe:	46bd      	mov	sp, r7
 800be00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be04:	4770      	bx	lr
 800be06:	bf00      	nop
 800be08:	e000e3f0 	.word	0xe000e3f0
 800be0c:	20000808 	.word	0x20000808
 800be10:	e000ed0c 	.word	0xe000ed0c
 800be14:	2000080c 	.word	0x2000080c

0800be18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b08a      	sub	sp, #40	; 0x28
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800be20:	2300      	movs	r3, #0
 800be22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800be24:	f7fe ffa2 	bl	800ad6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800be28:	4b5d      	ldr	r3, [pc, #372]	; (800bfa0 <pvPortMalloc+0x188>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d101      	bne.n	800be34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800be30:	f000 f924 	bl	800c07c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800be34:	4b5b      	ldr	r3, [pc, #364]	; (800bfa4 <pvPortMalloc+0x18c>)
 800be36:	681a      	ldr	r2, [r3, #0]
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	4013      	ands	r3, r2
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	f040 8093 	bne.w	800bf68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d01d      	beq.n	800be84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800be48:	2208      	movs	r2, #8
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	4413      	add	r3, r2
 800be4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f003 0307 	and.w	r3, r3, #7
 800be56:	2b00      	cmp	r3, #0
 800be58:	d014      	beq.n	800be84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f023 0307 	bic.w	r3, r3, #7
 800be60:	3308      	adds	r3, #8
 800be62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f003 0307 	and.w	r3, r3, #7
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00a      	beq.n	800be84 <pvPortMalloc+0x6c>
	__asm volatile
 800be6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be72:	f383 8811 	msr	BASEPRI, r3
 800be76:	f3bf 8f6f 	isb	sy
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	617b      	str	r3, [r7, #20]
}
 800be80:	bf00      	nop
 800be82:	e7fe      	b.n	800be82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d06e      	beq.n	800bf68 <pvPortMalloc+0x150>
 800be8a:	4b47      	ldr	r3, [pc, #284]	; (800bfa8 <pvPortMalloc+0x190>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	429a      	cmp	r2, r3
 800be92:	d869      	bhi.n	800bf68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be94:	4b45      	ldr	r3, [pc, #276]	; (800bfac <pvPortMalloc+0x194>)
 800be96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be98:	4b44      	ldr	r3, [pc, #272]	; (800bfac <pvPortMalloc+0x194>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be9e:	e004      	b.n	800beaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800beaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	429a      	cmp	r2, r3
 800beb2:	d903      	bls.n	800bebc <pvPortMalloc+0xa4>
 800beb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d1f1      	bne.n	800bea0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bebc:	4b38      	ldr	r3, [pc, #224]	; (800bfa0 <pvPortMalloc+0x188>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d050      	beq.n	800bf68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bec6:	6a3b      	ldr	r3, [r7, #32]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	2208      	movs	r2, #8
 800becc:	4413      	add	r3, r2
 800bece:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	6a3b      	ldr	r3, [r7, #32]
 800bed6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beda:	685a      	ldr	r2, [r3, #4]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	1ad2      	subs	r2, r2, r3
 800bee0:	2308      	movs	r3, #8
 800bee2:	005b      	lsls	r3, r3, #1
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d91f      	bls.n	800bf28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	4413      	add	r3, r2
 800beee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	f003 0307 	and.w	r3, r3, #7
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d00a      	beq.n	800bf10 <pvPortMalloc+0xf8>
	__asm volatile
 800befa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befe:	f383 8811 	msr	BASEPRI, r3
 800bf02:	f3bf 8f6f 	isb	sy
 800bf06:	f3bf 8f4f 	dsb	sy
 800bf0a:	613b      	str	r3, [r7, #16]
}
 800bf0c:	bf00      	nop
 800bf0e:	e7fe      	b.n	800bf0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bf10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf12:	685a      	ldr	r2, [r3, #4]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	1ad2      	subs	r2, r2, r3
 800bf18:	69bb      	ldr	r3, [r7, #24]
 800bf1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bf1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf1e:	687a      	ldr	r2, [r7, #4]
 800bf20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bf22:	69b8      	ldr	r0, [r7, #24]
 800bf24:	f000 f90c 	bl	800c140 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bf28:	4b1f      	ldr	r3, [pc, #124]	; (800bfa8 <pvPortMalloc+0x190>)
 800bf2a:	681a      	ldr	r2, [r3, #0]
 800bf2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf2e:	685b      	ldr	r3, [r3, #4]
 800bf30:	1ad3      	subs	r3, r2, r3
 800bf32:	4a1d      	ldr	r2, [pc, #116]	; (800bfa8 <pvPortMalloc+0x190>)
 800bf34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bf36:	4b1c      	ldr	r3, [pc, #112]	; (800bfa8 <pvPortMalloc+0x190>)
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	4b1d      	ldr	r3, [pc, #116]	; (800bfb0 <pvPortMalloc+0x198>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	429a      	cmp	r2, r3
 800bf40:	d203      	bcs.n	800bf4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bf42:	4b19      	ldr	r3, [pc, #100]	; (800bfa8 <pvPortMalloc+0x190>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a1a      	ldr	r2, [pc, #104]	; (800bfb0 <pvPortMalloc+0x198>)
 800bf48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bf4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	4b15      	ldr	r3, [pc, #84]	; (800bfa4 <pvPortMalloc+0x18c>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	431a      	orrs	r2, r3
 800bf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bf58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bf5e:	4b15      	ldr	r3, [pc, #84]	; (800bfb4 <pvPortMalloc+0x19c>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	3301      	adds	r3, #1
 800bf64:	4a13      	ldr	r2, [pc, #76]	; (800bfb4 <pvPortMalloc+0x19c>)
 800bf66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bf68:	f7fe ff0e 	bl	800ad88 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800bf6c:	69fb      	ldr	r3, [r7, #28]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d101      	bne.n	800bf76 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800bf72:	f004 fa3e 	bl	80103f2 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	f003 0307 	and.w	r3, r3, #7
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d00a      	beq.n	800bf96 <pvPortMalloc+0x17e>
	__asm volatile
 800bf80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf84:	f383 8811 	msr	BASEPRI, r3
 800bf88:	f3bf 8f6f 	isb	sy
 800bf8c:	f3bf 8f4f 	dsb	sy
 800bf90:	60fb      	str	r3, [r7, #12]
}
 800bf92:	bf00      	nop
 800bf94:	e7fe      	b.n	800bf94 <pvPortMalloc+0x17c>
	return pvReturn;
 800bf96:	69fb      	ldr	r3, [r7, #28]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3728      	adds	r7, #40	; 0x28
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	20008518 	.word	0x20008518
 800bfa4:	2000852c 	.word	0x2000852c
 800bfa8:	2000851c 	.word	0x2000851c
 800bfac:	20008510 	.word	0x20008510
 800bfb0:	20008520 	.word	0x20008520
 800bfb4:	20008524 	.word	0x20008524

0800bfb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b086      	sub	sp, #24
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d04d      	beq.n	800c066 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bfca:	2308      	movs	r3, #8
 800bfcc:	425b      	negs	r3, r3
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	685a      	ldr	r2, [r3, #4]
 800bfdc:	4b24      	ldr	r3, [pc, #144]	; (800c070 <vPortFree+0xb8>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4013      	ands	r3, r2
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d10a      	bne.n	800bffc <vPortFree+0x44>
	__asm volatile
 800bfe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfea:	f383 8811 	msr	BASEPRI, r3
 800bfee:	f3bf 8f6f 	isb	sy
 800bff2:	f3bf 8f4f 	dsb	sy
 800bff6:	60fb      	str	r3, [r7, #12]
}
 800bff8:	bf00      	nop
 800bffa:	e7fe      	b.n	800bffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d00a      	beq.n	800c01a <vPortFree+0x62>
	__asm volatile
 800c004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c008:	f383 8811 	msr	BASEPRI, r3
 800c00c:	f3bf 8f6f 	isb	sy
 800c010:	f3bf 8f4f 	dsb	sy
 800c014:	60bb      	str	r3, [r7, #8]
}
 800c016:	bf00      	nop
 800c018:	e7fe      	b.n	800c018 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	685a      	ldr	r2, [r3, #4]
 800c01e:	4b14      	ldr	r3, [pc, #80]	; (800c070 <vPortFree+0xb8>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	4013      	ands	r3, r2
 800c024:	2b00      	cmp	r3, #0
 800c026:	d01e      	beq.n	800c066 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d11a      	bne.n	800c066 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	685a      	ldr	r2, [r3, #4]
 800c034:	4b0e      	ldr	r3, [pc, #56]	; (800c070 <vPortFree+0xb8>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	43db      	mvns	r3, r3
 800c03a:	401a      	ands	r2, r3
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c040:	f7fe fe94 	bl	800ad6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	685a      	ldr	r2, [r3, #4]
 800c048:	4b0a      	ldr	r3, [pc, #40]	; (800c074 <vPortFree+0xbc>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4413      	add	r3, r2
 800c04e:	4a09      	ldr	r2, [pc, #36]	; (800c074 <vPortFree+0xbc>)
 800c050:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c052:	6938      	ldr	r0, [r7, #16]
 800c054:	f000 f874 	bl	800c140 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c058:	4b07      	ldr	r3, [pc, #28]	; (800c078 <vPortFree+0xc0>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	3301      	adds	r3, #1
 800c05e:	4a06      	ldr	r2, [pc, #24]	; (800c078 <vPortFree+0xc0>)
 800c060:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c062:	f7fe fe91 	bl	800ad88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c066:	bf00      	nop
 800c068:	3718      	adds	r7, #24
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop
 800c070:	2000852c 	.word	0x2000852c
 800c074:	2000851c 	.word	0x2000851c
 800c078:	20008528 	.word	0x20008528

0800c07c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c07c:	b480      	push	{r7}
 800c07e:	b085      	sub	sp, #20
 800c080:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c082:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c086:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c088:	4b27      	ldr	r3, [pc, #156]	; (800c128 <prvHeapInit+0xac>)
 800c08a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f003 0307 	and.w	r3, r3, #7
 800c092:	2b00      	cmp	r3, #0
 800c094:	d00c      	beq.n	800c0b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	3307      	adds	r3, #7
 800c09a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f023 0307 	bic.w	r3, r3, #7
 800c0a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	1ad3      	subs	r3, r2, r3
 800c0aa:	4a1f      	ldr	r2, [pc, #124]	; (800c128 <prvHeapInit+0xac>)
 800c0ac:	4413      	add	r3, r2
 800c0ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c0b4:	4a1d      	ldr	r2, [pc, #116]	; (800c12c <prvHeapInit+0xb0>)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c0ba:	4b1c      	ldr	r3, [pc, #112]	; (800c12c <prvHeapInit+0xb0>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	68ba      	ldr	r2, [r7, #8]
 800c0c4:	4413      	add	r3, r2
 800c0c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c0c8:	2208      	movs	r2, #8
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	1a9b      	subs	r3, r3, r2
 800c0ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f023 0307 	bic.w	r3, r3, #7
 800c0d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	4a15      	ldr	r2, [pc, #84]	; (800c130 <prvHeapInit+0xb4>)
 800c0dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c0de:	4b14      	ldr	r3, [pc, #80]	; (800c130 <prvHeapInit+0xb4>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c0e6:	4b12      	ldr	r3, [pc, #72]	; (800c130 <prvHeapInit+0xb4>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	68fa      	ldr	r2, [r7, #12]
 800c0f6:	1ad2      	subs	r2, r2, r3
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c0fc:	4b0c      	ldr	r3, [pc, #48]	; (800c130 <prvHeapInit+0xb4>)
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	685b      	ldr	r3, [r3, #4]
 800c108:	4a0a      	ldr	r2, [pc, #40]	; (800c134 <prvHeapInit+0xb8>)
 800c10a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	685b      	ldr	r3, [r3, #4]
 800c110:	4a09      	ldr	r2, [pc, #36]	; (800c138 <prvHeapInit+0xbc>)
 800c112:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c114:	4b09      	ldr	r3, [pc, #36]	; (800c13c <prvHeapInit+0xc0>)
 800c116:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c11a:	601a      	str	r2, [r3, #0]
}
 800c11c:	bf00      	nop
 800c11e:	3714      	adds	r7, #20
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr
 800c128:	20000810 	.word	0x20000810
 800c12c:	20008510 	.word	0x20008510
 800c130:	20008518 	.word	0x20008518
 800c134:	20008520 	.word	0x20008520
 800c138:	2000851c 	.word	0x2000851c
 800c13c:	2000852c 	.word	0x2000852c

0800c140 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c140:	b480      	push	{r7}
 800c142:	b085      	sub	sp, #20
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c148:	4b28      	ldr	r3, [pc, #160]	; (800c1ec <prvInsertBlockIntoFreeList+0xac>)
 800c14a:	60fb      	str	r3, [r7, #12]
 800c14c:	e002      	b.n	800c154 <prvInsertBlockIntoFreeList+0x14>
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	60fb      	str	r3, [r7, #12]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	687a      	ldr	r2, [r7, #4]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d8f7      	bhi.n	800c14e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	685b      	ldr	r3, [r3, #4]
 800c166:	68ba      	ldr	r2, [r7, #8]
 800c168:	4413      	add	r3, r2
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d108      	bne.n	800c182 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	685a      	ldr	r2, [r3, #4]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	441a      	add	r2, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	68ba      	ldr	r2, [r7, #8]
 800c18c:	441a      	add	r2, r3
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	429a      	cmp	r2, r3
 800c194:	d118      	bne.n	800c1c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681a      	ldr	r2, [r3, #0]
 800c19a:	4b15      	ldr	r3, [pc, #84]	; (800c1f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d00d      	beq.n	800c1be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	685a      	ldr	r2, [r3, #4]
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	441a      	add	r2, r3
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	681a      	ldr	r2, [r3, #0]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	601a      	str	r2, [r3, #0]
 800c1bc:	e008      	b.n	800c1d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c1be:	4b0c      	ldr	r3, [pc, #48]	; (800c1f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c1c0:	681a      	ldr	r2, [r3, #0]
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	601a      	str	r2, [r3, #0]
 800c1c6:	e003      	b.n	800c1d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d002      	beq.n	800c1de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	687a      	ldr	r2, [r7, #4]
 800c1dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c1de:	bf00      	nop
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr
 800c1ea:	bf00      	nop
 800c1ec:	20008510 	.word	0x20008510
 800c1f0:	20008518 	.word	0x20008518

0800c1f4 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	2102      	movs	r1, #2
 800c1fc:	4803      	ldr	r0, [pc, #12]	; (800c20c <SELECT+0x18>)
 800c1fe:	f7f8 fa75 	bl	80046ec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800c202:	2001      	movs	r0, #1
 800c204:	f7f6 fc0c 	bl	8002a20 <HAL_Delay>
}
 800c208:	bf00      	nop
 800c20a:	bd80      	pop	{r7, pc}
 800c20c:	40020800 	.word	0x40020800

0800c210 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800c214:	2201      	movs	r2, #1
 800c216:	2102      	movs	r1, #2
 800c218:	4803      	ldr	r0, [pc, #12]	; (800c228 <DESELECT+0x18>)
 800c21a:	f7f8 fa67 	bl	80046ec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800c21e:	2001      	movs	r0, #1
 800c220:	f7f6 fbfe 	bl	8002a20 <HAL_Delay>
}
 800c224:	bf00      	nop
 800c226:	bd80      	pop	{r7, pc}
 800c228:	40020800 	.word	0x40020800

0800c22c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
 800c232:	4603      	mov	r3, r0
 800c234:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c236:	bf00      	nop
 800c238:	4b08      	ldr	r3, [pc, #32]	; (800c25c <SPI_TxByte+0x30>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	689b      	ldr	r3, [r3, #8]
 800c23e:	f003 0302 	and.w	r3, r3, #2
 800c242:	2b02      	cmp	r3, #2
 800c244:	d1f8      	bne.n	800c238 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800c246:	1df9      	adds	r1, r7, #7
 800c248:	2364      	movs	r3, #100	; 0x64
 800c24a:	2201      	movs	r2, #1
 800c24c:	4803      	ldr	r0, [pc, #12]	; (800c25c <SPI_TxByte+0x30>)
 800c24e:	f7fa faae 	bl	80067ae <HAL_SPI_Transmit>
}
 800c252:	bf00      	nop
 800c254:	3708      	adds	r7, #8
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}
 800c25a:	bf00      	nop
 800c25c:	2000898c 	.word	0x2000898c

0800c260 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b082      	sub	sp, #8
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	460b      	mov	r3, r1
 800c26a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c26c:	bf00      	nop
 800c26e:	4b08      	ldr	r3, [pc, #32]	; (800c290 <SPI_TxBuffer+0x30>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	689b      	ldr	r3, [r3, #8]
 800c274:	f003 0302 	and.w	r3, r3, #2
 800c278:	2b02      	cmp	r3, #2
 800c27a:	d1f8      	bne.n	800c26e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800c27c:	887a      	ldrh	r2, [r7, #2]
 800c27e:	2364      	movs	r3, #100	; 0x64
 800c280:	6879      	ldr	r1, [r7, #4]
 800c282:	4803      	ldr	r0, [pc, #12]	; (800c290 <SPI_TxBuffer+0x30>)
 800c284:	f7fa fa93 	bl	80067ae <HAL_SPI_Transmit>
}
 800c288:	bf00      	nop
 800c28a:	3708      	adds	r7, #8
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}
 800c290:	2000898c 	.word	0x2000898c

0800c294 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800c29a:	23ff      	movs	r3, #255	; 0xff
 800c29c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c29e:	bf00      	nop
 800c2a0:	4b09      	ldr	r3, [pc, #36]	; (800c2c8 <SPI_RxByte+0x34>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	f003 0302 	and.w	r3, r3, #2
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d1f8      	bne.n	800c2a0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800c2ae:	1dba      	adds	r2, r7, #6
 800c2b0:	1df9      	adds	r1, r7, #7
 800c2b2:	2364      	movs	r3, #100	; 0x64
 800c2b4:	9300      	str	r3, [sp, #0]
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	4803      	ldr	r0, [pc, #12]	; (800c2c8 <SPI_RxByte+0x34>)
 800c2ba:	f7fa fbb4 	bl	8006a26 <HAL_SPI_TransmitReceive>

	return data;
 800c2be:	79bb      	ldrb	r3, [r7, #6]
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3708      	adds	r7, #8
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	2000898c 	.word	0x2000898c

0800c2cc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800c2d4:	f7ff ffde 	bl	800c294 <SPI_RxByte>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	461a      	mov	r2, r3
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	701a      	strb	r2, [r3, #0]
}
 800c2e0:	bf00      	nop
 800c2e2:	3708      	adds	r7, #8
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800c2ee:	4b0a      	ldr	r3, [pc, #40]	; (800c318 <SD_ReadyWait+0x30>)
 800c2f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c2f4:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800c2f6:	f7ff ffcd 	bl	800c294 <SPI_RxByte>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800c2fe:	79fb      	ldrb	r3, [r7, #7]
 800c300:	2bff      	cmp	r3, #255	; 0xff
 800c302:	d003      	beq.n	800c30c <SD_ReadyWait+0x24>
 800c304:	4b04      	ldr	r3, [pc, #16]	; (800c318 <SD_ReadyWait+0x30>)
 800c306:	881b      	ldrh	r3, [r3, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d1f4      	bne.n	800c2f6 <SD_ReadyWait+0xe>

	return res;
 800c30c:	79fb      	ldrb	r3, [r7, #7]
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3708      	adds	r7, #8
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	20008e24 	.word	0x20008e24

0800c31c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800c322:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800c326:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800c328:	f7ff ff72 	bl	800c210 <DESELECT>
	for(int i = 0; i < 10; i++)
 800c32c:	2300      	movs	r3, #0
 800c32e:	60bb      	str	r3, [r7, #8]
 800c330:	e005      	b.n	800c33e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800c332:	20ff      	movs	r0, #255	; 0xff
 800c334:	f7ff ff7a 	bl	800c22c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	3301      	adds	r3, #1
 800c33c:	60bb      	str	r3, [r7, #8]
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	2b09      	cmp	r3, #9
 800c342:	ddf6      	ble.n	800c332 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 800c344:	f7ff ff56 	bl	800c1f4 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800c348:	2340      	movs	r3, #64	; 0x40
 800c34a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800c34c:	2300      	movs	r3, #0
 800c34e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800c350:	2300      	movs	r3, #0
 800c352:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 800c354:	2300      	movs	r3, #0
 800c356:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800c358:	2300      	movs	r3, #0
 800c35a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800c35c:	2395      	movs	r3, #149	; 0x95
 800c35e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800c360:	463b      	mov	r3, r7
 800c362:	2106      	movs	r1, #6
 800c364:	4618      	mov	r0, r3
 800c366:	f7ff ff7b 	bl	800c260 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800c36a:	e002      	b.n	800c372 <SD_PowerOn+0x56>
	{
		cnt--;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	3b01      	subs	r3, #1
 800c370:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800c372:	f7ff ff8f 	bl	800c294 <SPI_RxByte>
 800c376:	4603      	mov	r3, r0
 800c378:	2b01      	cmp	r3, #1
 800c37a:	d002      	beq.n	800c382 <SD_PowerOn+0x66>
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d1f4      	bne.n	800c36c <SD_PowerOn+0x50>
	}

	DESELECT();
 800c382:	f7ff ff45 	bl	800c210 <DESELECT>
	SPI_TxByte(0XFF);
 800c386:	20ff      	movs	r0, #255	; 0xff
 800c388:	f7ff ff50 	bl	800c22c <SPI_TxByte>

	PowerFlag = 1;
 800c38c:	4b03      	ldr	r3, [pc, #12]	; (800c39c <SD_PowerOn+0x80>)
 800c38e:	2201      	movs	r2, #1
 800c390:	701a      	strb	r2, [r3, #0]
}
 800c392:	bf00      	nop
 800c394:	3710      	adds	r7, #16
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	bf00      	nop
 800c39c:	20008531 	.word	0x20008531

0800c3a0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800c3a4:	4b03      	ldr	r3, [pc, #12]	; (800c3b4 <SD_PowerOff+0x14>)
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	701a      	strb	r2, [r3, #0]
}
 800c3aa:	bf00      	nop
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b2:	4770      	bx	lr
 800c3b4:	20008531 	.word	0x20008531

0800c3b8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	af00      	add	r7, sp, #0
	return PowerFlag;
 800c3bc:	4b03      	ldr	r3, [pc, #12]	; (800c3cc <SD_CheckPower+0x14>)
 800c3be:	781b      	ldrb	r3, [r3, #0]
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr
 800c3ca:	bf00      	nop
 800c3cc:	20008531 	.word	0x20008531

0800c3d0 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800c3da:	4b13      	ldr	r3, [pc, #76]	; (800c428 <SD_RxDataBlock+0x58>)
 800c3dc:	22c8      	movs	r2, #200	; 0xc8
 800c3de:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800c3e0:	f7ff ff58 	bl	800c294 <SPI_RxByte>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800c3e8:	7bfb      	ldrb	r3, [r7, #15]
 800c3ea:	2bff      	cmp	r3, #255	; 0xff
 800c3ec:	d103      	bne.n	800c3f6 <SD_RxDataBlock+0x26>
 800c3ee:	4b0e      	ldr	r3, [pc, #56]	; (800c428 <SD_RxDataBlock+0x58>)
 800c3f0:	881b      	ldrh	r3, [r3, #0]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d1f4      	bne.n	800c3e0 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800c3f6:	7bfb      	ldrb	r3, [r7, #15]
 800c3f8:	2bfe      	cmp	r3, #254	; 0xfe
 800c3fa:	d001      	beq.n	800c400 <SD_RxDataBlock+0x30>
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	e00f      	b.n	800c420 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	1c5a      	adds	r2, r3, #1
 800c404:	607a      	str	r2, [r7, #4]
 800c406:	4618      	mov	r0, r3
 800c408:	f7ff ff60 	bl	800c2cc <SPI_RxBytePtr>
	} while(len--);
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	1e5a      	subs	r2, r3, #1
 800c410:	603a      	str	r2, [r7, #0]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d1f4      	bne.n	800c400 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800c416:	f7ff ff3d 	bl	800c294 <SPI_RxByte>
	SPI_RxByte();
 800c41a:	f7ff ff3b 	bl	800c294 <SPI_RxByte>

	return TRUE;
 800c41e:	2301      	movs	r3, #1
}
 800c420:	4618      	mov	r0, r3
 800c422:	3710      	adds	r7, #16
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}
 800c428:	20008e26 	.word	0x20008e26

0800c42c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b084      	sub	sp, #16
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	460b      	mov	r3, r1
 800c436:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800c438:	2300      	movs	r3, #0
 800c43a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800c43c:	f7ff ff54 	bl	800c2e8 <SD_ReadyWait>
 800c440:	4603      	mov	r3, r0
 800c442:	2bff      	cmp	r3, #255	; 0xff
 800c444:	d001      	beq.n	800c44a <SD_TxDataBlock+0x1e>
 800c446:	2300      	movs	r3, #0
 800c448:	e02f      	b.n	800c4aa <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800c44a:	78fb      	ldrb	r3, [r7, #3]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f7ff feed 	bl	800c22c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800c452:	78fb      	ldrb	r3, [r7, #3]
 800c454:	2bfd      	cmp	r3, #253	; 0xfd
 800c456:	d020      	beq.n	800c49a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800c458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7ff feff 	bl	800c260 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800c462:	f7ff ff17 	bl	800c294 <SPI_RxByte>
		SPI_RxByte();
 800c466:	f7ff ff15 	bl	800c294 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800c46a:	e00b      	b.n	800c484 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800c46c:	f7ff ff12 	bl	800c294 <SPI_RxByte>
 800c470:	4603      	mov	r3, r0
 800c472:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800c474:	7bfb      	ldrb	r3, [r7, #15]
 800c476:	f003 031f 	and.w	r3, r3, #31
 800c47a:	2b05      	cmp	r3, #5
 800c47c:	d006      	beq.n	800c48c <SD_TxDataBlock+0x60>
			i++;
 800c47e:	7bbb      	ldrb	r3, [r7, #14]
 800c480:	3301      	adds	r3, #1
 800c482:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800c484:	7bbb      	ldrb	r3, [r7, #14]
 800c486:	2b40      	cmp	r3, #64	; 0x40
 800c488:	d9f0      	bls.n	800c46c <SD_TxDataBlock+0x40>
 800c48a:	e000      	b.n	800c48e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800c48c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800c48e:	bf00      	nop
 800c490:	f7ff ff00 	bl	800c294 <SPI_RxByte>
 800c494:	4603      	mov	r3, r0
 800c496:	2b00      	cmp	r3, #0
 800c498:	d0fa      	beq.n	800c490 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800c49a:	7bfb      	ldrb	r3, [r7, #15]
 800c49c:	f003 031f 	and.w	r3, r3, #31
 800c4a0:	2b05      	cmp	r3, #5
 800c4a2:	d101      	bne.n	800c4a8 <SD_TxDataBlock+0x7c>
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	e000      	b.n	800c4aa <SD_TxDataBlock+0x7e>

	return FALSE;
 800c4a8:	2300      	movs	r3, #0
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3710      	adds	r7, #16
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b084      	sub	sp, #16
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	6039      	str	r1, [r7, #0]
 800c4bc:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800c4be:	f7ff ff13 	bl	800c2e8 <SD_ReadyWait>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2bff      	cmp	r3, #255	; 0xff
 800c4c6:	d001      	beq.n	800c4cc <SD_SendCmd+0x1a>
 800c4c8:	23ff      	movs	r3, #255	; 0xff
 800c4ca:	e042      	b.n	800c552 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800c4cc:	79fb      	ldrb	r3, [r7, #7]
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f7ff feac 	bl	800c22c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	0e1b      	lsrs	r3, r3, #24
 800c4d8:	b2db      	uxtb	r3, r3
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fea6 	bl	800c22c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	0c1b      	lsrs	r3, r3, #16
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7ff fea0 	bl	800c22c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	0a1b      	lsrs	r3, r3, #8
 800c4f0:	b2db      	uxtb	r3, r3
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f7ff fe9a 	bl	800c22c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	b2db      	uxtb	r3, r3
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	f7ff fe95 	bl	800c22c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800c502:	79fb      	ldrb	r3, [r7, #7]
 800c504:	2b40      	cmp	r3, #64	; 0x40
 800c506:	d102      	bne.n	800c50e <SD_SendCmd+0x5c>
 800c508:	2395      	movs	r3, #149	; 0x95
 800c50a:	73fb      	strb	r3, [r7, #15]
 800c50c:	e007      	b.n	800c51e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800c50e:	79fb      	ldrb	r3, [r7, #7]
 800c510:	2b48      	cmp	r3, #72	; 0x48
 800c512:	d102      	bne.n	800c51a <SD_SendCmd+0x68>
 800c514:	2387      	movs	r3, #135	; 0x87
 800c516:	73fb      	strb	r3, [r7, #15]
 800c518:	e001      	b.n	800c51e <SD_SendCmd+0x6c>
	else crc = 1;
 800c51a:	2301      	movs	r3, #1
 800c51c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800c51e:	7bfb      	ldrb	r3, [r7, #15]
 800c520:	4618      	mov	r0, r3
 800c522:	f7ff fe83 	bl	800c22c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800c526:	79fb      	ldrb	r3, [r7, #7]
 800c528:	2b4c      	cmp	r3, #76	; 0x4c
 800c52a:	d101      	bne.n	800c530 <SD_SendCmd+0x7e>
 800c52c:	f7ff feb2 	bl	800c294 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800c530:	230a      	movs	r3, #10
 800c532:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 800c534:	f7ff feae 	bl	800c294 <SPI_RxByte>
 800c538:	4603      	mov	r3, r0
 800c53a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800c53c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800c540:	2b00      	cmp	r3, #0
 800c542:	da05      	bge.n	800c550 <SD_SendCmd+0x9e>
 800c544:	7bbb      	ldrb	r3, [r7, #14]
 800c546:	3b01      	subs	r3, #1
 800c548:	73bb      	strb	r3, [r7, #14]
 800c54a:	7bbb      	ldrb	r3, [r7, #14]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d1f1      	bne.n	800c534 <SD_SendCmd+0x82>

	return res;
 800c550:	7b7b      	ldrb	r3, [r7, #13]
}
 800c552:	4618      	mov	r0, r3
 800c554:	3710      	adds	r7, #16
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
	...

0800c55c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800c55c:	b590      	push	{r4, r7, lr}
 800c55e:	b085      	sub	sp, #20
 800c560:	af00      	add	r7, sp, #0
 800c562:	4603      	mov	r3, r0
 800c564:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800c566:	79fb      	ldrb	r3, [r7, #7]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d001      	beq.n	800c570 <SD_disk_initialize+0x14>
 800c56c:	2301      	movs	r3, #1
 800c56e:	e0d1      	b.n	800c714 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 800c570:	4b6a      	ldr	r3, [pc, #424]	; (800c71c <SD_disk_initialize+0x1c0>)
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	b2db      	uxtb	r3, r3
 800c576:	f003 0302 	and.w	r3, r3, #2
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d003      	beq.n	800c586 <SD_disk_initialize+0x2a>
 800c57e:	4b67      	ldr	r3, [pc, #412]	; (800c71c <SD_disk_initialize+0x1c0>)
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	b2db      	uxtb	r3, r3
 800c584:	e0c6      	b.n	800c714 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800c586:	f7ff fec9 	bl	800c31c <SD_PowerOn>

	/* slave select */
	SELECT();
 800c58a:	f7ff fe33 	bl	800c1f4 <SELECT>

	/* check disk type */
	type = 0;
 800c58e:	2300      	movs	r3, #0
 800c590:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800c592:	2100      	movs	r1, #0
 800c594:	2040      	movs	r0, #64	; 0x40
 800c596:	f7ff ff8c 	bl	800c4b2 <SD_SendCmd>
 800c59a:	4603      	mov	r3, r0
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	f040 80a1 	bne.w	800c6e4 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800c5a2:	4b5f      	ldr	r3, [pc, #380]	; (800c720 <SD_disk_initialize+0x1c4>)
 800c5a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c5a8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800c5aa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c5ae:	2048      	movs	r0, #72	; 0x48
 800c5b0:	f7ff ff7f 	bl	800c4b2 <SD_SendCmd>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	d155      	bne.n	800c666 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	73fb      	strb	r3, [r7, #15]
 800c5be:	e00c      	b.n	800c5da <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800c5c0:	7bfc      	ldrb	r4, [r7, #15]
 800c5c2:	f7ff fe67 	bl	800c294 <SPI_RxByte>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	f107 0310 	add.w	r3, r7, #16
 800c5ce:	4423      	add	r3, r4
 800c5d0:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800c5d4:	7bfb      	ldrb	r3, [r7, #15]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	73fb      	strb	r3, [r7, #15]
 800c5da:	7bfb      	ldrb	r3, [r7, #15]
 800c5dc:	2b03      	cmp	r3, #3
 800c5de:	d9ef      	bls.n	800c5c0 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800c5e0:	7abb      	ldrb	r3, [r7, #10]
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	d17e      	bne.n	800c6e4 <SD_disk_initialize+0x188>
 800c5e6:	7afb      	ldrb	r3, [r7, #11]
 800c5e8:	2baa      	cmp	r3, #170	; 0xaa
 800c5ea:	d17b      	bne.n	800c6e4 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800c5ec:	2100      	movs	r1, #0
 800c5ee:	2077      	movs	r0, #119	; 0x77
 800c5f0:	f7ff ff5f 	bl	800c4b2 <SD_SendCmd>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	2b01      	cmp	r3, #1
 800c5f8:	d807      	bhi.n	800c60a <SD_disk_initialize+0xae>
 800c5fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c5fe:	2069      	movs	r0, #105	; 0x69
 800c600:	f7ff ff57 	bl	800c4b2 <SD_SendCmd>
 800c604:	4603      	mov	r3, r0
 800c606:	2b00      	cmp	r3, #0
 800c608:	d004      	beq.n	800c614 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800c60a:	4b45      	ldr	r3, [pc, #276]	; (800c720 <SD_disk_initialize+0x1c4>)
 800c60c:	881b      	ldrh	r3, [r3, #0]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d1ec      	bne.n	800c5ec <SD_disk_initialize+0x90>
 800c612:	e000      	b.n	800c616 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800c614:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800c616:	4b42      	ldr	r3, [pc, #264]	; (800c720 <SD_disk_initialize+0x1c4>)
 800c618:	881b      	ldrh	r3, [r3, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d062      	beq.n	800c6e4 <SD_disk_initialize+0x188>
 800c61e:	2100      	movs	r1, #0
 800c620:	207a      	movs	r0, #122	; 0x7a
 800c622:	f7ff ff46 	bl	800c4b2 <SD_SendCmd>
 800c626:	4603      	mov	r3, r0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d15b      	bne.n	800c6e4 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800c62c:	2300      	movs	r3, #0
 800c62e:	73fb      	strb	r3, [r7, #15]
 800c630:	e00c      	b.n	800c64c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800c632:	7bfc      	ldrb	r4, [r7, #15]
 800c634:	f7ff fe2e 	bl	800c294 <SPI_RxByte>
 800c638:	4603      	mov	r3, r0
 800c63a:	461a      	mov	r2, r3
 800c63c:	f107 0310 	add.w	r3, r7, #16
 800c640:	4423      	add	r3, r4
 800c642:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800c646:	7bfb      	ldrb	r3, [r7, #15]
 800c648:	3301      	adds	r3, #1
 800c64a:	73fb      	strb	r3, [r7, #15]
 800c64c:	7bfb      	ldrb	r3, [r7, #15]
 800c64e:	2b03      	cmp	r3, #3
 800c650:	d9ef      	bls.n	800c632 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800c652:	7a3b      	ldrb	r3, [r7, #8]
 800c654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d001      	beq.n	800c660 <SD_disk_initialize+0x104>
 800c65c:	230c      	movs	r3, #12
 800c65e:	e000      	b.n	800c662 <SD_disk_initialize+0x106>
 800c660:	2304      	movs	r3, #4
 800c662:	73bb      	strb	r3, [r7, #14]
 800c664:	e03e      	b.n	800c6e4 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800c666:	2100      	movs	r1, #0
 800c668:	2077      	movs	r0, #119	; 0x77
 800c66a:	f7ff ff22 	bl	800c4b2 <SD_SendCmd>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b01      	cmp	r3, #1
 800c672:	d808      	bhi.n	800c686 <SD_disk_initialize+0x12a>
 800c674:	2100      	movs	r1, #0
 800c676:	2069      	movs	r0, #105	; 0x69
 800c678:	f7ff ff1b 	bl	800c4b2 <SD_SendCmd>
 800c67c:	4603      	mov	r3, r0
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d801      	bhi.n	800c686 <SD_disk_initialize+0x12a>
 800c682:	2302      	movs	r3, #2
 800c684:	e000      	b.n	800c688 <SD_disk_initialize+0x12c>
 800c686:	2301      	movs	r3, #1
 800c688:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800c68a:	7bbb      	ldrb	r3, [r7, #14]
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d10e      	bne.n	800c6ae <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800c690:	2100      	movs	r1, #0
 800c692:	2077      	movs	r0, #119	; 0x77
 800c694:	f7ff ff0d 	bl	800c4b2 <SD_SendCmd>
 800c698:	4603      	mov	r3, r0
 800c69a:	2b01      	cmp	r3, #1
 800c69c:	d80e      	bhi.n	800c6bc <SD_disk_initialize+0x160>
 800c69e:	2100      	movs	r1, #0
 800c6a0:	2069      	movs	r0, #105	; 0x69
 800c6a2:	f7ff ff06 	bl	800c4b2 <SD_SendCmd>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d107      	bne.n	800c6bc <SD_disk_initialize+0x160>
 800c6ac:	e00c      	b.n	800c6c8 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	2041      	movs	r0, #65	; 0x41
 800c6b2:	f7ff fefe 	bl	800c4b2 <SD_SendCmd>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d004      	beq.n	800c6c6 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800c6bc:	4b18      	ldr	r3, [pc, #96]	; (800c720 <SD_disk_initialize+0x1c4>)
 800c6be:	881b      	ldrh	r3, [r3, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d1e2      	bne.n	800c68a <SD_disk_initialize+0x12e>
 800c6c4:	e000      	b.n	800c6c8 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800c6c6:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800c6c8:	4b15      	ldr	r3, [pc, #84]	; (800c720 <SD_disk_initialize+0x1c4>)
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d007      	beq.n	800c6e0 <SD_disk_initialize+0x184>
 800c6d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c6d4:	2050      	movs	r0, #80	; 0x50
 800c6d6:	f7ff feec 	bl	800c4b2 <SD_SendCmd>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d001      	beq.n	800c6e4 <SD_disk_initialize+0x188>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800c6e4:	4a0f      	ldr	r2, [pc, #60]	; (800c724 <SD_disk_initialize+0x1c8>)
 800c6e6:	7bbb      	ldrb	r3, [r7, #14]
 800c6e8:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800c6ea:	f7ff fd91 	bl	800c210 <DESELECT>
	SPI_RxByte();
 800c6ee:	f7ff fdd1 	bl	800c294 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800c6f2:	7bbb      	ldrb	r3, [r7, #14]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d008      	beq.n	800c70a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 800c6f8:	4b08      	ldr	r3, [pc, #32]	; (800c71c <SD_disk_initialize+0x1c0>)
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	f023 0301 	bic.w	r3, r3, #1
 800c702:	b2da      	uxtb	r2, r3
 800c704:	4b05      	ldr	r3, [pc, #20]	; (800c71c <SD_disk_initialize+0x1c0>)
 800c706:	701a      	strb	r2, [r3, #0]
 800c708:	e001      	b.n	800c70e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800c70a:	f7ff fe49 	bl	800c3a0 <SD_PowerOff>
	}

	return Stat;
 800c70e:	4b03      	ldr	r3, [pc, #12]	; (800c71c <SD_disk_initialize+0x1c0>)
 800c710:	781b      	ldrb	r3, [r3, #0]
 800c712:	b2db      	uxtb	r3, r3
}
 800c714:	4618      	mov	r0, r3
 800c716:	3714      	adds	r7, #20
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd90      	pop	{r4, r7, pc}
 800c71c:	20000024 	.word	0x20000024
 800c720:	20008e26 	.word	0x20008e26
 800c724:	20008530 	.word	0x20008530

0800c728 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 800c728:	b480      	push	{r7}
 800c72a:	b083      	sub	sp, #12
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	4603      	mov	r3, r0
 800c730:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 800c732:	79fb      	ldrb	r3, [r7, #7]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d001      	beq.n	800c73c <SD_disk_status+0x14>
 800c738:	2301      	movs	r3, #1
 800c73a:	e002      	b.n	800c742 <SD_disk_status+0x1a>
	return Stat;
 800c73c:	4b04      	ldr	r3, [pc, #16]	; (800c750 <SD_disk_status+0x28>)
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	b2db      	uxtb	r3, r3
}
 800c742:	4618      	mov	r0, r3
 800c744:	370c      	adds	r7, #12
 800c746:	46bd      	mov	sp, r7
 800c748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop
 800c750:	20000024 	.word	0x20000024

0800c754 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b084      	sub	sp, #16
 800c758:	af00      	add	r7, sp, #0
 800c75a:	60b9      	str	r1, [r7, #8]
 800c75c:	607a      	str	r2, [r7, #4]
 800c75e:	603b      	str	r3, [r7, #0]
 800c760:	4603      	mov	r3, r0
 800c762:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800c764:	7bfb      	ldrb	r3, [r7, #15]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d102      	bne.n	800c770 <SD_disk_read+0x1c>
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d101      	bne.n	800c774 <SD_disk_read+0x20>
 800c770:	2304      	movs	r3, #4
 800c772:	e054      	b.n	800c81e <SD_disk_read+0xca>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c774:	4b2c      	ldr	r3, [pc, #176]	; (800c828 <SD_disk_read+0xd4>)
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	b2db      	uxtb	r3, r3
 800c77a:	f003 0301 	and.w	r3, r3, #1
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d001      	beq.n	800c786 <SD_disk_read+0x32>
 800c782:	2303      	movs	r3, #3
 800c784:	e04b      	b.n	800c81e <SD_disk_read+0xca>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800c786:	4b29      	ldr	r3, [pc, #164]	; (800c82c <SD_disk_read+0xd8>)
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	f003 0304 	and.w	r3, r3, #4
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d102      	bne.n	800c798 <SD_disk_read+0x44>
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	025b      	lsls	r3, r3, #9
 800c796:	607b      	str	r3, [r7, #4]

	SELECT();
 800c798:	f7ff fd2c 	bl	800c1f4 <SELECT>

	if (count == 1)
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	2b01      	cmp	r3, #1
 800c7a0:	d111      	bne.n	800c7c6 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800c7a2:	6879      	ldr	r1, [r7, #4]
 800c7a4:	2051      	movs	r0, #81	; 0x51
 800c7a6:	f7ff fe84 	bl	800c4b2 <SD_SendCmd>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d12c      	bne.n	800c80a <SD_disk_read+0xb6>
 800c7b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c7b4:	68b8      	ldr	r0, [r7, #8]
 800c7b6:	f7ff fe0b 	bl	800c3d0 <SD_RxDataBlock>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d024      	beq.n	800c80a <SD_disk_read+0xb6>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	603b      	str	r3, [r7, #0]
 800c7c4:	e021      	b.n	800c80a <SD_disk_read+0xb6>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800c7c6:	6879      	ldr	r1, [r7, #4]
 800c7c8:	2052      	movs	r0, #82	; 0x52
 800c7ca:	f7ff fe72 	bl	800c4b2 <SD_SendCmd>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d11a      	bne.n	800c80a <SD_disk_read+0xb6>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 800c7d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c7d8:	68b8      	ldr	r0, [r7, #8]
 800c7da:	f7ff fdf9 	bl	800c3d0 <SD_RxDataBlock>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	f083 0301 	eor.w	r3, r3, #1
 800c7e4:	b2db      	uxtb	r3, r3
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10a      	bne.n	800c800 <SD_disk_read+0xac>
				buff += 512;
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c7f0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	3b01      	subs	r3, #1
 800c7f6:	603b      	str	r3, [r7, #0]
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d1ea      	bne.n	800c7d4 <SD_disk_read+0x80>
 800c7fe:	e000      	b.n	800c802 <SD_disk_read+0xae>
				if (!SD_RxDataBlock(buff, 512)) break;
 800c800:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800c802:	2100      	movs	r1, #0
 800c804:	204c      	movs	r0, #76	; 0x4c
 800c806:	f7ff fe54 	bl	800c4b2 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800c80a:	f7ff fd01 	bl	800c210 <DESELECT>
	SPI_RxByte();
 800c80e:	f7ff fd41 	bl	800c294 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	2b00      	cmp	r3, #0
 800c816:	bf14      	ite	ne
 800c818:	2301      	movne	r3, #1
 800c81a:	2300      	moveq	r3, #0
 800c81c:	b2db      	uxtb	r3, r3
}
 800c81e:	4618      	mov	r0, r3
 800c820:	3710      	adds	r7, #16
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}
 800c826:	bf00      	nop
 800c828:	20000024 	.word	0x20000024
 800c82c:	20008530 	.word	0x20008530

0800c830 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	60b9      	str	r1, [r7, #8]
 800c838:	607a      	str	r2, [r7, #4]
 800c83a:	603b      	str	r3, [r7, #0]
 800c83c:	4603      	mov	r3, r0
 800c83e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800c840:	7bfb      	ldrb	r3, [r7, #15]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d102      	bne.n	800c84c <SD_disk_write+0x1c>
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d101      	bne.n	800c850 <SD_disk_write+0x20>
 800c84c:	2304      	movs	r3, #4
 800c84e:	e071      	b.n	800c934 <SD_disk_write+0x104>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c850:	4b3a      	ldr	r3, [pc, #232]	; (800c93c <SD_disk_write+0x10c>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	b2db      	uxtb	r3, r3
 800c856:	f003 0301 	and.w	r3, r3, #1
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d001      	beq.n	800c862 <SD_disk_write+0x32>
 800c85e:	2303      	movs	r3, #3
 800c860:	e068      	b.n	800c934 <SD_disk_write+0x104>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800c862:	4b36      	ldr	r3, [pc, #216]	; (800c93c <SD_disk_write+0x10c>)
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	b2db      	uxtb	r3, r3
 800c868:	f003 0304 	and.w	r3, r3, #4
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d001      	beq.n	800c874 <SD_disk_write+0x44>
 800c870:	2302      	movs	r3, #2
 800c872:	e05f      	b.n	800c934 <SD_disk_write+0x104>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800c874:	4b32      	ldr	r3, [pc, #200]	; (800c940 <SD_disk_write+0x110>)
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	f003 0304 	and.w	r3, r3, #4
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d102      	bne.n	800c886 <SD_disk_write+0x56>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	025b      	lsls	r3, r3, #9
 800c884:	607b      	str	r3, [r7, #4]

	SELECT();
 800c886:	f7ff fcb5 	bl	800c1f4 <SELECT>

	if (count == 1)
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d110      	bne.n	800c8b2 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800c890:	6879      	ldr	r1, [r7, #4]
 800c892:	2058      	movs	r0, #88	; 0x58
 800c894:	f7ff fe0d 	bl	800c4b2 <SD_SendCmd>
 800c898:	4603      	mov	r3, r0
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d140      	bne.n	800c920 <SD_disk_write+0xf0>
 800c89e:	21fe      	movs	r1, #254	; 0xfe
 800c8a0:	68b8      	ldr	r0, [r7, #8]
 800c8a2:	f7ff fdc3 	bl	800c42c <SD_TxDataBlock>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d039      	beq.n	800c920 <SD_disk_write+0xf0>
			count = 0;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	603b      	str	r3, [r7, #0]
 800c8b0:	e036      	b.n	800c920 <SD_disk_write+0xf0>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800c8b2:	4b23      	ldr	r3, [pc, #140]	; (800c940 <SD_disk_write+0x110>)
 800c8b4:	781b      	ldrb	r3, [r3, #0]
 800c8b6:	f003 0302 	and.w	r3, r3, #2
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d007      	beq.n	800c8ce <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800c8be:	2100      	movs	r1, #0
 800c8c0:	2077      	movs	r0, #119	; 0x77
 800c8c2:	f7ff fdf6 	bl	800c4b2 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800c8c6:	6839      	ldr	r1, [r7, #0]
 800c8c8:	2057      	movs	r0, #87	; 0x57
 800c8ca:	f7ff fdf2 	bl	800c4b2 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800c8ce:	6879      	ldr	r1, [r7, #4]
 800c8d0:	2059      	movs	r0, #89	; 0x59
 800c8d2:	f7ff fdee 	bl	800c4b2 <SD_SendCmd>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d121      	bne.n	800c920 <SD_disk_write+0xf0>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800c8dc:	21fc      	movs	r1, #252	; 0xfc
 800c8de:	68b8      	ldr	r0, [r7, #8]
 800c8e0:	f7ff fda4 	bl	800c42c <SD_TxDataBlock>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	f083 0301 	eor.w	r3, r3, #1
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d10a      	bne.n	800c906 <SD_disk_write+0xd6>
				buff += 512;
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c8f6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	3b01      	subs	r3, #1
 800c8fc:	603b      	str	r3, [r7, #0]
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d1eb      	bne.n	800c8dc <SD_disk_write+0xac>
 800c904:	e000      	b.n	800c908 <SD_disk_write+0xd8>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800c906:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800c908:	21fd      	movs	r1, #253	; 0xfd
 800c90a:	2000      	movs	r0, #0
 800c90c:	f7ff fd8e 	bl	800c42c <SD_TxDataBlock>
 800c910:	4603      	mov	r3, r0
 800c912:	f083 0301 	eor.w	r3, r3, #1
 800c916:	b2db      	uxtb	r3, r3
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d001      	beq.n	800c920 <SD_disk_write+0xf0>
			{
				count = 1;
 800c91c:	2301      	movs	r3, #1
 800c91e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800c920:	f7ff fc76 	bl	800c210 <DESELECT>
	SPI_RxByte();
 800c924:	f7ff fcb6 	bl	800c294 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	bf14      	ite	ne
 800c92e:	2301      	movne	r3, #1
 800c930:	2300      	moveq	r3, #0
 800c932:	b2db      	uxtb	r3, r3
}
 800c934:	4618      	mov	r0, r3
 800c936:	3710      	adds	r7, #16
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	20000024 	.word	0x20000024
 800c940:	20008530 	.word	0x20008530

0800c944 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800c944:	b590      	push	{r4, r7, lr}
 800c946:	b08b      	sub	sp, #44	; 0x2c
 800c948:	af00      	add	r7, sp, #0
 800c94a:	4603      	mov	r3, r0
 800c94c:	603a      	str	r2, [r7, #0]
 800c94e:	71fb      	strb	r3, [r7, #7]
 800c950:	460b      	mov	r3, r1
 800c952:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800c958:	79fb      	ldrb	r3, [r7, #7]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d001      	beq.n	800c962 <SD_disk_ioctl+0x1e>
 800c95e:	2304      	movs	r3, #4
 800c960:	e115      	b.n	800cb8e <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 800c962:	2301      	movs	r3, #1
 800c964:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 800c968:	79bb      	ldrb	r3, [r7, #6]
 800c96a:	2b05      	cmp	r3, #5
 800c96c:	d124      	bne.n	800c9b8 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800c96e:	6a3b      	ldr	r3, [r7, #32]
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	2b02      	cmp	r3, #2
 800c974:	d012      	beq.n	800c99c <SD_disk_ioctl+0x58>
 800c976:	2b02      	cmp	r3, #2
 800c978:	dc1a      	bgt.n	800c9b0 <SD_disk_ioctl+0x6c>
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d002      	beq.n	800c984 <SD_disk_ioctl+0x40>
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d006      	beq.n	800c990 <SD_disk_ioctl+0x4c>
 800c982:	e015      	b.n	800c9b0 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 800c984:	f7ff fd0c 	bl	800c3a0 <SD_PowerOff>
			res = RES_OK;
 800c988:	2300      	movs	r3, #0
 800c98a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c98e:	e0fc      	b.n	800cb8a <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800c990:	f7ff fcc4 	bl	800c31c <SD_PowerOn>
			res = RES_OK;
 800c994:	2300      	movs	r3, #0
 800c996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c99a:	e0f6      	b.n	800cb8a <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800c99c:	6a3b      	ldr	r3, [r7, #32]
 800c99e:	1c5c      	adds	r4, r3, #1
 800c9a0:	f7ff fd0a 	bl	800c3b8 <SD_CheckPower>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c9ae:	e0ec      	b.n	800cb8a <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800c9b0:	2304      	movs	r3, #4
 800c9b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c9b6:	e0e8      	b.n	800cb8a <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c9b8:	4b77      	ldr	r3, [pc, #476]	; (800cb98 <SD_disk_ioctl+0x254>)
 800c9ba:	781b      	ldrb	r3, [r3, #0]
 800c9bc:	b2db      	uxtb	r3, r3
 800c9be:	f003 0301 	and.w	r3, r3, #1
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d001      	beq.n	800c9ca <SD_disk_ioctl+0x86>
 800c9c6:	2303      	movs	r3, #3
 800c9c8:	e0e1      	b.n	800cb8e <SD_disk_ioctl+0x24a>

		SELECT();
 800c9ca:	f7ff fc13 	bl	800c1f4 <SELECT>

		switch (ctrl)
 800c9ce:	79bb      	ldrb	r3, [r7, #6]
 800c9d0:	2b0d      	cmp	r3, #13
 800c9d2:	f200 80cb 	bhi.w	800cb6c <SD_disk_ioctl+0x228>
 800c9d6:	a201      	add	r2, pc, #4	; (adr r2, 800c9dc <SD_disk_ioctl+0x98>)
 800c9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9dc:	0800cad7 	.word	0x0800cad7
 800c9e0:	0800ca15 	.word	0x0800ca15
 800c9e4:	0800cac7 	.word	0x0800cac7
 800c9e8:	0800cb6d 	.word	0x0800cb6d
 800c9ec:	0800cb6d 	.word	0x0800cb6d
 800c9f0:	0800cb6d 	.word	0x0800cb6d
 800c9f4:	0800cb6d 	.word	0x0800cb6d
 800c9f8:	0800cb6d 	.word	0x0800cb6d
 800c9fc:	0800cb6d 	.word	0x0800cb6d
 800ca00:	0800cb6d 	.word	0x0800cb6d
 800ca04:	0800cb6d 	.word	0x0800cb6d
 800ca08:	0800cae9 	.word	0x0800cae9
 800ca0c:	0800cb0d 	.word	0x0800cb0d
 800ca10:	0800cb31 	.word	0x0800cb31
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800ca14:	2100      	movs	r1, #0
 800ca16:	2049      	movs	r0, #73	; 0x49
 800ca18:	f7ff fd4b 	bl	800c4b2 <SD_SendCmd>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	f040 80a8 	bne.w	800cb74 <SD_disk_ioctl+0x230>
 800ca24:	f107 030c 	add.w	r3, r7, #12
 800ca28:	2110      	movs	r1, #16
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7ff fcd0 	bl	800c3d0 <SD_RxDataBlock>
 800ca30:	4603      	mov	r3, r0
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	f000 809e 	beq.w	800cb74 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 800ca38:	7b3b      	ldrb	r3, [r7, #12]
 800ca3a:	099b      	lsrs	r3, r3, #6
 800ca3c:	b2db      	uxtb	r3, r3
 800ca3e:	2b01      	cmp	r3, #1
 800ca40:	d10e      	bne.n	800ca60 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800ca42:	7d7b      	ldrb	r3, [r7, #21]
 800ca44:	b29a      	uxth	r2, r3
 800ca46:	7d3b      	ldrb	r3, [r7, #20]
 800ca48:	b29b      	uxth	r3, r3
 800ca4a:	021b      	lsls	r3, r3, #8
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	4413      	add	r3, r2
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	3301      	adds	r3, #1
 800ca54:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800ca56:	8bfb      	ldrh	r3, [r7, #30]
 800ca58:	029a      	lsls	r2, r3, #10
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	601a      	str	r2, [r3, #0]
 800ca5e:	e02e      	b.n	800cabe <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ca60:	7c7b      	ldrb	r3, [r7, #17]
 800ca62:	f003 030f 	and.w	r3, r3, #15
 800ca66:	b2da      	uxtb	r2, r3
 800ca68:	7dbb      	ldrb	r3, [r7, #22]
 800ca6a:	09db      	lsrs	r3, r3, #7
 800ca6c:	b2db      	uxtb	r3, r3
 800ca6e:	4413      	add	r3, r2
 800ca70:	b2da      	uxtb	r2, r3
 800ca72:	7d7b      	ldrb	r3, [r7, #21]
 800ca74:	005b      	lsls	r3, r3, #1
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	f003 0306 	and.w	r3, r3, #6
 800ca7c:	b2db      	uxtb	r3, r3
 800ca7e:	4413      	add	r3, r2
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	3302      	adds	r3, #2
 800ca84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800ca88:	7d3b      	ldrb	r3, [r7, #20]
 800ca8a:	099b      	lsrs	r3, r3, #6
 800ca8c:	b2db      	uxtb	r3, r3
 800ca8e:	b29a      	uxth	r2, r3
 800ca90:	7cfb      	ldrb	r3, [r7, #19]
 800ca92:	b29b      	uxth	r3, r3
 800ca94:	009b      	lsls	r3, r3, #2
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	4413      	add	r3, r2
 800ca9a:	b29a      	uxth	r2, r3
 800ca9c:	7cbb      	ldrb	r3, [r7, #18]
 800ca9e:	029b      	lsls	r3, r3, #10
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	4413      	add	r3, r2
 800caaa:	b29b      	uxth	r3, r3
 800caac:	3301      	adds	r3, #1
 800caae:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800cab0:	8bfa      	ldrh	r2, [r7, #30]
 800cab2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cab6:	3b09      	subs	r3, #9
 800cab8:	409a      	lsls	r2, r3
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800cabe:	2300      	movs	r3, #0
 800cac0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 800cac4:	e056      	b.n	800cb74 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cacc:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800cace:	2300      	movs	r3, #0
 800cad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800cad4:	e055      	b.n	800cb82 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800cad6:	f7ff fc07 	bl	800c2e8 <SD_ReadyWait>
 800cada:	4603      	mov	r3, r0
 800cadc:	2bff      	cmp	r3, #255	; 0xff
 800cade:	d14b      	bne.n	800cb78 <SD_disk_ioctl+0x234>
 800cae0:	2300      	movs	r3, #0
 800cae2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800cae6:	e047      	b.n	800cb78 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800cae8:	2100      	movs	r1, #0
 800caea:	2049      	movs	r0, #73	; 0x49
 800caec:	f7ff fce1 	bl	800c4b2 <SD_SendCmd>
 800caf0:	4603      	mov	r3, r0
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d142      	bne.n	800cb7c <SD_disk_ioctl+0x238>
 800caf6:	2110      	movs	r1, #16
 800caf8:	6a38      	ldr	r0, [r7, #32]
 800cafa:	f7ff fc69 	bl	800c3d0 <SD_RxDataBlock>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d03b      	beq.n	800cb7c <SD_disk_ioctl+0x238>
 800cb04:	2300      	movs	r3, #0
 800cb06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800cb0a:	e037      	b.n	800cb7c <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800cb0c:	2100      	movs	r1, #0
 800cb0e:	204a      	movs	r0, #74	; 0x4a
 800cb10:	f7ff fccf 	bl	800c4b2 <SD_SendCmd>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d132      	bne.n	800cb80 <SD_disk_ioctl+0x23c>
 800cb1a:	2110      	movs	r1, #16
 800cb1c:	6a38      	ldr	r0, [r7, #32]
 800cb1e:	f7ff fc57 	bl	800c3d0 <SD_RxDataBlock>
 800cb22:	4603      	mov	r3, r0
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d02b      	beq.n	800cb80 <SD_disk_ioctl+0x23c>
 800cb28:	2300      	movs	r3, #0
 800cb2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800cb2e:	e027      	b.n	800cb80 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800cb30:	2100      	movs	r1, #0
 800cb32:	207a      	movs	r0, #122	; 0x7a
 800cb34:	f7ff fcbd 	bl	800c4b2 <SD_SendCmd>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d116      	bne.n	800cb6c <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800cb3e:	2300      	movs	r3, #0
 800cb40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cb44:	e00b      	b.n	800cb5e <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 800cb46:	6a3c      	ldr	r4, [r7, #32]
 800cb48:	1c63      	adds	r3, r4, #1
 800cb4a:	623b      	str	r3, [r7, #32]
 800cb4c:	f7ff fba2 	bl	800c294 <SPI_RxByte>
 800cb50:	4603      	mov	r3, r0
 800cb52:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 800cb54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cb58:	3301      	adds	r3, #1
 800cb5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cb5e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cb62:	2b03      	cmp	r3, #3
 800cb64:	d9ef      	bls.n	800cb46 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 800cb66:	2300      	movs	r3, #0
 800cb68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 800cb6c:	2304      	movs	r3, #4
 800cb6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb72:	e006      	b.n	800cb82 <SD_disk_ioctl+0x23e>
			break;
 800cb74:	bf00      	nop
 800cb76:	e004      	b.n	800cb82 <SD_disk_ioctl+0x23e>
			break;
 800cb78:	bf00      	nop
 800cb7a:	e002      	b.n	800cb82 <SD_disk_ioctl+0x23e>
			break;
 800cb7c:	bf00      	nop
 800cb7e:	e000      	b.n	800cb82 <SD_disk_ioctl+0x23e>
			break;
 800cb80:	bf00      	nop
		}

		DESELECT();
 800cb82:	f7ff fb45 	bl	800c210 <DESELECT>
		SPI_RxByte();
 800cb86:	f7ff fb85 	bl	800c294 <SPI_RxByte>
	}

	return res;
 800cb8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	372c      	adds	r7, #44	; 0x2c
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd90      	pop	{r4, r7, pc}
 800cb96:	bf00      	nop
 800cb98:	20000024 	.word	0x20000024

0800cb9c <USB_OTG_EnableCommonInt>:
*         Initializes the commmon interrupts, used in both device and modes
* @param  pdev : Selected device
* @retval None
*/
static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b085      	sub	sp, #20
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
 800cba4:	2300      	movs	r3, #0
 800cba6:	60fb      	str	r3, [r7, #12]
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	f04f 32ff 	mov.w	r2, #4294967295
 800cbb0:	605a      	str	r2, [r3, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	68db      	ldr	r3, [r3, #12]
 800cbb6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800cbba:	615a      	str	r2, [r3, #20]
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
 800cbbc:	7bfb      	ldrb	r3, [r7, #15]
 800cbbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cbc2:	73fb      	strb	r3, [r7, #15]
  int_mask.b.usbsuspend = 1; 
 800cbc4:	7b7b      	ldrb	r3, [r7, #13]
 800cbc6:	f043 0308 	orr.w	r3, r3, #8
 800cbca:	737b      	strb	r3, [r7, #13]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	68db      	ldr	r3, [r3, #12]
 800cbd0:	68fa      	ldr	r2, [r7, #12]
 800cbd2:	619a      	str	r2, [r3, #24]
}
 800cbd4:	bf00      	nop
 800cbd6:	3714      	adds	r7, #20
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b086      	sub	sp, #24
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800cbec:	2300      	movs	r3, #0
 800cbee:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	60fb      	str	r3, [r7, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800cbf4:	2003      	movs	r0, #3
 800cbf6:	f00c fd23 	bl	8019640 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	68db      	ldr	r3, [r3, #12]
 800cbfe:	691b      	ldr	r3, [r3, #16]
 800cc00:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	3301      	adds	r3, #1
 800cc06:	617b      	str	r3, [r7, #20]
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	4a18      	ldr	r2, [pc, #96]	; (800cc6c <USB_OTG_CoreReset+0x8c>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d901      	bls.n	800cc14 <USB_OTG_CoreReset+0x34>
    {
      return USB_OTG_OK;
 800cc10:	2300      	movs	r3, #0
 800cc12:	e026      	b.n	800cc62 <USB_OTG_CoreReset+0x82>
    }
  }
  while (greset.b.ahbidle == 0);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800cc1a:	b2db      	uxtb	r3, r3
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d0e9      	beq.n	800cbf4 <USB_OTG_CoreReset+0x14>
  /* Core Soft Reset */
  count = 0;
 800cc20:	2300      	movs	r3, #0
 800cc22:	617b      	str	r3, [r7, #20]
  greset.b.csftrst = 1;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f043 0301 	orr.w	r3, r3, #1
 800cc2a:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	68fa      	ldr	r2, [r7, #12]
 800cc32:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	68db      	ldr	r3, [r3, #12]
 800cc38:	691b      	ldr	r3, [r3, #16]
 800cc3a:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	3301      	adds	r3, #1
 800cc40:	617b      	str	r3, [r7, #20]
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	4a09      	ldr	r2, [pc, #36]	; (800cc6c <USB_OTG_CoreReset+0x8c>)
 800cc46:	4293      	cmp	r3, r2
 800cc48:	d806      	bhi.n	800cc58 <USB_OTG_CoreReset+0x78>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cc50:	b2db      	uxtb	r3, r3
 800cc52:	2b01      	cmp	r3, #1
 800cc54:	d0ee      	beq.n	800cc34 <USB_OTG_CoreReset+0x54>
 800cc56:	e000      	b.n	800cc5a <USB_OTG_CoreReset+0x7a>
      break;
 800cc58:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800cc5a:	2003      	movs	r0, #3
 800cc5c:	f00c fcf0 	bl	8019640 <USB_OTG_BSP_uDelay>
  return status;
 800cc60:	7cfb      	ldrb	r3, [r7, #19]
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3718      	adds	r7, #24
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
 800cc6a:	bf00      	nop
 800cc6c:	00030d40 	.word	0x00030d40

0800cc70 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b089      	sub	sp, #36	; 0x24
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	60f8      	str	r0, [r7, #12]
 800cc78:	60b9      	str	r1, [r7, #8]
 800cc7a:	4611      	mov	r1, r2
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	460b      	mov	r3, r1
 800cc80:	71fb      	strb	r3, [r7, #7]
 800cc82:	4613      	mov	r3, r2
 800cc84:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cc86:	2300      	movs	r3, #0
 800cc88:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	78db      	ldrb	r3, [r3, #3]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d122      	bne.n	800ccd8 <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 800cc92:	2300      	movs	r3, #0
 800cc94:	617b      	str	r3, [r7, #20]
 800cc96:	2300      	movs	r3, #0
 800cc98:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800cc9a:	88bb      	ldrh	r3, [r7, #4]
 800cc9c:	3303      	adds	r3, #3
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	da00      	bge.n	800cca4 <USB_OTG_WritePacket+0x34>
 800cca2:	3303      	adds	r3, #3
 800cca4:	109b      	asrs	r3, r3, #2
 800cca6:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800cca8:	79fb      	ldrb	r3, [r7, #7]
 800ccaa:	68fa      	ldr	r2, [r7, #12]
 800ccac:	3332      	adds	r3, #50	; 0x32
 800ccae:	009b      	lsls	r3, r3, #2
 800ccb0:	4413      	add	r3, r2
 800ccb2:	689b      	ldr	r3, [r3, #8]
 800ccb4:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++)
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	61fb      	str	r3, [r7, #28]
 800ccba:	e009      	b.n	800ccd0 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	681a      	ldr	r2, [r3, #0]
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	601a      	str	r2, [r3, #0]
      src+=4;
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < count32b; i++)
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	3301      	adds	r3, #1
 800ccce:	61fb      	str	r3, [r7, #28]
 800ccd0:	69fa      	ldr	r2, [r7, #28]
 800ccd2:	697b      	ldr	r3, [r7, #20]
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d3f1      	bcc.n	800ccbc <USB_OTG_WritePacket+0x4c>
    }
  }
  return status;
 800ccd8:	7efb      	ldrb	r3, [r7, #27]
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3724      	adds	r7, #36	; 0x24
 800ccde:	46bd      	mov	sp, r7
 800cce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce4:	4770      	bx	lr

0800cce6 <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800cce6:	b480      	push	{r7}
 800cce8:	b089      	sub	sp, #36	; 0x24
 800ccea:	af00      	add	r7, sp, #0
 800ccec:	60f8      	str	r0, [r7, #12]
 800ccee:	60b9      	str	r1, [r7, #8]
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 800ccf8:	88fb      	ldrh	r3, [r7, #6]
 800ccfa:	3303      	adds	r3, #3
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	da00      	bge.n	800cd02 <USB_OTG_ReadPacket+0x1c>
 800cd00:	3303      	adds	r3, #3
 800cd02:	109b      	asrs	r3, r3, #2
 800cd04:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800cd0c:	617b      	str	r3, [r7, #20]
  
  for( i = 0; i < count32b; i++)
 800cd0e:	2300      	movs	r3, #0
 800cd10:	61fb      	str	r3, [r7, #28]
 800cd12:	e009      	b.n	800cd28 <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	681a      	ldr	r2, [r3, #0]
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	601a      	str	r2, [r3, #0]
    dest += 4 ;
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	3304      	adds	r3, #4
 800cd20:	60bb      	str	r3, [r7, #8]
  for( i = 0; i < count32b; i++)
 800cd22:	69fb      	ldr	r3, [r7, #28]
 800cd24:	3301      	adds	r3, #1
 800cd26:	61fb      	str	r3, [r7, #28]
 800cd28:	69fa      	ldr	r2, [r7, #28]
 800cd2a:	69bb      	ldr	r3, [r7, #24]
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d3f1      	bcc.n	800cd14 <USB_OTG_ReadPacket+0x2e>
  }
  return ((void *)dest);
 800cd30:	68bb      	ldr	r3, [r7, #8]
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3724      	adds	r7, #36	; 0x24
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
	...

0800cd40 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 800cd40:	b480      	push	{r7}
 800cd42:	b087      	sub	sp, #28
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
 800cd48:	460b      	mov	r3, r1
 800cd4a:	70fb      	strb	r3, [r7, #3]
  uint32_t i , baseAddress = 0;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	613b      	str	r3, [r7, #16]
  USB_OTG_STS status = USB_OTG_OK;
 800cd50:	2300      	movs	r3, #0
 800cd52:	73fb      	strb	r3, [r7, #15]
  
  pdev->cfg.dma_enable       = 0;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2200      	movs	r2, #0
 800cd58:	70da      	strb	r2, [r3, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2201      	movs	r2, #1
 800cd5e:	709a      	strb	r2, [r3, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2240      	movs	r2, #64	; 0x40
 800cd64:	809a      	strh	r2, [r3, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 800cd66:	78fb      	ldrb	r3, [r7, #3]
 800cd68:	2b01      	cmp	r3, #1
 800cd6a:	d113      	bne.n	800cd94 <USB_OTG_SelectCore+0x54>
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 800cd6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800cd70:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2201      	movs	r2, #1
 800cd76:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 8 ;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2208      	movs	r2, #8
 800cd7c:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2204      	movs	r2, #4
 800cd82:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800cd8a:	80da      	strh	r2, [r3, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2202      	movs	r2, #2
 800cd90:	721a      	strb	r2, [r3, #8]
 800cd92:	e011      	b.n	800cdb8 <USB_OTG_SelectCore+0x78>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 800cd94:	78fb      	ldrb	r3, [r7, #3]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d10e      	bne.n	800cdb8 <USB_OTG_SelectCore+0x78>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 800cd9a:	4b45      	ldr	r3, [pc, #276]	; (800ceb0 <USB_OTG_SelectCore+0x170>)
 800cd9c:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2200      	movs	r2, #0
 800cda2:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 12 ;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	220c      	movs	r2, #12
 800cda8:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2206      	movs	r2, #6
 800cdae:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800cdb6:	80da      	strh	r2, [r3, #6]
  else
  {
    /* Do Nothing */
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800cdb8:	693a      	ldr	r2, [r7, #16]
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	60da      	str	r2, [r3, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	611a      	str	r2, [r3, #16]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800cdca:	2300      	movs	r3, #0
 800cdcc:	617b      	str	r3, [r7, #20]
 800cdce:	e01c      	b.n	800ce0a <USB_OTG_SelectCore+0xca>
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800cdd0:	697b      	ldr	r3, [r7, #20]
 800cdd2:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	4413      	add	r3, r2
 800cdd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800cddc:	4619      	mov	r1, r3
 800cdde:	687a      	ldr	r2, [r7, #4]
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	3304      	adds	r3, #4
 800cde4:	009b      	lsls	r3, r3, #2
 800cde6:	4413      	add	r3, r2
 800cde8:	6099      	str	r1, [r3, #8]
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 800cdee:	693b      	ldr	r3, [r7, #16]
 800cdf0:	4413      	add	r3, r2
 800cdf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	3314      	adds	r3, #20
 800cdfe:	009b      	lsls	r3, r3, #2
 800ce00:	4413      	add	r3, r2
 800ce02:	6059      	str	r1, [r3, #4]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	3301      	adds	r3, #1
 800ce08:	617b      	str	r3, [r7, #20]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	785b      	ldrb	r3, [r3, #1]
 800ce0e:	461a      	mov	r2, r3
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d3dc      	bcc.n	800cdd0 <USB_OTG_SelectCore+0x90>
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	615a      	str	r2, [r3, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ce28:	461a      	mov	r2, r3
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800ce30:	2300      	movs	r3, #0
 800ce32:	617b      	str	r3, [r7, #20]
 800ce34:	e00f      	b.n	800ce56 <USB_OTG_SelectCore+0x116>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	015a      	lsls	r2, r3, #5
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800ce42:	4619      	mov	r1, r3
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	3322      	adds	r3, #34	; 0x22
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	4413      	add	r3, r2
 800ce4e:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800ce50:	697b      	ldr	r3, [r7, #20]
 800ce52:	3301      	adds	r3, #1
 800ce54:	617b      	str	r3, [r7, #20]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	4293      	cmp	r3, r2
 800ce60:	d3e9      	bcc.n	800ce36 <USB_OTG_SelectCore+0xf6>
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800ce62:	2300      	movs	r3, #0
 800ce64:	617b      	str	r3, [r7, #20]
 800ce66:	e00f      	b.n	800ce88 <USB_OTG_SelectCore+0x148>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	031a      	lsls	r2, r3, #12
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	4413      	add	r3, r2
 800ce70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce74:	4619      	mov	r1, r3
 800ce76:	687a      	ldr	r2, [r7, #4]
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	3332      	adds	r3, #50	; 0x32
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	4413      	add	r3, r2
 800ce80:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	3301      	adds	r3, #1
 800ce86:	617b      	str	r3, [r7, #20]
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	697b      	ldr	r3, [r7, #20]
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d3e9      	bcc.n	800ce68 <USB_OTG_SelectCore+0x128>
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  
  return status;
 800cea2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	371c      	adds	r7, #28
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr
 800ceb0:	40040000 	.word	0x40040000

0800ceb4 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b086      	sub	sp, #24
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cebc:	2300      	movs	r3, #0
 800cebe:	75fb      	strb	r3, [r7, #23]
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
#if defined (STM32F446xx) || defined (STM32F469_479xx)
  USB_OTG_DCTL_TypeDef     dctl;
#endif
  usbcfg.d32 = 0;
 800cec0:	2300      	movs	r3, #0
 800cec2:	613b      	str	r3, [r7, #16]
  gccfg.d32 = 0;
 800cec4:	2300      	movs	r3, #0
 800cec6:	60fb      	str	r3, [r7, #12]
  ahbcfg.d32 = 0;
 800cec8:	2300      	movs	r3, #0
 800ceca:	60bb      	str	r3, [r7, #8]

  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	7a1b      	ldrb	r3, [r3, #8]
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d142      	bne.n	800cf5a <USB_OTG_CoreInit+0xa6>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceda:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 0;
 800cedc:	7bbb      	ldrb	r3, [r7, #14]
 800cede:	f36f 0300 	bfc	r3, #0, #1
 800cee2:	73bb      	strb	r3, [r7, #14]
    
    if (pdev->cfg.Sof_output)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	7a5b      	ldrb	r3, [r3, #9]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d003      	beq.n	800cef4 <USB_OTG_CoreInit+0x40>
    {
      gccfg.b.sofouten = 1;   
 800ceec:	7bbb      	ldrb	r3, [r7, #14]
 800ceee:	f043 0310 	orr.w	r3, r3, #16
 800cef2:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	68db      	ldr	r3, [r3, #12]
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
 800cefc:	2300      	movs	r3, #0
 800cefe:	613b      	str	r3, [r7, #16]
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	68db      	ldr	r3, [r3, #12]
 800cf06:	613b      	str	r3, [r7, #16]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 800cf08:	7c3b      	ldrb	r3, [r7, #16]
 800cf0a:	f36f 1386 	bfc	r3, #6, #1
 800cf0e:	743b      	strb	r3, [r7, #16]
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 800cf10:	7cbb      	ldrb	r3, [r7, #18]
 800cf12:	f36f 1386 	bfc	r3, #6, #1
 800cf16:	74bb      	strb	r3, [r7, #18]
    
    usbcfg.b.ulpi_fsls = 0;
 800cf18:	7cbb      	ldrb	r3, [r7, #18]
 800cf1a:	f36f 0341 	bfc	r3, #1, #1
 800cf1e:	74bb      	strb	r3, [r7, #18]
    usbcfg.b.ulpi_clk_sus_m = 0;
 800cf20:	7cbb      	ldrb	r3, [r7, #18]
 800cf22:	f36f 03c3 	bfc	r3, #3, #1
 800cf26:	74bb      	strb	r3, [r7, #18]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	693a      	ldr	r2, [r7, #16]
 800cf2e:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f7ff fe55 	bl	800cbe0 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	78db      	ldrb	r3, [r3, #3]
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	d13d      	bne.n	800cfba <USB_OTG_CoreInit+0x106>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800cf3e:	7a3b      	ldrb	r3, [r7, #8]
 800cf40:	2205      	movs	r2, #5
 800cf42:	f362 0344 	bfi	r3, r2, #1, #4
 800cf46:	723b      	strb	r3, [r7, #8]
      ahbcfg.b.dmaenable = 1;
 800cf48:	7a3b      	ldrb	r3, [r7, #8]
 800cf4a:	f043 0320 	orr.w	r3, r3, #32
 800cf4e:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	68db      	ldr	r3, [r3, #12]
 800cf54:	68ba      	ldr	r2, [r7, #8]
 800cf56:	609a      	str	r2, [r3, #8]
 800cf58:	e02f      	b.n	800cfba <USB_OTG_CoreInit+0x106>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	68db      	ldr	r3, [r3, #12]
 800cf5e:	68db      	ldr	r3, [r3, #12]
 800cf60:	613b      	str	r3, [r7, #16]
    usbcfg.b.physel  = 1; /* FS Interface */
 800cf62:	7c3b      	ldrb	r3, [r7, #16]
 800cf64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf68:	743b      	strb	r3, [r7, #16]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	68db      	ldr	r3, [r3, #12]
 800cf6e:	693a      	ldr	r2, [r7, #16]
 800cf70:	60da      	str	r2, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 800cf72:	6878      	ldr	r0, [r7, #4]
 800cf74:	f7ff fe34 	bl	800cbe0 <USB_OTG_CoreReset>
    /* Deactivate the power down*/
    gccfg.d32 = 0;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 1;
 800cf7c:	7bbb      	ldrb	r3, [r7, #14]
 800cf7e:	f043 0301 	orr.w	r3, r3, #1
 800cf82:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingA = 1 ;
 800cf84:	7bbb      	ldrb	r3, [r7, #14]
 800cf86:	f043 0304 	orr.w	r3, r3, #4
 800cf8a:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingB = 1 ; 
 800cf8c:	7bbb      	ldrb	r3, [r7, #14]
 800cf8e:	f043 0308 	orr.w	r3, r3, #8
 800cf92:	73bb      	strb	r3, [r7, #14]
   
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 800cf94:	7bbb      	ldrb	r3, [r7, #14]
 800cf96:	f043 0320 	orr.w	r3, r3, #32
 800cf9a:	73bb      	strb	r3, [r7, #14]
#endif    
    
    if(pdev->cfg.Sof_output)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	7a5b      	ldrb	r3, [r3, #9]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d003      	beq.n	800cfac <USB_OTG_CoreInit+0xf8>
    {
      gccfg.b.sofouten = 1;  
 800cfa4:	7bbb      	ldrb	r3, [r7, #14]
 800cfa6:	f043 0310 	orr.w	r3, r3, #16
 800cfaa:	73bb      	strb	r3, [r7, #14]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	68db      	ldr	r3, [r3, #12]
 800cfb0:	68fa      	ldr	r2, [r7, #12]
 800cfb2:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 800cfb4:	2014      	movs	r0, #20
 800cfb6:	f00c fb67 	bl	8019688 <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	78db      	ldrb	r3, [r3, #3]
 800cfbe:	2b01      	cmp	r3, #1
 800cfc0:	d110      	bne.n	800cfe4 <USB_OTG_CoreInit+0x130>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	689b      	ldr	r3, [r3, #8]
 800cfc8:	60bb      	str	r3, [r7, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800cfca:	7a3b      	ldrb	r3, [r7, #8]
 800cfcc:	2205      	movs	r2, #5
 800cfce:	f362 0344 	bfi	r3, r2, #1, #4
 800cfd2:	723b      	strb	r3, [r7, #8]
    ahbcfg.b.dmaenable = 1;
 800cfd4:	7a3b      	ldrb	r3, [r7, #8]
 800cfd6:	f043 0320 	orr.w	r3, r3, #32
 800cfda:	723b      	strb	r3, [r7, #8]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	68db      	ldr	r3, [r3, #12]
 800cfe0:	68ba      	ldr	r2, [r7, #8]
 800cfe2:	609a      	str	r2, [r3, #8]
  dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  
  return status;
 800cfe4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3718      	adds	r7, #24
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}

0800cfee <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800cfee:	b480      	push	{r7}
 800cff0:	b085      	sub	sp, #20
 800cff2:	af00      	add	r7, sp, #0
 800cff4:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cff6:	2300      	movs	r3, #0
 800cff8:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
 800cffa:	2300      	movs	r3, #0
 800cffc:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800cffe:	7a3b      	ldrb	r3, [r7, #8]
 800d000:	f043 0301 	orr.w	r3, r3, #1
 800d004:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	68db      	ldr	r3, [r3, #12]
 800d00a:	6899      	ldr	r1, [r3, #8]
 800d00c:	68ba      	ldr	r2, [r7, #8]
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	68db      	ldr	r3, [r3, #12]
 800d012:	430a      	orrs	r2, r1
 800d014:	609a      	str	r2, [r3, #8]
  return status;
 800d016:	7bfb      	ldrb	r3, [r7, #15]
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3714      	adds	r7, #20
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr

0800d024 <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800d024:	b480      	push	{r7}
 800d026:	b085      	sub	sp, #20
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800d02c:	2300      	movs	r3, #0
 800d02e:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
 800d030:	2300      	movs	r3, #0
 800d032:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800d034:	7a3b      	ldrb	r3, [r7, #8]
 800d036:	f043 0301 	orr.w	r3, r3, #1
 800d03a:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	6899      	ldr	r1, [r3, #8]
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	43da      	mvns	r2, r3
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	400a      	ands	r2, r1
 800d04c:	609a      	str	r2, [r3, #8]
  return status;
 800d04e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d050:	4618      	mov	r0, r3
 800d052:	3714      	adds	r7, #20
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b086      	sub	sp, #24
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d066:	2300      	movs	r3, #0
 800d068:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 800d06a:	2300      	movs	r3, #0
 800d06c:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 800d06e:	2300      	movs	r3, #0
 800d070:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f043 0320 	orr.w	r3, r3, #32
 800d078:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	f003 031f 	and.w	r3, r3, #31
 800d080:	b2da      	uxtb	r2, r3
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f362 138a 	bfi	r3, r2, #6, #5
 800d088:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	68db      	ldr	r3, [r3, #12]
 800d08e:	68fa      	ldr	r2, [r7, #12]
 800d090:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	691b      	ldr	r3, [r3, #16]
 800d098:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	3301      	adds	r3, #1
 800d09e:	617b      	str	r3, [r7, #20]
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	4a09      	ldr	r2, [pc, #36]	; (800d0c8 <USB_OTG_FlushTxFifo+0x6c>)
 800d0a4:	4293      	cmp	r3, r2
 800d0a6:	d806      	bhi.n	800d0b6 <USB_OTG_FlushTxFifo+0x5a>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d0ae:	b2db      	uxtb	r3, r3
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	d0ee      	beq.n	800d092 <USB_OTG_FlushTxFifo+0x36>
 800d0b4:	e000      	b.n	800d0b8 <USB_OTG_FlushTxFifo+0x5c>
      break;
 800d0b6:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800d0b8:	2003      	movs	r0, #3
 800d0ba:	f00c fac1 	bl	8019640 <USB_OTG_BSP_uDelay>
  return status;
 800d0be:	7cfb      	ldrb	r3, [r7, #19]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3718      	adds	r7, #24
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	00030d40 	.word	0x00030d40

0800d0cc <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b086      	sub	sp, #24
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	60fb      	str	r3, [r7, #12]
  greset.b.rxfflsh = 1;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f043 0310 	orr.w	r3, r3, #16
 800d0e6:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	68db      	ldr	r3, [r3, #12]
 800d0ec:	68fa      	ldr	r2, [r7, #12]
 800d0ee:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	68db      	ldr	r3, [r3, #12]
 800d0f4:	691b      	ldr	r3, [r3, #16]
 800d0f6:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	617b      	str	r3, [r7, #20]
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	4a09      	ldr	r2, [pc, #36]	; (800d128 <USB_OTG_FlushRxFifo+0x5c>)
 800d102:	4293      	cmp	r3, r2
 800d104:	d806      	bhi.n	800d114 <USB_OTG_FlushRxFifo+0x48>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800d10c:	b2db      	uxtb	r3, r3
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d0ee      	beq.n	800d0f0 <USB_OTG_FlushRxFifo+0x24>
 800d112:	e000      	b.n	800d116 <USB_OTG_FlushRxFifo+0x4a>
      break;
 800d114:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800d116:	2003      	movs	r0, #3
 800d118:	f00c fa92 	bl	8019640 <USB_OTG_BSP_uDelay>
  return status;
 800d11c:	7cfb      	ldrb	r3, [r7, #19]
}
 800d11e:	4618      	mov	r0, r3
 800d120:	3718      	adds	r7, #24
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}
 800d126:	bf00      	nop
 800d128:	00030d40 	.word	0x00030d40

0800d12c <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b084      	sub	sp, #16
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	460b      	mov	r3, r1
 800d136:	70fb      	strb	r3, [r7, #3]
  USB_OTG_STS status = USB_OTG_OK;
 800d138:	2300      	movs	r3, #0
 800d13a:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	68db      	ldr	r3, [r3, #12]
 800d140:	68db      	ldr	r3, [r3, #12]
 800d142:	60bb      	str	r3, [r7, #8]
  
  usbcfg.b.force_host = 0;
 800d144:	7afb      	ldrb	r3, [r7, #11]
 800d146:	f36f 1345 	bfc	r3, #5, #1
 800d14a:	72fb      	strb	r3, [r7, #11]
  usbcfg.b.force_dev = 0;
 800d14c:	7afb      	ldrb	r3, [r7, #11]
 800d14e:	f36f 1386 	bfc	r3, #6, #1
 800d152:	72fb      	strb	r3, [r7, #11]
  
  if ( mode == HOST_MODE)
 800d154:	78fb      	ldrb	r3, [r7, #3]
 800d156:	2b01      	cmp	r3, #1
 800d158:	d104      	bne.n	800d164 <USB_OTG_SetCurrentMode+0x38>
  {
    usbcfg.b.force_host = 1;
 800d15a:	7afb      	ldrb	r3, [r7, #11]
 800d15c:	f043 0320 	orr.w	r3, r3, #32
 800d160:	72fb      	strb	r3, [r7, #11]
 800d162:	e006      	b.n	800d172 <USB_OTG_SetCurrentMode+0x46>
  }
  else if ( mode == DEVICE_MODE)
 800d164:	78fb      	ldrb	r3, [r7, #3]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d103      	bne.n	800d172 <USB_OTG_SetCurrentMode+0x46>
  {
    usbcfg.b.force_dev = 1;
 800d16a:	7afb      	ldrb	r3, [r7, #11]
 800d16c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d170:	72fb      	strb	r3, [r7, #11]
  else
  {
    /* Do Nothing */
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	68db      	ldr	r3, [r3, #12]
 800d176:	68ba      	ldr	r2, [r7, #8]
 800d178:	60da      	str	r2, [r3, #12]
  USB_OTG_BSP_mDelay(50);
 800d17a:	2032      	movs	r0, #50	; 0x32
 800d17c:	f00c fa84 	bl	8019688 <USB_OTG_BSP_mDelay>
  return status;
 800d180:	7bfb      	ldrb	r3, [r7, #15]
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}

0800d18a <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 800d18a:	b480      	push	{r7}
 800d18c:	b083      	sub	sp, #12
 800d18e:	af00      	add	r7, sp, #0
 800d190:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	68db      	ldr	r3, [r3, #12]
 800d196:	695b      	ldr	r3, [r3, #20]
 800d198:	f003 0301 	and.w	r3, r3, #1
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	370c      	adds	r7, #12
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a6:	4770      	bx	lr

0800d1a8 <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b082      	sub	sp, #8
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f7ff ffea 	bl	800d18a <USB_OTG_GetMode>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	bf14      	ite	ne
 800d1bc:	2301      	movne	r3, #1
 800d1be:	2300      	moveq	r3, #0
 800d1c0:	b2db      	uxtb	r3, r3
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	3708      	adds	r7, #8
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}

0800d1ca <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 800d1ca:	b480      	push	{r7}
 800d1cc:	b085      	sub	sp, #20
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	68db      	ldr	r3, [r3, #12]
 800d1da:	695b      	ldr	r3, [r3, #20]
 800d1dc:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	699b      	ldr	r3, [r3, #24]
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	4013      	ands	r3, r2
 800d1e8:	60fb      	str	r3, [r7, #12]
  return v;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
}
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	3714      	adds	r7, #20
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f6:	4770      	bx	lr

0800d1f8 <USB_OTG_InitDevSpeed>:
*         depending the PHY type and the enumeration speed of the device.
* @param  pdev : Selected device
* @retval : None
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b085      	sub	sp, #20
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	460b      	mov	r3, r1
 800d202:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	691b      	ldr	r3, [r3, #16]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	60fb      	str	r3, [r7, #12]
  dcfg.b.devspd = speed;
 800d20c:	78fb      	ldrb	r3, [r7, #3]
 800d20e:	f003 0303 	and.w	r3, r3, #3
 800d212:	b2da      	uxtb	r2, r3
 800d214:	7b3b      	ldrb	r3, [r7, #12]
 800d216:	f362 0301 	bfi	r3, r2, #0, #2
 800d21a:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	691b      	ldr	r3, [r3, #16]
 800d220:	68fa      	ldr	r2, [r7, #12]
 800d222:	601a      	str	r2, [r3, #0]
}
 800d224:	bf00      	nop
 800d226:	3714      	adds	r7, #20
 800d228:	46bd      	mov	sp, r7
 800d22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22e:	4770      	bx	lr

0800d230 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08c      	sub	sp, #48	; 0x30
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status       = USB_OTG_OK;
 800d238:	2300      	movs	r3, #0
 800d23a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  USB_OTG_FSIZ_TypeDef    nptxfifosize;
  USB_OTG_FSIZ_TypeDef    txfifosize;
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
 800d23e:	2300      	movs	r3, #0
 800d240:	627b      	str	r3, [r7, #36]	; 0x24
  dcfg.d32 = 0;
 800d242:	2300      	movs	r3, #0
 800d244:	623b      	str	r3, [r7, #32]
  nptxfifosize.d32 = 0;
 800d246:	2300      	movs	r3, #0
 800d248:	61fb      	str	r3, [r7, #28]
  txfifosize.d32 = 0;
 800d24a:	2300      	movs	r3, #0
 800d24c:	61bb      	str	r3, [r7, #24]
  msk.d32 = 0;
 800d24e:	2300      	movs	r3, #0
 800d250:	617b      	str	r3, [r7, #20]
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d258:	2200      	movs	r2, #0
 800d25a:	601a      	str	r2, [r3, #0]
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	691b      	ldr	r3, [r3, #16]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	623b      	str	r3, [r7, #32]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 800d264:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800d268:	f36f 03c4 	bfc	r3, #3, #2
 800d26c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	691b      	ldr	r3, [r3, #16]
 800d274:	6a3a      	ldr	r2, [r7, #32]
 800d276:	601a      	str	r2, [r3, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	7adb      	ldrb	r3, [r3, #11]
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d133      	bne.n	800d2e8 <USB_OTG_CoreInitDev+0xb8>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 800d280:	2103      	movs	r1, #3
 800d282:	6878      	ldr	r0, [r7, #4]
 800d284:	f7ff ffb8 	bl	800d1f8 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	2280      	movs	r2, #128	; 0x80
 800d28e:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 800d290:	2320      	movs	r3, #32
 800d292:	83fb      	strh	r3, [r7, #30]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 800d294:	2380      	movs	r3, #128	; 0x80
 800d296:	83bb      	strh	r3, [r7, #28]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	69fa      	ldr	r2, [r7, #28]
 800d29e:	629a      	str	r2, [r3, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800d2a0:	8bba      	ldrh	r2, [r7, #28]
 800d2a2:	8bfb      	ldrh	r3, [r7, #30]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 800d2aa:	2380      	movs	r3, #128	; 0x80
 800d2ac:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	68db      	ldr	r3, [r3, #12]
 800d2b2:	69ba      	ldr	r2, [r7, #24]
 800d2b4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 800d2b8:	8b3a      	ldrh	r2, [r7, #24]
 800d2ba:	8b7b      	ldrh	r3, [r7, #26]
 800d2bc:	4413      	add	r3, r2
 800d2be:	b29b      	uxth	r3, r3
 800d2c0:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 800d2c2:	2320      	movs	r3, #32
 800d2c4:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	68db      	ldr	r3, [r3, #12]
 800d2ca:	69ba      	ldr	r2, [r7, #24]
 800d2cc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
 800d2d0:	8b3a      	ldrh	r2, [r7, #24]
 800d2d2:	8b7b      	ldrh	r3, [r7, #26]
 800d2d4:	4413      	add	r3, r2
 800d2d6:	b29b      	uxth	r3, r3
 800d2d8:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	69ba      	ldr	r2, [r7, #24]
 800d2e4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 800d2e8:	2110      	movs	r1, #16
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f7ff feb6 	bl	800d05c <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f7ff feeb 	bl	800d0cc <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	691b      	ldr	r3, [r3, #16]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	691b      	ldr	r3, [r3, #16]
 800d302:	2200      	movs	r2, #0
 800d304:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	691b      	ldr	r3, [r3, #16]
 800d30a:	f04f 32ff 	mov.w	r2, #4294967295
 800d30e:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	691b      	ldr	r3, [r3, #16]
 800d314:	2200      	movs	r2, #0
 800d316:	61da      	str	r2, [r3, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800d318:	2300      	movs	r3, #0
 800d31a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d31c:	e03a      	b.n	800d394 <USB_OTG_CoreInitDev+0x164>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d322:	3304      	adds	r3, #4
 800d324:	009b      	lsls	r3, r3, #2
 800d326:	4413      	add	r3, r2
 800d328:	689b      	ldr	r3, [r3, #8]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	627b      	str	r3, [r7, #36]	; 0x24
    if (depctl.b.epena)
 800d32e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d332:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d336:	b2db      	uxtb	r3, r3
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d00e      	beq.n	800d35a <USB_OTG_CoreInitDev+0x12a>
    {
      depctl.d32 = 0;
 800d33c:	2300      	movs	r3, #0
 800d33e:	627b      	str	r3, [r7, #36]	; 0x24
      depctl.b.epdis = 1;
 800d340:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      depctl.b.snak = 1;
 800d34c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d350:	f043 0308 	orr.w	r3, r3, #8
 800d354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d358:	e001      	b.n	800d35e <USB_OTG_CoreInitDev+0x12e>
    }
    else
    {
      depctl.d32 = 0;
 800d35a:	2300      	movs	r3, #0
 800d35c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d362:	3304      	adds	r3, #4
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	4413      	add	r3, r2
 800d368:	689b      	ldr	r3, [r3, #8]
 800d36a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d36c:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800d36e:	687a      	ldr	r2, [r7, #4]
 800d370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d372:	3304      	adds	r3, #4
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	4413      	add	r3, r2
 800d378:	689b      	ldr	r3, [r3, #8]
 800d37a:	2200      	movs	r2, #0
 800d37c:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d382:	3304      	adds	r3, #4
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	4413      	add	r3, r2
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	22ff      	movs	r2, #255	; 0xff
 800d38c:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800d38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d390:	3301      	adds	r3, #1
 800d392:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	785b      	ldrb	r3, [r3, #1]
 800d398:	461a      	mov	r2, r3
 800d39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d3be      	bcc.n	800d31e <USB_OTG_CoreInitDev+0xee>
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3a4:	e035      	b.n	800d412 <USB_OTG_CoreInitDev+0x1e2>
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3aa:	3314      	adds	r3, #20
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	4413      	add	r3, r2
 800d3b0:	685b      	ldr	r3, [r3, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	60fb      	str	r3, [r7, #12]
    if (depctl.b.epena)
 800d3b6:	7bfb      	ldrb	r3, [r7, #15]
 800d3b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d3bc:	b2db      	uxtb	r3, r3
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d00a      	beq.n	800d3d8 <USB_OTG_CoreInitDev+0x1a8>
    {
      depctl.d32 = 0;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	60fb      	str	r3, [r7, #12]
      depctl.b.epdis = 1;
 800d3c6:	7bfb      	ldrb	r3, [r7, #15]
 800d3c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3cc:	73fb      	strb	r3, [r7, #15]
      depctl.b.snak = 1;
 800d3ce:	7bfb      	ldrb	r3, [r7, #15]
 800d3d0:	f043 0308 	orr.w	r3, r3, #8
 800d3d4:	73fb      	strb	r3, [r7, #15]
 800d3d6:	e001      	b.n	800d3dc <USB_OTG_CoreInitDev+0x1ac>
    }
    else
    {
      depctl.d32 = 0;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	60fb      	str	r3, [r7, #12]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800d3dc:	687a      	ldr	r2, [r7, #4]
 800d3de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3e0:	3314      	adds	r3, #20
 800d3e2:	009b      	lsls	r3, r3, #2
 800d3e4:	4413      	add	r3, r2
 800d3e6:	685b      	ldr	r3, [r3, #4]
 800d3e8:	68fa      	ldr	r2, [r7, #12]
 800d3ea:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f0:	3314      	adds	r3, #20
 800d3f2:	009b      	lsls	r3, r3, #2
 800d3f4:	4413      	add	r3, r2
 800d3f6:	685b      	ldr	r3, [r3, #4]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800d3fc:	687a      	ldr	r2, [r7, #4]
 800d3fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d400:	3314      	adds	r3, #20
 800d402:	009b      	lsls	r3, r3, #2
 800d404:	4413      	add	r3, r2
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	22ff      	movs	r2, #255	; 0xff
 800d40a:	609a      	str	r2, [r3, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800d40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d40e:	3301      	adds	r3, #1
 800d410:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	785b      	ldrb	r3, [r3, #1]
 800d416:	461a      	mov	r2, r3
 800d418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d3c3      	bcc.n	800d3a6 <USB_OTG_CoreInitDev+0x176>
  }
  msk.d32 = 0;
 800d41e:	2300      	movs	r3, #0
 800d420:	617b      	str	r3, [r7, #20]
  msk.b.txfifoundrn = 1;
 800d422:	7d7b      	ldrb	r3, [r7, #21]
 800d424:	f043 0301 	orr.w	r3, r3, #1
 800d428:	757b      	strb	r3, [r7, #21]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	691b      	ldr	r3, [r3, #16]
 800d42e:	691a      	ldr	r2, [r3, #16]
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	43db      	mvns	r3, r3
 800d434:	ea02 0103 	and.w	r1, r2, r3
 800d438:	697a      	ldr	r2, [r7, #20]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	691b      	ldr	r3, [r3, #16]
 800d43e:	430a      	orrs	r2, r1
 800d440:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	78db      	ldrb	r3, [r3, #3]
 800d446:	2b01      	cmp	r3, #1
 800d448:	d11b      	bne.n	800d482 <USB_OTG_CoreInitDev+0x252>
  {
    dthrctl.d32 = 0;
 800d44a:	2300      	movs	r3, #0
 800d44c:	613b      	str	r3, [r7, #16]
    dthrctl.b.non_iso_thr_en = 1;
 800d44e:	7c3b      	ldrb	r3, [r7, #16]
 800d450:	f043 0301 	orr.w	r3, r3, #1
 800d454:	743b      	strb	r3, [r7, #16]
    dthrctl.b.iso_thr_en = 1;
 800d456:	7c3b      	ldrb	r3, [r7, #16]
 800d458:	f043 0302 	orr.w	r3, r3, #2
 800d45c:	743b      	strb	r3, [r7, #16]
    dthrctl.b.tx_thr_len = 64;
 800d45e:	8a3b      	ldrh	r3, [r7, #16]
 800d460:	2240      	movs	r2, #64	; 0x40
 800d462:	f362 038a 	bfi	r3, r2, #2, #9
 800d466:	823b      	strh	r3, [r7, #16]
    dthrctl.b.rx_thr_en = 1;
 800d468:	7cbb      	ldrb	r3, [r7, #18]
 800d46a:	f043 0301 	orr.w	r3, r3, #1
 800d46e:	74bb      	strb	r3, [r7, #18]
    dthrctl.b.rx_thr_len = 64;
 800d470:	8a7b      	ldrh	r3, [r7, #18]
 800d472:	2240      	movs	r2, #64	; 0x40
 800d474:	f362 0349 	bfi	r3, r2, #1, #9
 800d478:	827b      	strh	r3, [r7, #18]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	691b      	ldr	r3, [r3, #16]
 800d47e:	693a      	ldr	r2, [r7, #16]
 800d480:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f000 f806 	bl	800d494 <USB_OTG_EnableDevInt>
  return status;
 800d488:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3730      	adds	r7, #48	; 0x30
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800d49c:	2300      	movs	r3, #0
 800d49e:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	60bb      	str	r3, [r7, #8]
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	619a      	str	r2, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	68db      	ldr	r3, [r3, #12]
 800d4b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d4b4:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f7ff fb70 	bl	800cb9c <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	78db      	ldrb	r3, [r3, #3]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d103      	bne.n	800d4cc <USB_OTG_EnableDevInt+0x38>
  {
    intmsk.b.rxstsqlvl = 1;
 800d4c4:	7a3b      	ldrb	r3, [r7, #8]
 800d4c6:	f043 0310 	orr.w	r3, r3, #16
 800d4ca:	723b      	strb	r3, [r7, #8]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
 800d4cc:	7a7b      	ldrb	r3, [r7, #9]
 800d4ce:	f043 0308 	orr.w	r3, r3, #8
 800d4d2:	727b      	strb	r3, [r7, #9]
  intmsk.b.usbreset   = 1;
 800d4d4:	7a7b      	ldrb	r3, [r7, #9]
 800d4d6:	f043 0310 	orr.w	r3, r3, #16
 800d4da:	727b      	strb	r3, [r7, #9]
  intmsk.b.enumdone   = 1;
 800d4dc:	7a7b      	ldrb	r3, [r7, #9]
 800d4de:	f043 0320 	orr.w	r3, r3, #32
 800d4e2:	727b      	strb	r3, [r7, #9]
  intmsk.b.inepintr   = 1;
 800d4e4:	7abb      	ldrb	r3, [r7, #10]
 800d4e6:	f043 0304 	orr.w	r3, r3, #4
 800d4ea:	72bb      	strb	r3, [r7, #10]
  intmsk.b.outepintr  = 1;
 800d4ec:	7abb      	ldrb	r3, [r7, #10]
 800d4ee:	f043 0308 	orr.w	r3, r3, #8
 800d4f2:	72bb      	strb	r3, [r7, #10]
  intmsk.b.sofintr    = 1; 
 800d4f4:	7a3b      	ldrb	r3, [r7, #8]
 800d4f6:	f043 0308 	orr.w	r3, r3, #8
 800d4fa:	723b      	strb	r3, [r7, #8]
  
  intmsk.b.incomplisoin    = 1; 
 800d4fc:	7abb      	ldrb	r3, [r7, #10]
 800d4fe:	f043 0310 	orr.w	r3, r3, #16
 800d502:	72bb      	strb	r3, [r7, #10]
  intmsk.b.incomplisoout    = 1;   
 800d504:	7abb      	ldrb	r3, [r7, #10]
 800d506:	f043 0320 	orr.w	r3, r3, #32
 800d50a:	72bb      	strb	r3, [r7, #10]
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	68db      	ldr	r3, [r3, #12]
 800d510:	699a      	ldr	r2, [r3, #24]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	43db      	mvns	r3, r3
 800d516:	ea02 0103 	and.w	r1, r2, r3
 800d51a:	68ba      	ldr	r2, [r7, #8]
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	68db      	ldr	r3, [r3, #12]
 800d520:	430a      	orrs	r2, r1
 800d522:	619a      	str	r2, [r3, #24]
  return status;
 800d524:	7bfb      	ldrb	r3, [r7, #15]
}
 800d526:	4618      	mov	r0, r3
 800d528:	3710      	adds	r7, #16
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}
	...

0800d530 <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 800d530:	b480      	push	{r7}
 800d532:	b085      	sub	sp, #20
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 800d538:	2300      	movs	r3, #0
 800d53a:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	691b      	ldr	r3, [r3, #16]
 800d540:	689b      	ldr	r3, [r3, #8]
 800d542:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 800d544:	7a3b      	ldrb	r3, [r7, #8]
 800d546:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	2b03      	cmp	r3, #3
 800d54e:	d814      	bhi.n	800d57a <USB_OTG_GetDeviceSpeed+0x4a>
 800d550:	a201      	add	r2, pc, #4	; (adr r2, 800d558 <USB_OTG_GetDeviceSpeed+0x28>)
 800d552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d556:	bf00      	nop
 800d558:	0800d569 	.word	0x0800d569
 800d55c:	0800d56f 	.word	0x0800d56f
 800d560:	0800d575 	.word	0x0800d575
 800d564:	0800d56f 	.word	0x0800d56f
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 800d568:	2303      	movs	r3, #3
 800d56a:	73fb      	strb	r3, [r7, #15]
    break;
 800d56c:	e008      	b.n	800d580 <USB_OTG_GetDeviceSpeed+0x50>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 800d56e:	2302      	movs	r3, #2
 800d570:	73fb      	strb	r3, [r7, #15]
    break;
 800d572:	e005      	b.n	800d580 <USB_OTG_GetDeviceSpeed+0x50>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 800d574:	2301      	movs	r3, #1
 800d576:	73fb      	strb	r3, [r7, #15]
    break;
 800d578:	e002      	b.n	800d580 <USB_OTG_GetDeviceSpeed+0x50>
  default:
    speed = USB_SPEED_FULL;
 800d57a:	2302      	movs	r3, #2
 800d57c:	73fb      	strb	r3, [r7, #15]
    break; 
 800d57e:	bf00      	nop
  }
  
  return speed;
 800d580:	7bfb      	ldrb	r3, [r7, #15]
}
 800d582:	4618      	mov	r0, r3
 800d584:	3714      	adds	r7, #20
 800d586:	46bd      	mov	sp, r7
 800d588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop

0800d590 <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 800d590:	b480      	push	{r7}
 800d592:	b087      	sub	sp, #28
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 800d598:	2300      	movs	r3, #0
 800d59a:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 800d59c:	2300      	movs	r3, #0
 800d59e:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	691b      	ldr	r3, [r3, #16]
 800d5a4:	689b      	ldr	r3, [r3, #8]
 800d5a6:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	699b      	ldr	r3, [r3, #24]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 800d5b0:	7c3b      	ldrb	r3, [r7, #16]
 800d5b2:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800d5b6:	b2db      	uxtb	r3, r3
 800d5b8:	2b03      	cmp	r3, #3
 800d5ba:	d009      	beq.n	800d5d0 <USB_OTG_EP0Activate+0x40>
 800d5bc:	2b03      	cmp	r3, #3
 800d5be:	dc12      	bgt.n	800d5e6 <USB_OTG_EP0Activate+0x56>
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	dc02      	bgt.n	800d5ca <USB_OTG_EP0Activate+0x3a>
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	da03      	bge.n	800d5d0 <USB_OTG_EP0Activate+0x40>
 800d5c8:	e00d      	b.n	800d5e6 <USB_OTG_EP0Activate+0x56>
 800d5ca:	2b02      	cmp	r3, #2
 800d5cc:	d005      	beq.n	800d5da <USB_OTG_EP0Activate+0x4a>
 800d5ce:	e00a      	b.n	800d5e6 <USB_OTG_EP0Activate+0x56>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800d5d0:	89bb      	ldrh	r3, [r7, #12]
 800d5d2:	f36f 030a 	bfc	r3, #0, #11
 800d5d6:	81bb      	strh	r3, [r7, #12]
    break;
 800d5d8:	e00a      	b.n	800d5f0 <USB_OTG_EP0Activate+0x60>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 800d5da:	89bb      	ldrh	r3, [r7, #12]
 800d5dc:	2203      	movs	r2, #3
 800d5de:	f362 030a 	bfi	r3, r2, #0, #11
 800d5e2:	81bb      	strh	r3, [r7, #12]
    break;
 800d5e4:	e004      	b.n	800d5f0 <USB_OTG_EP0Activate+0x60>
  default:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800d5e6:	89bb      	ldrh	r3, [r7, #12]
 800d5e8:	f36f 030a 	bfc	r3, #0, #11
 800d5ec:	81bb      	strh	r3, [r7, #12]
    break; 
 800d5ee:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	699b      	ldr	r3, [r3, #24]
 800d5f4:	68fa      	ldr	r2, [r7, #12]
 800d5f6:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 800d5f8:	7a7b      	ldrb	r3, [r7, #9]
 800d5fa:	f043 0301 	orr.w	r3, r3, #1
 800d5fe:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	691b      	ldr	r3, [r3, #16]
 800d604:	685a      	ldr	r2, [r3, #4]
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	43db      	mvns	r3, r3
 800d60a:	ea02 0103 	and.w	r1, r2, r3
 800d60e:	68ba      	ldr	r2, [r7, #8]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	691b      	ldr	r3, [r3, #16]
 800d614:	430a      	orrs	r2, r1
 800d616:	605a      	str	r2, [r3, #4]
  return status;
 800d618:	7dfb      	ldrb	r3, [r7, #23]
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	371c      	adds	r7, #28
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d626:	b480      	push	{r7}
 800d628:	b087      	sub	sp, #28
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
 800d62e:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d630:	2300      	movs	r3, #0
 800d632:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 800d634:	2300      	movs	r3, #0
 800d636:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 800d638:	2300      	movs	r3, #0
 800d63a:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	785b      	ldrb	r3, [r3, #1]
 800d640:	2b01      	cmp	r3, #1
 800d642:	d10f      	bne.n	800d664 <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	3304      	adds	r3, #4
 800d64c:	009b      	lsls	r3, r3, #2
 800d64e:	4413      	add	r3, r2
 800d650:	689b      	ldr	r3, [r3, #8]
 800d652:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	461a      	mov	r2, r3
 800d65a:	2301      	movs	r3, #1
 800d65c:	4093      	lsls	r3, r2
 800d65e:	b29b      	uxth	r3, r3
 800d660:	813b      	strh	r3, [r7, #8]
 800d662:	e00e      	b.n	800d682 <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	687a      	ldr	r2, [r7, #4]
 800d66a:	3314      	adds	r3, #20
 800d66c:	009b      	lsls	r3, r3, #2
 800d66e:	4413      	add	r3, r2
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	461a      	mov	r2, r3
 800d67a:	2301      	movs	r3, #1
 800d67c:	4093      	lsls	r3, r2
 800d67e:	b29b      	uxth	r3, r3
 800d680:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 800d682:	697b      	ldr	r3, [r7, #20]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 800d688:	7b7b      	ldrb	r3, [r7, #13]
 800d68a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	2b00      	cmp	r3, #0
 800d692:	d125      	bne.n	800d6e0 <USB_OTG_EPActivate+0xba>
  {
    depctl.b.mps    = ep->maxpacket;
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	689b      	ldr	r3, [r3, #8]
 800d698:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d69c:	b29a      	uxth	r2, r3
 800d69e:	89bb      	ldrh	r3, [r7, #12]
 800d6a0:	f362 030a 	bfi	r3, r2, #0, #11
 800d6a4:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	78db      	ldrb	r3, [r3, #3]
 800d6aa:	f003 0303 	and.w	r3, r3, #3
 800d6ae:	b2da      	uxtb	r2, r3
 800d6b0:	7bbb      	ldrb	r3, [r7, #14]
 800d6b2:	f362 0383 	bfi	r3, r2, #2, #2
 800d6b6:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	88db      	ldrh	r3, [r3, #6]
 800d6bc:	f003 030f 	and.w	r3, r3, #15
 800d6c0:	b2da      	uxtb	r2, r3
 800d6c2:	89fb      	ldrh	r3, [r7, #14]
 800d6c4:	f362 1389 	bfi	r3, r2, #6, #4
 800d6c8:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 800d6ca:	7bfb      	ldrb	r3, [r7, #15]
 800d6cc:	f043 0310 	orr.w	r3, r3, #16
 800d6d0:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 800d6d2:	7b7b      	ldrb	r3, [r7, #13]
 800d6d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6d8:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 800d6da:	68fa      	ldr	r2, [r7, #12]
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	69d9      	ldr	r1, [r3, #28]
 800d6e6:	68ba      	ldr	r2, [r7, #8]
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	430a      	orrs	r2, r1
 800d6ee:	61da      	str	r2, [r3, #28]
  return status;
 800d6f0:	7cfb      	ldrb	r3, [r7, #19]
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	371c      	adds	r7, #28
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr

0800d6fe <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d6fe:	b480      	push	{r7}
 800d700:	b087      	sub	sp, #28
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
 800d706:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d708:	2300      	movs	r3, #0
 800d70a:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 800d70c:	2300      	movs	r3, #0
 800d70e:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;  
 800d710:	2300      	movs	r3, #0
 800d712:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	785b      	ldrb	r3, [r3, #1]
 800d718:	2b01      	cmp	r3, #1
 800d71a:	d10f      	bne.n	800d73c <USB_OTG_EPDeactivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	687a      	ldr	r2, [r7, #4]
 800d722:	3304      	adds	r3, #4
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	4413      	add	r3, r2
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	781b      	ldrb	r3, [r3, #0]
 800d730:	461a      	mov	r2, r3
 800d732:	2301      	movs	r3, #1
 800d734:	4093      	lsls	r3, r2
 800d736:	b29b      	uxth	r3, r3
 800d738:	813b      	strh	r3, [r7, #8]
 800d73a:	e00e      	b.n	800d75a <USB_OTG_EPDeactivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	687a      	ldr	r2, [r7, #4]
 800d742:	3314      	adds	r3, #20
 800d744:	009b      	lsls	r3, r3, #2
 800d746:	4413      	add	r3, r2
 800d748:	685b      	ldr	r3, [r3, #4]
 800d74a:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	461a      	mov	r2, r3
 800d752:	2301      	movs	r3, #1
 800d754:	4093      	lsls	r3, r2
 800d756:	b29b      	uxth	r3, r3
 800d758:	817b      	strh	r3, [r7, #10]
  }
  depctl.b.usbactep = 0;
 800d75a:	7b7b      	ldrb	r3, [r7, #13]
 800d75c:	f36f 13c7 	bfc	r3, #7, #1
 800d760:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 800d762:	68fa      	ldr	r2, [r7, #12]
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	691b      	ldr	r3, [r3, #16]
 800d76c:	69d9      	ldr	r1, [r3, #28]
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	43da      	mvns	r2, r3
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	691b      	ldr	r3, [r3, #16]
 800d776:	400a      	ands	r2, r1
 800d778:	61da      	str	r2, [r3, #28]
  return status;
 800d77a:	7cfb      	ldrb	r3, [r7, #19]
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	371c      	adds	r7, #28
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr

0800d788 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b088      	sub	sp, #32
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d792:	2300      	movs	r3, #0
 800d794:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 800d796:	2300      	movs	r3, #0
 800d798:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 800d79a:	2300      	movs	r3, #0
 800d79c:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	785b      	ldrb	r3, [r3, #1]
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	f040 80aa 	bne.w	800d900 <USB_OTG_EPStartXfer+0x178>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	781b      	ldrb	r3, [r3, #0]
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	3304      	adds	r3, #4
 800d7b4:	009b      	lsls	r3, r3, #2
 800d7b6:	4413      	add	r3, r2
 800d7b8:	689b      	ldr	r3, [r3, #8]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	687a      	ldr	r2, [r7, #4]
 800d7c4:	3304      	adds	r3, #4
 800d7c6:	009b      	lsls	r3, r3, #2
 800d7c8:	4413      	add	r3, r2
 800d7ca:	689b      	ldr	r3, [r3, #8]
 800d7cc:	691b      	ldr	r3, [r3, #16]
 800d7ce:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	695b      	ldr	r3, [r3, #20]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d109      	bne.n	800d7ec <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	f36f 0312 	bfc	r3, #0, #19
 800d7de:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800d7e0:	8a7b      	ldrh	r3, [r7, #18]
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	f362 03cc 	bfi	r3, r2, #3, #10
 800d7e8:	827b      	strh	r3, [r7, #18]
 800d7ea:	e021      	b.n	800d830 <USB_OTG_EPStartXfer+0xa8>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	695b      	ldr	r3, [r3, #20]
 800d7f0:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	f362 0312 	bfi	r3, r2, #0, #19
 800d7fa:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	695a      	ldr	r2, [r3, #20]
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	689b      	ldr	r3, [r3, #8]
 800d804:	4413      	add	r3, r2
 800d806:	1e5a      	subs	r2, r3, #1
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	689b      	ldr	r3, [r3, #8]
 800d80c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d810:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d814:	b29a      	uxth	r2, r3
 800d816:	8a7b      	ldrh	r3, [r7, #18]
 800d818:	f362 03cc 	bfi	r3, r2, #3, #10
 800d81c:	827b      	strh	r3, [r7, #18]
      
      if (ep->type == EP_TYPE_ISOC)
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	78db      	ldrb	r3, [r3, #3]
 800d822:	2b01      	cmp	r3, #1
 800d824:	d104      	bne.n	800d830 <USB_OTG_EPStartXfer+0xa8>
      {
        deptsiz.b.mc = 1;
 800d826:	7cfb      	ldrb	r3, [r7, #19]
 800d828:	2201      	movs	r2, #1
 800d82a:	f362 1346 	bfi	r3, r2, #5, #2
 800d82e:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	781b      	ldrb	r3, [r3, #0]
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	3304      	adds	r3, #4
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	4413      	add	r3, r2
 800d83c:	689b      	ldr	r3, [r3, #8]
 800d83e:	693a      	ldr	r2, [r7, #16]
 800d840:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	78db      	ldrb	r3, [r3, #3]
 800d846:	2b01      	cmp	r3, #1
 800d848:	d10a      	bne.n	800d860 <USB_OTG_EPStartXfer+0xd8>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	687a      	ldr	r2, [r7, #4]
 800d850:	3304      	adds	r3, #4
 800d852:	009b      	lsls	r3, r3, #2
 800d854:	4413      	add	r3, r2
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	683a      	ldr	r2, [r7, #0]
 800d85a:	6912      	ldr	r2, [r2, #16]
 800d85c:	615a      	str	r2, [r3, #20]
 800d85e:	e015      	b.n	800d88c <USB_OTG_EPStartXfer+0x104>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	78db      	ldrb	r3, [r3, #3]
 800d864:	2b01      	cmp	r3, #1
 800d866:	d011      	beq.n	800d88c <USB_OTG_EPStartXfer+0x104>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	695b      	ldr	r3, [r3, #20]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d00d      	beq.n	800d88c <USB_OTG_EPStartXfer+0x104>
        {
          fifoemptymsk = 1 << ep->num;
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	461a      	mov	r2, r3
 800d876:	2301      	movs	r3, #1
 800d878:	4093      	lsls	r3, r2
 800d87a:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	691b      	ldr	r3, [r3, #16]
 800d880:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	691b      	ldr	r3, [r3, #16]
 800d886:	69ba      	ldr	r2, [r7, #24]
 800d888:	430a      	orrs	r2, r1
 800d88a:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	78db      	ldrb	r3, [r3, #3]
 800d890:	2b01      	cmp	r3, #1
 800d892:	d114      	bne.n	800d8be <USB_OTG_EPStartXfer+0x136>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	691b      	ldr	r3, [r3, #16]
 800d898:	689b      	ldr	r3, [r3, #8]
 800d89a:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	f003 0301 	and.w	r3, r3, #1
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d104      	bne.n	800d8b6 <USB_OTG_EPStartXfer+0x12e>
      {
        depctl.b.setd1pid = 1;
 800d8ac:	7dfb      	ldrb	r3, [r7, #23]
 800d8ae:	f043 0320 	orr.w	r3, r3, #32
 800d8b2:	75fb      	strb	r3, [r7, #23]
 800d8b4:	e003      	b.n	800d8be <USB_OTG_EPStartXfer+0x136>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800d8b6:	7dfb      	ldrb	r3, [r7, #23]
 800d8b8:	f043 0310 	orr.w	r3, r3, #16
 800d8bc:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800d8be:	7dfb      	ldrb	r3, [r7, #23]
 800d8c0:	f043 0304 	orr.w	r3, r3, #4
 800d8c4:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800d8c6:	7dfb      	ldrb	r3, [r7, #23]
 800d8c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8cc:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	687a      	ldr	r2, [r7, #4]
 800d8d4:	3304      	adds	r3, #4
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	4413      	add	r3, r2
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	697a      	ldr	r2, [r7, #20]
 800d8de:	601a      	str	r2, [r3, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	78db      	ldrb	r3, [r3, #3]
 800d8e4:	2b01      	cmp	r3, #1
 800d8e6:	f040 8091 	bne.w	800da0c <USB_OTG_EPStartXfer+0x284>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	68d9      	ldr	r1, [r3, #12]
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	781a      	ldrb	r2, [r3, #0]
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	695b      	ldr	r3, [r3, #20]
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f7ff f9b9 	bl	800cc70 <USB_OTG_WritePacket>
 800d8fe:	e085      	b.n	800da0c <USB_OTG_EPStartXfer+0x284>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	687a      	ldr	r2, [r7, #4]
 800d906:	3314      	adds	r3, #20
 800d908:	009b      	lsls	r3, r3, #2
 800d90a:	4413      	add	r3, r2
 800d90c:	685b      	ldr	r3, [r3, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	781b      	ldrb	r3, [r3, #0]
 800d916:	687a      	ldr	r2, [r7, #4]
 800d918:	3314      	adds	r3, #20
 800d91a:	009b      	lsls	r3, r3, #2
 800d91c:	4413      	add	r3, r2
 800d91e:	685b      	ldr	r3, [r3, #4]
 800d920:	691b      	ldr	r3, [r3, #16]
 800d922:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	695b      	ldr	r3, [r3, #20]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d10d      	bne.n	800d948 <USB_OTG_EPStartXfer+0x1c0>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	689b      	ldr	r3, [r3, #8]
 800d930:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	f362 0312 	bfi	r3, r2, #0, #19
 800d93a:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800d93c:	8a7b      	ldrh	r3, [r7, #18]
 800d93e:	2201      	movs	r2, #1
 800d940:	f362 03cc 	bfi	r3, r2, #3, #10
 800d944:	827b      	strh	r3, [r7, #18]
 800d946:	e028      	b.n	800d99a <USB_OTG_EPStartXfer+0x212>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	695a      	ldr	r2, [r3, #20]
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	689b      	ldr	r3, [r3, #8]
 800d950:	4413      	add	r3, r2
 800d952:	1e5a      	subs	r2, r3, #1
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	689b      	ldr	r3, [r3, #8]
 800d958:	fbb2 f3f3 	udiv	r3, r2, r3
 800d95c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d960:	b29a      	uxth	r2, r3
 800d962:	8a7b      	ldrh	r3, [r7, #18]
 800d964:	f362 03cc 	bfi	r3, r2, #3, #10
 800d968:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800d96a:	8a7b      	ldrh	r3, [r7, #18]
 800d96c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800d970:	b29b      	uxth	r3, r3
 800d972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d976:	683a      	ldr	r2, [r7, #0]
 800d978:	6892      	ldr	r2, [r2, #8]
 800d97a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800d97e:	fb02 f203 	mul.w	r2, r2, r3
 800d982:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800d986:	693b      	ldr	r3, [r7, #16]
 800d988:	f362 0312 	bfi	r3, r2, #0, #19
 800d98c:	613b      	str	r3, [r7, #16]
      ep->xfer_len = deptsiz.b.xfersize ;
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d994:	461a      	mov	r2, r3
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	615a      	str	r2, [r3, #20]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	781b      	ldrb	r3, [r3, #0]
 800d99e:	687a      	ldr	r2, [r7, #4]
 800d9a0:	3314      	adds	r3, #20
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	4413      	add	r3, r2
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	693a      	ldr	r2, [r7, #16]
 800d9aa:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	78db      	ldrb	r3, [r3, #3]
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	d109      	bne.n	800d9c8 <USB_OTG_EPStartXfer+0x240>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	781b      	ldrb	r3, [r3, #0]
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	3314      	adds	r3, #20
 800d9bc:	009b      	lsls	r3, r3, #2
 800d9be:	4413      	add	r3, r2
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	683a      	ldr	r2, [r7, #0]
 800d9c4:	6912      	ldr	r2, [r2, #16]
 800d9c6:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	78db      	ldrb	r3, [r3, #3]
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	d10c      	bne.n	800d9ea <USB_OTG_EPStartXfer+0x262>
    {
      if (ep->even_odd_frame)
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	795b      	ldrb	r3, [r3, #5]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d004      	beq.n	800d9e2 <USB_OTG_EPStartXfer+0x25a>
      {
        depctl.b.setd1pid = 1;
 800d9d8:	7dfb      	ldrb	r3, [r7, #23]
 800d9da:	f043 0320 	orr.w	r3, r3, #32
 800d9de:	75fb      	strb	r3, [r7, #23]
 800d9e0:	e003      	b.n	800d9ea <USB_OTG_EPStartXfer+0x262>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800d9e2:	7dfb      	ldrb	r3, [r7, #23]
 800d9e4:	f043 0310 	orr.w	r3, r3, #16
 800d9e8:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800d9ea:	7dfb      	ldrb	r3, [r7, #23]
 800d9ec:	f043 0304 	orr.w	r3, r3, #4
 800d9f0:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800d9f2:	7dfb      	ldrb	r3, [r7, #23]
 800d9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9f8:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	781b      	ldrb	r3, [r3, #0]
 800d9fe:	687a      	ldr	r2, [r7, #4]
 800da00:	3314      	adds	r3, #20
 800da02:	009b      	lsls	r3, r3, #2
 800da04:	4413      	add	r3, r2
 800da06:	685b      	ldr	r3, [r3, #4]
 800da08:	697a      	ldr	r2, [r7, #20]
 800da0a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800da0c:	7ffb      	ldrb	r3, [r7, #31]
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3720      	adds	r7, #32
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}

0800da16 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800da16:	b480      	push	{r7}
 800da18:	b089      	sub	sp, #36	; 0x24
 800da1a:	af00      	add	r7, sp, #0
 800da1c:	6078      	str	r0, [r7, #4]
 800da1e:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 800da20:	2300      	movs	r3, #0
 800da22:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 800da24:	2300      	movs	r3, #0
 800da26:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 800da28:	2300      	movs	r3, #0
 800da2a:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 800da2c:	2300      	movs	r3, #0
 800da2e:	60fb      	str	r3, [r7, #12]
  /* IN endpoint */
  if (ep->is_in == 1)
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	785b      	ldrb	r3, [r3, #1]
 800da34:	2b01      	cmp	r3, #1
 800da36:	d16c      	bne.n	800db12 <USB_OTG_EP0StartXfer+0xfc>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	699b      	ldr	r3, [r3, #24]
 800da3c:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 800da44:	697b      	ldr	r3, [r7, #20]
 800da46:	691b      	ldr	r3, [r3, #16]
 800da48:	60fb      	str	r3, [r7, #12]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	695b      	ldr	r3, [r3, #20]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d108      	bne.n	800da64 <USB_OTG_EP0StartXfer+0x4e>
    {
      deptsiz.b.xfersize = 0;
 800da52:	7b3b      	ldrb	r3, [r7, #12]
 800da54:	f36f 0306 	bfc	r3, #0, #7
 800da58:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800da5a:	7bbb      	ldrb	r3, [r7, #14]
 800da5c:	f043 0308 	orr.w	r3, r3, #8
 800da60:	73bb      	strb	r3, [r7, #14]
 800da62:	e020      	b.n	800daa6 <USB_OTG_EP0StartXfer+0x90>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	695a      	ldr	r2, [r3, #20]
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	689b      	ldr	r3, [r3, #8]
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d90d      	bls.n	800da8c <USB_OTG_EP0StartXfer+0x76>
      {
        ep->xfer_len = ep->maxpacket;
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	689a      	ldr	r2, [r3, #8]
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da80:	b2da      	uxtb	r2, r3
 800da82:	7b3b      	ldrb	r3, [r7, #12]
 800da84:	f362 0306 	bfi	r3, r2, #0, #7
 800da88:	733b      	strb	r3, [r7, #12]
 800da8a:	e008      	b.n	800da9e <USB_OTG_EP0StartXfer+0x88>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	695b      	ldr	r3, [r3, #20]
 800da90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da94:	b2da      	uxtb	r2, r3
 800da96:	7b3b      	ldrb	r3, [r7, #12]
 800da98:	f362 0306 	bfi	r3, r2, #0, #7
 800da9c:	733b      	strb	r3, [r7, #12]
      }
      deptsiz.b.pktcnt = 1;
 800da9e:	7bbb      	ldrb	r3, [r7, #14]
 800daa0:	f043 0308 	orr.w	r3, r3, #8
 800daa4:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 800daa6:	68fa      	ldr	r2, [r7, #12]
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	78db      	ldrb	r3, [r3, #3]
 800dab0:	2b01      	cmp	r3, #1
 800dab2:	d109      	bne.n	800dac8 <USB_OTG_EP0StartXfer+0xb2>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	3304      	adds	r3, #4
 800dabc:	009b      	lsls	r3, r3, #2
 800dabe:	4413      	add	r3, r2
 800dac0:	689b      	ldr	r3, [r3, #8]
 800dac2:	683a      	ldr	r2, [r7, #0]
 800dac4:	6912      	ldr	r2, [r2, #16]
 800dac6:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800dac8:	7cfb      	ldrb	r3, [r7, #19]
 800daca:	f043 0304 	orr.w	r3, r3, #4
 800dace:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800dad0:	7cfb      	ldrb	r3, [r7, #19]
 800dad2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dad6:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 800dad8:	693a      	ldr	r2, [r7, #16]
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	78db      	ldrb	r3, [r3, #3]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d172      	bne.n	800dbcc <USB_OTG_EP0StartXfer+0x1b6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	695b      	ldr	r3, [r3, #20]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d06e      	beq.n	800dbcc <USB_OTG_EP0StartXfer+0x1b6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	461a      	mov	r2, r3
 800daf4:	2301      	movs	r3, #1
 800daf6:	4093      	lsls	r3, r2
 800daf8:	461a      	mov	r2, r3
 800dafa:	69bb      	ldr	r3, [r7, #24]
 800dafc:	4313      	orrs	r3, r2
 800dafe:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	691b      	ldr	r3, [r3, #16]
 800db04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	691b      	ldr	r3, [r3, #16]
 800db0a:	69ba      	ldr	r2, [r7, #24]
 800db0c:	430a      	orrs	r2, r1
 800db0e:	635a      	str	r2, [r3, #52]	; 0x34
 800db10:	e05c      	b.n	800dbcc <USB_OTG_EP0StartXfer+0x1b6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	687a      	ldr	r2, [r7, #4]
 800db18:	3314      	adds	r3, #20
 800db1a:	009b      	lsls	r3, r3, #2
 800db1c:	4413      	add	r3, r2
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	687a      	ldr	r2, [r7, #4]
 800db2a:	3314      	adds	r3, #20
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	4413      	add	r3, r2
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	691b      	ldr	r3, [r3, #16]
 800db34:	60fb      	str	r3, [r7, #12]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	695b      	ldr	r3, [r3, #20]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d10d      	bne.n	800db5a <USB_OTG_EP0StartXfer+0x144>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	689b      	ldr	r3, [r3, #8]
 800db42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db46:	b2da      	uxtb	r2, r3
 800db48:	7b3b      	ldrb	r3, [r7, #12]
 800db4a:	f362 0306 	bfi	r3, r2, #0, #7
 800db4e:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800db50:	7bbb      	ldrb	r3, [r7, #14]
 800db52:	f043 0308 	orr.w	r3, r3, #8
 800db56:	73bb      	strb	r3, [r7, #14]
 800db58:	e010      	b.n	800db7c <USB_OTG_EP0StartXfer+0x166>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	689a      	ldr	r2, [r3, #8]
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	689b      	ldr	r3, [r3, #8]
 800db66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db6a:	b2da      	uxtb	r2, r3
 800db6c:	7b3b      	ldrb	r3, [r7, #12]
 800db6e:	f362 0306 	bfi	r3, r2, #0, #7
 800db72:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800db74:	7bbb      	ldrb	r3, [r7, #14]
 800db76:	f043 0308 	orr.w	r3, r3, #8
 800db7a:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	781b      	ldrb	r3, [r3, #0]
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	3314      	adds	r3, #20
 800db84:	009b      	lsls	r3, r3, #2
 800db86:	4413      	add	r3, r2
 800db88:	685b      	ldr	r3, [r3, #4]
 800db8a:	68fa      	ldr	r2, [r7, #12]
 800db8c:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	78db      	ldrb	r3, [r3, #3]
 800db92:	2b01      	cmp	r3, #1
 800db94:	d109      	bne.n	800dbaa <USB_OTG_EP0StartXfer+0x194>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	3314      	adds	r3, #20
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	4413      	add	r3, r2
 800dba2:	685b      	ldr	r3, [r3, #4]
 800dba4:	683a      	ldr	r2, [r7, #0]
 800dba6:	6912      	ldr	r2, [r2, #16]
 800dba8:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800dbaa:	7cfb      	ldrb	r3, [r7, #19]
 800dbac:	f043 0304 	orr.w	r3, r3, #4
 800dbb0:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800dbb2:	7cfb      	ldrb	r3, [r7, #19]
 800dbb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbb8:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	687a      	ldr	r2, [r7, #4]
 800dbc0:	3314      	adds	r3, #20
 800dbc2:	009b      	lsls	r3, r3, #2
 800dbc4:	4413      	add	r3, r2
 800dbc6:	685b      	ldr	r3, [r3, #4]
 800dbc8:	693a      	ldr	r2, [r7, #16]
 800dbca:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 800dbcc:	7ffb      	ldrb	r3, [r7, #31]
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3724      	adds	r7, #36	; 0x24
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd8:	4770      	bx	lr

0800dbda <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800dbda:	b480      	push	{r7}
 800dbdc:	b087      	sub	sp, #28
 800dbde:	af00      	add	r7, sp, #0
 800dbe0:	6078      	str	r0, [r7, #4]
 800dbe2:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	785b      	ldrb	r3, [r3, #1]
 800dbf0:	2b01      	cmp	r3, #1
 800dbf2:	d11c      	bne.n	800dc2e <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	687a      	ldr	r2, [r7, #4]
 800dbfa:	3304      	adds	r3, #4
 800dbfc:	009b      	lsls	r3, r3, #2
 800dbfe:	4413      	add	r3, r2
 800dc00:	689b      	ldr	r3, [r3, #8]
 800dc02:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 800dc0a:	7bfb      	ldrb	r3, [r7, #15]
 800dc0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dc10:	b2db      	uxtb	r3, r3
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d003      	beq.n	800dc1e <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 800dc16:	7bfb      	ldrb	r3, [r7, #15]
 800dc18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc1c:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 800dc1e:	7bbb      	ldrb	r3, [r7, #14]
 800dc20:	f043 0320 	orr.w	r3, r3, #32
 800dc24:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800dc26:	68fa      	ldr	r2, [r7, #12]
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	601a      	str	r2, [r3, #0]
 800dc2c:	e011      	b.n	800dc52 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	781b      	ldrb	r3, [r3, #0]
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	3314      	adds	r3, #20
 800dc36:	009b      	lsls	r3, r3, #2
 800dc38:	4413      	add	r3, r2
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 800dc44:	7bbb      	ldrb	r3, [r7, #14]
 800dc46:	f043 0320 	orr.w	r3, r3, #32
 800dc4a:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800dc4c:	68fa      	ldr	r2, [r7, #12]
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	601a      	str	r2, [r3, #0]
  }
  return status;
 800dc52:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	371c      	adds	r7, #28
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5e:	4770      	bx	lr

0800dc60 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800dc60:	b480      	push	{r7}
 800dc62:	b087      	sub	sp, #28
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
 800dc68:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	785b      	ldrb	r3, [r3, #1]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d108      	bne.n	800dc8c <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	781b      	ldrb	r3, [r3, #0]
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	3304      	adds	r3, #4
 800dc82:	009b      	lsls	r3, r3, #2
 800dc84:	4413      	add	r3, r2
 800dc86:	689b      	ldr	r3, [r3, #8]
 800dc88:	617b      	str	r3, [r7, #20]
 800dc8a:	e007      	b.n	800dc9c <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	687a      	ldr	r2, [r7, #4]
 800dc92:	3314      	adds	r3, #20
 800dc94:	009b      	lsls	r3, r3, #2
 800dc96:	4413      	add	r3, r2
 800dc98:	685b      	ldr	r3, [r3, #4]
 800dc9a:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 800dca2:	7bbb      	ldrb	r3, [r7, #14]
 800dca4:	f36f 1345 	bfc	r3, #5, #1
 800dca8:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	78db      	ldrb	r3, [r3, #3]
 800dcae:	2b03      	cmp	r3, #3
 800dcb0:	d003      	beq.n	800dcba <USB_OTG_EPClearStall+0x5a>
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	78db      	ldrb	r3, [r3, #3]
 800dcb6:	2b02      	cmp	r3, #2
 800dcb8:	d103      	bne.n	800dcc2 <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800dcba:	7bfb      	ldrb	r3, [r7, #15]
 800dcbc:	f043 0310 	orr.w	r3, r3, #16
 800dcc0:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800dcc2:	68fa      	ldr	r2, [r7, #12]
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	601a      	str	r2, [r3, #0]
  return status;
 800dcc8:	7cfb      	ldrb	r3, [r7, #19]
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	371c      	adds	r7, #28
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr

0800dcd6 <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 800dcd6:	b480      	push	{r7}
 800dcd8:	b085      	sub	sp, #20
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	691b      	ldr	r3, [r3, #16]
 800dce2:	699b      	ldr	r3, [r3, #24]
 800dce4:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	691b      	ldr	r3, [r3, #16]
 800dcea:	69db      	ldr	r3, [r3, #28]
 800dcec:	68fa      	ldr	r2, [r7, #12]
 800dcee:	4013      	ands	r3, r2
 800dcf0:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	0c1b      	lsrs	r3, r3, #16
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	3714      	adds	r7, #20
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr

0800dd02 <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800dd02:	b480      	push	{r7}
 800dd04:	b085      	sub	sp, #20
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	6078      	str	r0, [r7, #4]
 800dd0a:	460b      	mov	r3, r1
 800dd0c:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 800dd0e:	78fb      	ldrb	r3, [r7, #3]
 800dd10:	687a      	ldr	r2, [r7, #4]
 800dd12:	3314      	adds	r3, #20
 800dd14:	009b      	lsls	r3, r3, #2
 800dd16:	4413      	add	r3, r2
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	689b      	ldr	r3, [r3, #8]
 800dd1c:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	691b      	ldr	r3, [r3, #16]
 800dd22:	695b      	ldr	r3, [r3, #20]
 800dd24:	68fa      	ldr	r2, [r7, #12]
 800dd26:	4013      	ands	r3, r2
 800dd28:	60fb      	str	r3, [r7, #12]
  return v;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3714      	adds	r7, #20
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b085      	sub	sp, #20
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	691b      	ldr	r3, [r3, #16]
 800dd44:	699b      	ldr	r3, [r3, #24]
 800dd46:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	691b      	ldr	r3, [r3, #16]
 800dd4c:	69db      	ldr	r3, [r3, #28]
 800dd4e:	68fa      	ldr	r2, [r7, #12]
 800dd50:	4013      	ands	r3, r2
 800dd52:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	b29b      	uxth	r3, r3
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3714      	adds	r7, #20
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr

0800dd64 <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b085      	sub	sp, #20
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	60fb      	str	r3, [r7, #12]
  doeptsize0.b.supcnt = 3;
 800dd70:	7bfb      	ldrb	r3, [r7, #15]
 800dd72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800dd76:	73fb      	strb	r3, [r7, #15]
  doeptsize0.b.pktcnt = 1;
 800dd78:	7bbb      	ldrb	r3, [r7, #14]
 800dd7a:	f043 0308 	orr.w	r3, r3, #8
 800dd7e:	73bb      	strb	r3, [r7, #14]
  doeptsize0.b.xfersize = 8 * 3;
 800dd80:	7b3b      	ldrb	r3, [r7, #12]
 800dd82:	2218      	movs	r2, #24
 800dd84:	f362 0306 	bfi	r3, r2, #0, #7
 800dd88:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	78db      	ldrb	r3, [r3, #3]
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d116      	bne.n	800ddc8 <USB_OTG_EP0_OutStart+0x64>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f203 52cc 	addw	r2, r3, #1484	; 0x5cc
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dda8:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	60bb      	str	r3, [r7, #8]
    doepctl.b.epena = 1;
 800ddb2:	7afb      	ldrb	r3, [r7, #11]
 800ddb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddb8:	72fb      	strb	r3, [r7, #11]
    doepctl.d32 = 0x80008000;
 800ddba:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 800ddbe:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddc4:	68ba      	ldr	r2, [r7, #8]
 800ddc6:	601a      	str	r2, [r3, #0]
  }
}
 800ddc8:	bf00      	nop
 800ddca:	3714      	adds	r7, #20
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd2:	4770      	bx	lr

0800ddd4 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
 800dddc:	460b      	mov	r3, r1
 800ddde:	70fb      	strb	r3, [r7, #3]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 800dde0:	78fb      	ldrb	r3, [r7, #3]
 800dde2:	4619      	mov	r1, r3
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f7fe ffab 	bl	800cd40 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2201      	movs	r2, #1
 800ddee:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_address = 0;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	60fb      	str	r3, [r7, #12]
 800ddfe:	e024      	b.n	800de4a <DCD_Init+0x76>
  {
    ep = &pdev->dev.in_ep[i];
 800de00:	68fa      	ldr	r2, [r7, #12]
 800de02:	4613      	mov	r3, r2
 800de04:	009b      	lsls	r3, r3, #2
 800de06:	4413      	add	r3, r2
 800de08:	00db      	lsls	r3, r3, #3
 800de0a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	4413      	add	r3, r2
 800de12:	3304      	adds	r3, #4
 800de14:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 1;
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	2201      	movs	r2, #1
 800de1a:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	b2da      	uxtb	r2, r3
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	b29a      	uxth	r2, r3
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	2200      	movs	r2, #0
 800de30:	70da      	strb	r2, [r3, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	2240      	movs	r2, #64	; 0x40
 800de36:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	2200      	movs	r2, #0
 800de3c:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	2200      	movs	r2, #0
 800de42:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	3301      	adds	r3, #1
 800de48:	60fb      	str	r3, [r7, #12]
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	785b      	ldrb	r3, [r3, #1]
 800de4e:	461a      	mov	r2, r3
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	4293      	cmp	r3, r2
 800de54:	d3d4      	bcc.n	800de00 <DCD_Init+0x2c>
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800de56:	2300      	movs	r3, #0
 800de58:	60fb      	str	r3, [r7, #12]
 800de5a:	e024      	b.n	800dea6 <DCD_Init+0xd2>
  {
    ep = &pdev->dev.out_ep[i];
 800de5c:	68fa      	ldr	r2, [r7, #12]
 800de5e:	4613      	mov	r3, r2
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	4413      	add	r3, r2
 800de64:	00db      	lsls	r3, r3, #3
 800de66:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800de6a:	687a      	ldr	r2, [r7, #4]
 800de6c:	4413      	add	r3, r2
 800de6e:	3304      	adds	r3, #4
 800de70:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 0;
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	2200      	movs	r2, #0
 800de76:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	b2da      	uxtb	r2, r3
 800de7c:	68bb      	ldr	r3, [r7, #8]
 800de7e:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	b29a      	uxth	r2, r3
 800de84:	68bb      	ldr	r3, [r7, #8]
 800de86:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	2200      	movs	r2, #0
 800de8c:	70da      	strb	r2, [r3, #3]
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2240      	movs	r2, #64	; 0x40
 800de92:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	2200      	movs	r2, #0
 800de98:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	2200      	movs	r2, #0
 800de9e:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	3301      	adds	r3, #1
 800dea4:	60fb      	str	r3, [r7, #12]
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	785b      	ldrb	r3, [r3, #1]
 800deaa:	461a      	mov	r2, r3
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	4293      	cmp	r3, r2
 800deb0:	d3d4      	bcc.n	800de5c <DCD_Init+0x88>
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f7ff f8b6 	bl	800d024 <USB_OTG_DisableGlobalInt>
  USB_OTG_CoreInit(pdev);

#else
  
    /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7fe fffb 	bl	800ceb4 <USB_OTG_CoreInit>

  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 800debe:	2100      	movs	r1, #0
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f7ff f933 	bl	800d12c <USB_OTG_SetCurrentMode>

#endif
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f7ff f9b2 	bl	800d230 <USB_OTG_CoreInitDev>
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f7ff f88e 	bl	800cfee <USB_OTG_EnableGlobalInt>
}
 800ded2:	bf00      	nop
 800ded4:	3710      	adds	r7, #16
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}

0800deda <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 800deda:	b580      	push	{r7, lr}
 800dedc:	b084      	sub	sp, #16
 800dede:	af00      	add	r7, sp, #0
 800dee0:	6078      	str	r0, [r7, #4]
 800dee2:	4608      	mov	r0, r1
 800dee4:	4611      	mov	r1, r2
 800dee6:	461a      	mov	r2, r3
 800dee8:	4603      	mov	r3, r0
 800deea:	70fb      	strb	r3, [r7, #3]
 800deec:	460b      	mov	r3, r1
 800deee:	803b      	strh	r3, [r7, #0]
 800def0:	4613      	mov	r3, r2
 800def2:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800def4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800def8:	2b00      	cmp	r3, #0
 800defa:	da0d      	bge.n	800df18 <DCD_EP_Open+0x3e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800defc:	78fb      	ldrb	r3, [r7, #3]
 800defe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df02:	4613      	mov	r3, r2
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	4413      	add	r3, r2
 800df08:	00db      	lsls	r3, r3, #3
 800df0a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800df0e:	687a      	ldr	r2, [r7, #4]
 800df10:	4413      	add	r3, r2
 800df12:	3304      	adds	r3, #4
 800df14:	60fb      	str	r3, [r7, #12]
 800df16:	e00c      	b.n	800df32 <DCD_EP_Open+0x58>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800df18:	78fb      	ldrb	r3, [r7, #3]
 800df1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df1e:	4613      	mov	r3, r2
 800df20:	009b      	lsls	r3, r3, #2
 800df22:	4413      	add	r3, r2
 800df24:	00db      	lsls	r3, r3, #3
 800df26:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	4413      	add	r3, r2
 800df2e:	3304      	adds	r3, #4
 800df30:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800df32:	78fb      	ldrb	r3, [r7, #3]
 800df34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df38:	b2da      	uxtb	r2, r3
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800df3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df42:	b2db      	uxtb	r3, r3
 800df44:	09db      	lsrs	r3, r3, #7
 800df46:	b2db      	uxtb	r3, r3
 800df48:	461a      	mov	r2, r3
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800df4e:	883a      	ldrh	r2, [r7, #0]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	78ba      	ldrb	r2, [r7, #2]
 800df58:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	785b      	ldrb	r3, [r3, #1]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d004      	beq.n	800df6c <DCD_EP_Open+0x92>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	781b      	ldrb	r3, [r3, #0]
 800df66:	b29a      	uxth	r2, r3
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 800df6c:	78bb      	ldrb	r3, [r7, #2]
 800df6e:	2b02      	cmp	r3, #2
 800df70:	d102      	bne.n	800df78 <DCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0;
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	2200      	movs	r2, #0
 800df76:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 800df78:	68f9      	ldr	r1, [r7, #12]
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f7ff fb53 	bl	800d626 <USB_OTG_EPActivate>
  return 0;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3710      	adds	r7, #16
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}

0800df8a <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 800df8a:	b580      	push	{r7, lr}
 800df8c:	b084      	sub	sp, #16
 800df8e:	af00      	add	r7, sp, #0
 800df90:	6078      	str	r0, [r7, #4]
 800df92:	460b      	mov	r3, r1
 800df94:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 800df96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	da0d      	bge.n	800dfba <DCD_EP_Close+0x30>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800df9e:	78fb      	ldrb	r3, [r7, #3]
 800dfa0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	009b      	lsls	r3, r3, #2
 800dfa8:	4413      	add	r3, r2
 800dfaa:	00db      	lsls	r3, r3, #3
 800dfac:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	4413      	add	r3, r2
 800dfb4:	3304      	adds	r3, #4
 800dfb6:	60fb      	str	r3, [r7, #12]
 800dfb8:	e00c      	b.n	800dfd4 <DCD_EP_Close+0x4a>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800dfba:	78fb      	ldrb	r3, [r7, #3]
 800dfbc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dfc0:	4613      	mov	r3, r2
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4413      	add	r3, r2
 800dfc6:	00db      	lsls	r3, r3, #3
 800dfc8:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	4413      	add	r3, r2
 800dfd0:	3304      	adds	r3, #4
 800dfd2:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800dfd4:	78fb      	ldrb	r3, [r7, #3]
 800dfd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfda:	b2da      	uxtb	r2, r3
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	701a      	strb	r2, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800dfe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dfe4:	b2db      	uxtb	r3, r3
 800dfe6:	09db      	lsrs	r3, r3, #7
 800dfe8:	b2db      	uxtb	r3, r3
 800dfea:	461a      	mov	r2, r3
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 800dff0:	68f9      	ldr	r1, [r7, #12]
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f7ff fb83 	bl	800d6fe <USB_OTG_EPDeactivate>
  return 0;
 800dff8:	2300      	movs	r3, #0
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	3710      	adds	r7, #16
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}

0800e002 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 800e002:	b580      	push	{r7, lr}
 800e004:	b086      	sub	sp, #24
 800e006:	af00      	add	r7, sp, #0
 800e008:	60f8      	str	r0, [r7, #12]
 800e00a:	607a      	str	r2, [r7, #4]
 800e00c:	461a      	mov	r2, r3
 800e00e:	460b      	mov	r3, r1
 800e010:	72fb      	strb	r3, [r7, #11]
 800e012:	4613      	mov	r3, r2
 800e014:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800e016:	7afb      	ldrb	r3, [r7, #11]
 800e018:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e01c:	4613      	mov	r3, r2
 800e01e:	009b      	lsls	r3, r3, #2
 800e020:	4413      	add	r3, r2
 800e022:	00db      	lsls	r3, r3, #3
 800e024:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e028:	68fa      	ldr	r2, [r7, #12]
 800e02a:	4413      	add	r3, r2
 800e02c:	3304      	adds	r3, #4
 800e02e:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 800e030:	697b      	ldr	r3, [r7, #20]
 800e032:	687a      	ldr	r2, [r7, #4]
 800e034:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 800e036:	893a      	ldrh	r2, [r7, #8]
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 800e03c:	697b      	ldr	r3, [r7, #20]
 800e03e:	2200      	movs	r2, #0
 800e040:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	2200      	movs	r2, #0
 800e046:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 800e048:	7afb      	ldrb	r3, [r7, #11]
 800e04a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e04e:	b2da      	uxtb	r2, r3
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	78db      	ldrb	r3, [r3, #3]
 800e058:	2b01      	cmp	r3, #1
 800e05a:	d102      	bne.n	800e062 <DCD_EP_PrepareRx+0x60>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 800e05c:	687a      	ldr	r2, [r7, #4]
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d104      	bne.n	800e074 <DCD_EP_PrepareRx+0x72>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800e06a:	6979      	ldr	r1, [r7, #20]
 800e06c:	68f8      	ldr	r0, [r7, #12]
 800e06e:	f7ff fcd2 	bl	800da16 <USB_OTG_EP0StartXfer>
 800e072:	e003      	b.n	800e07c <DCD_EP_PrepareRx+0x7a>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800e074:	6979      	ldr	r1, [r7, #20]
 800e076:	68f8      	ldr	r0, [r7, #12]
 800e078:	f7ff fb86 	bl	800d788 <USB_OTG_EPStartXfer>
  }
  return 0;
 800e07c:	2300      	movs	r3, #0
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3718      	adds	r7, #24
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}

0800e086 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 800e086:	b580      	push	{r7, lr}
 800e088:	b086      	sub	sp, #24
 800e08a:	af00      	add	r7, sp, #0
 800e08c:	60f8      	str	r0, [r7, #12]
 800e08e:	607a      	str	r2, [r7, #4]
 800e090:	603b      	str	r3, [r7, #0]
 800e092:	460b      	mov	r3, r1
 800e094:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800e096:	7afb      	ldrb	r3, [r7, #11]
 800e098:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e09c:	4613      	mov	r3, r2
 800e09e:	009b      	lsls	r3, r3, #2
 800e0a0:	4413      	add	r3, r2
 800e0a2:	00db      	lsls	r3, r3, #3
 800e0a4:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e0a8:	68fa      	ldr	r2, [r7, #12]
 800e0aa:	4413      	add	r3, r2
 800e0ac:	3304      	adds	r3, #4
 800e0ae:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 800e0b6:	7afb      	ldrb	r3, [r7, #11]
 800e0b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0bc:	b2da      	uxtb	r2, r3
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	687a      	ldr	r2, [r7, #4]
 800e0c6:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 800e0c8:	687a      	ldr	r2, [r7, #4]
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 800e0d4:	697b      	ldr	r3, [r7, #20]
 800e0d6:	683a      	ldr	r2, [r7, #0]
 800e0d8:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 800e0da:	697b      	ldr	r3, [r7, #20]
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d104      	bne.n	800e0ec <DCD_EP_Tx+0x66>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800e0e2:	6979      	ldr	r1, [r7, #20]
 800e0e4:	68f8      	ldr	r0, [r7, #12]
 800e0e6:	f7ff fc96 	bl	800da16 <USB_OTG_EP0StartXfer>
 800e0ea:	e003      	b.n	800e0f4 <DCD_EP_Tx+0x6e>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800e0ec:	6979      	ldr	r1, [r7, #20]
 800e0ee:	68f8      	ldr	r0, [r7, #12]
 800e0f0:	f7ff fb4a 	bl	800d788 <USB_OTG_EPStartXfer>
  }
  return 0;
 800e0f4:	2300      	movs	r3, #0
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3718      	adds	r7, #24
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}

0800e0fe <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 800e0fe:	b580      	push	{r7, lr}
 800e100:	b084      	sub	sp, #16
 800e102:	af00      	add	r7, sp, #0
 800e104:	6078      	str	r0, [r7, #4]
 800e106:	460b      	mov	r3, r1
 800e108:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800e10a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	da0d      	bge.n	800e12e <DCD_EP_Stall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800e112:	78fb      	ldrb	r3, [r7, #3]
 800e114:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e118:	4613      	mov	r3, r2
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	4413      	add	r3, r2
 800e11e:	00db      	lsls	r3, r3, #3
 800e120:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e124:	687a      	ldr	r2, [r7, #4]
 800e126:	4413      	add	r3, r2
 800e128:	3304      	adds	r3, #4
 800e12a:	60fb      	str	r3, [r7, #12]
 800e12c:	e00a      	b.n	800e144 <DCD_EP_Stall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800e12e:	78fa      	ldrb	r2, [r7, #3]
 800e130:	4613      	mov	r3, r2
 800e132:	009b      	lsls	r3, r3, #2
 800e134:	4413      	add	r3, r2
 800e136:	00db      	lsls	r3, r3, #3
 800e138:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e13c:	687a      	ldr	r2, [r7, #4]
 800e13e:	4413      	add	r3, r2
 800e140:	3304      	adds	r3, #4
 800e142:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	2201      	movs	r2, #1
 800e148:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800e14a:	78fb      	ldrb	r3, [r7, #3]
 800e14c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e150:	b2da      	uxtb	r2, r3
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800e156:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e15a:	b2db      	uxtb	r3, r3
 800e15c:	09db      	lsrs	r3, r3, #7
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	461a      	mov	r2, r3
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 800e166:	68f9      	ldr	r1, [r7, #12]
 800e168:	6878      	ldr	r0, [r7, #4]
 800e16a:	f7ff fd36 	bl	800dbda <USB_OTG_EPSetStall>
  return (0);
 800e16e:	2300      	movs	r3, #0
}
 800e170:	4618      	mov	r0, r3
 800e172:	3710      	adds	r7, #16
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}

0800e178 <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b084      	sub	sp, #16
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
 800e180:	460b      	mov	r3, r1
 800e182:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800e184:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	da0d      	bge.n	800e1a8 <DCD_EP_ClrStall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800e18c:	78fb      	ldrb	r3, [r7, #3]
 800e18e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e192:	4613      	mov	r3, r2
 800e194:	009b      	lsls	r3, r3, #2
 800e196:	4413      	add	r3, r2
 800e198:	00db      	lsls	r3, r3, #3
 800e19a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e19e:	687a      	ldr	r2, [r7, #4]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	3304      	adds	r3, #4
 800e1a4:	60fb      	str	r3, [r7, #12]
 800e1a6:	e00a      	b.n	800e1be <DCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800e1a8:	78fa      	ldrb	r2, [r7, #3]
 800e1aa:	4613      	mov	r3, r2
 800e1ac:	009b      	lsls	r3, r3, #2
 800e1ae:	4413      	add	r3, r2
 800e1b0:	00db      	lsls	r3, r3, #3
 800e1b2:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e1b6:	687a      	ldr	r2, [r7, #4]
 800e1b8:	4413      	add	r3, r2
 800e1ba:	3304      	adds	r3, #4
 800e1bc:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800e1c4:	78fb      	ldrb	r3, [r7, #3]
 800e1c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e1ca:	b2da      	uxtb	r2, r3
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800e1d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1d4:	b2db      	uxtb	r3, r3
 800e1d6:	09db      	lsrs	r3, r3, #7
 800e1d8:	b2db      	uxtb	r3, r3
 800e1da:	461a      	mov	r2, r3
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 800e1e0:	68f9      	ldr	r1, [r7, #12]
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f7ff fd3c 	bl	800dc60 <USB_OTG_EPClearStall>
  return (0);
 800e1e8:	2300      	movs	r3, #0
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	3710      	adds	r7, #16
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}

0800e1f2 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 800e1f2:	b480      	push	{r7}
 800e1f4:	b085      	sub	sp, #20
 800e1f6:	af00      	add	r7, sp, #0
 800e1f8:	6078      	str	r0, [r7, #4]
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 800e1fe:	2300      	movs	r3, #0
 800e200:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 800e202:	78fb      	ldrb	r3, [r7, #3]
 800e204:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e208:	b2da      	uxtb	r2, r3
 800e20a:	89bb      	ldrh	r3, [r7, #12]
 800e20c:	f362 130a 	bfi	r3, r2, #4, #7
 800e210:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	691b      	ldr	r3, [r3, #16]
 800e216:	6819      	ldr	r1, [r3, #0]
 800e218:	68fa      	ldr	r2, [r7, #12]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	691b      	ldr	r3, [r3, #16]
 800e21e:	430a      	orrs	r2, r1
 800e220:	601a      	str	r2, [r3, #0]
}
 800e222:	bf00      	nop
 800e224:	3714      	adds	r7, #20
 800e226:	46bd      	mov	sp, r7
 800e228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22c:	4770      	bx	lr

0800e22e <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b086      	sub	sp, #24
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 800e236:	2300      	movs	r3, #0
 800e238:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f7fe ffb4 	bl	800d1a8 <USB_OTG_IsDeviceMode>
 800e240:	4603      	mov	r3, r0
 800e242:	2b00      	cmp	r3, #0
 800e244:	f000 809c 	beq.w	800e380 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f7fe ffbe 	bl	800d1ca <USB_OTG_ReadCoreItr>
 800e24e:	4603      	mov	r3, r0
 800e250:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d101      	bne.n	800e25c <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 800e258:	2300      	movs	r3, #0
 800e25a:	e092      	b.n	800e382 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 800e25c:	7cbb      	ldrb	r3, [r7, #18]
 800e25e:	f003 0308 	and.w	r3, r3, #8
 800e262:	b2db      	uxtb	r3, r3
 800e264:	2b00      	cmp	r3, #0
 800e266:	d006      	beq.n	800e276 <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 f9ed 	bl	800e648 <DCD_HandleOutEP_ISR>
 800e26e:	4602      	mov	r2, r0
 800e270:	697b      	ldr	r3, [r7, #20]
 800e272:	4313      	orrs	r3, r2
 800e274:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 800e276:	7cbb      	ldrb	r3, [r7, #18]
 800e278:	f003 0304 	and.w	r3, r3, #4
 800e27c:	b2db      	uxtb	r3, r3
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d006      	beq.n	800e290 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	f000 f920 	bl	800e4c8 <DCD_HandleInEP_ISR>
 800e288:	4602      	mov	r2, r0
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	4313      	orrs	r3, r2
 800e28e:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 800e290:	7c3b      	ldrb	r3, [r7, #16]
 800e292:	f003 0302 	and.w	r3, r3, #2
 800e296:	b2db      	uxtb	r3, r3
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d009      	beq.n	800e2b0 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 800e29c:	2300      	movs	r3, #0
 800e29e:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 800e2a0:	7b3b      	ldrb	r3, [r7, #12]
 800e2a2:	f043 0302 	orr.w	r3, r3, #2
 800e2a6:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	68db      	ldr	r3, [r3, #12]
 800e2ac:	68fa      	ldr	r2, [r7, #12]
 800e2ae:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 800e2b0:	7cfb      	ldrb	r3, [r7, #19]
 800e2b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d006      	beq.n	800e2ca <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f000 f865 	bl	800e38c <DCD_HandleResume_ISR>
 800e2c2:	4602      	mov	r2, r0
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	4313      	orrs	r3, r2
 800e2c8:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 800e2ca:	7c7b      	ldrb	r3, [r7, #17]
 800e2cc:	f003 0308 	and.w	r3, r3, #8
 800e2d0:	b2db      	uxtb	r3, r3
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d006      	beq.n	800e2e4 <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f000 f898 	bl	800e40c <DCD_HandleUSBSuspend_ISR>
 800e2dc:	4602      	mov	r2, r0
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 800e2e4:	7c3b      	ldrb	r3, [r7, #16]
 800e2e6:	f003 0308 	and.w	r3, r3, #8
 800e2ea:	b2db      	uxtb	r3, r3
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d006      	beq.n	800e2fe <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f000 fa51 	bl	800e798 <DCD_HandleSof_ISR>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	4313      	orrs	r3, r2
 800e2fc:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 800e2fe:	7c3b      	ldrb	r3, [r7, #16]
 800e300:	f003 0310 	and.w	r3, r3, #16
 800e304:	b2db      	uxtb	r3, r3
 800e306:	2b00      	cmp	r3, #0
 800e308:	d006      	beq.n	800e318 <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 fa5e 	bl	800e7cc <DCD_HandleRxStatusQueueLevel_ISR>
 800e310:	4602      	mov	r2, r0
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	4313      	orrs	r3, r2
 800e316:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 800e318:	7c7b      	ldrb	r3, [r7, #17]
 800e31a:	f003 0310 	and.w	r3, r3, #16
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	2b00      	cmp	r3, #0
 800e322:	d006      	beq.n	800e332 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f000 fb5b 	bl	800e9e0 <DCD_HandleUsbReset_ISR>
 800e32a:	4602      	mov	r2, r0
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	4313      	orrs	r3, r2
 800e330:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 800e332:	7c7b      	ldrb	r3, [r7, #17]
 800e334:	f003 0320 	and.w	r3, r3, #32
 800e338:	b2db      	uxtb	r3, r3
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d006      	beq.n	800e34c <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f000 fbde 	bl	800eb00 <DCD_HandleEnumDone_ISR>
 800e344:	4602      	mov	r2, r0
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	4313      	orrs	r3, r2
 800e34a:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 800e34c:	7cbb      	ldrb	r3, [r7, #18]
 800e34e:	f003 0310 	and.w	r3, r3, #16
 800e352:	b2db      	uxtb	r3, r3
 800e354:	2b00      	cmp	r3, #0
 800e356:	d006      	beq.n	800e366 <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 800e358:	6878      	ldr	r0, [r7, #4]
 800e35a:	f000 fcad 	bl	800ecb8 <DCD_IsoINIncomplete_ISR>
 800e35e:	4602      	mov	r2, r0
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	4313      	orrs	r3, r2
 800e364:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 800e366:	7cbb      	ldrb	r3, [r7, #18]
 800e368:	f003 0320 	and.w	r3, r3, #32
 800e36c:	b2db      	uxtb	r3, r3
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d006      	beq.n	800e380 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f000 fcba 	bl	800ecec <DCD_IsoOUTIncomplete_ISR>
 800e378:	4602      	mov	r2, r0
 800e37a:	697b      	ldr	r3, [r7, #20]
 800e37c:	4313      	orrs	r3, r2
 800e37e:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 800e380:	697b      	ldr	r3, [r7, #20]
}
 800e382:	4618      	mov	r0, r3
 800e384:	3718      	adds	r7, #24
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}
	...

0800e38c <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e38c:	b580      	push	{r7, lr}
 800e38e:	b086      	sub	sp, #24
 800e390:	af00      	add	r7, sp, #0
 800e392:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	7a9b      	ldrb	r3, [r3, #10]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d011      	beq.n	800e3c0 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(pdev->regs.PCGCCTL);
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 800e3a6:	7b3b      	ldrb	r3, [r7, #12]
 800e3a8:	f36f 0341 	bfc	r3, #1, #1
 800e3ac:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 800e3ae:	7b3b      	ldrb	r3, [r7, #12]
 800e3b0:	f36f 0300 	bfc	r3, #0, #1
 800e3b4:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3bc:	68fa      	ldr	r2, [r7, #12]
 800e3be:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 800e3c4:	7c3b      	ldrb	r3, [r7, #16]
 800e3c6:	f043 0301 	orr.w	r3, r3, #1
 800e3ca:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	691b      	ldr	r3, [r3, #16]
 800e3d0:	6859      	ldr	r1, [r3, #4]
 800e3d2:	693b      	ldr	r3, [r7, #16]
 800e3d4:	43da      	mvns	r2, r3
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	691b      	ldr	r3, [r3, #16]
 800e3da:	400a      	ands	r2, r1
 800e3dc:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800e3de:	4b0a      	ldr	r3, [pc, #40]	; (800e408 <DCD_HandleResume_ISR+0x7c>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	699b      	ldr	r3, [r3, #24]
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 800e3ec:	7dfb      	ldrb	r3, [r7, #23]
 800e3ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3f2:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	68db      	ldr	r3, [r3, #12]
 800e3f8:	697a      	ldr	r2, [r7, #20]
 800e3fa:	615a      	str	r2, [r3, #20]
  return 1;
 800e3fc:	2301      	movs	r3, #1
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3718      	adds	r7, #24
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	200000c8 	.word	0x200000c8

0800e40c <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b086      	sub	sp, #24
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 800e414:	2300      	movs	r3, #0
 800e416:	72fb      	strb	r3, [r7, #11]
  
  prev_status = pdev->dev.device_status;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e41e:	72fb      	strb	r3, [r7, #11]
  USBD_DCD_INT_fops->Suspend (pdev);      
 800e420:	4b27      	ldr	r3, [pc, #156]	; (800e4c0 <DCD_HandleUSBSuspend_ISR+0xb4>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	695b      	ldr	r3, [r3, #20]
 800e426:	6878      	ldr	r0, [r7, #4]
 800e428:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	691b      	ldr	r3, [r3, #16]
 800e42e:	689b      	ldr	r3, [r3, #8]
 800e430:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 800e432:	2300      	movs	r3, #0
 800e434:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 800e436:	7d7b      	ldrb	r3, [r7, #21]
 800e438:	f043 0308 	orr.w	r3, r3, #8
 800e43c:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	68db      	ldr	r3, [r3, #12]
 800e442:	697a      	ldr	r2, [r7, #20]
 800e444:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	7a9b      	ldrb	r3, [r3, #10]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d032      	beq.n	800e4b4 <DCD_HandleUSBSuspend_ISR+0xa8>
 800e44e:	7b3b      	ldrb	r3, [r7, #12]
 800e450:	f003 0301 	and.w	r3, r3, #1
 800e454:	b2db      	uxtb	r3, r3
 800e456:	2b00      	cmp	r3, #0
 800e458:	d02c      	beq.n	800e4b4 <DCD_HandleUSBSuspend_ISR+0xa8>
    (pdev->dev.connection_status == 1) && 
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800e460:	2b01      	cmp	r3, #1
 800e462:	d127      	bne.n	800e4b4 <DCD_HandleUSBSuspend_ISR+0xa8>
    (prev_status  == USB_OTG_CONFIGURED))
 800e464:	7afb      	ldrb	r3, [r7, #11]
 800e466:	b2db      	uxtb	r3, r3
    (pdev->dev.connection_status == 1) && 
 800e468:	2b03      	cmp	r3, #3
 800e46a:	d123      	bne.n	800e4b4 <DCD_HandleUSBSuspend_ISR+0xa8>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 800e46c:	2300      	movs	r3, #0
 800e46e:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 800e470:	7c3b      	ldrb	r3, [r7, #16]
 800e472:	f043 0301 	orr.w	r3, r3, #1
 800e476:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e47e:	6819      	ldr	r1, [r3, #0]
 800e480:	693a      	ldr	r2, [r7, #16]
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e488:	430a      	orrs	r2, r1
 800e48a:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 800e48c:	7c3b      	ldrb	r3, [r7, #16]
 800e48e:	f043 0302 	orr.w	r3, r3, #2
 800e492:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e49a:	6819      	ldr	r1, [r3, #0]
 800e49c:	693a      	ldr	r2, [r7, #16]
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e4a4:	430a      	orrs	r2, r1
 800e4a6:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800e4a8:	4b06      	ldr	r3, [pc, #24]	; (800e4c4 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800e4aa:	691b      	ldr	r3, [r3, #16]
 800e4ac:	4a05      	ldr	r2, [pc, #20]	; (800e4c4 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800e4ae:	f043 0306 	orr.w	r3, r3, #6
 800e4b2:	6113      	str	r3, [r2, #16]
  }
  return 1;
 800e4b4:	2301      	movs	r3, #1
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3718      	adds	r7, #24
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	200000c8 	.word	0x200000c8
 800e4c4:	e000ed00 	.word	0xe000ed00

0800e4c8 <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b086      	sub	sp, #24
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 800e4d8:	6878      	ldr	r0, [r7, #4]
 800e4da:	f7ff fc2d 	bl	800dd38 <USB_OTG_ReadDevAllInEPItr>
 800e4de:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800e4e0:	e0a6      	b.n	800e630 <DCD_HandleInEP_ISR+0x168>
  {
    if ((ep_intr & 0x1) == 0x01) /* In ITR */
 800e4e2:	697b      	ldr	r3, [r7, #20]
 800e4e4:	f003 0301 	and.w	r3, r3, #1
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	f000 809b 	beq.w	800e624 <DCD_HandleInEP_ISR+0x15c>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 800e4ee:	693b      	ldr	r3, [r7, #16]
 800e4f0:	b2db      	uxtb	r3, r3
 800e4f2:	4619      	mov	r1, r3
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f000 fc13 	bl	800ed20 <DCD_ReadDevInEP>
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 800e4fe:	7a3b      	ldrb	r3, [r7, #8]
 800e500:	f003 0301 	and.w	r3, r3, #1
 800e504:	b2db      	uxtb	r3, r3
 800e506:	2b00      	cmp	r3, #0
 800e508:	d032      	beq.n	800e570 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 800e50a:	2201      	movs	r2, #1
 800e50c:	693b      	ldr	r3, [r7, #16]
 800e50e:	fa02 f303 	lsl.w	r3, r2, r3
 800e512:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	691b      	ldr	r3, [r3, #16]
 800e518:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	43da      	mvns	r2, r3
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	691b      	ldr	r3, [r3, #16]
 800e522:	400a      	ands	r2, r1
 800e524:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800e526:	2300      	movs	r3, #0
 800e528:	60bb      	str	r3, [r7, #8]
 800e52a:	7a3b      	ldrb	r3, [r7, #8]
 800e52c:	f043 0301 	orr.w	r3, r3, #1
 800e530:	723b      	strb	r3, [r7, #8]
 800e532:	687a      	ldr	r2, [r7, #4]
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	3304      	adds	r3, #4
 800e538:	009b      	lsls	r3, r3, #2
 800e53a:	4413      	add	r3, r2
 800e53c:	689b      	ldr	r3, [r3, #8]
 800e53e:	68ba      	ldr	r2, [r7, #8]
 800e540:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800e542:	4b40      	ldr	r3, [pc, #256]	; (800e644 <DCD_HandleInEP_ISR+0x17c>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	693a      	ldr	r2, [r7, #16]
 800e54a:	b2d2      	uxtb	r2, r2
 800e54c:	4611      	mov	r1, r2
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	78db      	ldrb	r3, [r3, #3]
 800e556:	2b01      	cmp	r3, #1
 800e558:	d10a      	bne.n	800e570 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 800e55a:	693b      	ldr	r3, [r7, #16]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d107      	bne.n	800e570 <DCD_HandleInEP_ISR+0xa8>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800e566:	2b04      	cmp	r3, #4
 800e568:	d102      	bne.n	800e570 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f7ff fbfa 	bl	800dd64 <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 800e570:	7a3b      	ldrb	r3, [r7, #8]
 800e572:	f003 0308 	and.w	r3, r3, #8
 800e576:	b2db      	uxtb	r3, r3
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d00d      	beq.n	800e598 <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 800e57c:	2300      	movs	r3, #0
 800e57e:	60bb      	str	r3, [r7, #8]
 800e580:	7a3b      	ldrb	r3, [r7, #8]
 800e582:	f043 0308 	orr.w	r3, r3, #8
 800e586:	723b      	strb	r3, [r7, #8]
 800e588:	687a      	ldr	r2, [r7, #4]
 800e58a:	693b      	ldr	r3, [r7, #16]
 800e58c:	3304      	adds	r3, #4
 800e58e:	009b      	lsls	r3, r3, #2
 800e590:	4413      	add	r3, r2
 800e592:	689b      	ldr	r3, [r3, #8]
 800e594:	68ba      	ldr	r2, [r7, #8]
 800e596:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 800e598:	7a3b      	ldrb	r3, [r7, #8]
 800e59a:	f003 0310 	and.w	r3, r3, #16
 800e59e:	b2db      	uxtb	r3, r3
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d00d      	beq.n	800e5c0 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	60bb      	str	r3, [r7, #8]
 800e5a8:	7a3b      	ldrb	r3, [r7, #8]
 800e5aa:	f043 0310 	orr.w	r3, r3, #16
 800e5ae:	723b      	strb	r3, [r7, #8]
 800e5b0:	687a      	ldr	r2, [r7, #4]
 800e5b2:	693b      	ldr	r3, [r7, #16]
 800e5b4:	3304      	adds	r3, #4
 800e5b6:	009b      	lsls	r3, r3, #2
 800e5b8:	4413      	add	r3, r2
 800e5ba:	689b      	ldr	r3, [r3, #8]
 800e5bc:	68ba      	ldr	r2, [r7, #8]
 800e5be:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 800e5c0:	7a3b      	ldrb	r3, [r7, #8]
 800e5c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d00d      	beq.n	800e5e8 <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	60bb      	str	r3, [r7, #8]
 800e5d0:	7a3b      	ldrb	r3, [r7, #8]
 800e5d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5d6:	723b      	strb	r3, [r7, #8]
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	3304      	adds	r3, #4
 800e5de:	009b      	lsls	r3, r3, #2
 800e5e0:	4413      	add	r3, r2
 800e5e2:	689b      	ldr	r3, [r3, #8]
 800e5e4:	68ba      	ldr	r2, [r7, #8]
 800e5e6:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 800e5e8:	7a3b      	ldrb	r3, [r7, #8]
 800e5ea:	f003 0302 	and.w	r3, r3, #2
 800e5ee:	b2db      	uxtb	r3, r3
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d00d      	beq.n	800e610 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	60bb      	str	r3, [r7, #8]
 800e5f8:	7a3b      	ldrb	r3, [r7, #8]
 800e5fa:	f043 0302 	orr.w	r3, r3, #2
 800e5fe:	723b      	strb	r3, [r7, #8]
 800e600:	687a      	ldr	r2, [r7, #4]
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	3304      	adds	r3, #4
 800e606:	009b      	lsls	r3, r3, #2
 800e608:	4413      	add	r3, r2
 800e60a:	689b      	ldr	r3, [r3, #8]
 800e60c:	68ba      	ldr	r2, [r7, #8]
 800e60e:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 800e610:	7a3b      	ldrb	r3, [r7, #8]
 800e612:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e616:	b2db      	uxtb	r3, r3
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d003      	beq.n	800e624 <DCD_HandleInEP_ISR+0x15c>
      {
        DCD_WriteEmptyTxFifo(pdev , epnum);
 800e61c:	6939      	ldr	r1, [r7, #16]
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 f956 	bl	800e8d0 <DCD_WriteEmptyTxFifo>
      }
    }
    epnum++;
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	3301      	adds	r3, #1
 800e628:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	085b      	lsrs	r3, r3, #1
 800e62e:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800e630:	697b      	ldr	r3, [r7, #20]
 800e632:	2b00      	cmp	r3, #0
 800e634:	f47f af55 	bne.w	800e4e2 <DCD_HandleInEP_ISR+0x1a>
  }
  
  return 1;
 800e638:	2301      	movs	r3, #1
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3718      	adds	r7, #24
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
 800e642:	bf00      	nop
 800e644:	200000c8 	.word	0x200000c8

0800e648 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b086      	sub	sp, #24
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 800e650:	2300      	movs	r3, #0
 800e652:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 800e654:	2300      	movs	r3, #0
 800e656:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 800e658:	6878      	ldr	r0, [r7, #4]
 800e65a:	f7ff fb3c 	bl	800dcd6 <USB_OTG_ReadDevAllOutEp_itr>
 800e65e:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800e660:	e08f      	b.n	800e782 <DCD_HandleOutEP_ISR+0x13a>
  {
    if (ep_intr&0x1)
 800e662:	697b      	ldr	r3, [r7, #20]
 800e664:	f003 0301 	and.w	r3, r3, #1
 800e668:	2b00      	cmp	r3, #0
 800e66a:	f000 8084 	beq.w	800e776 <DCD_HandleOutEP_ISR+0x12e>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	b2db      	uxtb	r3, r3
 800e672:	4619      	mov	r1, r3
 800e674:	6878      	ldr	r0, [r7, #4]
 800e676:	f7ff fb44 	bl	800dd02 <USB_OTG_ReadDevOutEP_itr>
 800e67a:	4603      	mov	r3, r0
 800e67c:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800e67e:	7b3b      	ldrb	r3, [r7, #12]
 800e680:	f003 0301 	and.w	r3, r3, #1
 800e684:	b2db      	uxtb	r3, r3
 800e686:	2b00      	cmp	r3, #0
 800e688:	d048      	beq.n	800e71c <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800e68a:	2300      	movs	r3, #0
 800e68c:	60fb      	str	r3, [r7, #12]
 800e68e:	7b3b      	ldrb	r3, [r7, #12]
 800e690:	f043 0301 	orr.w	r3, r3, #1
 800e694:	733b      	strb	r3, [r7, #12]
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	3314      	adds	r3, #20
 800e69c:	009b      	lsls	r3, r3, #2
 800e69e:	4413      	add	r3, r2
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	68fa      	ldr	r2, [r7, #12]
 800e6a4:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	78db      	ldrb	r3, [r3, #3]
 800e6aa:	2b01      	cmp	r3, #1
 800e6ac:	d11f      	bne.n	800e6ee <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800e6ae:	687a      	ldr	r2, [r7, #4]
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	3314      	adds	r3, #20
 800e6b4:	009b      	lsls	r3, r3, #2
 800e6b6:	4413      	add	r3, r2
 800e6b8:	685b      	ldr	r3, [r3, #4]
 800e6ba:	691b      	ldr	r3, [r3, #16]
 800e6bc:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800e6be:	6879      	ldr	r1, [r7, #4]
 800e6c0:	693a      	ldr	r2, [r7, #16]
 800e6c2:	4613      	mov	r3, r2
 800e6c4:	009b      	lsls	r3, r3, #2
 800e6c6:	4413      	add	r3, r2
 800e6c8:	00db      	lsls	r3, r3, #3
 800e6ca:	440b      	add	r3, r1
 800e6cc:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 800e6d0:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 800e6d2:	68ba      	ldr	r2, [r7, #8]
 800e6d4:	f3c2 0212 	ubfx	r2, r2, #0, #19
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800e6d8:	1a99      	subs	r1, r3, r2
 800e6da:	6878      	ldr	r0, [r7, #4]
 800e6dc:	693a      	ldr	r2, [r7, #16]
 800e6de:	4613      	mov	r3, r2
 800e6e0:	009b      	lsls	r3, r3, #2
 800e6e2:	4413      	add	r3, r2
 800e6e4:	00db      	lsls	r3, r3, #3
 800e6e6:	4403      	add	r3, r0
 800e6e8:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800e6ec:	6019      	str	r1, [r3, #0]
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800e6ee:	4b29      	ldr	r3, [pc, #164]	; (800e794 <DCD_HandleOutEP_ISR+0x14c>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	693a      	ldr	r2, [r7, #16]
 800e6f6:	b2d2      	uxtb	r2, r2
 800e6f8:	4611      	mov	r1, r2
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	78db      	ldrb	r3, [r3, #3]
 800e702:	2b01      	cmp	r3, #1
 800e704:	d10a      	bne.n	800e71c <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 800e706:	693b      	ldr	r3, [r7, #16]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d107      	bne.n	800e71c <DCD_HandleOutEP_ISR+0xd4>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800e712:	2b05      	cmp	r3, #5
 800e714:	d102      	bne.n	800e71c <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f7ff fb24 	bl	800dd64 <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 800e71c:	7b3b      	ldrb	r3, [r7, #12]
 800e71e:	f003 0302 	and.w	r3, r3, #2
 800e722:	b2db      	uxtb	r3, r3
 800e724:	2b00      	cmp	r3, #0
 800e726:	d00d      	beq.n	800e744 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 800e728:	2300      	movs	r3, #0
 800e72a:	60fb      	str	r3, [r7, #12]
 800e72c:	7b3b      	ldrb	r3, [r7, #12]
 800e72e:	f043 0302 	orr.w	r3, r3, #2
 800e732:	733b      	strb	r3, [r7, #12]
 800e734:	687a      	ldr	r2, [r7, #4]
 800e736:	693b      	ldr	r3, [r7, #16]
 800e738:	3314      	adds	r3, #20
 800e73a:	009b      	lsls	r3, r3, #2
 800e73c:	4413      	add	r3, r2
 800e73e:	685b      	ldr	r3, [r3, #4]
 800e740:	68fa      	ldr	r2, [r7, #12]
 800e742:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 800e744:	7b3b      	ldrb	r3, [r7, #12]
 800e746:	f003 0308 	and.w	r3, r3, #8
 800e74a:	b2db      	uxtb	r3, r3
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d012      	beq.n	800e776 <DCD_HandleOutEP_ISR+0x12e>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 800e750:	4b10      	ldr	r3, [pc, #64]	; (800e794 <DCD_HandleOutEP_ISR+0x14c>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	689b      	ldr	r3, [r3, #8]
 800e756:	6878      	ldr	r0, [r7, #4]
 800e758:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 800e75a:	2300      	movs	r3, #0
 800e75c:	60fb      	str	r3, [r7, #12]
 800e75e:	7b3b      	ldrb	r3, [r7, #12]
 800e760:	f043 0308 	orr.w	r3, r3, #8
 800e764:	733b      	strb	r3, [r7, #12]
 800e766:	687a      	ldr	r2, [r7, #4]
 800e768:	693b      	ldr	r3, [r7, #16]
 800e76a:	3314      	adds	r3, #20
 800e76c:	009b      	lsls	r3, r3, #2
 800e76e:	4413      	add	r3, r2
 800e770:	685b      	ldr	r3, [r3, #4]
 800e772:	68fa      	ldr	r2, [r7, #12]
 800e774:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	3301      	adds	r3, #1
 800e77a:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	085b      	lsrs	r3, r3, #1
 800e780:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	2b00      	cmp	r3, #0
 800e786:	f47f af6c 	bne.w	800e662 <DCD_HandleOutEP_ISR+0x1a>
  }
  return 1;
 800e78a:	2301      	movs	r3, #1
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3718      	adds	r7, #24
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	200000c8 	.word	0x200000c8

0800e798 <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b084      	sub	sp, #16
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 800e7a0:	4b09      	ldr	r3, [pc, #36]	; (800e7c8 <DCD_HandleSof_ISR+0x30>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	68db      	ldr	r3, [r3, #12]
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 800e7ae:	7b3b      	ldrb	r3, [r7, #12]
 800e7b0:	f043 0308 	orr.w	r3, r3, #8
 800e7b4:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	68fa      	ldr	r2, [r7, #12]
 800e7bc:	615a      	str	r2, [r3, #20]
  
  return 1;
 800e7be:	2301      	movs	r3, #1
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3710      	adds	r7, #16
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}
 800e7c8:	200000c8 	.word	0x200000c8

0800e7cc <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b086      	sub	sp, #24
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 800e7d8:	7c3b      	ldrb	r3, [r7, #16]
 800e7da:	f043 0310 	orr.w	r3, r3, #16
 800e7de:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	6999      	ldr	r1, [r3, #24]
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	43da      	mvns	r2, r3
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	68db      	ldr	r3, [r3, #12]
 800e7ee:	400a      	ands	r2, r1
 800e7f0:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	68db      	ldr	r3, [r3, #12]
 800e7f6:	6a1b      	ldr	r3, [r3, #32]
 800e7f8:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800e7fa:	7b3b      	ldrb	r3, [r7, #12]
 800e7fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e800:	b2db      	uxtb	r3, r3
 800e802:	461a      	mov	r2, r3
 800e804:	4613      	mov	r3, r2
 800e806:	009b      	lsls	r3, r3, #2
 800e808:	4413      	add	r3, r2
 800e80a:	00db      	lsls	r3, r3, #3
 800e80c:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	4413      	add	r3, r2
 800e814:	3304      	adds	r3, #4
 800e816:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 800e818:	7bbb      	ldrb	r3, [r7, #14]
 800e81a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800e81e:	b2db      	uxtb	r3, r3
 800e820:	3b01      	subs	r3, #1
 800e822:	2b05      	cmp	r3, #5
 800e824:	d844      	bhi.n	800e8b0 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 800e826:	a201      	add	r2, pc, #4	; (adr r2, 800e82c <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 800e828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e82c:	0800e8b1 	.word	0x0800e8b1
 800e830:	0800e845 	.word	0x0800e845
 800e834:	0800e8b1 	.word	0x0800e8b1
 800e838:	0800e8b1 	.word	0x0800e8b1
 800e83c:	0800e8b1 	.word	0x0800e8b1
 800e840:	0800e88d 	.word	0x0800e88d
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 800e844:	89ba      	ldrh	r2, [r7, #12]
 800e846:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e84a:	4013      	ands	r3, r2
 800e84c:	b29b      	uxth	r3, r3
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d030      	beq.n	800e8b4 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	68d9      	ldr	r1, [r3, #12]
 800e856:	89bb      	ldrh	r3, [r7, #12]
 800e858:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	461a      	mov	r2, r3
 800e860:	6878      	ldr	r0, [r7, #4]
 800e862:	f7fe fa40 	bl	800cce6 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	68db      	ldr	r3, [r3, #12]
 800e86a:	89ba      	ldrh	r2, [r7, #12]
 800e86c:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e870:	b292      	uxth	r2, r2
 800e872:	441a      	add	r2, r3
 800e874:	697b      	ldr	r3, [r7, #20]
 800e876:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	699b      	ldr	r3, [r3, #24]
 800e87c:	89ba      	ldrh	r2, [r7, #12]
 800e87e:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e882:	b292      	uxth	r2, r2
 800e884:	441a      	add	r2, r3
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	619a      	str	r2, [r3, #24]
    }
    break;
 800e88a:	e013      	b.n	800e8b4 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	f203 53cc 	addw	r3, r3, #1484	; 0x5cc
 800e892:	2208      	movs	r2, #8
 800e894:	4619      	mov	r1, r3
 800e896:	6878      	ldr	r0, [r7, #4]
 800e898:	f7fe fa25 	bl	800cce6 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800e89c:	697b      	ldr	r3, [r7, #20]
 800e89e:	699b      	ldr	r3, [r3, #24]
 800e8a0:	89ba      	ldrh	r2, [r7, #12]
 800e8a2:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e8a6:	b292      	uxth	r2, r2
 800e8a8:	441a      	add	r2, r3
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	619a      	str	r2, [r3, #24]
    break;
 800e8ae:	e002      	b.n	800e8b6 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 800e8b0:	bf00      	nop
 800e8b2:	e000      	b.n	800e8b6 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    break;
 800e8b4:	bf00      	nop
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	68db      	ldr	r3, [r3, #12]
 800e8ba:	6999      	ldr	r1, [r3, #24]
 800e8bc:	693a      	ldr	r2, [r7, #16]
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	68db      	ldr	r3, [r3, #12]
 800e8c2:	430a      	orrs	r2, r1
 800e8c4:	619a      	str	r2, [r3, #24]
  
  return 1;
 800e8c6:	2301      	movs	r3, #1
}
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	3718      	adds	r7, #24
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}

0800e8d0 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b088      	sub	sp, #32
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
 800e8d8:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  txstatus.d32 = 0;
 800e8de:	2300      	movs	r3, #0
 800e8e0:	60fb      	str	r3, [r7, #12]
  uint32_t fifoemptymsk;
  
  ep = &pdev->dev.in_ep[epnum];    
 800e8e2:	683a      	ldr	r2, [r7, #0]
 800e8e4:	4613      	mov	r3, r2
 800e8e6:	009b      	lsls	r3, r3, #2
 800e8e8:	4413      	add	r3, r2
 800e8ea:	00db      	lsls	r3, r3, #3
 800e8ec:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e8f0:	687a      	ldr	r2, [r7, #4]
 800e8f2:	4413      	add	r3, r2
 800e8f4:	3304      	adds	r3, #4
 800e8f6:	617b      	str	r3, [r7, #20]
  
  len = ep->xfer_len - ep->xfer_count;
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	695a      	ldr	r2, [r3, #20]
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	699b      	ldr	r3, [r3, #24]
 800e900:	1ad3      	subs	r3, r2, r3
 800e902:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	689b      	ldr	r3, [r3, #8]
 800e908:	69fa      	ldr	r2, [r7, #28]
 800e90a:	429a      	cmp	r2, r3
 800e90c:	d902      	bls.n	800e914 <DCD_WriteEmptyTxFifo+0x44>
  {
    len = ep->maxpacket;
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	689b      	ldr	r3, [r3, #8]
 800e912:	61fb      	str	r3, [r7, #28]
  }
  
  len32b = (len + 3) / 4;
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	3303      	adds	r3, #3
 800e918:	089b      	lsrs	r3, r3, #2
 800e91a:	61bb      	str	r3, [r7, #24]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800e91c:	687a      	ldr	r2, [r7, #4]
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	3304      	adds	r3, #4
 800e922:	009b      	lsls	r3, r3, #2
 800e924:	4413      	add	r3, r2
 800e926:	689b      	ldr	r3, [r3, #8]
 800e928:	699b      	ldr	r3, [r3, #24]
 800e92a:	60fb      	str	r3, [r7, #12]
  
  while  (txstatus.b.txfspcavail > len32b &&
 800e92c:	e043      	b.n	800e9b6 <DCD_WriteEmptyTxFifo+0xe6>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	695a      	ldr	r2, [r3, #20]
 800e932:	697b      	ldr	r3, [r7, #20]
 800e934:	699b      	ldr	r3, [r3, #24]
 800e936:	1ad3      	subs	r3, r2, r3
 800e938:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800e93a:	697b      	ldr	r3, [r7, #20]
 800e93c:	689b      	ldr	r3, [r3, #8]
 800e93e:	69fa      	ldr	r2, [r7, #28]
 800e940:	429a      	cmp	r2, r3
 800e942:	d902      	bls.n	800e94a <DCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800e944:	697b      	ldr	r3, [r7, #20]
 800e946:	689b      	ldr	r3, [r3, #8]
 800e948:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	3303      	adds	r3, #3
 800e94e:	089b      	lsrs	r3, r3, #2
 800e950:	61bb      	str	r3, [r7, #24]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 800e952:	697b      	ldr	r3, [r7, #20]
 800e954:	68d9      	ldr	r1, [r3, #12]
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	b2da      	uxtb	r2, r3
 800e95a:	69fb      	ldr	r3, [r7, #28]
 800e95c:	b29b      	uxth	r3, r3
 800e95e:	6878      	ldr	r0, [r7, #4]
 800e960:	f7fe f986 	bl	800cc70 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	68da      	ldr	r2, [r3, #12]
 800e968:	69fb      	ldr	r3, [r7, #28]
 800e96a:	441a      	add	r2, r3
 800e96c:	697b      	ldr	r3, [r7, #20]
 800e96e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	699a      	ldr	r2, [r3, #24]
 800e974:	69fb      	ldr	r3, [r7, #28]
 800e976:	441a      	add	r2, r3
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800e97c:	687a      	ldr	r2, [r7, #4]
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	3304      	adds	r3, #4
 800e982:	009b      	lsls	r3, r3, #2
 800e984:	4413      	add	r3, r2
 800e986:	689b      	ldr	r3, [r3, #8]
 800e988:	699b      	ldr	r3, [r3, #24]
 800e98a:	60fb      	str	r3, [r7, #12]
    
    /* Mask the TxFIFOEmpty interrupt  */
    if (ep->xfer_len == ep->xfer_count)
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	695a      	ldr	r2, [r3, #20]
 800e990:	697b      	ldr	r3, [r7, #20]
 800e992:	699b      	ldr	r3, [r3, #24]
 800e994:	429a      	cmp	r2, r3
 800e996:	d10e      	bne.n	800e9b6 <DCD_WriteEmptyTxFifo+0xe6>
    {
      fifoemptymsk = 0x1 << ep->num;  
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	781b      	ldrb	r3, [r3, #0]
 800e99c:	461a      	mov	r2, r3
 800e99e:	2301      	movs	r3, #1
 800e9a0:	4093      	lsls	r3, r2
 800e9a2:	613b      	str	r3, [r7, #16]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	691b      	ldr	r3, [r3, #16]
 800e9a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e9aa:	693b      	ldr	r3, [r7, #16]
 800e9ac:	43da      	mvns	r2, r3
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	691b      	ldr	r3, [r3, #16]
 800e9b2:	400a      	ands	r2, r1
 800e9b4:	635a      	str	r2, [r3, #52]	; 0x34
  while  (txstatus.b.txfspcavail > len32b &&
 800e9b6:	89bb      	ldrh	r3, [r7, #12]
 800e9b8:	461a      	mov	r2, r3
 800e9ba:	69bb      	ldr	r3, [r7, #24]
 800e9bc:	4293      	cmp	r3, r2
 800e9be:	d209      	bcs.n	800e9d4 <DCD_WriteEmptyTxFifo+0x104>
          ep->xfer_count < ep->xfer_len &&
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	699a      	ldr	r2, [r3, #24]
 800e9c4:	697b      	ldr	r3, [r7, #20]
 800e9c6:	695b      	ldr	r3, [r3, #20]
  while  (txstatus.b.txfspcavail > len32b &&
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	d203      	bcs.n	800e9d4 <DCD_WriteEmptyTxFifo+0x104>
            ep->xfer_len != 0)
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d1ac      	bne.n	800e92e <DCD_WriteEmptyTxFifo+0x5e>
                           fifoemptymsk, 0); 
    }
  }
  
  return 1;
 800e9d4:	2301      	movs	r3, #1
}
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	3720      	adds	r7, #32
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	bd80      	pop	{r7, pc}
	...

0800e9e0 <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b08a      	sub	sp, #40	; 0x28
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 800ea00:	7c3b      	ldrb	r3, [r7, #16]
 800ea02:	f043 0301 	orr.w	r3, r3, #1
 800ea06:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	691b      	ldr	r3, [r3, #16]
 800ea0c:	6859      	ldr	r1, [r3, #4]
 800ea0e:	693b      	ldr	r3, [r7, #16]
 800ea10:	43da      	mvns	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	691b      	ldr	r3, [r3, #16]
 800ea16:	400a      	ands	r2, r1
 800ea18:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800ea1a:	2100      	movs	r1, #0
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	f7fe fb1d 	bl	800d05c <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ea22:	2300      	movs	r3, #0
 800ea24:	627b      	str	r3, [r7, #36]	; 0x24
 800ea26:	e012      	b.n	800ea4e <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800ea28:	687a      	ldr	r2, [r7, #4]
 800ea2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea2c:	3304      	adds	r3, #4
 800ea2e:	009b      	lsls	r3, r3, #2
 800ea30:	4413      	add	r3, r2
 800ea32:	689b      	ldr	r3, [r3, #8]
 800ea34:	22ff      	movs	r2, #255	; 0xff
 800ea36:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800ea38:	687a      	ldr	r2, [r7, #4]
 800ea3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea3c:	3314      	adds	r3, #20
 800ea3e:	009b      	lsls	r3, r3, #2
 800ea40:	4413      	add	r3, r2
 800ea42:	685b      	ldr	r3, [r3, #4]
 800ea44:	22ff      	movs	r2, #255	; 0xff
 800ea46:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ea48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	627b      	str	r3, [r7, #36]	; 0x24
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	785b      	ldrb	r3, [r3, #1]
 800ea52:	461a      	mov	r2, r3
 800ea54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea56:	4293      	cmp	r3, r2
 800ea58:	d3e6      	bcc.n	800ea28 <DCD_HandleUsbReset_ISR+0x48>
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	691b      	ldr	r3, [r3, #16]
 800ea5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea62:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 800ea64:	2301      	movs	r3, #1
 800ea66:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 800ea68:	2301      	movs	r3, #1
 800ea6a:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	691b      	ldr	r3, [r3, #16]
 800ea70:	6a3a      	ldr	r2, [r7, #32]
 800ea72:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 800ea74:	7f3b      	ldrb	r3, [r7, #28]
 800ea76:	f043 0308 	orr.w	r3, r3, #8
 800ea7a:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 800ea7c:	7f3b      	ldrb	r3, [r7, #28]
 800ea7e:	f043 0301 	orr.w	r3, r3, #1
 800ea82:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 800ea84:	7f3b      	ldrb	r3, [r7, #28]
 800ea86:	f043 0302 	orr.w	r3, r3, #2
 800ea8a:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	691b      	ldr	r3, [r3, #16]
 800ea90:	69fa      	ldr	r2, [r7, #28]
 800ea92:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 800ea94:	7e3b      	ldrb	r3, [r7, #24]
 800ea96:	f043 0301 	orr.w	r3, r3, #1
 800ea9a:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 800ea9c:	7e3b      	ldrb	r3, [r7, #24]
 800ea9e:	f043 0308 	orr.w	r3, r3, #8
 800eaa2:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 800eaa4:	7e3b      	ldrb	r3, [r7, #24]
 800eaa6:	f043 0302 	orr.w	r3, r3, #2
 800eaaa:	763b      	strb	r3, [r7, #24]

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	691b      	ldr	r3, [r3, #16]
 800eab0:	69ba      	ldr	r2, [r7, #24]
 800eab2:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	691b      	ldr	r3, [r3, #16]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 800eabc:	8abb      	ldrh	r3, [r7, #20]
 800eabe:	f36f 130a 	bfc	r3, #4, #7
 800eac2:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	691b      	ldr	r3, [r3, #16]
 800eac8:	697a      	ldr	r2, [r7, #20]
 800eaca:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 800eacc:	6878      	ldr	r0, [r7, #4]
 800eace:	f7ff f949 	bl	800dd64 <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800ead2:	2300      	movs	r3, #0
 800ead4:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 800ead6:	7b7b      	ldrb	r3, [r7, #13]
 800ead8:	f043 0310 	orr.w	r3, r3, #16
 800eadc:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	68db      	ldr	r3, [r3, #12]
 800eae2:	68fa      	ldr	r2, [r7, #12]
 800eae4:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800eae6:	4b05      	ldr	r3, [pc, #20]	; (800eafc <DCD_HandleUsbReset_ISR+0x11c>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	691b      	ldr	r3, [r3, #16]
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	4798      	blx	r3
  return 1;
 800eaf0:	2301      	movs	r3, #1
}
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	3728      	adds	r7, #40	; 0x28
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	bd80      	pop	{r7, pc}
 800eafa:	bf00      	nop
 800eafc:	200000c8 	.word	0x200000c8

0800eb00 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b086      	sub	sp, #24
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  uint32_t hclk = 168000000;
 800eb08:	4b60      	ldr	r3, [pc, #384]	; (800ec8c <DCD_HandleEnumDone_ISR+0x18c>)
 800eb0a:	617b      	str	r3, [r7, #20]
  
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  //RCC_ClocksTypeDef RCC_Clocks;
  USB_OTG_EP0Activate(pdev);
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f7fe fd3f 	bl	800d590 <USB_OTG_EP0Activate>
  
  /* Get HCLK frequency */
  //RCC_GetClocksFreq(&RCC_Clocks);
  //hclk = RCC_Clocks.HCLK_Frequency;
  hclk = 168000000;
 800eb12:	4b5e      	ldr	r3, [pc, #376]	; (800ec8c <DCD_HandleEnumDone_ISR+0x18c>)
 800eb14:	617b      	str	r3, [r7, #20]
  /* Clear default TRDT value and Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	68db      	ldr	r3, [r3, #12]
 800eb1a:	68db      	ldr	r3, [r3, #12]
 800eb1c:	60fb      	str	r3, [r7, #12]
  gusbcfg.b.usbtrdtim = 0;
 800eb1e:	7b7b      	ldrb	r3, [r7, #13]
 800eb20:	f36f 0385 	bfc	r3, #2, #4
 800eb24:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	68db      	ldr	r3, [r3, #12]
 800eb2a:	68fa      	ldr	r2, [r7, #12]
 800eb2c:	60da      	str	r2, [r3, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f7fe fcfe 	bl	800d530 <USB_OTG_GetDeviceSpeed>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b03      	cmp	r3, #3
 800eb38:	d10c      	bne.n	800eb54 <DCD_HandleEnumDone_ISR+0x54>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eb46:	809a      	strh	r2, [r3, #4]
    
    /*USBTRD min For HS device*/
    gusbcfg.b.usbtrdtim = 9;
 800eb48:	7b7b      	ldrb	r3, [r7, #13]
 800eb4a:	2209      	movs	r2, #9
 800eb4c:	f362 0385 	bfi	r3, r2, #2, #4
 800eb50:	737b      	strb	r3, [r7, #13]
 800eb52:	e088      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2201      	movs	r2, #1
 800eb58:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ; 
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	2240      	movs	r2, #64	; 0x40
 800eb5e:	809a      	strh	r2, [r3, #4]
    /* The USBTRD is configured according to the tables below, depending on AHB frequency 
    used by application. In the low AHB frequency range it is used to stretch enough the USB response 
    time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
    latency to the Data FIFO */
    
    if((hclk >= 15000000)&&(hclk < 16000000))
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	4a4b      	ldr	r2, [pc, #300]	; (800ec90 <DCD_HandleEnumDone_ISR+0x190>)
 800eb64:	4293      	cmp	r3, r2
 800eb66:	d309      	bcc.n	800eb7c <DCD_HandleEnumDone_ISR+0x7c>
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	4a4a      	ldr	r2, [pc, #296]	; (800ec94 <DCD_HandleEnumDone_ISR+0x194>)
 800eb6c:	4293      	cmp	r3, r2
 800eb6e:	d205      	bcs.n	800eb7c <DCD_HandleEnumDone_ISR+0x7c>
    {
      /* hclk Clock Range between 15-16 MHz */
      gusbcfg.b.usbtrdtim = 0xE;
 800eb70:	7b7b      	ldrb	r3, [r7, #13]
 800eb72:	220e      	movs	r2, #14
 800eb74:	f362 0385 	bfi	r3, r2, #2, #4
 800eb78:	737b      	strb	r3, [r7, #13]
 800eb7a:	e074      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 16000000)&&(hclk < 17100000))
 800eb7c:	697b      	ldr	r3, [r7, #20]
 800eb7e:	4a45      	ldr	r2, [pc, #276]	; (800ec94 <DCD_HandleEnumDone_ISR+0x194>)
 800eb80:	4293      	cmp	r3, r2
 800eb82:	d309      	bcc.n	800eb98 <DCD_HandleEnumDone_ISR+0x98>
 800eb84:	697b      	ldr	r3, [r7, #20]
 800eb86:	4a44      	ldr	r2, [pc, #272]	; (800ec98 <DCD_HandleEnumDone_ISR+0x198>)
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	d805      	bhi.n	800eb98 <DCD_HandleEnumDone_ISR+0x98>
    {
      /* hclk Clock Range between 16-17.1 MHz */
      gusbcfg.b.usbtrdtim = 0xD;
 800eb8c:	7b7b      	ldrb	r3, [r7, #13]
 800eb8e:	220d      	movs	r2, #13
 800eb90:	f362 0385 	bfi	r3, r2, #2, #4
 800eb94:	737b      	strb	r3, [r7, #13]
 800eb96:	e066      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 17100000)&&(hclk < 18400000))
 800eb98:	697b      	ldr	r3, [r7, #20]
 800eb9a:	4a3f      	ldr	r2, [pc, #252]	; (800ec98 <DCD_HandleEnumDone_ISR+0x198>)
 800eb9c:	4293      	cmp	r3, r2
 800eb9e:	d909      	bls.n	800ebb4 <DCD_HandleEnumDone_ISR+0xb4>
 800eba0:	697b      	ldr	r3, [r7, #20]
 800eba2:	4a3e      	ldr	r2, [pc, #248]	; (800ec9c <DCD_HandleEnumDone_ISR+0x19c>)
 800eba4:	4293      	cmp	r3, r2
 800eba6:	d205      	bcs.n	800ebb4 <DCD_HandleEnumDone_ISR+0xb4>
    {
      /* hclk Clock Range between 17-18.4 MHz */
      gusbcfg.b.usbtrdtim = 0xC;
 800eba8:	7b7b      	ldrb	r3, [r7, #13]
 800ebaa:	220c      	movs	r2, #12
 800ebac:	f362 0385 	bfi	r3, r2, #2, #4
 800ebb0:	737b      	strb	r3, [r7, #13]
 800ebb2:	e058      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 18400000)&&(hclk < 20000000))
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	4a39      	ldr	r2, [pc, #228]	; (800ec9c <DCD_HandleEnumDone_ISR+0x19c>)
 800ebb8:	4293      	cmp	r3, r2
 800ebba:	d309      	bcc.n	800ebd0 <DCD_HandleEnumDone_ISR+0xd0>
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	4a38      	ldr	r2, [pc, #224]	; (800eca0 <DCD_HandleEnumDone_ISR+0x1a0>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d805      	bhi.n	800ebd0 <DCD_HandleEnumDone_ISR+0xd0>
    {
      /* hclk Clock Range between 18.4-20 MHz */
      gusbcfg.b.usbtrdtim = 0xB;
 800ebc4:	7b7b      	ldrb	r3, [r7, #13]
 800ebc6:	220b      	movs	r2, #11
 800ebc8:	f362 0385 	bfi	r3, r2, #2, #4
 800ebcc:	737b      	strb	r3, [r7, #13]
 800ebce:	e04a      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 20000000)&&(hclk < 21800000))
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	4a33      	ldr	r2, [pc, #204]	; (800eca0 <DCD_HandleEnumDone_ISR+0x1a0>)
 800ebd4:	4293      	cmp	r3, r2
 800ebd6:	d909      	bls.n	800ebec <DCD_HandleEnumDone_ISR+0xec>
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	4a32      	ldr	r2, [pc, #200]	; (800eca4 <DCD_HandleEnumDone_ISR+0x1a4>)
 800ebdc:	4293      	cmp	r3, r2
 800ebde:	d805      	bhi.n	800ebec <DCD_HandleEnumDone_ISR+0xec>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      gusbcfg.b.usbtrdtim = 0xA;
 800ebe0:	7b7b      	ldrb	r3, [r7, #13]
 800ebe2:	220a      	movs	r2, #10
 800ebe4:	f362 0385 	bfi	r3, r2, #2, #4
 800ebe8:	737b      	strb	r3, [r7, #13]
 800ebea:	e03c      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 21800000)&&(hclk < 24000000))
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	4a2d      	ldr	r2, [pc, #180]	; (800eca4 <DCD_HandleEnumDone_ISR+0x1a4>)
 800ebf0:	4293      	cmp	r3, r2
 800ebf2:	d909      	bls.n	800ec08 <DCD_HandleEnumDone_ISR+0x108>
 800ebf4:	697b      	ldr	r3, [r7, #20]
 800ebf6:	4a2c      	ldr	r2, [pc, #176]	; (800eca8 <DCD_HandleEnumDone_ISR+0x1a8>)
 800ebf8:	4293      	cmp	r3, r2
 800ebfa:	d205      	bcs.n	800ec08 <DCD_HandleEnumDone_ISR+0x108>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      gusbcfg.b.usbtrdtim = 0x9;
 800ebfc:	7b7b      	ldrb	r3, [r7, #13]
 800ebfe:	2209      	movs	r2, #9
 800ec00:	f362 0385 	bfi	r3, r2, #2, #4
 800ec04:	737b      	strb	r3, [r7, #13]
 800ec06:	e02e      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 24000000)&&(hclk < 26600000))
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	4a27      	ldr	r2, [pc, #156]	; (800eca8 <DCD_HandleEnumDone_ISR+0x1a8>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d309      	bcc.n	800ec24 <DCD_HandleEnumDone_ISR+0x124>
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	4a26      	ldr	r2, [pc, #152]	; (800ecac <DCD_HandleEnumDone_ISR+0x1ac>)
 800ec14:	4293      	cmp	r3, r2
 800ec16:	d805      	bhi.n	800ec24 <DCD_HandleEnumDone_ISR+0x124>
    {
      /* hclk Clock Range between 24-26.6 MHz */
      gusbcfg.b.usbtrdtim = 0x8;
 800ec18:	7b7b      	ldrb	r3, [r7, #13]
 800ec1a:	2208      	movs	r2, #8
 800ec1c:	f362 0385 	bfi	r3, r2, #2, #4
 800ec20:	737b      	strb	r3, [r7, #13]
 800ec22:	e020      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 26600000)&&(hclk < 30000000))
 800ec24:	697b      	ldr	r3, [r7, #20]
 800ec26:	4a21      	ldr	r2, [pc, #132]	; (800ecac <DCD_HandleEnumDone_ISR+0x1ac>)
 800ec28:	4293      	cmp	r3, r2
 800ec2a:	d909      	bls.n	800ec40 <DCD_HandleEnumDone_ISR+0x140>
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	4a20      	ldr	r2, [pc, #128]	; (800ecb0 <DCD_HandleEnumDone_ISR+0x1b0>)
 800ec30:	4293      	cmp	r3, r2
 800ec32:	d805      	bhi.n	800ec40 <DCD_HandleEnumDone_ISR+0x140>
    {
      /* hclk Clock Range between 26.6-30 MHz */
      gusbcfg.b.usbtrdtim = 0x7;
 800ec34:	7b7b      	ldrb	r3, [r7, #13]
 800ec36:	2207      	movs	r2, #7
 800ec38:	f362 0385 	bfi	r3, r2, #2, #4
 800ec3c:	737b      	strb	r3, [r7, #13]
 800ec3e:	e012      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 30000000)&&(hclk < 34300000))
 800ec40:	697b      	ldr	r3, [r7, #20]
 800ec42:	4a1b      	ldr	r2, [pc, #108]	; (800ecb0 <DCD_HandleEnumDone_ISR+0x1b0>)
 800ec44:	4293      	cmp	r3, r2
 800ec46:	d909      	bls.n	800ec5c <DCD_HandleEnumDone_ISR+0x15c>
 800ec48:	697b      	ldr	r3, [r7, #20]
 800ec4a:	4a1a      	ldr	r2, [pc, #104]	; (800ecb4 <DCD_HandleEnumDone_ISR+0x1b4>)
 800ec4c:	4293      	cmp	r3, r2
 800ec4e:	d805      	bhi.n	800ec5c <DCD_HandleEnumDone_ISR+0x15c>
    {
      /* hclk Clock Range between 30-34.3 MHz */
      gusbcfg.b.usbtrdtim= 0x6;
 800ec50:	7b7b      	ldrb	r3, [r7, #13]
 800ec52:	2206      	movs	r2, #6
 800ec54:	f362 0385 	bfi	r3, r2, #2, #4
 800ec58:	737b      	strb	r3, [r7, #13]
 800ec5a:	e004      	b.n	800ec66 <DCD_HandleEnumDone_ISR+0x166>
    } 
    
    else /* if(hclk >= 34300000) */
    {
      /* hclk Clock Range between 34.3-168 MHz */
      gusbcfg.b.usbtrdtim = 0x5;
 800ec5c:	7b7b      	ldrb	r3, [r7, #13]
 800ec5e:	2205      	movs	r2, #5
 800ec60:	f362 0385 	bfi	r3, r2, #2, #4
 800ec64:	737b      	strb	r3, [r7, #13]
    }
  }

  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	68db      	ldr	r3, [r3, #12]
 800ec6a:	68fa      	ldr	r2, [r7, #12]
 800ec6c:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800ec6e:	2300      	movs	r3, #0
 800ec70:	613b      	str	r3, [r7, #16]
  gintsts.b.enumdone = 1;
 800ec72:	7c7b      	ldrb	r3, [r7, #17]
 800ec74:	f043 0320 	orr.w	r3, r3, #32
 800ec78:	747b      	strb	r3, [r7, #17]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	68db      	ldr	r3, [r3, #12]
 800ec7e:	693a      	ldr	r2, [r7, #16]
 800ec80:	615a      	str	r2, [r3, #20]
  return 1;
 800ec82:	2301      	movs	r3, #1
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3718      	adds	r7, #24
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}
 800ec8c:	0a037a00 	.word	0x0a037a00
 800ec90:	00e4e1c0 	.word	0x00e4e1c0
 800ec94:	00f42400 	.word	0x00f42400
 800ec98:	0104ecdf 	.word	0x0104ecdf
 800ec9c:	0118c300 	.word	0x0118c300
 800eca0:	01312cff 	.word	0x01312cff
 800eca4:	014ca43f 	.word	0x014ca43f
 800eca8:	016e3600 	.word	0x016e3600
 800ecac:	0195e23f 	.word	0x0195e23f
 800ecb0:	01c9c37f 	.word	0x01c9c37f
 800ecb4:	020b605f 	.word	0x020b605f

0800ecb8 <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b084      	sub	sp, #16
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 800ecc4:	4b08      	ldr	r3, [pc, #32]	; (800ece8 <DCD_IsoINIncomplete_ISR+0x30>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	69db      	ldr	r3, [r3, #28]
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 800ecce:	7bbb      	ldrb	r3, [r7, #14]
 800ecd0:	f043 0310 	orr.w	r3, r3, #16
 800ecd4:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	68db      	ldr	r3, [r3, #12]
 800ecda:	68fa      	ldr	r2, [r7, #12]
 800ecdc:	615a      	str	r2, [r3, #20]
  
  return 1;
 800ecde:	2301      	movs	r3, #1
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	3710      	adds	r7, #16
 800ece4:	46bd      	mov	sp, r7
 800ece6:	bd80      	pop	{r7, pc}
 800ece8:	200000c8 	.word	0x200000c8

0800ecec <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b084      	sub	sp, #16
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800ecf8:	4b08      	ldr	r3, [pc, #32]	; (800ed1c <DCD_IsoOUTIncomplete_ISR+0x30>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	6a1b      	ldr	r3, [r3, #32]
 800ecfe:	6878      	ldr	r0, [r7, #4]
 800ed00:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 800ed02:	7bbb      	ldrb	r3, [r7, #14]
 800ed04:	f043 0320 	orr.w	r3, r3, #32
 800ed08:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	68db      	ldr	r3, [r3, #12]
 800ed0e:	68fa      	ldr	r2, [r7, #12]
 800ed10:	615a      	str	r2, [r3, #20]
  return 1;
 800ed12:	2301      	movs	r3, #1
}
 800ed14:	4618      	mov	r0, r3
 800ed16:	3710      	adds	r7, #16
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}
 800ed1c:	200000c8 	.word	0x200000c8

0800ed20 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800ed20:	b480      	push	{r7}
 800ed22:	b087      	sub	sp, #28
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	460b      	mov	r3, r1
 800ed2a:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	691b      	ldr	r3, [r3, #16]
 800ed30:	691b      	ldr	r3, [r3, #16]
 800ed32:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	691b      	ldr	r3, [r3, #16]
 800ed38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed3a:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 800ed3c:	78fb      	ldrb	r3, [r7, #3]
 800ed3e:	693a      	ldr	r2, [r7, #16]
 800ed40:	fa22 f303 	lsr.w	r3, r2, r3
 800ed44:	01db      	lsls	r3, r3, #7
 800ed46:	b2db      	uxtb	r3, r3
 800ed48:	697a      	ldr	r2, [r7, #20]
 800ed4a:	4313      	orrs	r3, r2
 800ed4c:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800ed4e:	78fb      	ldrb	r3, [r7, #3]
 800ed50:	687a      	ldr	r2, [r7, #4]
 800ed52:	3304      	adds	r3, #4
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4413      	add	r3, r2
 800ed58:	689b      	ldr	r3, [r3, #8]
 800ed5a:	689b      	ldr	r3, [r3, #8]
 800ed5c:	697a      	ldr	r2, [r7, #20]
 800ed5e:	4013      	ands	r3, r2
 800ed60:	60fb      	str	r3, [r7, #12]
  return v;
 800ed62:	68fb      	ldr	r3, [r7, #12]
}
 800ed64:	4618      	mov	r0, r3
 800ed66:	371c      	adds	r7, #28
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr

0800ed70 <usbd_cdc_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b084      	sub	sp, #16
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
 800ed78:	460b      	mov	r3, r1
 800ed7a:	70fb      	strb	r3, [r7, #3]
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 800ed7c:	2302      	movs	r3, #2
 800ed7e:	2240      	movs	r2, #64	; 0x40
 800ed80:	2181      	movs	r1, #129	; 0x81
 800ed82:	6878      	ldr	r0, [r7, #4]
 800ed84:	f7ff f8a9 	bl	800deda <DCD_EP_Open>
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 800ed88:	2302      	movs	r3, #2
 800ed8a:	2240      	movs	r2, #64	; 0x40
 800ed8c:	2101      	movs	r1, #1
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f7ff f8a3 	bl	800deda <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 800ed94:	2303      	movs	r3, #3
 800ed96:	2208      	movs	r2, #8
 800ed98:	2182      	movs	r1, #130	; 0x82
 800ed9a:	6878      	ldr	r0, [r7, #4]
 800ed9c:	f7ff f89d 	bl	800deda <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
 800eda0:	4b0b      	ldr	r3, [pc, #44]	; (800edd0 <usbd_cdc_Init+0x60>)
 800eda2:	60fb      	str	r3, [r7, #12]
  pbuf[4] = DEVICE_CLASS_CDC;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	3304      	adds	r3, #4
 800eda8:	2202      	movs	r2, #2
 800edaa:	701a      	strb	r2, [r3, #0]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	3305      	adds	r3, #5
 800edb0:	2200      	movs	r2, #0
 800edb2:	701a      	strb	r2, [r3, #0]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800edb4:	4b07      	ldr	r3, [pc, #28]	; (800edd4 <usbd_cdc_Init+0x64>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800edba:	2340      	movs	r3, #64	; 0x40
 800edbc:	4a06      	ldr	r2, [pc, #24]	; (800edd8 <usbd_cdc_Init+0x68>)
 800edbe:	2101      	movs	r1, #1
 800edc0:	6878      	ldr	r0, [r7, #4]
 800edc2:	f7ff f91e 	bl	800e002 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800edc6:	2300      	movs	r3, #0
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}
 800edd0:	2000020c 	.word	0x2000020c
 800edd4:	200001dc 	.word	0x200001dc
 800edd8:	2000af00 	.word	0x2000af00

0800eddc <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b082      	sub	sp, #8
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
 800ede4:	460b      	mov	r3, r1
 800ede6:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800ede8:	2181      	movs	r1, #129	; 0x81
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f7ff f8cd 	bl	800df8a <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 800edf0:	2101      	movs	r1, #1
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f7ff f8c9 	bl	800df8a <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 800edf8:	2182      	movs	r1, #130	; 0x82
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f7ff f8c5 	bl	800df8a <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 800ee00:	4b03      	ldr	r3, [pc, #12]	; (800ee10 <usbd_cdc_DeInit+0x34>)
 800ee02:	685b      	ldr	r3, [r3, #4]
 800ee04:	4798      	blx	r3
  
  return USBD_OK;
 800ee06:	2300      	movs	r3, #0
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	200001dc 	.word	0x200001dc

0800ee14 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b082      	sub	sp, #8
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	6039      	str	r1, [r7, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	781b      	ldrb	r3, [r3, #0]
 800ee22:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d03d      	beq.n	800eea6 <usbd_cdc_Setup+0x92>
 800ee2a:	2b20      	cmp	r3, #32
 800ee2c:	d135      	bne.n	800ee9a <usbd_cdc_Setup+0x86>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	88db      	ldrh	r3, [r3, #6]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d027      	beq.n	800ee86 <usbd_cdc_Setup+0x72>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	781b      	ldrb	r3, [r3, #0]
 800ee3a:	b25b      	sxtb	r3, r3
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	da10      	bge.n	800ee62 <usbd_cdc_Setup+0x4e>
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 800ee40:	4b2f      	ldr	r3, [pc, #188]	; (800ef00 <usbd_cdc_Setup+0xec>)
 800ee42:	689b      	ldr	r3, [r3, #8]
 800ee44:	683a      	ldr	r2, [r7, #0]
 800ee46:	7852      	ldrb	r2, [r2, #1]
 800ee48:	4610      	mov	r0, r2
 800ee4a:	683a      	ldr	r2, [r7, #0]
 800ee4c:	88d2      	ldrh	r2, [r2, #6]
 800ee4e:	492d      	ldr	r1, [pc, #180]	; (800ef04 <usbd_cdc_Setup+0xf0>)
 800ee50:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	88db      	ldrh	r3, [r3, #6]
 800ee56:	461a      	mov	r2, r3
 800ee58:	492a      	ldr	r1, [pc, #168]	; (800ef04 <usbd_cdc_Setup+0xf0>)
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f000 fbcd 	bl	800f5fa <USBD_CtlSendData>
 800ee60:	e019      	b.n	800ee96 <usbd_cdc_Setup+0x82>
                            req->wLength);          
        }
        else /* Host-to-Device request */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	785b      	ldrb	r3, [r3, #1]
 800ee66:	461a      	mov	r2, r3
 800ee68:	4b27      	ldr	r3, [pc, #156]	; (800ef08 <usbd_cdc_Setup+0xf4>)
 800ee6a:	601a      	str	r2, [r3, #0]
          cdcLen = req->wLength;
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	88db      	ldrh	r3, [r3, #6]
 800ee70:	461a      	mov	r2, r3
 800ee72:	4b26      	ldr	r3, [pc, #152]	; (800ef0c <usbd_cdc_Setup+0xf8>)
 800ee74:	601a      	str	r2, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	88db      	ldrh	r3, [r3, #6]
 800ee7a:	461a      	mov	r2, r3
 800ee7c:	4921      	ldr	r1, [pc, #132]	; (800ef04 <usbd_cdc_Setup+0xf0>)
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 fbef 	bl	800f662 <USBD_CtlPrepareRx>
 800ee84:	e007      	b.n	800ee96 <usbd_cdc_Setup+0x82>
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 800ee86:	4b1e      	ldr	r3, [pc, #120]	; (800ef00 <usbd_cdc_Setup+0xec>)
 800ee88:	689b      	ldr	r3, [r3, #8]
 800ee8a:	683a      	ldr	r2, [r7, #0]
 800ee8c:	7852      	ldrb	r2, [r2, #1]
 800ee8e:	4610      	mov	r0, r2
 800ee90:	2200      	movs	r2, #0
 800ee92:	2100      	movs	r1, #0
 800ee94:	4798      	blx	r3
      }
      
      return USBD_OK;
 800ee96:	2300      	movs	r3, #0
 800ee98:	e02e      	b.n	800eef8 <usbd_cdc_Setup+0xe4>
      
    default:
      USBD_CtlError (pdev, req);
 800ee9a:	6839      	ldr	r1, [r7, #0]
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f001 f878 	bl	800ff92 <USBD_CtlError>
      return USBD_FAIL;
 800eea2:	2302      	movs	r3, #2
 800eea4:	e028      	b.n	800eef8 <usbd_cdc_Setup+0xe4>
    
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	785b      	ldrb	r3, [r3, #1]
 800eeaa:	2b0b      	cmp	r3, #11
 800eeac:	d012      	beq.n	800eed4 <usbd_cdc_Setup+0xc0>
 800eeae:	2b0b      	cmp	r3, #11
 800eeb0:	dc21      	bgt.n	800eef6 <usbd_cdc_Setup+0xe2>
 800eeb2:	2b06      	cmp	r3, #6
 800eeb4:	d002      	beq.n	800eebc <usbd_cdc_Setup+0xa8>
 800eeb6:	2b0a      	cmp	r3, #10
 800eeb8:	d006      	beq.n	800eec8 <usbd_cdc_Setup+0xb4>
 800eeba:	e01c      	b.n	800eef6 <usbd_cdc_Setup+0xe2>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      USBD_CtlError (pdev, req);
 800eebc:	6839      	ldr	r1, [r7, #0]
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f001 f867 	bl	800ff92 <USBD_CtlError>
      return USBD_FAIL;
 800eec4:	2302      	movs	r3, #2
 800eec6:	e017      	b.n	800eef8 <usbd_cdc_Setup+0xe4>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 800eec8:	2201      	movs	r2, #1
 800eeca:	4911      	ldr	r1, [pc, #68]	; (800ef10 <usbd_cdc_Setup+0xfc>)
 800eecc:	6878      	ldr	r0, [r7, #4]
 800eece:	f000 fb94 	bl	800f5fa <USBD_CtlSendData>
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 800eed2:	e010      	b.n	800eef6 <usbd_cdc_Setup+0xe2>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	885b      	ldrh	r3, [r3, #2]
 800eed8:	b2db      	uxtb	r3, r3
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d106      	bne.n	800eeec <usbd_cdc_Setup+0xd8>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	885b      	ldrh	r3, [r3, #2]
 800eee2:	b2db      	uxtb	r3, r3
 800eee4:	461a      	mov	r2, r3
 800eee6:	4b0a      	ldr	r3, [pc, #40]	; (800ef10 <usbd_cdc_Setup+0xfc>)
 800eee8:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 800eeea:	e003      	b.n	800eef4 <usbd_cdc_Setup+0xe0>
        USBD_CtlError (pdev, req);
 800eeec:	6839      	ldr	r1, [r7, #0]
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f001 f84f 	bl	800ff92 <USBD_CtlError>
      break;
 800eef4:	bf00      	nop
    }
  }
  return USBD_OK;
 800eef6:	2300      	movs	r3, #0
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3708      	adds	r7, #8
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}
 800ef00:	200001dc 	.word	0x200001dc
 800ef04:	2000af40 	.word	0x2000af40
 800ef08:	2000006c 	.word	0x2000006c
 800ef0c:	20008548 	.word	0x20008548
 800ef10:	20008534 	.word	0x20008534

0800ef14 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b082      	sub	sp, #8
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  if (cdcCmd != NO_CMD)
 800ef1c:	4b09      	ldr	r3, [pc, #36]	; (800ef44 <usbd_cdc_EP0_RxReady+0x30>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	2bff      	cmp	r3, #255	; 0xff
 800ef22:	d00a      	beq.n	800ef3a <usbd_cdc_EP0_RxReady+0x26>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 800ef24:	4b08      	ldr	r3, [pc, #32]	; (800ef48 <usbd_cdc_EP0_RxReady+0x34>)
 800ef26:	689b      	ldr	r3, [r3, #8]
 800ef28:	4a06      	ldr	r2, [pc, #24]	; (800ef44 <usbd_cdc_EP0_RxReady+0x30>)
 800ef2a:	6810      	ldr	r0, [r2, #0]
 800ef2c:	4a07      	ldr	r2, [pc, #28]	; (800ef4c <usbd_cdc_EP0_RxReady+0x38>)
 800ef2e:	6812      	ldr	r2, [r2, #0]
 800ef30:	4907      	ldr	r1, [pc, #28]	; (800ef50 <usbd_cdc_EP0_RxReady+0x3c>)
 800ef32:	4798      	blx	r3
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 800ef34:	4b03      	ldr	r3, [pc, #12]	; (800ef44 <usbd_cdc_EP0_RxReady+0x30>)
 800ef36:	22ff      	movs	r2, #255	; 0xff
 800ef38:	601a      	str	r2, [r3, #0]
  }
  
  return USBD_OK;
 800ef3a:	2300      	movs	r3, #0
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	3708      	adds	r7, #8
 800ef40:	46bd      	mov	sp, r7
 800ef42:	bd80      	pop	{r7, pc}
 800ef44:	2000006c 	.word	0x2000006c
 800ef48:	200001dc 	.word	0x200001dc
 800ef4c:	20008548 	.word	0x20008548
 800ef50:	2000af40 	.word	0x2000af40

0800ef54 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b084      	sub	sp, #16
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if (USB_Tx_State == USB_CDC_BUSY)
 800ef60:	4b28      	ldr	r3, [pc, #160]	; (800f004 <usbd_cdc_DataIn+0xb0>)
 800ef62:	781b      	ldrb	r3, [r3, #0]
 800ef64:	2b01      	cmp	r3, #1
 800ef66:	d13b      	bne.n	800efe0 <usbd_cdc_DataIn+0x8c>
  {
    if (APP_Rx_length == 0) 
 800ef68:	4b27      	ldr	r3, [pc, #156]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d103      	bne.n	800ef78 <usbd_cdc_DataIn+0x24>
    {
      USB_Tx_State = USB_CDC_IDLE;
 800ef70:	4b24      	ldr	r3, [pc, #144]	; (800f004 <usbd_cdc_DataIn+0xb0>)
 800ef72:	2200      	movs	r2, #0
 800ef74:	701a      	strb	r2, [r3, #0]
 800ef76:	e033      	b.n	800efe0 <usbd_cdc_DataIn+0x8c>
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 800ef78:	4b23      	ldr	r3, [pc, #140]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	2b40      	cmp	r3, #64	; 0x40
 800ef7e:	d90f      	bls.n	800efa0 <usbd_cdc_DataIn+0x4c>
        USB_Tx_ptr = APP_Rx_ptr_out;
 800ef80:	4b22      	ldr	r3, [pc, #136]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800ef86:	2340      	movs	r3, #64	; 0x40
 800ef88:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 800ef8a:	4b20      	ldr	r3, [pc, #128]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	3340      	adds	r3, #64	; 0x40
 800ef90:	4a1e      	ldr	r2, [pc, #120]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800ef92:	6013      	str	r3, [r2, #0]
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 800ef94:	4b1c      	ldr	r3, [pc, #112]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	3b40      	subs	r3, #64	; 0x40
 800ef9a:	4a1b      	ldr	r2, [pc, #108]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800ef9c:	6013      	str	r3, [r2, #0]
 800ef9e:	e015      	b.n	800efcc <usbd_cdc_DataIn+0x78>
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 800efa0:	4b1a      	ldr	r3, [pc, #104]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = APP_Rx_length;
 800efa6:	4b18      	ldr	r3, [pc, #96]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += APP_Rx_length;
 800efac:	4b17      	ldr	r3, [pc, #92]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800efae:	681a      	ldr	r2, [r3, #0]
 800efb0:	4b15      	ldr	r3, [pc, #84]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4413      	add	r3, r2
 800efb6:	4a15      	ldr	r2, [pc, #84]	; (800f00c <usbd_cdc_DataIn+0xb8>)
 800efb8:	6013      	str	r3, [r2, #0]
        APP_Rx_length = 0;
 800efba:	4b13      	ldr	r3, [pc, #76]	; (800f008 <usbd_cdc_DataIn+0xb4>)
 800efbc:	2200      	movs	r2, #0
 800efbe:	601a      	str	r2, [r3, #0]
        if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800efc0:	89bb      	ldrh	r3, [r7, #12]
 800efc2:	2b40      	cmp	r3, #64	; 0x40
 800efc4:	d102      	bne.n	800efcc <usbd_cdc_DataIn+0x78>
        {
          USB_Tx_State = USB_CDC_ZLP;
 800efc6:	4b0f      	ldr	r3, [pc, #60]	; (800f004 <usbd_cdc_DataIn+0xb0>)
 800efc8:	2202      	movs	r2, #2
 800efca:	701a      	strb	r2, [r3, #0]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
                 CDC_IN_EP,
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800efcc:	89fb      	ldrh	r3, [r7, #14]
      DCD_EP_Tx (pdev,
 800efce:	4a10      	ldr	r2, [pc, #64]	; (800f010 <usbd_cdc_DataIn+0xbc>)
 800efd0:	441a      	add	r2, r3
 800efd2:	89bb      	ldrh	r3, [r7, #12]
 800efd4:	2181      	movs	r1, #129	; 0x81
 800efd6:	6878      	ldr	r0, [r7, #4]
 800efd8:	f7ff f855 	bl	800e086 <DCD_EP_Tx>
                 USB_Tx_length);
      return USBD_OK;
 800efdc:	2300      	movs	r3, #0
 800efde:	e00d      	b.n	800effc <usbd_cdc_DataIn+0xa8>
    }
  }  
  
  /* Avoid any asynchronous transfer during ZLP */
  if (USB_Tx_State == USB_CDC_ZLP)
 800efe0:	4b08      	ldr	r3, [pc, #32]	; (800f004 <usbd_cdc_DataIn+0xb0>)
 800efe2:	781b      	ldrb	r3, [r3, #0]
 800efe4:	2b02      	cmp	r3, #2
 800efe6:	d108      	bne.n	800effa <usbd_cdc_DataIn+0xa6>
  {
    /*Send ZLP to indicate the end of the current transfer */
    DCD_EP_Tx (pdev,
 800efe8:	2300      	movs	r3, #0
 800efea:	2200      	movs	r2, #0
 800efec:	2181      	movs	r1, #129	; 0x81
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f7ff f849 	bl	800e086 <DCD_EP_Tx>
               CDC_IN_EP,
               NULL,
               0);
    
    USB_Tx_State = USB_CDC_IDLE;
 800eff4:	4b03      	ldr	r3, [pc, #12]	; (800f004 <usbd_cdc_DataIn+0xb0>)
 800eff6:	2200      	movs	r2, #0
 800eff8:	701a      	strb	r2, [r3, #0]
  }
  return USBD_OK;
 800effa:	2300      	movs	r3, #0
}
 800effc:	4618      	mov	r0, r3
 800effe:	3710      	adds	r7, #16
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}
 800f004:	20008544 	.word	0x20008544
 800f008:	20008540 	.word	0x20008540
 800f00c:	2000853c 	.word	0x2000853c
 800f010:	2000af48 	.word	0x2000af48

0800f014 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 800f014:	b580      	push	{r7, lr}
 800f016:	b084      	sub	sp, #16
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
 800f01c:	460b      	mov	r3, r1
 800f01e:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 800f020:	78fa      	ldrb	r2, [r7, #3]
 800f022:	6879      	ldr	r1, [r7, #4]
 800f024:	4613      	mov	r3, r2
 800f026:	009b      	lsls	r3, r3, #2
 800f028:	4413      	add	r3, r2
 800f02a:	00db      	lsls	r3, r3, #3
 800f02c:	440b      	add	r3, r1
 800f02e:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	81fb      	strh	r3, [r7, #14]
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800f036:	4b08      	ldr	r3, [pc, #32]	; (800f058 <usbd_cdc_DataOut+0x44>)
 800f038:	691b      	ldr	r3, [r3, #16]
 800f03a:	89fa      	ldrh	r2, [r7, #14]
 800f03c:	4611      	mov	r1, r2
 800f03e:	4807      	ldr	r0, [pc, #28]	; (800f05c <usbd_cdc_DataOut+0x48>)
 800f040:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800f042:	2340      	movs	r3, #64	; 0x40
 800f044:	4a05      	ldr	r2, [pc, #20]	; (800f05c <usbd_cdc_DataOut+0x48>)
 800f046:	2101      	movs	r1, #1
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f7fe ffda 	bl	800e002 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800f04e:	2300      	movs	r3, #0
}
 800f050:	4618      	mov	r0, r3
 800f052:	3710      	adds	r7, #16
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}
 800f058:	200001dc 	.word	0x200001dc
 800f05c:	2000af00 	.word	0x2000af00

0800f060 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_SOF (void *pdev)
{      
 800f060:	b580      	push	{r7, lr}
 800f062:	b082      	sub	sp, #8
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 800f068:	4b08      	ldr	r3, [pc, #32]	; (800f08c <usbd_cdc_SOF+0x2c>)
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	1c5a      	adds	r2, r3, #1
 800f06e:	4907      	ldr	r1, [pc, #28]	; (800f08c <usbd_cdc_SOF+0x2c>)
 800f070:	600a      	str	r2, [r1, #0]
 800f072:	2b01      	cmp	r3, #1
 800f074:	d105      	bne.n	800f082 <usbd_cdc_SOF+0x22>
  {
    /* Reset the frame counter */
    FrameCount = 0;
 800f076:	4b05      	ldr	r3, [pc, #20]	; (800f08c <usbd_cdc_SOF+0x2c>)
 800f078:	2200      	movs	r2, #0
 800f07a:	601a      	str	r2, [r3, #0]
    
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f000 f807 	bl	800f090 <Handle_USBAsynchXfer>
  }
  
  return USBD_OK;
 800f082:	2300      	movs	r3, #0
}
 800f084:	4618      	mov	r0, r3
 800f086:	3708      	adds	r7, #8
 800f088:	46bd      	mov	sp, r7
 800f08a:	bd80      	pop	{r7, pc}
 800f08c:	2000854c 	.word	0x2000854c

0800f090 <Handle_USBAsynchXfer>:
  *         Send data to USB
  * @param  pdev: instance
  * @retval None
  */
static void Handle_USBAsynchXfer (void *pdev)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b084      	sub	sp, #16
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State == USB_CDC_IDLE)
 800f098:	4b32      	ldr	r3, [pc, #200]	; (800f164 <Handle_USBAsynchXfer+0xd4>)
 800f09a:	781b      	ldrb	r3, [r3, #0]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d15e      	bne.n	800f15e <Handle_USBAsynchXfer+0xce>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 800f0a0:	4b31      	ldr	r3, [pc, #196]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f0a8:	d102      	bne.n	800f0b0 <Handle_USBAsynchXfer+0x20>
    {
      APP_Rx_ptr_out = 0;
 800f0aa:	4b2f      	ldr	r3, [pc, #188]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	601a      	str	r2, [r3, #0]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800f0b0:	4b2d      	ldr	r3, [pc, #180]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0b2:	681a      	ldr	r2, [r3, #0]
 800f0b4:	4b2d      	ldr	r3, [pc, #180]	; (800f16c <Handle_USBAsynchXfer+0xdc>)
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d103      	bne.n	800f0c4 <Handle_USBAsynchXfer+0x34>
    {
      USB_Tx_State = USB_CDC_IDLE; 
 800f0bc:	4b29      	ldr	r3, [pc, #164]	; (800f164 <Handle_USBAsynchXfer+0xd4>)
 800f0be:	2200      	movs	r2, #0
 800f0c0:	701a      	strb	r2, [r3, #0]
      return;
 800f0c2:	e04c      	b.n	800f15e <Handle_USBAsynchXfer+0xce>
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 800f0c4:	4b28      	ldr	r3, [pc, #160]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0c6:	681a      	ldr	r2, [r3, #0]
 800f0c8:	4b28      	ldr	r3, [pc, #160]	; (800f16c <Handle_USBAsynchXfer+0xdc>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	429a      	cmp	r2, r3
 800f0ce:	d906      	bls.n	800f0de <Handle_USBAsynchXfer+0x4e>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 800f0d0:	4b25      	ldr	r3, [pc, #148]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f0d8:	4a25      	ldr	r2, [pc, #148]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f0da:	6013      	str	r3, [r2, #0]
 800f0dc:	e006      	b.n	800f0ec <Handle_USBAsynchXfer+0x5c>
      
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 800f0de:	4b23      	ldr	r3, [pc, #140]	; (800f16c <Handle_USBAsynchXfer+0xdc>)
 800f0e0:	681a      	ldr	r2, [r3, #0]
 800f0e2:	4b21      	ldr	r3, [pc, #132]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	1ad3      	subs	r3, r2, r3
 800f0e8:	4a21      	ldr	r2, [pc, #132]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f0ea:	6013      	str	r3, [r2, #0]
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
    APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 800f0ec:	4b20      	ldr	r3, [pc, #128]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	2b40      	cmp	r3, #64	; 0x40
 800f0f2:	d912      	bls.n	800f11a <Handle_USBAsynchXfer+0x8a>
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800f0f4:	4b1c      	ldr	r3, [pc, #112]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800f0fa:	2340      	movs	r3, #64	; 0x40
 800f0fc:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 800f0fe:	4b1a      	ldr	r3, [pc, #104]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	3340      	adds	r3, #64	; 0x40
 800f104:	4a18      	ldr	r2, [pc, #96]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f106:	6013      	str	r3, [r2, #0]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 800f108:	4b19      	ldr	r3, [pc, #100]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	3b40      	subs	r3, #64	; 0x40
 800f10e:	4a18      	ldr	r2, [pc, #96]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f110:	6013      	str	r3, [r2, #0]
      USB_Tx_State = USB_CDC_BUSY;
 800f112:	4b14      	ldr	r3, [pc, #80]	; (800f164 <Handle_USBAsynchXfer+0xd4>)
 800f114:	2201      	movs	r2, #1
 800f116:	701a      	strb	r2, [r3, #0]
 800f118:	e019      	b.n	800f14e <Handle_USBAsynchXfer+0xbe>
    }
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800f11a:	4b13      	ldr	r3, [pc, #76]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = APP_Rx_length;
 800f120:	4b13      	ldr	r3, [pc, #76]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += APP_Rx_length;
 800f126:	4b10      	ldr	r3, [pc, #64]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	4b11      	ldr	r3, [pc, #68]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	4413      	add	r3, r2
 800f130:	4a0d      	ldr	r2, [pc, #52]	; (800f168 <Handle_USBAsynchXfer+0xd8>)
 800f132:	6013      	str	r3, [r2, #0]
      APP_Rx_length = 0;
 800f134:	4b0e      	ldr	r3, [pc, #56]	; (800f170 <Handle_USBAsynchXfer+0xe0>)
 800f136:	2200      	movs	r2, #0
 800f138:	601a      	str	r2, [r3, #0]
      if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800f13a:	89bb      	ldrh	r3, [r7, #12]
 800f13c:	2b40      	cmp	r3, #64	; 0x40
 800f13e:	d103      	bne.n	800f148 <Handle_USBAsynchXfer+0xb8>
      {
        USB_Tx_State = USB_CDC_ZLP;
 800f140:	4b08      	ldr	r3, [pc, #32]	; (800f164 <Handle_USBAsynchXfer+0xd4>)
 800f142:	2202      	movs	r2, #2
 800f144:	701a      	strb	r2, [r3, #0]
 800f146:	e002      	b.n	800f14e <Handle_USBAsynchXfer+0xbe>
      }
      else
      {
        USB_Tx_State = USB_CDC_BUSY;
 800f148:	4b06      	ldr	r3, [pc, #24]	; (800f164 <Handle_USBAsynchXfer+0xd4>)
 800f14a:	2201      	movs	r2, #1
 800f14c:	701a      	strb	r2, [r3, #0]
      }
    }
    
    DCD_EP_Tx (pdev,
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800f14e:	89fb      	ldrh	r3, [r7, #14]
    DCD_EP_Tx (pdev,
 800f150:	4a08      	ldr	r2, [pc, #32]	; (800f174 <Handle_USBAsynchXfer+0xe4>)
 800f152:	441a      	add	r2, r3
 800f154:	89bb      	ldrh	r3, [r7, #12]
 800f156:	2181      	movs	r1, #129	; 0x81
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	f7fe ff94 	bl	800e086 <DCD_EP_Tx>
               USB_Tx_length);
  }  
}
 800f15e:	3710      	adds	r7, #16
 800f160:	46bd      	mov	sp, r7
 800f162:	bd80      	pop	{r7, pc}
 800f164:	20008544 	.word	0x20008544
 800f168:	2000853c 	.word	0x2000853c
 800f16c:	20008538 	.word	0x20008538
 800f170:	20008540 	.word	0x20008540
 800f174:	2000af48 	.word	0x2000af48

0800f178 <USBD_cdc_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 800f178:	b480      	push	{r7}
 800f17a:	b083      	sub	sp, #12
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	4603      	mov	r3, r0
 800f180:	6039      	str	r1, [r7, #0]
 800f182:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_cdc_CfgDesc);
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	2243      	movs	r2, #67	; 0x43
 800f188:	801a      	strh	r2, [r3, #0]
  return usbd_cdc_CfgDesc;
 800f18a:	4b03      	ldr	r3, [pc, #12]	; (800f198 <USBD_cdc_GetCfgDesc+0x20>)
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	370c      	adds	r7, #12
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr
 800f198:	20000028 	.word	0x20000028

0800f19c <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b084      	sub	sp, #16
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	60f8      	str	r0, [r7, #12]
 800f1a4:	607a      	str	r2, [r7, #4]
 800f1a6:	603b      	str	r3, [r7, #0]
 800f1a8:	460b      	mov	r3, r1
 800f1aa:	72fb      	strb	r3, [r7, #11]
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 800f1ac:	68f8      	ldr	r0, [r7, #12]
 800f1ae:	f00a f9ef 	bl	8019590 <USB_OTG_BSP_Init>
  
  USBD_DeInit(pdev);
 800f1b2:	68f8      	ldr	r0, [r7, #12]
 800f1b4:	f000 f81d 	bl	800f1f2 <USBD_DeInit>
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	683a      	ldr	r2, [r7, #0]
 800f1bc:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	69ba      	ldr	r2, [r7, #24]
 800f1c4:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	687a      	ldr	r2, [r7, #4]
 800f1cc:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 800f1d0:	7afb      	ldrb	r3, [r7, #11]
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	68f8      	ldr	r0, [r7, #12]
 800f1d6:	f7fe fdfd 	bl	800ddd4 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 800f1e4:	68f8      	ldr	r0, [r7, #12]
 800f1e6:	f00a fa1b 	bl	8019620 <USB_OTG_BSP_EnableInterrupt>
}
 800f1ea:	bf00      	nop
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}

0800f1f2 <USBD_DeInit>:
*         Re-Initialize the device library
* @param  pdev: device instance
* @retval status: status
*/
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
 800f1f2:	b480      	push	{r7}
 800f1f4:	b083      	sub	sp, #12
 800f1f6:	af00      	add	r7, sp, #0
 800f1f8:	6078      	str	r0, [r7, #4]
  /* Software Init */
  
  return USBD_OK;
 800f1fa:	2300      	movs	r3, #0
}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	370c      	adds	r7, #12
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 800f210:	f107 0308 	add.w	r3, r7, #8
 800f214:	4619      	mov	r1, r3
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f000 fe72 	bl	800ff00 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 800f21c:	7a3b      	ldrb	r3, [r7, #8]
 800f21e:	f003 031f 	and.w	r3, r3, #31
 800f222:	2b02      	cmp	r3, #2
 800f224:	d014      	beq.n	800f250 <USBD_SetupStage+0x48>
 800f226:	2b02      	cmp	r3, #2
 800f228:	dc19      	bgt.n	800f25e <USBD_SetupStage+0x56>
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d002      	beq.n	800f234 <USBD_SetupStage+0x2c>
 800f22e:	2b01      	cmp	r3, #1
 800f230:	d007      	beq.n	800f242 <USBD_SetupStage+0x3a>
 800f232:	e014      	b.n	800f25e <USBD_SetupStage+0x56>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 800f234:	f107 0308 	add.w	r3, r7, #8
 800f238:	4619      	mov	r1, r3
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f000 fa76 	bl	800f72c <USBD_StdDevReq>
    break;
 800f240:	e016      	b.n	800f270 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 800f242:	f107 0308 	add.w	r3, r7, #8
 800f246:	4619      	mov	r1, r3
 800f248:	6878      	ldr	r0, [r7, #4]
 800f24a:	f000 fabf 	bl	800f7cc <USBD_StdItfReq>
    break;
 800f24e:	e00f      	b.n	800f270 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 800f250:	f107 0308 	add.w	r3, r7, #8
 800f254:	4619      	mov	r1, r3
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	f000 faec 	bl	800f834 <USBD_StdEPReq>
    break;
 800f25c:	e008      	b.n	800f270 <USBD_SetupStage+0x68>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 800f25e:	7a3b      	ldrb	r3, [r7, #8]
 800f260:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f264:	b2db      	uxtb	r3, r3
 800f266:	4619      	mov	r1, r3
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	f7fe ff48 	bl	800e0fe <DCD_EP_Stall>
    break;
 800f26e:	bf00      	nop
  }  
  return USBD_OK;
 800f270:	2300      	movs	r3, #0
}
 800f272:	4618      	mov	r0, r3
 800f274:	3710      	adds	r7, #16
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}

0800f27a <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800f27a:	b580      	push	{r7, lr}
 800f27c:	b084      	sub	sp, #16
 800f27e:	af00      	add	r7, sp, #0
 800f280:	6078      	str	r0, [r7, #4]
 800f282:	460b      	mov	r3, r1
 800f284:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800f286:	78fb      	ldrb	r3, [r7, #3]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d144      	bne.n	800f316 <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f503 735d 	add.w	r3, r3, #884	; 0x374
 800f292:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800f29a:	2b03      	cmp	r3, #3
 800f29c:	d14e      	bne.n	800f33c <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	69da      	ldr	r2, [r3, #28]
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d920      	bls.n	800f2ec <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	69da      	ldr	r2, [r3, #28]
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	689b      	ldr	r3, [r3, #8]
 800f2b2:	1ad2      	subs	r2, r2, r3
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	78db      	ldrb	r3, [r3, #3]
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	d106      	bne.n	800f2ce <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	68da      	ldr	r2, [r3, #12]
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	689b      	ldr	r3, [r3, #8]
 800f2c8:	441a      	add	r2, r3
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	689a      	ldr	r2, [r3, #8]
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	69db      	ldr	r3, [r3, #28]
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	bf28      	it	cs
 800f2de:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800f2e0:	b29b      	uxth	r3, r3
 800f2e2:	461a      	mov	r2, r3
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	f000 f9dc 	bl	800f6a2 <USBD_CtlContinueRx>
 800f2ea:	e027      	b.n	800f33c <USBD_DataOutStage+0xc2>
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f2f2:	691b      	ldr	r3, [r3, #16]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d00a      	beq.n	800f30e <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800f2fe:	2b03      	cmp	r3, #3
 800f300:	d105      	bne.n	800f30e <USBD_DataOutStage+0x94>
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f308:	691b      	ldr	r3, [r3, #16]
 800f30a:	6878      	ldr	r0, [r7, #4]
 800f30c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f000 f9db 	bl	800f6ca <USBD_CtlSendStatus>
 800f314:	e012      	b.n	800f33c <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f31c:	699b      	ldr	r3, [r3, #24]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d00c      	beq.n	800f33c <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800f328:	2b03      	cmp	r3, #3
 800f32a:	d107      	bne.n	800f33c <USBD_DataOutStage+0xc2>
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f332:	699b      	ldr	r3, [r3, #24]
 800f334:	78fa      	ldrb	r2, [r7, #3]
 800f336:	4611      	mov	r1, r2
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800f33c:	2300      	movs	r3, #0
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3710      	adds	r7, #16
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}

0800f346 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800f346:	b580      	push	{r7, lr}
 800f348:	b084      	sub	sp, #16
 800f34a:	af00      	add	r7, sp, #0
 800f34c:	6078      	str	r0, [r7, #4]
 800f34e:	460b      	mov	r3, r1
 800f350:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800f352:	78fb      	ldrb	r3, [r7, #3]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d177      	bne.n	800f448 <USBD_DataInStage+0x102>
  {
    ep = &pdev->dev.in_ep[0];
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f35e:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800f366:	2b02      	cmp	r3, #2
 800f368:	d161      	bne.n	800f42e <USBD_DataInStage+0xe8>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	69da      	ldr	r2, [r3, #28]
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	689b      	ldr	r3, [r3, #8]
 800f372:	429a      	cmp	r2, r3
 800f374:	d921      	bls.n	800f3ba <USBD_DataInStage+0x74>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	69da      	ldr	r2, [r3, #28]
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	689b      	ldr	r3, [r3, #8]
 800f37e:	1ad2      	subs	r2, r2, r3
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	78db      	ldrb	r3, [r3, #3]
 800f388:	2b01      	cmp	r3, #1
 800f38a:	d106      	bne.n	800f39a <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	68da      	ldr	r2, [r3, #12]
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	689b      	ldr	r3, [r3, #8]
 800f394:	441a      	add	r2, r3
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	69db      	ldr	r3, [r3, #28]
        USBD_CtlContinueSendData (pdev, 
 800f3a2:	b29b      	uxth	r3, r3
 800f3a4:	461a      	mov	r2, r3
 800f3a6:	6878      	ldr	r0, [r7, #4]
 800f3a8:	f000 f947 	bl	800f63a <USBD_CtlContinueSendData>
        
        /* Start the transfer */  
        DCD_EP_PrepareRx (pdev,
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	2100      	movs	r1, #0
 800f3b2:	6878      	ldr	r0, [r7, #4]
 800f3b4:	f7fe fe25 	bl	800e002 <DCD_EP_PrepareRx>
 800f3b8:	e039      	b.n	800f42e <USBD_DataInStage+0xe8>
                          NULL,
                          0);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	6a1b      	ldr	r3, [r3, #32]
 800f3be:	68fa      	ldr	r2, [r7, #12]
 800f3c0:	6892      	ldr	r2, [r2, #8]
 800f3c2:	fbb3 f1f2 	udiv	r1, r3, r2
 800f3c6:	fb02 f201 	mul.w	r2, r2, r1
 800f3ca:	1a9b      	subs	r3, r3, r2
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d11a      	bne.n	800f406 <USBD_DataInStage+0xc0>
           (ep->total_data_len >= ep->maxpacket) &&
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	6a1a      	ldr	r2, [r3, #32]
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	689b      	ldr	r3, [r3, #8]
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800f3d8:	429a      	cmp	r2, r3
 800f3da:	d314      	bcc.n	800f406 <USBD_DataInStage+0xc0>
             (ep->total_data_len < ep->ctl_data_len ))
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	6a1a      	ldr	r2, [r3, #32]
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (ep->total_data_len >= ep->maxpacket) &&
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d20e      	bcs.n	800f406 <USBD_DataInStage+0xc0>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	2100      	movs	r1, #0
 800f3ec:	6878      	ldr	r0, [r7, #4]
 800f3ee:	f000 f924 	bl	800f63a <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	625a      	str	r2, [r3, #36]	; 0x24
          
          /* Start the transfer */  
          DCD_EP_PrepareRx (pdev,
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	2100      	movs	r1, #0
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f7fe fdff 	bl	800e002 <DCD_EP_PrepareRx>
 800f404:	e013      	b.n	800f42e <USBD_DataInStage+0xe8>
                            NULL,
                            0);
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f40c:	68db      	ldr	r3, [r3, #12]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d00a      	beq.n	800f428 <USBD_DataInStage+0xe2>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800f418:	2b03      	cmp	r3, #3
 800f41a:	d105      	bne.n	800f428 <USBD_DataInStage+0xe2>
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f422:	68db      	ldr	r3, [r3, #12]
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800f428:	6878      	ldr	r0, [r7, #4]
 800f42a:	f000 f966 	bl	800f6fa <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f893 3116 	ldrb.w	r3, [r3, #278]	; 0x116
 800f434:	2b01      	cmp	r3, #1
 800f436:	d11a      	bne.n	800f46e <USBD_DataInStage+0x128>
    {
      USBD_RunTestMode(pdev); 
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f000 f81d 	bl	800f478 <USBD_RunTestMode>
      pdev->dev.test_mode = 0;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2200      	movs	r2, #0
 800f442:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 800f446:	e012      	b.n	800f46e <USBD_DataInStage+0x128>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f44e:	695b      	ldr	r3, [r3, #20]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d00c      	beq.n	800f46e <USBD_DataInStage+0x128>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800f45a:	2b03      	cmp	r3, #3
 800f45c:	d107      	bne.n	800f46e <USBD_DataInStage+0x128>
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f464:	695b      	ldr	r3, [r3, #20]
 800f466:	78fa      	ldrb	r2, [r7, #3]
 800f468:	4611      	mov	r1, r2
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800f46e:	2300      	movs	r3, #0
}
 800f470:	4618      	mov	r0, r3
 800f472:	3710      	adds	r7, #16
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	691b      	ldr	r3, [r3, #16]
 800f484:	4a04      	ldr	r2, [pc, #16]	; (800f498 <USBD_RunTestMode+0x20>)
 800f486:	6812      	ldr	r2, [r2, #0]
 800f488:	605a      	str	r2, [r3, #4]
  return USBD_OK;  
 800f48a:	2300      	movs	r3, #0
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	370c      	adds	r7, #12
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	2000b148 	.word	0x2000b148

0800f49c <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 800f49c:	b580      	push	{r7, lr}
 800f49e:	b082      	sub	sp, #8
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	2240      	movs	r2, #64	; 0x40
 800f4a8:	2100      	movs	r1, #0
 800f4aa:	6878      	ldr	r0, [r7, #4]
 800f4ac:	f7fe fd15 	bl	800deda <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	2240      	movs	r2, #64	; 0x40
 800f4b4:	2180      	movs	r1, #128	; 0x80
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f7fe fd0f 	bl	800deda <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	2201      	movs	r2, #1
 800f4c0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f4ca:	685b      	ldr	r3, [r3, #4]
 800f4cc:	687a      	ldr	r2, [r7, #4]
 800f4ce:	7892      	ldrb	r2, [r2, #2]
 800f4d0:	4610      	mov	r0, r2
 800f4d2:	4798      	blx	r3
  
  return USBD_OK;
 800f4d4:	2300      	movs	r3, #0
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}

0800f4de <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b082      	sub	sp, #8
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f4ec:	691b      	ldr	r3, [r3, #16]
 800f4ee:	4798      	blx	r3
  pdev->dev.device_status = pdev->dev.device_old_status;  
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2203      	movs	r2, #3
 800f500:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 800f504:	2300      	movs	r3, #0
}
 800f506:	4618      	mov	r0, r3
 800f508:	3708      	adds	r7, #8
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}

0800f50e <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 800f50e:	b580      	push	{r7, lr}
 800f510:	b082      	sub	sp, #8
 800f512:	af00      	add	r7, sp, #0
 800f514:	6078      	str	r0, [r7, #4]
  pdev->dev.device_old_status = pdev->dev.device_status;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f893 2112 	ldrb.w	r2, [r3, #274]	; 0x112
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2204      	movs	r2, #4
 800f526:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f530:	68db      	ldr	r3, [r3, #12]
 800f532:	4798      	blx	r3
  return USBD_OK;
 800f534:	2300      	movs	r3, #0
}
 800f536:	4618      	mov	r0, r3
 800f538:	3708      	adds	r7, #8
 800f53a:	46bd      	mov	sp, r7
 800f53c:	bd80      	pop	{r7, pc}

0800f53e <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 800f53e:	b580      	push	{r7, lr}
 800f540:	b082      	sub	sp, #8
 800f542:	af00      	add	r7, sp, #0
 800f544:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f54c:	69db      	ldr	r3, [r3, #28]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d005      	beq.n	800f55e <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f558:	69db      	ldr	r3, [r3, #28]
 800f55a:	6878      	ldr	r0, [r7, #4]
 800f55c:	4798      	blx	r3
  }
  return USBD_OK;
 800f55e:	2300      	movs	r3, #0
}
 800f560:	4618      	mov	r0, r3
 800f562:	3708      	adds	r7, #8
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}

0800f568 <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b082      	sub	sp, #8
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	460b      	mov	r3, r1
 800f572:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	78fa      	ldrb	r2, [r7, #3]
 800f57e:	4611      	mov	r1, r2
 800f580:	6878      	ldr	r0, [r7, #4]
 800f582:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f58a:	689b      	ldr	r3, [r3, #8]
 800f58c:	4798      	blx	r3
  return USBD_OK; 
 800f58e:	2300      	movs	r3, #0
}
 800f590:	4618      	mov	r0, r3
 800f592:	3708      	adds	r7, #8
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b082      	sub	sp, #8
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f5aa:	685b      	ldr	r3, [r3, #4]
 800f5ac:	78fa      	ldrb	r2, [r7, #3]
 800f5ae:	4611      	mov	r1, r2
 800f5b0:	6878      	ldr	r0, [r7, #4]
 800f5b2:	4798      	blx	r3
  return USBD_OK;
 800f5b4:	2300      	movs	r3, #0
}
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	3708      	adds	r7, #8
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bd80      	pop	{r7, pc}

0800f5be <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800f5be:	b580      	push	{r7, lr}
 800f5c0:	b082      	sub	sp, #8
 800f5c2:	af00      	add	r7, sp, #0
 800f5c4:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f5cc:	6a1b      	ldr	r3, [r3, #32]
 800f5ce:	6878      	ldr	r0, [r7, #4]
 800f5d0:	4798      	blx	r3
  return USBD_OK;
 800f5d2:	2300      	movs	r3, #0
}
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	3708      	adds	r7, #8
 800f5d8:	46bd      	mov	sp, r7
 800f5da:	bd80      	pop	{r7, pc}

0800f5dc <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800f5dc:	b580      	push	{r7, lr}
 800f5de:	b082      	sub	sp, #8
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f5ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	4798      	blx	r3
  return USBD_OK;
 800f5f0:	2300      	movs	r3, #0
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3708      	adds	r7, #8
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b086      	sub	sp, #24
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	60f8      	str	r0, [r7, #12]
 800f602:	60b9      	str	r1, [r7, #8]
 800f604:	4613      	mov	r3, r2
 800f606:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f608:	2300      	movs	r3, #0
 800f60a:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 800f60c:	88fa      	ldrh	r2, [r7, #6]
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 800f614:	88fa      	ldrh	r2, [r7, #6]
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	2202      	movs	r2, #2
 800f620:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 800f624:	88fb      	ldrh	r3, [r7, #6]
 800f626:	68ba      	ldr	r2, [r7, #8]
 800f628:	2100      	movs	r1, #0
 800f62a:	68f8      	ldr	r0, [r7, #12]
 800f62c:	f7fe fd2b 	bl	800e086 <DCD_EP_Tx>
 
  return ret;
 800f630:	7dfb      	ldrb	r3, [r7, #23]
}
 800f632:	4618      	mov	r0, r3
 800f634:	3718      	adds	r7, #24
 800f636:	46bd      	mov	sp, r7
 800f638:	bd80      	pop	{r7, pc}

0800f63a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800f63a:	b580      	push	{r7, lr}
 800f63c:	b086      	sub	sp, #24
 800f63e:	af00      	add	r7, sp, #0
 800f640:	60f8      	str	r0, [r7, #12]
 800f642:	60b9      	str	r1, [r7, #8]
 800f644:	4613      	mov	r3, r2
 800f646:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f648:	2300      	movs	r3, #0
 800f64a:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 800f64c:	88fb      	ldrh	r3, [r7, #6]
 800f64e:	68ba      	ldr	r2, [r7, #8]
 800f650:	2100      	movs	r1, #0
 800f652:	68f8      	ldr	r0, [r7, #12]
 800f654:	f7fe fd17 	bl	800e086 <DCD_EP_Tx>
  
  
  return ret;
 800f658:	7dfb      	ldrb	r3, [r7, #23]
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	3718      	adds	r7, #24
 800f65e:	46bd      	mov	sp, r7
 800f660:	bd80      	pop	{r7, pc}

0800f662 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800f662:	b580      	push	{r7, lr}
 800f664:	b086      	sub	sp, #24
 800f666:	af00      	add	r7, sp, #0
 800f668:	60f8      	str	r0, [r7, #12]
 800f66a:	60b9      	str	r1, [r7, #8]
 800f66c:	4613      	mov	r3, r2
 800f66e:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f670:	2300      	movs	r3, #0
 800f672:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.out_ep[0].total_data_len = len;
 800f674:	88fa      	ldrh	r2, [r7, #6]
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  pdev->dev.out_ep[0].rem_data_len   = len;
 800f67c:	88fa      	ldrh	r2, [r7, #6]
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	2203      	movs	r2, #3
 800f688:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 800f68c:	88fb      	ldrh	r3, [r7, #6]
 800f68e:	68ba      	ldr	r2, [r7, #8]
 800f690:	2100      	movs	r1, #0
 800f692:	68f8      	ldr	r0, [r7, #12]
 800f694:	f7fe fcb5 	bl	800e002 <DCD_EP_PrepareRx>
                    0,
                    pbuf,
                    len);
  

  return ret;
 800f698:	7dfb      	ldrb	r3, [r7, #23]
}
 800f69a:	4618      	mov	r0, r3
 800f69c:	3718      	adds	r7, #24
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd80      	pop	{r7, pc}

0800f6a2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800f6a2:	b580      	push	{r7, lr}
 800f6a4:	b086      	sub	sp, #24
 800f6a6:	af00      	add	r7, sp, #0
 800f6a8:	60f8      	str	r0, [r7, #12]
 800f6aa:	60b9      	str	r1, [r7, #8]
 800f6ac:	4613      	mov	r3, r2
 800f6ae:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 800f6b4:	88fb      	ldrh	r3, [r7, #6]
 800f6b6:	68ba      	ldr	r2, [r7, #8]
 800f6b8:	2100      	movs	r1, #0
 800f6ba:	68f8      	ldr	r0, [r7, #12]
 800f6bc:	f7fe fca1 	bl	800e002 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 800f6c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6c2:	4618      	mov	r0, r3
 800f6c4:	3718      	adds	r7, #24
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	bd80      	pop	{r7, pc}

0800f6ca <USBD_CtlSendStatus>:
*         send zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800f6ca:	b580      	push	{r7, lr}
 800f6cc:	b084      	sub	sp, #16
 800f6ce:	af00      	add	r7, sp, #0
 800f6d0:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2204      	movs	r2, #4
 800f6da:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 800f6de:	2300      	movs	r3, #0
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	2100      	movs	r1, #0
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f7fe fcce 	bl	800e086 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f7fe fb3a 	bl	800dd64 <USB_OTG_EP0_OutStart>
  
  return ret;
 800f6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	3710      	adds	r7, #16
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bd80      	pop	{r7, pc}

0800f6fa <USBD_CtlReceiveStatus>:
*         receive zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800f6fa:	b580      	push	{r7, lr}
 800f6fc:	b084      	sub	sp, #16
 800f6fe:	af00      	add	r7, sp, #0
 800f700:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800f702:	2300      	movs	r3, #0
 800f704:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2205      	movs	r2, #5
 800f70a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 800f70e:	2300      	movs	r3, #0
 800f710:	2200      	movs	r2, #0
 800f712:	2100      	movs	r1, #0
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f7fe fc74 	bl	800e002 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f7fe fb22 	bl	800dd64 <USB_OTG_EP0_OutStart>
  
  return ret;
 800f720:	7bfb      	ldrb	r3, [r7, #15]
}
 800f722:	4618      	mov	r0, r3
 800f724:	3710      	adds	r7, #16
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
	...

0800f72c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b084      	sub	sp, #16
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
 800f734:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 800f736:	2300      	movs	r3, #0
 800f738:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	785b      	ldrb	r3, [r3, #1]
 800f73e:	2b09      	cmp	r3, #9
 800f740:	d839      	bhi.n	800f7b6 <USBD_StdDevReq+0x8a>
 800f742:	a201      	add	r2, pc, #4	; (adr r2, 800f748 <USBD_StdDevReq+0x1c>)
 800f744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f748:	0800f799 	.word	0x0800f799
 800f74c:	0800f7ad 	.word	0x0800f7ad
 800f750:	0800f7b7 	.word	0x0800f7b7
 800f754:	0800f7a3 	.word	0x0800f7a3
 800f758:	0800f7b7 	.word	0x0800f7b7
 800f75c:	0800f77b 	.word	0x0800f77b
 800f760:	0800f771 	.word	0x0800f771
 800f764:	0800f7b7 	.word	0x0800f7b7
 800f768:	0800f78f 	.word	0x0800f78f
 800f76c:	0800f785 	.word	0x0800f785
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800f770:	6839      	ldr	r1, [r7, #0]
 800f772:	6878      	ldr	r0, [r7, #4]
 800f774:	f000 f94a 	bl	800fa0c <USBD_GetDescriptor>
    break;
 800f778:	e022      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 800f77a:	6839      	ldr	r1, [r7, #0]
 800f77c:	6878      	ldr	r0, [r7, #4]
 800f77e:	f000 fa11 	bl	800fba4 <USBD_SetAddress>
    break;
 800f782:	e01d      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800f784:	6839      	ldr	r1, [r7, #0]
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 fa4c 	bl	800fc24 <USBD_SetConfig>
    break;
 800f78c:	e018      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800f78e:	6839      	ldr	r1, [r7, #0]
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f000 fac1 	bl	800fd18 <USBD_GetConfig>
    break;
 800f796:	e013      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800f798:	6839      	ldr	r1, [r7, #0]
 800f79a:	6878      	ldr	r0, [r7, #4]
 800f79c:	f000 faec 	bl	800fd78 <USBD_GetStatus>
    break;
 800f7a0:	e00e      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800f7a2:	6839      	ldr	r1, [r7, #0]
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f000 fb11 	bl	800fdcc <USBD_SetFeature>
    break;
 800f7aa:	e009      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 800f7ac:	6839      	ldr	r1, [r7, #0]
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f000 fb7e 	bl	800feb0 <USBD_ClrFeature>
    break;
 800f7b4:	e004      	b.n	800f7c0 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800f7b6:	6839      	ldr	r1, [r7, #0]
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f000 fbea 	bl	800ff92 <USBD_CtlError>
    break;
 800f7be:	bf00      	nop
  }
  
  return ret;
 800f7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3710      	adds	r7, #16
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop

0800f7cc <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b084      	sub	sp, #16
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f7e0:	2b03      	cmp	r3, #3
 800f7e2:	d11b      	bne.n	800f81c <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	889b      	ldrh	r3, [r3, #4]
 800f7e8:	b2db      	uxtb	r3, r3
 800f7ea:	2b01      	cmp	r3, #1
 800f7ec:	d811      	bhi.n	800f812 <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f7f4:	689b      	ldr	r3, [r3, #8]
 800f7f6:	6839      	ldr	r1, [r7, #0]
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	88db      	ldrh	r3, [r3, #6]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d110      	bne.n	800f826 <USBD_StdItfReq+0x5a>
 800f804:	7bfb      	ldrb	r3, [r7, #15]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d10d      	bne.n	800f826 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f7ff ff5d 	bl	800f6ca <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800f810:	e009      	b.n	800f826 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 800f812:	6839      	ldr	r1, [r7, #0]
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f000 fbbc 	bl	800ff92 <USBD_CtlError>
    break;
 800f81a:	e004      	b.n	800f826 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800f81c:	6839      	ldr	r1, [r7, #0]
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	f000 fbb7 	bl	800ff92 <USBD_CtlError>
    break;
 800f824:	e000      	b.n	800f828 <USBD_StdItfReq+0x5c>
    break;
 800f826:	bf00      	nop
  }
  return ret;
 800f828:	7bfb      	ldrb	r3, [r7, #15]
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3710      	adds	r7, #16
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
	...

0800f834 <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
 800f83c:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 800f83e:	2300      	movs	r3, #0
 800f840:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	889b      	ldrh	r3, [r3, #4]
 800f846:	73bb      	strb	r3, [r7, #14]

  /* Check the class specific requests before going to standard request */
  if ((req->bmRequest & USB_REQ_TYPE_MASK) == USB_REQ_TYPE_CLASS)
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	781b      	ldrb	r3, [r3, #0]
 800f84c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f850:	2b20      	cmp	r3, #32
 800f852:	d108      	bne.n	800f866 <USBD_StdEPReq+0x32>
  {
    pdev->dev.class_cb->Setup (pdev, req);
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	6839      	ldr	r1, [r7, #0]
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	4798      	blx	r3
    return ret;
 800f862:	7bfb      	ldrb	r3, [r7, #15]
 800f864:	e0cb      	b.n	800f9fe <USBD_StdEPReq+0x1ca>
  }

  switch (req->bRequest) 
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	785b      	ldrb	r3, [r3, #1]
 800f86a:	2b03      	cmp	r3, #3
 800f86c:	d007      	beq.n	800f87e <USBD_StdEPReq+0x4a>
 800f86e:	2b03      	cmp	r3, #3
 800f870:	f300 80c3 	bgt.w	800f9fa <USBD_StdEPReq+0x1c6>
 800f874:	2b00      	cmp	r3, #0
 800f876:	d06e      	beq.n	800f956 <USBD_StdEPReq+0x122>
 800f878:	2b01      	cmp	r3, #1
 800f87a:	d035      	beq.n	800f8e8 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 800f87c:	e0bd      	b.n	800f9fa <USBD_StdEPReq+0x1c6>
    switch (pdev->dev.device_status) 
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f884:	2b02      	cmp	r3, #2
 800f886:	d002      	beq.n	800f88e <USBD_StdEPReq+0x5a>
 800f888:	2b03      	cmp	r3, #3
 800f88a:	d00c      	beq.n	800f8a6 <USBD_StdEPReq+0x72>
 800f88c:	e025      	b.n	800f8da <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f88e:	7bbb      	ldrb	r3, [r7, #14]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d027      	beq.n	800f8e4 <USBD_StdEPReq+0xb0>
 800f894:	7bbb      	ldrb	r3, [r7, #14]
 800f896:	2b80      	cmp	r3, #128	; 0x80
 800f898:	d024      	beq.n	800f8e4 <USBD_StdEPReq+0xb0>
        DCD_EP_Stall(pdev , ep_addr);
 800f89a:	7bbb      	ldrb	r3, [r7, #14]
 800f89c:	4619      	mov	r1, r3
 800f89e:	6878      	ldr	r0, [r7, #4]
 800f8a0:	f7fe fc2d 	bl	800e0fe <DCD_EP_Stall>
      break;	
 800f8a4:	e01e      	b.n	800f8e4 <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	885b      	ldrh	r3, [r3, #2]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d10a      	bne.n	800f8c4 <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f8ae:	7bbb      	ldrb	r3, [r7, #14]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d007      	beq.n	800f8c4 <USBD_StdEPReq+0x90>
 800f8b4:	7bbb      	ldrb	r3, [r7, #14]
 800f8b6:	2b80      	cmp	r3, #128	; 0x80
 800f8b8:	d004      	beq.n	800f8c4 <USBD_StdEPReq+0x90>
          DCD_EP_Stall(pdev , ep_addr);
 800f8ba:	7bbb      	ldrb	r3, [r7, #14]
 800f8bc:	4619      	mov	r1, r3
 800f8be:	6878      	ldr	r0, [r7, #4]
 800f8c0:	f7fe fc1d 	bl	800e0fe <DCD_EP_Stall>
      pdev->dev.class_cb->Setup (pdev, req);   
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f8ca:	689b      	ldr	r3, [r3, #8]
 800f8cc:	6839      	ldr	r1, [r7, #0]
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f7ff fef9 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800f8d8:	e005      	b.n	800f8e6 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 800f8da:	6839      	ldr	r1, [r7, #0]
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f000 fb58 	bl	800ff92 <USBD_CtlError>
      break;    
 800f8e2:	e000      	b.n	800f8e6 <USBD_StdEPReq+0xb2>
      break;	
 800f8e4:	bf00      	nop
    break;
 800f8e6:	e089      	b.n	800f9fc <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f8ee:	2b02      	cmp	r3, #2
 800f8f0:	d002      	beq.n	800f8f8 <USBD_StdEPReq+0xc4>
 800f8f2:	2b03      	cmp	r3, #3
 800f8f4:	d00c      	beq.n	800f910 <USBD_StdEPReq+0xdc>
 800f8f6:	e025      	b.n	800f944 <USBD_StdEPReq+0x110>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f8f8:	7bbb      	ldrb	r3, [r7, #14]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d027      	beq.n	800f94e <USBD_StdEPReq+0x11a>
 800f8fe:	7bbb      	ldrb	r3, [r7, #14]
 800f900:	2b80      	cmp	r3, #128	; 0x80
 800f902:	d024      	beq.n	800f94e <USBD_StdEPReq+0x11a>
        DCD_EP_Stall(pdev , ep_addr);
 800f904:	7bbb      	ldrb	r3, [r7, #14]
 800f906:	4619      	mov	r1, r3
 800f908:	6878      	ldr	r0, [r7, #4]
 800f90a:	f7fe fbf8 	bl	800e0fe <DCD_EP_Stall>
      break;	
 800f90e:	e01e      	b.n	800f94e <USBD_StdEPReq+0x11a>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	885b      	ldrh	r3, [r3, #2]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d11c      	bne.n	800f952 <USBD_StdEPReq+0x11e>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f918:	7bbb      	ldrb	r3, [r7, #14]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d00e      	beq.n	800f93c <USBD_StdEPReq+0x108>
 800f91e:	7bbb      	ldrb	r3, [r7, #14]
 800f920:	2b80      	cmp	r3, #128	; 0x80
 800f922:	d00b      	beq.n	800f93c <USBD_StdEPReq+0x108>
          DCD_EP_ClrStall(pdev , ep_addr);
 800f924:	7bbb      	ldrb	r3, [r7, #14]
 800f926:	4619      	mov	r1, r3
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	f7fe fc25 	bl	800e178 <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	6839      	ldr	r1, [r7, #0]
 800f938:	6878      	ldr	r0, [r7, #4]
 800f93a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f7ff fec4 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800f942:	e006      	b.n	800f952 <USBD_StdEPReq+0x11e>
       USBD_CtlError(pdev , req);
 800f944:	6839      	ldr	r1, [r7, #0]
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 fb23 	bl	800ff92 <USBD_CtlError>
      break;    
 800f94c:	e002      	b.n	800f954 <USBD_StdEPReq+0x120>
      break;	
 800f94e:	bf00      	nop
 800f950:	e054      	b.n	800f9fc <USBD_StdEPReq+0x1c8>
      break;
 800f952:	bf00      	nop
    break;
 800f954:	e052      	b.n	800f9fc <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f95c:	2b02      	cmp	r3, #2
 800f95e:	d002      	beq.n	800f966 <USBD_StdEPReq+0x132>
 800f960:	2b03      	cmp	r3, #3
 800f962:	d00c      	beq.n	800f97e <USBD_StdEPReq+0x14a>
 800f964:	e042      	b.n	800f9ec <USBD_StdEPReq+0x1b8>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f966:	7bbb      	ldrb	r3, [r7, #14]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d044      	beq.n	800f9f6 <USBD_StdEPReq+0x1c2>
 800f96c:	7bbb      	ldrb	r3, [r7, #14]
 800f96e:	2b80      	cmp	r3, #128	; 0x80
 800f970:	d041      	beq.n	800f9f6 <USBD_StdEPReq+0x1c2>
        DCD_EP_Stall(pdev , ep_addr);
 800f972:	7bbb      	ldrb	r3, [r7, #14]
 800f974:	4619      	mov	r1, r3
 800f976:	6878      	ldr	r0, [r7, #4]
 800f978:	f7fe fbc1 	bl	800e0fe <DCD_EP_Stall>
      break;	
 800f97c:	e03b      	b.n	800f9f6 <USBD_StdEPReq+0x1c2>
      if ((ep_addr & 0x80)== 0x80)
 800f97e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f982:	2b00      	cmp	r3, #0
 800f984:	da15      	bge.n	800f9b2 <USBD_StdEPReq+0x17e>
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 800f986:	7bbb      	ldrb	r3, [r7, #14]
 800f988:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f98c:	6879      	ldr	r1, [r7, #4]
 800f98e:	4613      	mov	r3, r2
 800f990:	009b      	lsls	r3, r3, #2
 800f992:	4413      	add	r3, r2
 800f994:	00db      	lsls	r3, r3, #3
 800f996:	440b      	add	r3, r1
 800f998:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800f99c:	781b      	ldrb	r3, [r3, #0]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d003      	beq.n	800f9aa <USBD_StdEPReq+0x176>
          USBD_ep_status = 0x0001;     
 800f9a2:	4b19      	ldr	r3, [pc, #100]	; (800fa08 <USBD_StdEPReq+0x1d4>)
 800f9a4:	2201      	movs	r2, #1
 800f9a6:	601a      	str	r2, [r3, #0]
 800f9a8:	e01a      	b.n	800f9e0 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;  
 800f9aa:	4b17      	ldr	r3, [pc, #92]	; (800fa08 <USBD_StdEPReq+0x1d4>)
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	601a      	str	r2, [r3, #0]
 800f9b0:	e016      	b.n	800f9e0 <USBD_StdEPReq+0x1ac>
      else if ((ep_addr & 0x80)== 0x00)
 800f9b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	db12      	blt.n	800f9e0 <USBD_StdEPReq+0x1ac>
        if(pdev->dev.out_ep[ep_addr].is_stall)
 800f9ba:	7bba      	ldrb	r2, [r7, #14]
 800f9bc:	6879      	ldr	r1, [r7, #4]
 800f9be:	4613      	mov	r3, r2
 800f9c0:	009b      	lsls	r3, r3, #2
 800f9c2:	4413      	add	r3, r2
 800f9c4:	00db      	lsls	r3, r3, #3
 800f9c6:	440b      	add	r3, r1
 800f9c8:	f203 3376 	addw	r3, r3, #886	; 0x376
 800f9cc:	781b      	ldrb	r3, [r3, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d003      	beq.n	800f9da <USBD_StdEPReq+0x1a6>
          USBD_ep_status = 0x0001;     
 800f9d2:	4b0d      	ldr	r3, [pc, #52]	; (800fa08 <USBD_StdEPReq+0x1d4>)
 800f9d4:	2201      	movs	r2, #1
 800f9d6:	601a      	str	r2, [r3, #0]
 800f9d8:	e002      	b.n	800f9e0 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;     
 800f9da:	4b0b      	ldr	r3, [pc, #44]	; (800fa08 <USBD_StdEPReq+0x1d4>)
 800f9dc:	2200      	movs	r2, #0
 800f9de:	601a      	str	r2, [r3, #0]
      USBD_CtlSendData (pdev,
 800f9e0:	2202      	movs	r2, #2
 800f9e2:	4909      	ldr	r1, [pc, #36]	; (800fa08 <USBD_StdEPReq+0x1d4>)
 800f9e4:	6878      	ldr	r0, [r7, #4]
 800f9e6:	f7ff fe08 	bl	800f5fa <USBD_CtlSendData>
      break;
 800f9ea:	e005      	b.n	800f9f8 <USBD_StdEPReq+0x1c4>
       USBD_CtlError(pdev , req);
 800f9ec:	6839      	ldr	r1, [r7, #0]
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f000 facf 	bl	800ff92 <USBD_CtlError>
      break;
 800f9f4:	e000      	b.n	800f9f8 <USBD_StdEPReq+0x1c4>
      break;	
 800f9f6:	bf00      	nop
    break;
 800f9f8:	e000      	b.n	800f9fc <USBD_StdEPReq+0x1c8>
    break;
 800f9fa:	bf00      	nop
  }
  return ret;
 800f9fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3710      	adds	r7, #16
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bd80      	pop	{r7, pc}
 800fa06:	bf00      	nop
 800fa08:	20008550 	.word	0x20008550

0800fa0c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b084      	sub	sp, #16
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  len = req->wLength ;
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	88db      	ldrh	r3, [r3, #6]
 800fa1a:	817b      	strh	r3, [r7, #10]
    
  switch (req->wValue >> 8)
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	885b      	ldrh	r3, [r3, #2]
 800fa20:	0a1b      	lsrs	r3, r3, #8
 800fa22:	b29b      	uxth	r3, r3
 800fa24:	3b01      	subs	r3, #1
 800fa26:	2b06      	cmp	r3, #6
 800fa28:	f200 809e 	bhi.w	800fb68 <USBD_GetDescriptor+0x15c>
 800fa2c:	a201      	add	r2, pc, #4	; (adr r2, 800fa34 <USBD_GetDescriptor+0x28>)
 800fa2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa32:	bf00      	nop
 800fa34:	0800fa51 	.word	0x0800fa51
 800fa38:	0800fa69 	.word	0x0800fa69
 800fa3c:	0800fa91 	.word	0x0800fa91
 800fa40:	0800fb69 	.word	0x0800fb69
 800fa44:	0800fb69 	.word	0x0800fb69
 800fa48:	0800fb55 	.word	0x0800fb55
 800fa4c:	0800fb5f 	.word	0x0800fb5f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	687a      	ldr	r2, [r7, #4]
 800fa5a:	7892      	ldrb	r2, [r2, #2]
 800fa5c:	f107 010a 	add.w	r1, r7, #10
 800fa60:	4610      	mov	r0, r2
 800fa62:	4798      	blx	r3
 800fa64:	60f8      	str	r0, [r7, #12]
    break;
 800fa66:	e084      	b.n	800fb72 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800fa6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa70:	687a      	ldr	r2, [r7, #4]
 800fa72:	7892      	ldrb	r2, [r2, #2]
 800fa74:	f107 010a 	add.w	r1, r7, #10
 800fa78:	4610      	mov	r0, r2
 800fa7a:	4798      	blx	r3
 800fa7c:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	3301      	adds	r3, #1
 800fa82:	2202      	movs	r2, #2
 800fa84:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	68fa      	ldr	r2, [r7, #12]
 800fa8a:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
    break;
 800fa8e:	e070      	b.n	800fb72 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	885b      	ldrh	r3, [r3, #2]
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	2b05      	cmp	r3, #5
 800fa98:	d856      	bhi.n	800fb48 <USBD_GetDescriptor+0x13c>
 800fa9a:	a201      	add	r2, pc, #4	; (adr r2, 800faa0 <USBD_GetDescriptor+0x94>)
 800fa9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faa0:	0800fab9 	.word	0x0800fab9
 800faa4:	0800fad1 	.word	0x0800fad1
 800faa8:	0800fae9 	.word	0x0800fae9
 800faac:	0800fb01 	.word	0x0800fb01
 800fab0:	0800fb19 	.word	0x0800fb19
 800fab4:	0800fb31 	.word	0x0800fb31
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fabe:	685b      	ldr	r3, [r3, #4]
 800fac0:	687a      	ldr	r2, [r7, #4]
 800fac2:	7892      	ldrb	r2, [r2, #2]
 800fac4:	f107 010a 	add.w	r1, r7, #10
 800fac8:	4610      	mov	r0, r2
 800faca:	4798      	blx	r3
 800facc:	60f8      	str	r0, [r7, #12]
      break;
 800face:	e040      	b.n	800fb52 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fad6:	689b      	ldr	r3, [r3, #8]
 800fad8:	687a      	ldr	r2, [r7, #4]
 800fada:	7892      	ldrb	r2, [r2, #2]
 800fadc:	f107 010a 	add.w	r1, r7, #10
 800fae0:	4610      	mov	r0, r2
 800fae2:	4798      	blx	r3
 800fae4:	60f8      	str	r0, [r7, #12]
      break;
 800fae6:	e034      	b.n	800fb52 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800faee:	68db      	ldr	r3, [r3, #12]
 800faf0:	687a      	ldr	r2, [r7, #4]
 800faf2:	7892      	ldrb	r2, [r2, #2]
 800faf4:	f107 010a 	add.w	r1, r7, #10
 800faf8:	4610      	mov	r0, r2
 800fafa:	4798      	blx	r3
 800fafc:	60f8      	str	r0, [r7, #12]
      break;
 800fafe:	e028      	b.n	800fb52 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fb06:	691b      	ldr	r3, [r3, #16]
 800fb08:	687a      	ldr	r2, [r7, #4]
 800fb0a:	7892      	ldrb	r2, [r2, #2]
 800fb0c:	f107 010a 	add.w	r1, r7, #10
 800fb10:	4610      	mov	r0, r2
 800fb12:	4798      	blx	r3
 800fb14:	60f8      	str	r0, [r7, #12]
      break;
 800fb16:	e01c      	b.n	800fb52 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fb1e:	695b      	ldr	r3, [r3, #20]
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	7892      	ldrb	r2, [r2, #2]
 800fb24:	f107 010a 	add.w	r1, r7, #10
 800fb28:	4610      	mov	r0, r2
 800fb2a:	4798      	blx	r3
 800fb2c:	60f8      	str	r0, [r7, #12]
      break;
 800fb2e:	e010      	b.n	800fb52 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fb36:	699b      	ldr	r3, [r3, #24]
 800fb38:	687a      	ldr	r2, [r7, #4]
 800fb3a:	7892      	ldrb	r2, [r2, #2]
 800fb3c:	f107 010a 	add.w	r1, r7, #10
 800fb40:	4610      	mov	r0, r2
 800fb42:	4798      	blx	r3
 800fb44:	60f8      	str	r0, [r7, #12]
      break;
 800fb46:	e004      	b.n	800fb52 <USBD_GetDescriptor+0x146>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 800fb48:	6839      	ldr	r1, [r7, #0]
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f000 fa21 	bl	800ff92 <USBD_CtlError>
      return;
 800fb50:	e024      	b.n	800fb9c <USBD_GetDescriptor+0x190>
#endif /* USBD_CtlError(pdev , req)*/      
    }
    break;
 800fb52:	e00e      	b.n	800fb72 <USBD_GetDescriptor+0x166>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800fb54:	6839      	ldr	r1, [r7, #0]
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f000 fa1b 	bl	800ff92 <USBD_CtlError>
      return;
 800fb5c:	e01e      	b.n	800fb9c <USBD_GetDescriptor+0x190>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800fb5e:	6839      	ldr	r1, [r7, #0]
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f000 fa16 	bl	800ff92 <USBD_CtlError>
      return;
 800fb66:	e019      	b.n	800fb9c <USBD_GetDescriptor+0x190>
#endif     
  default: 
     USBD_CtlError(pdev , req);
 800fb68:	6839      	ldr	r1, [r7, #0]
 800fb6a:	6878      	ldr	r0, [r7, #4]
 800fb6c:	f000 fa11 	bl	800ff92 <USBD_CtlError>
    return;
 800fb70:	e014      	b.n	800fb9c <USBD_GetDescriptor+0x190>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800fb72:	897b      	ldrh	r3, [r7, #10]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d011      	beq.n	800fb9c <USBD_GetDescriptor+0x190>
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	88db      	ldrh	r3, [r3, #6]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d00d      	beq.n	800fb9c <USBD_GetDescriptor+0x190>
  {
    
    len = MIN(len , req->wLength);
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	88da      	ldrh	r2, [r3, #6]
 800fb84:	897b      	ldrh	r3, [r7, #10]
 800fb86:	4293      	cmp	r3, r2
 800fb88:	bf28      	it	cs
 800fb8a:	4613      	movcs	r3, r2
 800fb8c:	b29b      	uxth	r3, r3
 800fb8e:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800fb90:	897b      	ldrh	r3, [r7, #10]
 800fb92:	461a      	mov	r2, r3
 800fb94:	68f9      	ldr	r1, [r7, #12]
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f7ff fd2f 	bl	800f5fa <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800fb9c:	3710      	adds	r7, #16
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	bd80      	pop	{r7, pc}
 800fba2:	bf00      	nop

0800fba4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
 800fbac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800fbae:	683b      	ldr	r3, [r7, #0]
 800fbb0:	889b      	ldrh	r3, [r3, #4]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d12c      	bne.n	800fc10 <USBD_SetAddress+0x6c>
 800fbb6:	683b      	ldr	r3, [r7, #0]
 800fbb8:	88db      	ldrh	r3, [r3, #6]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d128      	bne.n	800fc10 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	885b      	ldrh	r3, [r3, #2]
 800fbc2:	b2db      	uxtb	r3, r3
 800fbc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fbc8:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fbd0:	2b03      	cmp	r3, #3
 800fbd2:	d104      	bne.n	800fbde <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 800fbd4:	6839      	ldr	r1, [r7, #0]
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f000 f9db 	bl	800ff92 <USBD_CtlError>
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fbdc:	e01d      	b.n	800fc1a <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	7bfa      	ldrb	r2, [r7, #15]
 800fbe2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 800fbe6:	7bfb      	ldrb	r3, [r7, #15]
 800fbe8:	4619      	mov	r1, r3
 800fbea:	6878      	ldr	r0, [r7, #4]
 800fbec:	f7fe fb01 	bl	800e1f2 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 800fbf0:	6878      	ldr	r0, [r7, #4]
 800fbf2:	f7ff fd6a 	bl	800f6ca <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800fbf6:	7bfb      	ldrb	r3, [r7, #15]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d004      	beq.n	800fc06 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	2202      	movs	r2, #2
 800fc00:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fc04:	e009      	b.n	800fc1a <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2201      	movs	r2, #1
 800fc0a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fc0e:	e004      	b.n	800fc1a <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800fc10:	6839      	ldr	r1, [r7, #0]
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f000 f9bd 	bl	800ff92 <USBD_CtlError>
  } 
}
 800fc18:	bf00      	nop
 800fc1a:	bf00      	nop
 800fc1c:	3710      	adds	r7, #16
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}
	...

0800fc24 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b082      	sub	sp, #8
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
 800fc2c:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	885b      	ldrh	r3, [r3, #2]
 800fc32:	b2da      	uxtb	r2, r3
 800fc34:	4b37      	ldr	r3, [pc, #220]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc36:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 800fc38:	4b36      	ldr	r3, [pc, #216]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	2b01      	cmp	r3, #1
 800fc3e:	d904      	bls.n	800fc4a <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 800fc40:	6839      	ldr	r1, [r7, #0]
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 f9a5 	bl	800ff92 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 800fc48:	e05f      	b.n	800fd0a <USBD_SetConfig+0xe6>
    switch (pdev->dev.device_status) 
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fc50:	2b02      	cmp	r3, #2
 800fc52:	d002      	beq.n	800fc5a <USBD_SetConfig+0x36>
 800fc54:	2b03      	cmp	r3, #3
 800fc56:	d01b      	beq.n	800fc90 <USBD_SetConfig+0x6c>
 800fc58:	e052      	b.n	800fd00 <USBD_SetConfig+0xdc>
      if (cfgidx) 
 800fc5a:	4b2e      	ldr	r3, [pc, #184]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc5c:	781b      	ldrb	r3, [r3, #0]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d012      	beq.n	800fc88 <USBD_SetConfig+0x64>
        pdev->dev.device_config = cfgidx;
 800fc62:	4b2c      	ldr	r3, [pc, #176]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc64:	781a      	ldrb	r2, [r3, #0]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	2203      	movs	r2, #3
 800fc70:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 800fc74:	4b27      	ldr	r3, [pc, #156]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc76:	781b      	ldrb	r3, [r3, #0]
 800fc78:	4619      	mov	r1, r3
 800fc7a:	6878      	ldr	r0, [r7, #4]
 800fc7c:	f7ff fc74 	bl	800f568 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800fc80:	6878      	ldr	r0, [r7, #4]
 800fc82:	f7ff fd22 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800fc86:	e040      	b.n	800fd0a <USBD_SetConfig+0xe6>
         USBD_CtlSendStatus(pdev);
 800fc88:	6878      	ldr	r0, [r7, #4]
 800fc8a:	f7ff fd1e 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800fc8e:	e03c      	b.n	800fd0a <USBD_SetConfig+0xe6>
      if (cfgidx == 0) 
 800fc90:	4b20      	ldr	r3, [pc, #128]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d112      	bne.n	800fcbe <USBD_SetConfig+0x9a>
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2202      	movs	r2, #2
 800fc9c:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 800fca0:	4b1c      	ldr	r3, [pc, #112]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fca2:	781a      	ldrb	r2, [r3, #0]
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 800fcaa:	4b1a      	ldr	r3, [pc, #104]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fcac:	781b      	ldrb	r3, [r3, #0]
 800fcae:	4619      	mov	r1, r3
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	f7ff fc71 	bl	800f598 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f7ff fd07 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800fcbc:	e025      	b.n	800fd0a <USBD_SetConfig+0xe6>
      else  if (cfgidx != pdev->dev.device_config) 
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 800fcc4:	4b13      	ldr	r3, [pc, #76]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	429a      	cmp	r2, r3
 800fcca:	d015      	beq.n	800fcf8 <USBD_SetConfig+0xd4>
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fcd2:	4619      	mov	r1, r3
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f7ff fc5f 	bl	800f598 <USBD_ClrCfg>
        pdev->dev.device_config = cfgidx;
 800fcda:	4b0e      	ldr	r3, [pc, #56]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fcdc:	781a      	ldrb	r2, [r3, #0]
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 800fce4:	4b0b      	ldr	r3, [pc, #44]	; (800fd14 <USBD_SetConfig+0xf0>)
 800fce6:	781b      	ldrb	r3, [r3, #0]
 800fce8:	4619      	mov	r1, r3
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f7ff fc3c 	bl	800f568 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f7ff fcea 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800fcf6:	e008      	b.n	800fd0a <USBD_SetConfig+0xe6>
        USBD_CtlSendStatus(pdev);
 800fcf8:	6878      	ldr	r0, [r7, #4]
 800fcfa:	f7ff fce6 	bl	800f6ca <USBD_CtlSendStatus>
      break;
 800fcfe:	e004      	b.n	800fd0a <USBD_SetConfig+0xe6>
       USBD_CtlError(pdev , req);                     
 800fd00:	6839      	ldr	r1, [r7, #0]
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f000 f945 	bl	800ff92 <USBD_CtlError>
      break;
 800fd08:	bf00      	nop
}
 800fd0a:	bf00      	nop
 800fd0c:	3708      	adds	r7, #8
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}
 800fd12:	bf00      	nop
 800fd14:	2000855c 	.word	0x2000855c

0800fd18 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	b082      	sub	sp, #8
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
 800fd20:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	88db      	ldrh	r3, [r3, #6]
 800fd26:	2b01      	cmp	r3, #1
 800fd28:	d004      	beq.n	800fd34 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 800fd2a:	6839      	ldr	r1, [r7, #0]
 800fd2c:	6878      	ldr	r0, [r7, #4]
 800fd2e:	f000 f930 	bl	800ff92 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800fd32:	e01b      	b.n	800fd6c <USBD_GetConfig+0x54>
    switch (pdev->dev.device_status )  
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fd3a:	2b02      	cmp	r3, #2
 800fd3c:	d002      	beq.n	800fd44 <USBD_GetConfig+0x2c>
 800fd3e:	2b03      	cmp	r3, #3
 800fd40:	d006      	beq.n	800fd50 <USBD_GetConfig+0x38>
 800fd42:	e00e      	b.n	800fd62 <USBD_GetConfig+0x4a>
      USBD_CtlSendData (pdev, 
 800fd44:	2201      	movs	r2, #1
 800fd46:	490b      	ldr	r1, [pc, #44]	; (800fd74 <USBD_GetConfig+0x5c>)
 800fd48:	6878      	ldr	r0, [r7, #4]
 800fd4a:	f7ff fc56 	bl	800f5fa <USBD_CtlSendData>
      break;
 800fd4e:	e00d      	b.n	800fd6c <USBD_GetConfig+0x54>
      USBD_CtlSendData (pdev, 
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800fd56:	2201      	movs	r2, #1
 800fd58:	4619      	mov	r1, r3
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f7ff fc4d 	bl	800f5fa <USBD_CtlSendData>
      break;
 800fd60:	e004      	b.n	800fd6c <USBD_GetConfig+0x54>
       USBD_CtlError(pdev , req);
 800fd62:	6839      	ldr	r1, [r7, #0]
 800fd64:	6878      	ldr	r0, [r7, #4]
 800fd66:	f000 f914 	bl	800ff92 <USBD_CtlError>
      break;
 800fd6a:	bf00      	nop
}
 800fd6c:	bf00      	nop
 800fd6e:	3708      	adds	r7, #8
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd80      	pop	{r7, pc}
 800fd74:	20008554 	.word	0x20008554

0800fd78 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b082      	sub	sp, #8
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
 800fd80:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev.device_status) 
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fd88:	3b02      	subs	r3, #2
 800fd8a:	2b01      	cmp	r3, #1
 800fd8c:	d813      	bhi.n	800fdb6 <USBD_GetStatus+0x3e>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
 800fd8e:	4b0e      	ldr	r3, [pc, #56]	; (800fdc8 <USBD_GetStatus+0x50>)
 800fd90:	2201      	movs	r2, #1
 800fd92:	601a      	str	r2, [r3, #0]
#else
    USBD_cfg_status = 0x00;                                    
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d005      	beq.n	800fdaa <USBD_GetStatus+0x32>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800fd9e:	4b0a      	ldr	r3, [pc, #40]	; (800fdc8 <USBD_GetStatus+0x50>)
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	f043 0302 	orr.w	r3, r3, #2
 800fda6:	4a08      	ldr	r2, [pc, #32]	; (800fdc8 <USBD_GetStatus+0x50>)
 800fda8:	6013      	str	r3, [r2, #0]
    }
    
    USBD_CtlSendData (pdev, 
 800fdaa:	2202      	movs	r2, #2
 800fdac:	4906      	ldr	r1, [pc, #24]	; (800fdc8 <USBD_GetStatus+0x50>)
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	f7ff fc23 	bl	800f5fa <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      2);
    break;
 800fdb4:	e004      	b.n	800fdc0 <USBD_GetStatus+0x48>
    
  default :
    USBD_CtlError(pdev , req);                        
 800fdb6:	6839      	ldr	r1, [r7, #0]
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f000 f8ea 	bl	800ff92 <USBD_CtlError>
    break;
 800fdbe:	bf00      	nop
  }
}
 800fdc0:	bf00      	nop
 800fdc2:	3708      	adds	r7, #8
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}
 800fdc8:	20008558 	.word	0x20008558

0800fdcc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
 800fdd4:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	885b      	ldrh	r3, [r3, #2]
 800fdde:	2b01      	cmp	r3, #1
 800fde0:	d10e      	bne.n	800fe00 <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2201      	movs	r2, #1
 800fde6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    pdev->dev.class_cb->Setup (pdev, req);   
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800fdf0:	689b      	ldr	r3, [r3, #8]
 800fdf2:	6839      	ldr	r1, [r7, #0]
 800fdf4:	6878      	ldr	r0, [r7, #4]
 800fdf6:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800fdf8:	6878      	ldr	r0, [r7, #4]
 800fdfa:	f7ff fc66 	bl	800f6ca <USBD_CtlSendStatus>
  }
  else
  {
    /* Do Nothing */
  }
}
 800fdfe:	e051      	b.n	800fea4 <USBD_SetFeature+0xd8>
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	885b      	ldrh	r3, [r3, #2]
 800fe04:	2b02      	cmp	r3, #2
 800fe06:	d14d      	bne.n	800fea4 <USBD_SetFeature+0xd8>
           ((req->wIndex & 0xFF) == 0))
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	889b      	ldrh	r3, [r3, #4]
 800fe0c:	b2db      	uxtb	r3, r3
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d148      	bne.n	800fea4 <USBD_SetFeature+0xd8>
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	691b      	ldr	r3, [r3, #16]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	60bb      	str	r3, [r7, #8]
    test_mode = req->wIndex >> 8;
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	889b      	ldrh	r3, [r3, #4]
 800fe1e:	0a1b      	lsrs	r3, r3, #8
 800fe20:	b29b      	uxth	r3, r3
 800fe22:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 800fe24:	7bfb      	ldrb	r3, [r7, #15]
 800fe26:	3b01      	subs	r3, #1
 800fe28:	2b04      	cmp	r3, #4
 800fe2a:	d82b      	bhi.n	800fe84 <USBD_SetFeature+0xb8>
 800fe2c:	a201      	add	r2, pc, #4	; (adr r2, 800fe34 <USBD_SetFeature+0x68>)
 800fe2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe32:	bf00      	nop
 800fe34:	0800fe49 	.word	0x0800fe49
 800fe38:	0800fe55 	.word	0x0800fe55
 800fe3c:	0800fe61 	.word	0x0800fe61
 800fe40:	0800fe6d 	.word	0x0800fe6d
 800fe44:	0800fe79 	.word	0x0800fe79
      dctl.b.tstctl = 1;
 800fe48:	7a3b      	ldrb	r3, [r7, #8]
 800fe4a:	2201      	movs	r2, #1
 800fe4c:	f362 1306 	bfi	r3, r2, #4, #3
 800fe50:	723b      	strb	r3, [r7, #8]
      break;
 800fe52:	e01d      	b.n	800fe90 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 2;
 800fe54:	7a3b      	ldrb	r3, [r7, #8]
 800fe56:	2202      	movs	r2, #2
 800fe58:	f362 1306 	bfi	r3, r2, #4, #3
 800fe5c:	723b      	strb	r3, [r7, #8]
      break;
 800fe5e:	e017      	b.n	800fe90 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 3;
 800fe60:	7a3b      	ldrb	r3, [r7, #8]
 800fe62:	2203      	movs	r2, #3
 800fe64:	f362 1306 	bfi	r3, r2, #4, #3
 800fe68:	723b      	strb	r3, [r7, #8]
      break;
 800fe6a:	e011      	b.n	800fe90 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 4;
 800fe6c:	7a3b      	ldrb	r3, [r7, #8]
 800fe6e:	2204      	movs	r2, #4
 800fe70:	f362 1306 	bfi	r3, r2, #4, #3
 800fe74:	723b      	strb	r3, [r7, #8]
      break;
 800fe76:	e00b      	b.n	800fe90 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 5;
 800fe78:	7a3b      	ldrb	r3, [r7, #8]
 800fe7a:	2205      	movs	r2, #5
 800fe7c:	f362 1306 	bfi	r3, r2, #4, #3
 800fe80:	723b      	strb	r3, [r7, #8]
      break;
 800fe82:	e005      	b.n	800fe90 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 1;
 800fe84:	7a3b      	ldrb	r3, [r7, #8]
 800fe86:	2201      	movs	r2, #1
 800fe88:	f362 1306 	bfi	r3, r2, #4, #3
 800fe8c:	723b      	strb	r3, [r7, #8]
      break;
 800fe8e:	bf00      	nop
    SET_TEST_MODE = dctl;
 800fe90:	4a06      	ldr	r2, [pc, #24]	; (800feac <USBD_SetFeature+0xe0>)
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	6013      	str	r3, [r2, #0]
    pdev->dev.test_mode = 1;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2201      	movs	r2, #1
 800fe9a:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 800fe9e:	6878      	ldr	r0, [r7, #4]
 800fea0:	f7ff fc13 	bl	800f6ca <USBD_CtlSendStatus>
}
 800fea4:	bf00      	nop
 800fea6:	3710      	adds	r7, #16
 800fea8:	46bd      	mov	sp, r7
 800feaa:	bd80      	pop	{r7, pc}
 800feac:	2000b148 	.word	0x2000b148

0800feb0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
 800feb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fec0:	3b02      	subs	r3, #2
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	d812      	bhi.n	800feec <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800fec6:	683b      	ldr	r3, [r7, #0]
 800fec8:	885b      	ldrh	r3, [r3, #2]
 800feca:	2b01      	cmp	r3, #1
 800fecc:	d113      	bne.n	800fef6 <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2200      	movs	r2, #0
 800fed2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800fedc:	689b      	ldr	r3, [r3, #8]
 800fede:	6839      	ldr	r1, [r7, #0]
 800fee0:	6878      	ldr	r0, [r7, #4]
 800fee2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800fee4:	6878      	ldr	r0, [r7, #4]
 800fee6:	f7ff fbf0 	bl	800f6ca <USBD_CtlSendStatus>
    }
    break;
 800feea:	e004      	b.n	800fef6 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 800feec:	6839      	ldr	r1, [r7, #0]
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f000 f84f 	bl	800ff92 <USBD_CtlError>
    break;
 800fef4:	e000      	b.n	800fef8 <USBD_ClrFeature+0x48>
    break;
 800fef6:	bf00      	nop
  }
}
 800fef8:	bf00      	nop
 800fefa:	3708      	adds	r7, #8
 800fefc:	46bd      	mov	sp, r7
 800fefe:	bd80      	pop	{r7, pc}

0800ff00 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800ff00:	b480      	push	{r7}
 800ff02:	b083      	sub	sp, #12
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	f893 25cc 	ldrb.w	r2, [r3, #1484]	; 0x5cc
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f893 25cd 	ldrb.w	r2, [r3, #1485]	; 0x5cd
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 800ff24:	b29a      	uxth	r2, r3
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 800ff2c:	b29b      	uxth	r3, r3
 800ff2e:	021b      	lsls	r3, r3, #8
 800ff30:	b29b      	uxth	r3, r3
 800ff32:	4413      	add	r3, r2
 800ff34:	b29a      	uxth	r2, r3
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f893 35d0 	ldrb.w	r3, [r3, #1488]	; 0x5d0
 800ff40:	b29a      	uxth	r2, r3
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f893 35d1 	ldrb.w	r3, [r3, #1489]	; 0x5d1
 800ff48:	b29b      	uxth	r3, r3
 800ff4a:	021b      	lsls	r3, r3, #8
 800ff4c:	b29b      	uxth	r3, r3
 800ff4e:	4413      	add	r3, r2
 800ff50:	b29a      	uxth	r2, r3
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	f893 35d2 	ldrb.w	r3, [r3, #1490]	; 0x5d2
 800ff5c:	b29a      	uxth	r2, r3
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f893 35d3 	ldrb.w	r3, [r3, #1491]	; 0x5d3
 800ff64:	b29b      	uxth	r3, r3
 800ff66:	021b      	lsls	r3, r3, #8
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	4413      	add	r3, r2
 800ff6c:	b29a      	uxth	r2, r3
 800ff6e:	683b      	ldr	r3, [r7, #0]
 800ff70:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	88db      	ldrh	r3, [r3, #6]
 800ff76:	461a      	mov	r2, r3
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	2201      	movs	r2, #1
 800ff82:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 800ff86:	bf00      	nop
 800ff88:	370c      	adds	r7, #12
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff90:	4770      	bx	lr

0800ff92 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800ff92:	b580      	push	{r7, lr}
 800ff94:	b082      	sub	sp, #8
 800ff96:	af00      	add	r7, sp, #0
 800ff98:	6078      	str	r0, [r7, #4]
 800ff9a:	6039      	str	r1, [r7, #0]
  
  DCD_EP_Stall(pdev , 0x80);
 800ff9c:	2180      	movs	r1, #128	; 0x80
 800ff9e:	6878      	ldr	r0, [r7, #4]
 800ffa0:	f7fe f8ad 	bl	800e0fe <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 800ffa4:	2100      	movs	r1, #0
 800ffa6:	6878      	ldr	r0, [r7, #4]
 800ffa8:	f7fe f8a9 	bl	800e0fe <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	f7fd fed9 	bl	800dd64 <USB_OTG_EP0_OutStart>
}
 800ffb2:	bf00      	nop
 800ffb4:	3708      	adds	r7, #8
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}

0800ffba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ffba:	b580      	push	{r7, lr}
 800ffbc:	b086      	sub	sp, #24
 800ffbe:	af00      	add	r7, sp, #0
 800ffc0:	60f8      	str	r0, [r7, #12]
 800ffc2:	60b9      	str	r1, [r7, #8]
 800ffc4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d033      	beq.n	8010038 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800ffd0:	68f8      	ldr	r0, [r7, #12]
 800ffd2:	f000 f835 	bl	8010040 <USBD_GetLen>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	3301      	adds	r3, #1
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	005b      	lsls	r3, r3, #1
 800ffde:	b29a      	uxth	r2, r3
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	881a      	ldrh	r2, [r3, #0]
 800ffe8:	7dfb      	ldrb	r3, [r7, #23]
 800ffea:	1c59      	adds	r1, r3, #1
 800ffec:	75f9      	strb	r1, [r7, #23]
 800ffee:	4619      	mov	r1, r3
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	440b      	add	r3, r1
 800fff4:	b2d2      	uxtb	r2, r2
 800fff6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800fff8:	7dfb      	ldrb	r3, [r7, #23]
 800fffa:	1c5a      	adds	r2, r3, #1
 800fffc:	75fa      	strb	r2, [r7, #23]
 800fffe:	461a      	mov	r2, r3
 8010000:	68bb      	ldr	r3, [r7, #8]
 8010002:	4413      	add	r3, r2
 8010004:	2203      	movs	r2, #3
 8010006:	701a      	strb	r2, [r3, #0]
    
    while (*desc != NULL) 
 8010008:	e012      	b.n	8010030 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	1c5a      	adds	r2, r3, #1
 801000e:	60fa      	str	r2, [r7, #12]
 8010010:	7dfa      	ldrb	r2, [r7, #23]
 8010012:	1c51      	adds	r1, r2, #1
 8010014:	75f9      	strb	r1, [r7, #23]
 8010016:	4611      	mov	r1, r2
 8010018:	68ba      	ldr	r2, [r7, #8]
 801001a:	440a      	add	r2, r1
 801001c:	781b      	ldrb	r3, [r3, #0]
 801001e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8010020:	7dfb      	ldrb	r3, [r7, #23]
 8010022:	1c5a      	adds	r2, r3, #1
 8010024:	75fa      	strb	r2, [r7, #23]
 8010026:	461a      	mov	r2, r3
 8010028:	68bb      	ldr	r3, [r7, #8]
 801002a:	4413      	add	r3, r2
 801002c:	2200      	movs	r2, #0
 801002e:	701a      	strb	r2, [r3, #0]
    while (*desc != NULL) 
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	781b      	ldrb	r3, [r3, #0]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d1e8      	bne.n	801000a <USBD_GetString+0x50>
    }
  } 
}
 8010038:	bf00      	nop
 801003a:	3718      	adds	r7, #24
 801003c:	46bd      	mov	sp, r7
 801003e:	bd80      	pop	{r7, pc}

08010040 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010040:	b480      	push	{r7}
 8010042:	b085      	sub	sp, #20
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8010048:	2300      	movs	r3, #0
 801004a:	73fb      	strb	r3, [r7, #15]

    while (*buf != NULL) 
 801004c:	e005      	b.n	801005a <USBD_GetLen+0x1a>
    {
        len++;
 801004e:	7bfb      	ldrb	r3, [r7, #15]
 8010050:	3301      	adds	r3, #1
 8010052:	73fb      	strb	r3, [r7, #15]
        buf++;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	3301      	adds	r3, #1
 8010058:	607b      	str	r3, [r7, #4]
    while (*buf != NULL) 
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	781b      	ldrb	r3, [r3, #0]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d1f5      	bne.n	801004e <USBD_GetLen+0xe>
    }

    return len;
 8010062:	7bfb      	ldrb	r3, [r7, #15]
}
 8010064:	4618      	mov	r0, r3
 8010066:	3714      	adds	r7, #20
 8010068:	46bd      	mov	sp, r7
 801006a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006e:	4770      	bx	lr

08010070 <assertFail>:
	.line = 0
};


void assertFail(char *exp, char *file, int line)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b086      	sub	sp, #24
 8010074:	af00      	add	r7, sp, #0
 8010076:	60f8      	str	r0, [r7, #12]
 8010078:	60b9      	str	r1, [r7, #8]
 801007a:	607a      	str	r2, [r7, #4]
	__asm volatile
 801007c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010080:	f383 8811 	msr	BASEPRI, r3
 8010084:	f3bf 8f6f 	isb	sy
 8010088:	f3bf 8f4f 	dsb	sy
 801008c:	617b      	str	r3, [r7, #20]
}
 801008e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	storeAssertSnapshotData(file, line);
 8010090:	6879      	ldr	r1, [r7, #4]
 8010092:	68b8      	ldr	r0, [r7, #8]
 8010094:	f000 f808 	bl	80100a8 <storeAssertSnapshotData>
	printf("Assert failed %s:%d\n", file, line);
 8010098:	687a      	ldr	r2, [r7, #4]
 801009a:	68b9      	ldr	r1, [r7, #8]
 801009c:	4801      	ldr	r0, [pc, #4]	; (80100a4 <assertFail+0x34>)
 801009e:	f00a fa8d 	bl	801a5bc <iprintf>
	while (1);
 80100a2:	e7fe      	b.n	80100a2 <assertFail+0x32>
 80100a4:	0801dc14 	.word	0x0801dc14

080100a8 <storeAssertSnapshotData>:
}

void storeAssertSnapshotData(char *file, int line)
{
 80100a8:	b480      	push	{r7}
 80100aa:	b083      	sub	sp, #12
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
 80100b0:	6039      	str	r1, [r7, #0]
	snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 80100b2:	4b07      	ldr	r3, [pc, #28]	; (80100d0 <storeAssertSnapshotData+0x28>)
 80100b4:	4a07      	ldr	r2, [pc, #28]	; (80100d4 <storeAssertSnapshotData+0x2c>)
 80100b6:	601a      	str	r2, [r3, #0]
	snapshot.fileName = file;
 80100b8:	4a05      	ldr	r2, [pc, #20]	; (80100d0 <storeAssertSnapshotData+0x28>)
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	6053      	str	r3, [r2, #4]
	snapshot.line = line;
 80100be:	4a04      	ldr	r2, [pc, #16]	; (80100d0 <storeAssertSnapshotData+0x28>)
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	6093      	str	r3, [r2, #8]
}
 80100c4:	bf00      	nop
 80100c6:	370c      	adds	r7, #12
 80100c8:	46bd      	mov	sp, r7
 80100ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ce:	4770      	bx	lr
 80100d0:	20000430 	.word	0x20000430
 80100d4:	2f8a001f 	.word	0x2f8a001f

080100d8 <pt1FilterApply4>:
    filter->state = filter->state + filter->dT / (filter->RC + filter->dT) * (input - filter->state);
    return filter->state;
}

float pt1FilterApply4(pt1Filter_t *filter, float input, uint16_t f_cut, float dT)
{
 80100d8:	b480      	push	{r7}
 80100da:	b085      	sub	sp, #20
 80100dc:	af00      	add	r7, sp, #0
 80100de:	60f8      	str	r0, [r7, #12]
 80100e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80100e4:	460b      	mov	r3, r1
 80100e6:	edc7 0a00 	vstr	s1, [r7]
 80100ea:	80fb      	strh	r3, [r7, #6]
    // Pre calculate and store RC
    if (!filter->RC) {
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80100f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80100f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100fa:	d10f      	bne.n	801011c <pt1FilterApply4+0x44>
        filter->RC = 1.0f / ( 2.0f * M_PIf * f_cut );
 80100fc:	88fb      	ldrh	r3, [r7, #6]
 80100fe:	ee07 3a90 	vmov	s15, r3
 8010102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010106:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8010170 <pt1FilterApply4+0x98>
 801010a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801010e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    filter->dT = dT;    // cache latest dT for possible use in pt1FilterApply
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	683a      	ldr	r2, [r7, #0]
 8010120:	609a      	str	r2, [r3, #8]
    filter->state = filter->state + dT / (filter->RC + dT) * (input - filter->state);
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	ed93 7a00 	vldr	s14, [r3]
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	edd3 6a01 	vldr	s13, [r3, #4]
 801012e:	edd7 7a00 	vldr	s15, [r7]
 8010132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010136:	ed97 6a00 	vldr	s12, [r7]
 801013a:	eec6 6a27 	vdiv.f32	s13, s12, s15
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	edd3 7a00 	vldr	s15, [r3]
 8010144:	ed97 6a02 	vldr	s12, [r7, #8]
 8010148:	ee76 7a67 	vsub.f32	s15, s12, s15
 801014c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	edc3 7a00 	vstr	s15, [r3]
    return filter->state;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	ee07 3a90 	vmov	s15, r3
}
 8010162:	eeb0 0a67 	vmov.f32	s0, s15
 8010166:	3714      	adds	r7, #20
 8010168:	46bd      	mov	sp, r7
 801016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016e:	4770      	bx	lr
 8010170:	40c90fdb 	.word	0x40c90fdb

08010174 <biquadFilterInitLPF>:
    biquadFilterInit(filter, samplingFreq, filterFreq, Q, FILTER_NOTCH);
}

//
void biquadFilterInitLPF(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq)
{
 8010174:	b580      	push	{r7, lr}
 8010176:	b082      	sub	sp, #8
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
 801017c:	460b      	mov	r3, r1
 801017e:	807b      	strh	r3, [r7, #2]
 8010180:	4613      	mov	r3, r2
 8010182:	803b      	strh	r3, [r7, #0]
    biquadFilterInit(filter, samplingFreq, filterFreq, BIQUAD_Q, FILTER_LPF);
 8010184:	883a      	ldrh	r2, [r7, #0]
 8010186:	8879      	ldrh	r1, [r7, #2]
 8010188:	2300      	movs	r3, #0
 801018a:	ed9f 0a04 	vldr	s0, [pc, #16]	; 801019c <biquadFilterInitLPF+0x28>
 801018e:	6878      	ldr	r0, [r7, #4]
 8010190:	f000 f806 	bl	80101a0 <biquadFilterInit>
}
 8010194:	bf00      	nop
 8010196:	3708      	adds	r7, #8
 8010198:	46bd      	mov	sp, r7
 801019a:	bd80      	pop	{r7, pc}
 801019c:	3f3504f3 	.word	0x3f3504f3

080101a0 <biquadFilterInit>:

//
void biquadFilterInit(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq, float Q, biquadFilterType_e filterType)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b090      	sub	sp, #64	; 0x40
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	60f8      	str	r0, [r7, #12]
 80101a8:	4608      	mov	r0, r1
 80101aa:	4611      	mov	r1, r2
 80101ac:	ed87 0a01 	vstr	s0, [r7, #4]
 80101b0:	461a      	mov	r2, r3
 80101b2:	4603      	mov	r3, r0
 80101b4:	817b      	strh	r3, [r7, #10]
 80101b6:	460b      	mov	r3, r1
 80101b8:	813b      	strh	r3, [r7, #8]
 80101ba:	4613      	mov	r3, r2
 80101bc:	70fb      	strb	r3, [r7, #3]
    // Check for Nyquist frequency and if it's not possible to initialize filter as requested - set to no filtering at all
    if (filterFreq < (samplingFreq / 2)) {
 80101be:	897b      	ldrh	r3, [r7, #10]
 80101c0:	085b      	lsrs	r3, r3, #1
 80101c2:	b29b      	uxth	r3, r3
 80101c4:	893a      	ldrh	r2, [r7, #8]
 80101c6:	429a      	cmp	r2, r3
 80101c8:	f080 80a8 	bcs.w	801031c <biquadFilterInit+0x17c>
        // setup variables
        const float sampleRate = samplingFreq;
 80101cc:	897b      	ldrh	r3, [r7, #10]
 80101ce:	ee07 3a90 	vmov	s15, r3
 80101d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101d6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        const float omega = 2.0f * M_PIf * ((float)filterFreq) / sampleRate;
 80101da:	893b      	ldrh	r3, [r7, #8]
 80101dc:	ee07 3a90 	vmov	s15, r3
 80101e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101e4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 801035c <biquadFilterInit+0x1bc>
 80101e8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80101ec:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80101f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101f4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        const float sn = sin_approx(omega);
 80101f8:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 80101fc:	f000 f91e 	bl	801043c <sin_approx>
 8010200:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
        const float cs = cos_approx(omega);
 8010204:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8010208:	f000 f9c4 	bl	8010594 <cos_approx>
 801020c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
        const float alpha = sn / (2 * Q);
 8010210:	edd7 7a01 	vldr	s15, [r7, #4]
 8010214:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8010218:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 801021c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010220:	edc7 7a08 	vstr	s15, [r7, #32]

        float b0, b1, b2;
        switch (filterType) {
 8010224:	78fb      	ldrb	r3, [r7, #3]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d002      	beq.n	8010230 <biquadFilterInit+0x90>
 801022a:	2b01      	cmp	r3, #1
 801022c:	d021      	beq.n	8010272 <biquadFilterInit+0xd2>
 801022e:	e02f      	b.n	8010290 <biquadFilterInit+0xf0>
        case FILTER_LPF:
            b0 = (1 - cs) / 2;
 8010230:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010234:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010238:	ee37 7a67 	vsub.f32	s14, s14, s15
 801023c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010240:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010244:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            b1 = 1 - cs;
 8010248:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801024c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010254:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 = (1 - cs) / 2;
 8010258:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801025c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010260:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010264:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010268:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801026c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            break;
 8010270:	e00e      	b.n	8010290 <biquadFilterInit+0xf0>
        case FILTER_NOTCH:
            b0 =  1;
 8010272:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8010276:	63fb      	str	r3, [r7, #60]	; 0x3c
            b1 = -2 * cs;
 8010278:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801027c:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8010280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010284:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 =  1;
 8010288:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 801028c:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 801028e:	bf00      	nop
        }
        const float a0 =  1 + alpha;
 8010290:	edd7 7a08 	vldr	s15, [r7, #32]
 8010294:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010298:	ee77 7a87 	vadd.f32	s15, s15, s14
 801029c:	edc7 7a07 	vstr	s15, [r7, #28]
        const float a1 = -2 * cs;
 80102a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80102a4:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80102a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80102ac:	edc7 7a06 	vstr	s15, [r7, #24]
        const float a2 =  1 - alpha;
 80102b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80102b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80102b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102bc:	edc7 7a05 	vstr	s15, [r7, #20]

        // precompute the coefficients
        filter->b0 = b0 / a0;
 80102c0:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80102c4:	ed97 7a07 	vldr	s14, [r7, #28]
 80102c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	edc3 7a00 	vstr	s15, [r3]
        filter->b1 = b1 / a0;
 80102d2:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80102d6:	ed97 7a07 	vldr	s14, [r7, #28]
 80102da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	edc3 7a01 	vstr	s15, [r3, #4]
        filter->b2 = b2 / a0;
 80102e4:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80102e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80102ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	edc3 7a02 	vstr	s15, [r3, #8]
        filter->a1 = a1 / a0;
 80102f6:	edd7 6a06 	vldr	s13, [r7, #24]
 80102fa:	ed97 7a07 	vldr	s14, [r7, #28]
 80102fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	edc3 7a03 	vstr	s15, [r3, #12]
        filter->a2 = a2 / a0;
 8010308:	edd7 6a05 	vldr	s13, [r7, #20]
 801030c:	ed97 7a07 	vldr	s14, [r7, #28]
 8010310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	edc3 7a04 	vstr	s15, [r3, #16]
 801031a:	e013      	b.n	8010344 <biquadFilterInit+0x1a4>
    }
    else {
        // Not possible to filter frequencies above Nyquist frequency - passthrough
        filter->b0 = 1.0f;
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010322:	601a      	str	r2, [r3, #0]
        filter->b1 = 0.0f;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	f04f 0200 	mov.w	r2, #0
 801032a:	605a      	str	r2, [r3, #4]
        filter->b2 = 0.0f;
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	f04f 0200 	mov.w	r2, #0
 8010332:	609a      	str	r2, [r3, #8]
        filter->a1 = 0.0f;
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	f04f 0200 	mov.w	r2, #0
 801033a:	60da      	str	r2, [r3, #12]
        filter->a2 = 0.0f;
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f04f 0200 	mov.w	r2, #0
 8010342:	611a      	str	r2, [r3, #16]
    }

    // zero initial samples
    filter->d1 = filter->d2 = 0;
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	f04f 0200 	mov.w	r2, #0
 801034a:	619a      	str	r2, [r3, #24]
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	699a      	ldr	r2, [r3, #24]
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	615a      	str	r2, [r3, #20]
}
 8010354:	bf00      	nop
 8010356:	3740      	adds	r7, #64	; 0x40
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}
 801035c:	40c90fdb 	.word	0x40c90fdb

08010360 <biquadFilterApply>:

// Computes a biquad_t filter on a sample
float biquadFilterApply(biquadFilter_t *filter, float input)
{
 8010360:	b480      	push	{r7}
 8010362:	b085      	sub	sp, #20
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
 8010368:	ed87 0a00 	vstr	s0, [r7]
    const float result = filter->b0 * input + filter->d1;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	ed93 7a00 	vldr	s14, [r3]
 8010372:	edd7 7a00 	vldr	s15, [r7]
 8010376:	ee27 7a27 	vmul.f32	s14, s14, s15
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	edd3 7a05 	vldr	s15, [r3, #20]
 8010380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010384:	edc7 7a03 	vstr	s15, [r7, #12]
    filter->d1 = filter->b1 * input - filter->a1 * result + filter->d2;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	ed93 7a01 	vldr	s14, [r3, #4]
 801038e:	edd7 7a00 	vldr	s15, [r7]
 8010392:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	edd3 6a03 	vldr	s13, [r3, #12]
 801039c:	edd7 7a03 	vldr	s15, [r7, #12]
 80103a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80103ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	edc3 7a05 	vstr	s15, [r3, #20]
    filter->d2 = filter->b2 * input - filter->a2 * result;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	ed93 7a02 	vldr	s14, [r3, #8]
 80103be:	edd7 7a00 	vldr	s15, [r7]
 80103c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	edd3 6a04 	vldr	s13, [r3, #16]
 80103cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80103d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	edc3 7a06 	vstr	s15, [r3, #24]
    return result;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	ee07 3a90 	vmov	s15, r3
}
 80103e4:	eeb0 0a67 	vmov.f32	s0, s15
 80103e8:	3714      	adds	r7, #20
 80103ea:	46bd      	mov	sp, r7
 80103ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f0:	4770      	bx	lr

080103f2 <vApplicationMallocFailedHook>:
#include "task.h"

u32 traceTickCount;

void vApplicationMallocFailedHook( void )
{
 80103f2:	b480      	push	{r7}
 80103f4:	b083      	sub	sp, #12
 80103f6:	af00      	add	r7, sp, #0
	__asm volatile
 80103f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103fc:	f383 8811 	msr	BASEPRI, r3
 8010400:	f3bf 8f6f 	isb	sy
 8010404:	f3bf 8f4f 	dsb	sy
 8010408:	607b      	str	r3, [r7, #4]
}
 801040a:	bf00      	nop
	portDISABLE_INTERRUPTS();
//	printf("\nMalloc failed!\n");
//	ledSet(ERR_LED1, 1);	/**/
//	ledSet(ERR_LED2, 1);
	while(1);
 801040c:	e7fe      	b.n	801040c <vApplicationMallocFailedHook+0x1a>
	...

08010410 <vApplicationStackOverflowHook>:
}

#if (configCHECK_FOR_STACK_OVERFLOW == 1)
void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed portCHAR *pcTaskName)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b084      	sub	sp, #16
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
 8010418:	6039      	str	r1, [r7, #0]
	__asm volatile
 801041a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801041e:	f383 8811 	msr	BASEPRI, r3
 8010422:	f3bf 8f6f 	isb	sy
 8010426:	f3bf 8f4f 	dsb	sy
 801042a:	60fb      	str	r3, [r7, #12]
}
 801042c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	printf("\nStack overflow!\n");
 801042e:	4802      	ldr	r0, [pc, #8]	; (8010438 <vApplicationStackOverflowHook+0x28>)
 8010430:	f00a f94a 	bl	801a6c8 <puts>
	while(1);
 8010434:	e7fe      	b.n	8010434 <vApplicationStackOverflowHook+0x24>
 8010436:	bf00      	nop
 8010438:	0801dc60 	.word	0x0801dc60

0801043c <sin_approx>:
#define sinPolyCoef7 -1.980661520e-4f                                          // Double: -1.980661520135080504411629636078917643846e-4
#define sinPolyCoef9  2.600054768e-6f                                          // Double:  2.600054767890361277123254766503271638682e-6
#endif

float sin_approx(float x)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t xint = x;
 8010446:	edd7 7a01 	vldr	s15, [r7, #4]
 801044a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801044e:	ee17 3a90 	vmov	r3, s15
 8010452:	60fb      	str	r3, [r7, #12]
    if (xint < -32 || xint > 32) return 0.0f;                               // Stop here on error input (5 * 360 Deg)
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f113 0f20 	cmn.w	r3, #32
 801045a:	db02      	blt.n	8010462 <sin_approx+0x26>
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2b20      	cmp	r3, #32
 8010460:	dd0a      	ble.n	8010478 <sin_approx+0x3c>
 8010462:	eddf 7a42 	vldr	s15, [pc, #264]	; 801056c <sin_approx+0x130>
 8010466:	e079      	b.n	801055c <sin_approx+0x120>
    while (x >  M_PIf) x -= (2.0f * M_PIf);                                 // always wrap input angle to -PI..PI
 8010468:	edd7 7a01 	vldr	s15, [r7, #4]
 801046c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8010570 <sin_approx+0x134>
 8010470:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010474:	edc7 7a01 	vstr	s15, [r7, #4]
 8010478:	edd7 7a01 	vldr	s15, [r7, #4]
 801047c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8010574 <sin_approx+0x138>
 8010480:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010488:	dcee      	bgt.n	8010468 <sin_approx+0x2c>
    while (x < -M_PIf) x += (2.0f * M_PIf);
 801048a:	e007      	b.n	801049c <sin_approx+0x60>
 801048c:	edd7 7a01 	vldr	s15, [r7, #4]
 8010490:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8010570 <sin_approx+0x134>
 8010494:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010498:	edc7 7a01 	vstr	s15, [r7, #4]
 801049c:	edd7 7a01 	vldr	s15, [r7, #4]
 80104a0:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8010578 <sin_approx+0x13c>
 80104a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104ac:	d4ee      	bmi.n	801048c <sin_approx+0x50>
    if (x >  (0.5f * M_PIf)) x =  (0.5f * M_PIf) - (x - (0.5f * M_PIf));   // We just pick -90..+90 Degree
 80104ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80104b2:	ed9f 7a32 	vldr	s14, [pc, #200]	; 801057c <sin_approx+0x140>
 80104b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104be:	dd0c      	ble.n	80104da <sin_approx+0x9e>
 80104c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80104c4:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 801057c <sin_approx+0x140>
 80104c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104cc:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 801057c <sin_approx+0x140>
 80104d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80104d4:	edc7 7a01 	vstr	s15, [r7, #4]
 80104d8:	e014      	b.n	8010504 <sin_approx+0xc8>
    else if (x < -(0.5f * M_PIf)) x = -(0.5f * M_PIf) - ((0.5f * M_PIf) + x);
 80104da:	edd7 7a01 	vldr	s15, [r7, #4]
 80104de:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8010580 <sin_approx+0x144>
 80104e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104ea:	d50b      	bpl.n	8010504 <sin_approx+0xc8>
 80104ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80104f0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 801057c <sin_approx+0x140>
 80104f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80104f8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8010580 <sin_approx+0x144>
 80104fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010500:	edc7 7a01 	vstr	s15, [r7, #4]
    float x2 = x * x;
 8010504:	edd7 7a01 	vldr	s15, [r7, #4]
 8010508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801050c:	edc7 7a02 	vstr	s15, [r7, #8]
    return x + x * x2 * (sinPolyCoef3 + x2 * (sinPolyCoef5 + x2 * (sinPolyCoef7 + x2 * sinPolyCoef9)));
 8010510:	ed97 7a01 	vldr	s14, [r7, #4]
 8010514:	edd7 7a02 	vldr	s15, [r7, #8]
 8010518:	ee27 7a27 	vmul.f32	s14, s14, s15
 801051c:	edd7 7a02 	vldr	s15, [r7, #8]
 8010520:	eddf 6a18 	vldr	s13, [pc, #96]	; 8010584 <sin_approx+0x148>
 8010524:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010528:	eddf 6a17 	vldr	s13, [pc, #92]	; 8010588 <sin_approx+0x14c>
 801052c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8010530:	edd7 7a02 	vldr	s15, [r7, #8]
 8010534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010538:	eddf 6a14 	vldr	s13, [pc, #80]	; 801058c <sin_approx+0x150>
 801053c:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8010540:	edd7 7a02 	vldr	s15, [r7, #8]
 8010544:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010548:	eddf 6a11 	vldr	s13, [pc, #68]	; 8010590 <sin_approx+0x154>
 801054c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010550:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010554:	edd7 7a01 	vldr	s15, [r7, #4]
 8010558:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 801055c:	eeb0 0a67 	vmov.f32	s0, s15
 8010560:	3714      	adds	r7, #20
 8010562:	46bd      	mov	sp, r7
 8010564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010568:	4770      	bx	lr
 801056a:	bf00      	nop
 801056c:	00000000 	.word	0x00000000
 8010570:	40c90fdb 	.word	0x40c90fdb
 8010574:	40490fdb 	.word	0x40490fdb
 8010578:	c0490fdb 	.word	0xc0490fdb
 801057c:	3fc90fdb 	.word	0x3fc90fdb
 8010580:	bfc90fdb 	.word	0xbfc90fdb
 8010584:	362e7c9a 	.word	0x362e7c9a
 8010588:	394faffa 	.word	0x394faffa
 801058c:	3c088735 	.word	0x3c088735
 8010590:	3e2aaaa4 	.word	0x3e2aaaa4

08010594 <cos_approx>:

float cos_approx(float x)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b082      	sub	sp, #8
 8010598:	af00      	add	r7, sp, #0
 801059a:	ed87 0a01 	vstr	s0, [r7, #4]
    return sin_approx(x + (0.5f * M_PIf));
 801059e:	edd7 7a01 	vldr	s15, [r7, #4]
 80105a2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80105c0 <cos_approx+0x2c>
 80105a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80105aa:	eeb0 0a67 	vmov.f32	s0, s15
 80105ae:	f7ff ff45 	bl	801043c <sin_approx>
 80105b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80105b6:	eeb0 0a67 	vmov.f32	s0, s15
 80105ba:	3708      	adds	r7, #8
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}
 80105c0:	3fc90fdb 	.word	0x3fc90fdb

080105c4 <atan2_approx>:
// https://github.com/Crashpilot1000/HarakiriWebstore1/blob/396715f73c6fcf859e0db0f34e12fe44bace6483/src/mw.c#L1292
// http://http.developer.nvidia.com/Cg/atan2.html (not working correctly!)
// Poly coefficients by @ledvinap (https://github.com/cleanflight/cleanflight/pull/1107)
// Max absolute error 0,000027 degree
float atan2_approx(float y, float x)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b087      	sub	sp, #28
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80105ce:	edc7 0a00 	vstr	s1, [r7]
    #define atanPolyCoef5  0.05030176425872175f
    #define atanPolyCoef6  0.1471039133652469f
    #define atanPolyCoef7  0.6444640676891548f

    float res, absX, absY;
    absX = fabsf(x);
 80105d2:	edd7 7a00 	vldr	s15, [r7]
 80105d6:	eef0 7ae7 	vabs.f32	s15, s15
 80105da:	edc7 7a04 	vstr	s15, [r7, #16]
    absY = fabsf(y);
 80105de:	edd7 7a01 	vldr	s15, [r7, #4]
 80105e2:	eef0 7ae7 	vabs.f32	s15, s15
 80105e6:	edc7 7a03 	vstr	s15, [r7, #12]
    res  = MAX(absX, absY);
 80105ea:	ed97 7a04 	vldr	s14, [r7, #16]
 80105ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80105f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105fa:	dd01      	ble.n	8010600 <atan2_approx+0x3c>
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	e000      	b.n	8010602 <atan2_approx+0x3e>
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	617b      	str	r3, [r7, #20]
    if (res) res = MIN(absX, absY) / res;
 8010604:	edd7 7a05 	vldr	s15, [r7, #20]
 8010608:	eef5 7a40 	vcmp.f32	s15, #0.0
 801060c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010610:	d014      	beq.n	801063c <atan2_approx+0x78>
 8010612:	ed97 7a04 	vldr	s14, [r7, #16]
 8010616:	edd7 7a03 	vldr	s15, [r7, #12]
 801061a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801061e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010622:	d502      	bpl.n	801062a <atan2_approx+0x66>
 8010624:	edd7 7a04 	vldr	s15, [r7, #16]
 8010628:	e001      	b.n	801062e <atan2_approx+0x6a>
 801062a:	edd7 7a03 	vldr	s15, [r7, #12]
 801062e:	edd7 6a05 	vldr	s13, [r7, #20]
 8010632:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8010636:	ed87 7a05 	vstr	s14, [r7, #20]
 801063a:	e002      	b.n	8010642 <atan2_approx+0x7e>
    else res = 0.0f;
 801063c:	f04f 0300 	mov.w	r3, #0
 8010640:	617b      	str	r3, [r7, #20]
    res = -((((atanPolyCoef5 * res - atanPolyCoef4) * res - atanPolyCoef3) * res - atanPolyCoef2) * res - atanPolyCoef1) / ((atanPolyCoef7 * res + atanPolyCoef6) * res + 1.0f);
 8010642:	edd7 7a05 	vldr	s15, [r7, #20]
 8010646:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8010724 <atan2_approx+0x160>
 801064a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801064e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010728 <atan2_approx+0x164>
 8010652:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010656:	edd7 7a05 	vldr	s15, [r7, #20]
 801065a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801065e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 801072c <atan2_approx+0x168>
 8010662:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010666:	edd7 7a05 	vldr	s15, [r7, #20]
 801066a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801066e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8010730 <atan2_approx+0x16c>
 8010672:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010676:	edd7 7a05 	vldr	s15, [r7, #20]
 801067a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801067e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8010734 <atan2_approx+0x170>
 8010682:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010686:	eef1 6a67 	vneg.f32	s13, s15
 801068a:	edd7 7a05 	vldr	s15, [r7, #20]
 801068e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8010738 <atan2_approx+0x174>
 8010692:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010696:	ed9f 7a29 	vldr	s14, [pc, #164]	; 801073c <atan2_approx+0x178>
 801069a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801069e:	edd7 7a05 	vldr	s15, [r7, #20]
 80106a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80106a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80106aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80106ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80106b2:	edc7 7a05 	vstr	s15, [r7, #20]
    if (absY > absX) res = (M_PIf / 2.0f) - res;
 80106b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80106ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80106be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80106c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c6:	dd07      	ble.n	80106d8 <atan2_approx+0x114>
 80106c8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8010740 <atan2_approx+0x17c>
 80106cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80106d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106d4:	edc7 7a05 	vstr	s15, [r7, #20]
    if (x < 0) res = M_PIf - res;
 80106d8:	edd7 7a00 	vldr	s15, [r7]
 80106dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106e4:	d507      	bpl.n	80106f6 <atan2_approx+0x132>
 80106e6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8010744 <atan2_approx+0x180>
 80106ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80106ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106f2:	edc7 7a05 	vstr	s15, [r7, #20]
    if (y < 0) res = -res;
 80106f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80106fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010702:	d505      	bpl.n	8010710 <atan2_approx+0x14c>
 8010704:	edd7 7a05 	vldr	s15, [r7, #20]
 8010708:	eef1 7a67 	vneg.f32	s15, s15
 801070c:	edc7 7a05 	vstr	s15, [r7, #20]
    return res;
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	ee07 3a90 	vmov	s15, r3
}
 8010716:	eeb0 0a67 	vmov.f32	s0, s15
 801071a:	371c      	adds	r7, #28
 801071c:	46bd      	mov	sp, r7
 801071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010722:	4770      	bx	lr
 8010724:	3d4e0939 	.word	0x3d4e0939
 8010728:	3e9eb5e3 	.word	0x3e9eb5e3
 801072c:	3e16fa88 	.word	0x3e16fa88
 8010730:	3f7ffe45 	.word	0x3f7ffe45
 8010734:	34a8dfa7 	.word	0x34a8dfa7
 8010738:	3f24fb99 	.word	0x3f24fb99
 801073c:	3e16a269 	.word	0x3e16a269
 8010740:	3fc90fdb 	.word	0x3fc90fdb
 8010744:	40490fdb 	.word	0x40490fdb

08010748 <acos_approx>:
// http://http.developer.nvidia.com/Cg/acos.html
// Handbook of Mathematical Functions
// M. Abramowitz and I.A. Stegun, Ed.
// Absolute error <= 6.7e-5
float acos_approx(float x)
{
 8010748:	b580      	push	{r7, lr}
 801074a:	b084      	sub	sp, #16
 801074c:	af00      	add	r7, sp, #0
 801074e:	ed87 0a01 	vstr	s0, [r7, #4]
    float xa = fabsf(x);
 8010752:	edd7 7a01 	vldr	s15, [r7, #4]
 8010756:	eef0 7ae7 	vabs.f32	s15, s15
 801075a:	edc7 7a03 	vstr	s15, [r7, #12]
    float result = sqrtf(1.0f - xa) * (1.5707288f + xa * (-0.2121144f + xa * (0.0742610f + (-0.0187293f * xa))));
 801075e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010762:	edd7 7a03 	vldr	s15, [r7, #12]
 8010766:	ee77 7a67 	vsub.f32	s15, s14, s15
 801076a:	eeb0 0a67 	vmov.f32	s0, s15
 801076e:	f00c f965 	bl	801ca3c <sqrtf>
 8010772:	eef0 6a40 	vmov.f32	s13, s0
 8010776:	edd7 7a03 	vldr	s15, [r7, #12]
 801077a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80107dc <acos_approx+0x94>
 801077e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010782:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80107e0 <acos_approx+0x98>
 8010786:	ee37 7a87 	vadd.f32	s14, s15, s14
 801078a:	edd7 7a03 	vldr	s15, [r7, #12]
 801078e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010792:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80107e4 <acos_approx+0x9c>
 8010796:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801079a:	edd7 7a03 	vldr	s15, [r7, #12]
 801079e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80107a2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80107e8 <acos_approx+0xa0>
 80107a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80107aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80107ae:	edc7 7a02 	vstr	s15, [r7, #8]
    if (x < 0.0f)
 80107b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80107b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80107ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107be:	d506      	bpl.n	80107ce <acos_approx+0x86>
        return M_PIf - result;
 80107c0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80107ec <acos_approx+0xa4>
 80107c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80107c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80107cc:	e001      	b.n	80107d2 <acos_approx+0x8a>
    else
        return result;
 80107ce:	edd7 7a02 	vldr	s15, [r7, #8]
}
 80107d2:	eeb0 0a67 	vmov.f32	s0, s15
 80107d6:	3710      	adds	r7, #16
 80107d8:	46bd      	mov	sp, r7
 80107da:	bd80      	pop	{r7, pc}
 80107dc:	bc996e30 	.word	0xbc996e30
 80107e0:	3d981627 	.word	0x3d981627
 80107e4:	3e593484 	.word	0x3e593484
 80107e8:	3fc90da4 	.word	0x3fc90da4
 80107ec:	40490fdb 	.word	0x40490fdb

080107f0 <applyDeadband>:
        angle += 36000;
    return angle;
}

int32_t applyDeadband(int32_t value, int32_t deadband)
{
 80107f0:	b480      	push	{r7}
 80107f2:	b083      	sub	sp, #12
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
 80107f8:	6039      	str	r1, [r7, #0]
    if (ABS(value) < deadband) {
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	bfb8      	it	lt
 8010800:	425b      	neglt	r3, r3
 8010802:	683a      	ldr	r2, [r7, #0]
 8010804:	429a      	cmp	r2, r3
 8010806:	dd02      	ble.n	801080e <applyDeadband+0x1e>
        value = 0;
 8010808:	2300      	movs	r3, #0
 801080a:	607b      	str	r3, [r7, #4]
 801080c:	e00e      	b.n	801082c <applyDeadband+0x3c>
    } else if (value > 0) {
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	2b00      	cmp	r3, #0
 8010812:	dd04      	ble.n	801081e <applyDeadband+0x2e>
        value -= deadband;
 8010814:	687a      	ldr	r2, [r7, #4]
 8010816:	683b      	ldr	r3, [r7, #0]
 8010818:	1ad3      	subs	r3, r2, r3
 801081a:	607b      	str	r3, [r7, #4]
 801081c:	e006      	b.n	801082c <applyDeadband+0x3c>
    } else if (value < 0) {
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2b00      	cmp	r3, #0
 8010822:	da03      	bge.n	801082c <applyDeadband+0x3c>
        value += deadband;
 8010824:	687a      	ldr	r2, [r7, #4]
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	4413      	add	r3, r2
 801082a:	607b      	str	r3, [r7, #4]
    }
    return value;
 801082c:	687b      	ldr	r3, [r7, #4]
}
 801082e:	4618      	mov	r0, r3
 8010830:	370c      	adds	r7, #12
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr

0801083a <constrain>:

int constrain(int amt, int low, int high)
{
 801083a:	b480      	push	{r7}
 801083c:	b085      	sub	sp, #20
 801083e:	af00      	add	r7, sp, #0
 8010840:	60f8      	str	r0, [r7, #12]
 8010842:	60b9      	str	r1, [r7, #8]
 8010844:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8010846:	68fa      	ldr	r2, [r7, #12]
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	429a      	cmp	r2, r3
 801084c:	da01      	bge.n	8010852 <constrain+0x18>
        return low;
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	e006      	b.n	8010860 <constrain+0x26>
    else if (amt > high)
 8010852:	68fa      	ldr	r2, [r7, #12]
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	429a      	cmp	r2, r3
 8010858:	dd01      	ble.n	801085e <constrain+0x24>
        return high;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	e000      	b.n	8010860 <constrain+0x26>
    else
        return amt;
 801085e:	68fb      	ldr	r3, [r7, #12]
}
 8010860:	4618      	mov	r0, r3
 8010862:	3714      	adds	r7, #20
 8010864:	46bd      	mov	sp, r7
 8010866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086a:	4770      	bx	lr

0801086c <constrainf>:

float constrainf(float amt, float low, float high)
{
 801086c:	b480      	push	{r7}
 801086e:	b085      	sub	sp, #20
 8010870:	af00      	add	r7, sp, #0
 8010872:	ed87 0a03 	vstr	s0, [r7, #12]
 8010876:	edc7 0a02 	vstr	s1, [r7, #8]
 801087a:	ed87 1a01 	vstr	s2, [r7, #4]
    if (amt < low)
 801087e:	ed97 7a03 	vldr	s14, [r7, #12]
 8010882:	edd7 7a02 	vldr	s15, [r7, #8]
 8010886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801088a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801088e:	d501      	bpl.n	8010894 <constrainf+0x28>
        return low;
 8010890:	68bb      	ldr	r3, [r7, #8]
 8010892:	e00b      	b.n	80108ac <constrainf+0x40>
    else if (amt > high)
 8010894:	ed97 7a03 	vldr	s14, [r7, #12]
 8010898:	edd7 7a01 	vldr	s15, [r7, #4]
 801089c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80108a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a4:	dd01      	ble.n	80108aa <constrainf+0x3e>
        return high;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	e000      	b.n	80108ac <constrainf+0x40>
    else
        return amt;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	ee07 3a90 	vmov	s15, r3
}
 80108b0:	eeb0 0a67 	vmov.f32	s0, s15
 80108b4:	3714      	adds	r7, #20
 80108b6:	46bd      	mov	sp, r7
 80108b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108bc:	4770      	bx	lr

080108be <devClear>:

void devClear(stdev_t *dev)
{
 80108be:	b480      	push	{r7}
 80108c0:	b083      	sub	sp, #12
 80108c2:	af00      	add	r7, sp, #0
 80108c4:	6078      	str	r0, [r7, #4]
    dev->m_n = 0;
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	2200      	movs	r2, #0
 80108ca:	611a      	str	r2, [r3, #16]
}
 80108cc:	bf00      	nop
 80108ce:	370c      	adds	r7, #12
 80108d0:	46bd      	mov	sp, r7
 80108d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d6:	4770      	bx	lr

080108d8 <devPush>:

void devPush(stdev_t *dev, float x)
{
 80108d8:	b480      	push	{r7}
 80108da:	b083      	sub	sp, #12
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
 80108e0:	ed87 0a00 	vstr	s0, [r7]
    dev->m_n++;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	691b      	ldr	r3, [r3, #16]
 80108e8:	1c5a      	adds	r2, r3, #1
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	611a      	str	r2, [r3, #16]
    if (dev->m_n == 1) {
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	691b      	ldr	r3, [r3, #16]
 80108f2:	2b01      	cmp	r3, #1
 80108f4:	d10b      	bne.n	801090e <devPush+0x36>
        dev->m_oldM = dev->m_newM = x;
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	683a      	ldr	r2, [r7, #0]
 80108fa:	605a      	str	r2, [r3, #4]
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	685a      	ldr	r2, [r3, #4]
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	601a      	str	r2, [r3, #0]
        dev->m_oldS = 0.0f;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f04f 0200 	mov.w	r2, #0
 801090a:	609a      	str	r2, [r3, #8]
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
        dev->m_oldM = dev->m_newM;
        dev->m_oldS = dev->m_newS;
    }
}
 801090c:	e036      	b.n	801097c <devPush+0xa4>
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	ed93 7a00 	vldr	s14, [r3]
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	edd3 7a00 	vldr	s15, [r3]
 801091a:	edd7 6a00 	vldr	s13, [r7]
 801091e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	691b      	ldr	r3, [r3, #16]
 8010926:	ee07 3a90 	vmov	s15, r3
 801092a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801092e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8010932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	edc3 7a01 	vstr	s15, [r3, #4]
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	ed93 7a02 	vldr	s14, [r3, #8]
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	edd3 7a00 	vldr	s15, [r3]
 8010948:	edd7 6a00 	vldr	s13, [r7]
 801094c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	edd3 7a01 	vldr	s15, [r3, #4]
 8010956:	ed97 6a00 	vldr	s12, [r7]
 801095a:	ee76 7a67 	vsub.f32	s15, s12, s15
 801095e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	edc3 7a03 	vstr	s15, [r3, #12]
        dev->m_oldM = dev->m_newM;
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	685a      	ldr	r2, [r3, #4]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	601a      	str	r2, [r3, #0]
        dev->m_oldS = dev->m_newS;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	68da      	ldr	r2, [r3, #12]
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	609a      	str	r2, [r3, #8]
}
 801097c:	bf00      	nop
 801097e:	370c      	adds	r7, #12
 8010980:	46bd      	mov	sp, r7
 8010982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010986:	4770      	bx	lr

08010988 <devVariance>:

float devVariance(stdev_t *dev)
{
 8010988:	b480      	push	{r7}
 801098a:	b083      	sub	sp, #12
 801098c:	af00      	add	r7, sp, #0
 801098e:	6078      	str	r0, [r7, #4]
    return ((dev->m_n > 1) ? dev->m_newS / (dev->m_n - 1) : 0.0f);
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	691b      	ldr	r3, [r3, #16]
 8010994:	2b01      	cmp	r3, #1
 8010996:	dd0c      	ble.n	80109b2 <devVariance+0x2a>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	ed93 7a03 	vldr	s14, [r3, #12]
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	691b      	ldr	r3, [r3, #16]
 80109a2:	3b01      	subs	r3, #1
 80109a4:	ee07 3a90 	vmov	s15, r3
 80109a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80109ac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80109b0:	e001      	b.n	80109b6 <devVariance+0x2e>
 80109b2:	eddf 6a05 	vldr	s13, [pc, #20]	; 80109c8 <devVariance+0x40>
 80109b6:	eef0 7a66 	vmov.f32	s15, s13
}
 80109ba:	eeb0 0a67 	vmov.f32	s0, s15
 80109be:	370c      	adds	r7, #12
 80109c0:	46bd      	mov	sp, r7
 80109c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c6:	4770      	bx	lr
 80109c8:	00000000 	.word	0x00000000

080109cc <devStandardDeviation>:

float devStandardDeviation(stdev_t *dev)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b082      	sub	sp, #8
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
    return sqrtf(devVariance(dev));
 80109d4:	6878      	ldr	r0, [r7, #4]
 80109d6:	f7ff ffd7 	bl	8010988 <devVariance>
 80109da:	eef0 7a40 	vmov.f32	s15, s0
 80109de:	eeb0 0a67 	vmov.f32	s0, s15
 80109e2:	f00c f82b 	bl	801ca3c <sqrtf>
 80109e6:	eef0 7a40 	vmov.f32	s15, s0
}
 80109ea:	eeb0 0a67 	vmov.f32	s0, s15
 80109ee:	3708      	adds	r7, #8
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <degreesToRadians>:

float degreesToRadians(int16_t degrees)
{
 80109f4:	b480      	push	{r7}
 80109f6:	b083      	sub	sp, #12
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	4603      	mov	r3, r0
 80109fc:	80fb      	strh	r3, [r7, #6]
    return degrees * RAD;
 80109fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010a02:	ee07 3a90 	vmov	s15, r3
 8010a06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010a0a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8010a20 <degreesToRadians+0x2c>
 8010a0e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8010a12:	eeb0 0a67 	vmov.f32	s0, s15
 8010a16:	370c      	adds	r7, #12
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1e:	4770      	bx	lr
 8010a20:	3c8efa35 	.word	0x3c8efa35

08010a24 <scaleRangef>:
    long int a = ((long int) destMax - (long int) destMin) * ((long int) x - (long int) srcMin);
    long int b = (long int) srcMax - (long int) srcMin;
    return ((a / b) + destMin);
}

float scaleRangef(float x, float srcMin, float srcMax, float destMin, float destMax) {
 8010a24:	b480      	push	{r7}
 8010a26:	b089      	sub	sp, #36	; 0x24
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	ed87 0a05 	vstr	s0, [r7, #20]
 8010a2e:	edc7 0a04 	vstr	s1, [r7, #16]
 8010a32:	ed87 1a03 	vstr	s2, [r7, #12]
 8010a36:	edc7 1a02 	vstr	s3, [r7, #8]
 8010a3a:	ed87 2a01 	vstr	s4, [r7, #4]
    float a = (destMax - destMin) * (x - srcMin);
 8010a3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8010a42:	edd7 7a02 	vldr	s15, [r7, #8]
 8010a46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010a4a:	edd7 6a05 	vldr	s13, [r7, #20]
 8010a4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8010a52:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a5a:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = srcMax - srcMin;
 8010a5e:	ed97 7a03 	vldr	s14, [r7, #12]
 8010a62:	edd7 7a04 	vldr	s15, [r7, #16]
 8010a66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010a6a:	edc7 7a06 	vstr	s15, [r7, #24]
    return ((a / b) + destMin);
 8010a6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010a72:	edd7 7a06 	vldr	s15, [r7, #24]
 8010a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010a7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8010a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8010a82:	eeb0 0a67 	vmov.f32	s0, s15
 8010a86:	3724      	adds	r7, #36	; 0x24
 8010a88:	46bd      	mov	sp, r7
 8010a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8e:	4770      	bx	lr

08010a90 <buildRotationMatrix>:
        dest->Z = src->Z / length;
    }
}

void buildRotationMatrix(fp_angles_t *delta, float matrix[3][3])
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b08c      	sub	sp, #48	; 0x30
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
 8010a98:	6039      	str	r1, [r7, #0]
    float cosx, sinx, cosy, siny, cosz, sinz;
    float coszcosx, sinzcosx, coszsinx, sinzsinx;

    cosx = cos_approx(delta->angles.roll);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	edd3 7a00 	vldr	s15, [r3]
 8010aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8010aa4:	f7ff fd76 	bl	8010594 <cos_approx>
 8010aa8:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
    sinx = sin_approx(delta->angles.roll);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	edd3 7a00 	vldr	s15, [r3]
 8010ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8010ab6:	f7ff fcc1 	bl	801043c <sin_approx>
 8010aba:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    cosy = cos_approx(delta->angles.pitch);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	edd3 7a01 	vldr	s15, [r3, #4]
 8010ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8010ac8:	f7ff fd64 	bl	8010594 <cos_approx>
 8010acc:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    siny = sin_approx(delta->angles.pitch);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	edd3 7a01 	vldr	s15, [r3, #4]
 8010ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8010ada:	f7ff fcaf 	bl	801043c <sin_approx>
 8010ade:	ed87 0a08 	vstr	s0, [r7, #32]
    cosz = cos_approx(delta->angles.yaw);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	edd3 7a02 	vldr	s15, [r3, #8]
 8010ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8010aec:	f7ff fd52 	bl	8010594 <cos_approx>
 8010af0:	ed87 0a07 	vstr	s0, [r7, #28]
    sinz = sin_approx(delta->angles.yaw);
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	edd3 7a02 	vldr	s15, [r3, #8]
 8010afa:	eeb0 0a67 	vmov.f32	s0, s15
 8010afe:	f7ff fc9d 	bl	801043c <sin_approx>
 8010b02:	ed87 0a06 	vstr	s0, [r7, #24]

    coszcosx = cosz * cosx;
 8010b06:	ed97 7a07 	vldr	s14, [r7, #28]
 8010b0a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b12:	edc7 7a05 	vstr	s15, [r7, #20]
    sinzcosx = sinz * cosx;
 8010b16:	ed97 7a06 	vldr	s14, [r7, #24]
 8010b1a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b22:	edc7 7a04 	vstr	s15, [r7, #16]
    coszsinx = sinx * cosz;
 8010b26:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8010b2a:	edd7 7a07 	vldr	s15, [r7, #28]
 8010b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b32:	edc7 7a03 	vstr	s15, [r7, #12]
    sinzsinx = sinx * sinz;
 8010b36:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8010b3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8010b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b42:	edc7 7a02 	vstr	s15, [r7, #8]

    matrix[0][X] = cosz * cosy;
 8010b46:	ed97 7a07 	vldr	s14, [r7, #28]
 8010b4a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	edc3 7a00 	vstr	s15, [r3]
    matrix[0][Y] = -cosy * sinz;
 8010b58:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010b5c:	eeb1 7a67 	vneg.f32	s14, s15
 8010b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8010b64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[0][Z] = siny;
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	6a3a      	ldr	r2, [r7, #32]
 8010b72:	609a      	str	r2, [r3, #8]
    matrix[1][X] = sinzcosx + (coszsinx * siny);
 8010b74:	ed97 7a03 	vldr	s14, [r7, #12]
 8010b78:	edd7 7a08 	vldr	s15, [r7, #32]
 8010b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	330c      	adds	r3, #12
 8010b84:	edd7 7a04 	vldr	s15, [r7, #16]
 8010b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010b8c:	edc3 7a00 	vstr	s15, [r3]
    matrix[1][Y] = coszcosx - (sinzsinx * siny);
 8010b90:	ed97 7a02 	vldr	s14, [r7, #8]
 8010b94:	edd7 7a08 	vldr	s15, [r7, #32]
 8010b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	330c      	adds	r3, #12
 8010ba0:	ed97 7a05 	vldr	s14, [r7, #20]
 8010ba4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010ba8:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[1][Z] = -sinx * cosy;
 8010bac:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8010bb0:	eeb1 7a67 	vneg.f32	s14, s15
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	330c      	adds	r3, #12
 8010bb8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010bc0:	edc3 7a02 	vstr	s15, [r3, #8]
    matrix[2][X] = (sinzsinx) - (coszcosx * siny);
 8010bc4:	ed97 7a05 	vldr	s14, [r7, #20]
 8010bc8:	edd7 7a08 	vldr	s15, [r7, #32]
 8010bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	3318      	adds	r3, #24
 8010bd4:	ed97 7a02 	vldr	s14, [r7, #8]
 8010bd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010bdc:	edc3 7a00 	vstr	s15, [r3]
    matrix[2][Y] = (coszsinx) + (sinzcosx * siny);
 8010be0:	ed97 7a04 	vldr	s14, [r7, #16]
 8010be4:	edd7 7a08 	vldr	s15, [r7, #32]
 8010be8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	3318      	adds	r3, #24
 8010bf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8010bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010bf8:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[2][Z] = cosy * cosx;
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	3318      	adds	r3, #24
 8010c00:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8010c04:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010c0c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8010c10:	bf00      	nop
 8010c12:	3730      	adds	r7, #48	; 0x30
 8010c14:	46bd      	mov	sp, r7
 8010c16:	bd80      	pop	{r7, pc}

08010c18 <quickMedianFilter3>:
// http://ndevilla.free.fr/median/median.pdf
#define QMF_SORT(type,a,b) { if ((a)>(b)) QMF_SWAP(type, (a),(b)); }
#define QMF_SWAP(type,a,b) { type temp=(a);(a)=(b);(b)=temp; }

int32_t quickMedianFilter3(int32_t * v)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b088      	sub	sp, #32
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	6078      	str	r0, [r7, #4]
    int32_t p[3];
    memcpy(p, v, sizeof(p));
 8010c20:	f107 0308 	add.w	r3, r7, #8
 8010c24:	220c      	movs	r2, #12
 8010c26:	6879      	ldr	r1, [r7, #4]
 8010c28:	4618      	mov	r0, r3
 8010c2a:	f009 f847 	bl	8019cbc <memcpy>

    QMF_SORT(int32_t, p[0], p[1]); QMF_SORT(int32_t, p[1], p[2]); QMF_SORT(int32_t, p[0], p[1]) ;
 8010c2e:	68ba      	ldr	r2, [r7, #8]
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	429a      	cmp	r2, r3
 8010c34:	dd05      	ble.n	8010c42 <quickMedianFilter3+0x2a>
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	61fb      	str	r3, [r7, #28]
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	60bb      	str	r3, [r7, #8]
 8010c3e:	69fb      	ldr	r3, [r7, #28]
 8010c40:	60fb      	str	r3, [r7, #12]
 8010c42:	68fa      	ldr	r2, [r7, #12]
 8010c44:	693b      	ldr	r3, [r7, #16]
 8010c46:	429a      	cmp	r2, r3
 8010c48:	dd05      	ble.n	8010c56 <quickMedianFilter3+0x3e>
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	61bb      	str	r3, [r7, #24]
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	60fb      	str	r3, [r7, #12]
 8010c52:	69bb      	ldr	r3, [r7, #24]
 8010c54:	613b      	str	r3, [r7, #16]
 8010c56:	68ba      	ldr	r2, [r7, #8]
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	dd05      	ble.n	8010c6a <quickMedianFilter3+0x52>
 8010c5e:	68bb      	ldr	r3, [r7, #8]
 8010c60:	617b      	str	r3, [r7, #20]
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	60bb      	str	r3, [r7, #8]
 8010c66:	697b      	ldr	r3, [r7, #20]
 8010c68:	60fb      	str	r3, [r7, #12]
    return p[1];
 8010c6a:	68fb      	ldr	r3, [r7, #12]
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3720      	adds	r7, #32
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}

08010c74 <sensorCalibrationResetState>:
 * Sensor offset calculation code based on Freescale's AN4246
 * Initial implementation by @HaukeRa
 * Modified to be re-usable by @DigitalEntity
 */
void sensorCalibrationResetState(sensorCalibrationState_t * state)
{
 8010c74:	b480      	push	{r7}
 8010c76:	b085      	sub	sp, #20
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++){
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	60fb      	str	r3, [r7, #12]
 8010c80:	e01d      	b.n	8010cbe <sensorCalibrationResetState+0x4a>
        for (int j = 0; j < 4; j++){
 8010c82:	2300      	movs	r3, #0
 8010c84:	60bb      	str	r3, [r7, #8]
 8010c86:	e00d      	b.n	8010ca4 <sensorCalibrationResetState+0x30>
            state->XtX[i][j] = 0;
 8010c88:	687a      	ldr	r2, [r7, #4]
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	0099      	lsls	r1, r3, #2
 8010c8e:	68bb      	ldr	r3, [r7, #8]
 8010c90:	440b      	add	r3, r1
 8010c92:	3304      	adds	r3, #4
 8010c94:	009b      	lsls	r3, r3, #2
 8010c96:	4413      	add	r3, r2
 8010c98:	f04f 0200 	mov.w	r2, #0
 8010c9c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 4; j++){
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	60bb      	str	r3, [r7, #8]
 8010ca4:	68bb      	ldr	r3, [r7, #8]
 8010ca6:	2b03      	cmp	r3, #3
 8010ca8:	ddee      	ble.n	8010c88 <sensorCalibrationResetState+0x14>
        }

        state->XtY[i] = 0;
 8010caa:	687a      	ldr	r2, [r7, #4]
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	009b      	lsls	r3, r3, #2
 8010cb0:	4413      	add	r3, r2
 8010cb2:	f04f 0200 	mov.w	r2, #0
 8010cb6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++){
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	3301      	adds	r3, #1
 8010cbc:	60fb      	str	r3, [r7, #12]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	2b03      	cmp	r3, #3
 8010cc2:	ddde      	ble.n	8010c82 <sensorCalibrationResetState+0xe>
    }
}
 8010cc4:	bf00      	nop
 8010cc6:	bf00      	nop
 8010cc8:	3714      	adds	r7, #20
 8010cca:	46bd      	mov	sp, r7
 8010ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd0:	4770      	bx	lr

08010cd2 <sensorCalibrationPushSampleForOffsetCalculation>:

void sensorCalibrationPushSampleForOffsetCalculation(sensorCalibrationState_t * state, int32_t sample[3])
{
 8010cd2:	b480      	push	{r7}
 8010cd4:	b085      	sub	sp, #20
 8010cd6:	af00      	add	r7, sp, #0
 8010cd8:	6078      	str	r0, [r7, #4]
 8010cda:	6039      	str	r1, [r7, #0]
    state->XtX[0][0] += (float)sample[0] * sample[0];
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	ed93 7a04 	vldr	s14, [r3, #16]
 8010ce2:	683b      	ldr	r3, [r7, #0]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	ee07 3a90 	vmov	s15, r3
 8010cea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010cee:	683b      	ldr	r3, [r7, #0]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	ee07 3a90 	vmov	s15, r3
 8010cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010cfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	edc3 7a04 	vstr	s15, [r3, #16]
    state->XtX[0][1] += (float)sample[0] * sample[1];
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	ed93 7a05 	vldr	s14, [r3, #20]
 8010d0e:	683b      	ldr	r3, [r7, #0]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	ee07 3a90 	vmov	s15, r3
 8010d16:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d1a:	683b      	ldr	r3, [r7, #0]
 8010d1c:	3304      	adds	r3, #4
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	ee07 3a90 	vmov	s15, r3
 8010d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	edc3 7a05 	vstr	s15, [r3, #20]
    state->XtX[0][2] += (float)sample[0] * sample[2];
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	ed93 7a06 	vldr	s14, [r3, #24]
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	ee07 3a90 	vmov	s15, r3
 8010d44:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	3308      	adds	r3, #8
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	ee07 3a90 	vmov	s15, r3
 8010d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	edc3 7a06 	vstr	s15, [r3, #24]
    state->XtX[0][3] += (float)sample[0];
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	ed93 7a07 	vldr	s14, [r3, #28]
 8010d6a:	683b      	ldr	r3, [r7, #0]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	ee07 3a90 	vmov	s15, r3
 8010d72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	edc3 7a07 	vstr	s15, [r3, #28]

    state->XtX[1][0] += (float)sample[1] * sample[0];
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	ed93 7a08 	vldr	s14, [r3, #32]
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	3304      	adds	r3, #4
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	ee07 3a90 	vmov	s15, r3
 8010d90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	ee07 3a90 	vmov	s15, r3
 8010d9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010da0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	edc3 7a08 	vstr	s15, [r3, #32]
    state->XtX[1][1] += (float)sample[1] * sample[1];
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8010db4:	683b      	ldr	r3, [r7, #0]
 8010db6:	3304      	adds	r3, #4
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	ee07 3a90 	vmov	s15, r3
 8010dbe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	3304      	adds	r3, #4
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	ee07 3a90 	vmov	s15, r3
 8010dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    state->XtX[1][2] += (float)sample[1] * sample[2];
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	3304      	adds	r3, #4
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	ee07 3a90 	vmov	s15, r3
 8010dee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	3308      	adds	r3, #8
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	ee07 3a90 	vmov	s15, r3
 8010dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    state->XtX[1][3] += (float)sample[1];
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	3304      	adds	r3, #4
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	ee07 3a90 	vmov	s15, r3
 8010e1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    state->XtX[2][0] += (float)sample[2] * sample[0];
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8010e32:	683b      	ldr	r3, [r7, #0]
 8010e34:	3308      	adds	r3, #8
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	ee07 3a90 	vmov	s15, r3
 8010e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	ee07 3a90 	vmov	s15, r3
 8010e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    state->XtX[2][1] += (float)sample[2] * sample[1];
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	3308      	adds	r3, #8
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	ee07 3a90 	vmov	s15, r3
 8010e6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	3304      	adds	r3, #4
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	ee07 3a90 	vmov	s15, r3
 8010e78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    state->XtX[2][2] += (float)sample[2] * sample[2];
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	3308      	adds	r3, #8
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	ee07 3a90 	vmov	s15, r3
 8010e9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	3308      	adds	r3, #8
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	ee07 3a90 	vmov	s15, r3
 8010ea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010eb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    state->XtX[2][3] += (float)sample[2];
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8010ec0:	683b      	ldr	r3, [r7, #0]
 8010ec2:	3308      	adds	r3, #8
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	ee07 3a90 	vmov	s15, r3
 8010eca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ece:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    state->XtX[3][0] += (float)sample[0];
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	ee07 3a90 	vmov	s15, r3
 8010ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    state->XtX[3][1] += (float)sample[1];
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	3304      	adds	r3, #4
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	ee07 3a90 	vmov	s15, r3
 8010f04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    state->XtX[3][2] += (float)sample[2];
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	3308      	adds	r3, #8
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	ee07 3a90 	vmov	s15, r3
 8010f22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    state->XtX[3][3] += 1;
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8010f36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010f3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    float squareSum = ((float)sample[0] * sample[0]) + ((float)sample[1] * sample[1]) + ((float)sample[2] * sample[2]);
 8010f44:	683b      	ldr	r3, [r7, #0]
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	ee07 3a90 	vmov	s15, r3
 8010f4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010f50:	683b      	ldr	r3, [r7, #0]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	ee07 3a90 	vmov	s15, r3
 8010f58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010f60:	683b      	ldr	r3, [r7, #0]
 8010f62:	3304      	adds	r3, #4
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	ee07 3a90 	vmov	s15, r3
 8010f6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010f6e:	683b      	ldr	r3, [r7, #0]
 8010f70:	3304      	adds	r3, #4
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	ee07 3a90 	vmov	s15, r3
 8010f78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010f80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	3308      	adds	r3, #8
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	ee07 3a90 	vmov	s15, r3
 8010f8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	3308      	adds	r3, #8
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	ee07 3a90 	vmov	s15, r3
 8010f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010fa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010fa8:	edc7 7a03 	vstr	s15, [r7, #12]
    state->XtY[0] += sample[0] * squareSum;
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	ed93 7a00 	vldr	s14, [r3]
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	ee07 3a90 	vmov	s15, r3
 8010fba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010fbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8010fc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010fc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[1] += sample[1] * squareSum;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	ed93 7a01 	vldr	s14, [r3, #4]
 8010fd6:	683b      	ldr	r3, [r7, #0]
 8010fd8:	3304      	adds	r3, #4
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	ee07 3a90 	vmov	s15, r3
 8010fe0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010fe4:	edd7 7a03 	vldr	s15, [r7, #12]
 8010fe8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	edc3 7a01 	vstr	s15, [r3, #4]
    state->XtY[2] += sample[2] * squareSum;
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	ed93 7a02 	vldr	s14, [r3, #8]
 8010ffc:	683b      	ldr	r3, [r7, #0]
 8010ffe:	3308      	adds	r3, #8
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	ee07 3a90 	vmov	s15, r3
 8011006:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801100a:	edd7 7a03 	vldr	s15, [r7, #12]
 801100e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	edc3 7a02 	vstr	s15, [r3, #8]
    state->XtY[3] += squareSum;
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	ed93 7a03 	vldr	s14, [r3, #12]
 8011022:	edd7 7a03 	vldr	s15, [r7, #12]
 8011026:	ee77 7a27 	vadd.f32	s15, s14, s15
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8011030:	bf00      	nop
 8011032:	3714      	adds	r7, #20
 8011034:	46bd      	mov	sp, r7
 8011036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801103a:	4770      	bx	lr

0801103c <sensorCalibrationPushSampleForScaleCalculation>:

void sensorCalibrationPushSampleForScaleCalculation(sensorCalibrationState_t * state, int axis, int32_t sample[3], int target)
{
 801103c:	b480      	push	{r7}
 801103e:	b087      	sub	sp, #28
 8011040:	af00      	add	r7, sp, #0
 8011042:	60f8      	str	r0, [r7, #12]
 8011044:	60b9      	str	r1, [r7, #8]
 8011046:	607a      	str	r2, [r7, #4]
 8011048:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 3; i++) {
 801104a:	2300      	movs	r3, #0
 801104c:	617b      	str	r3, [r7, #20]
 801104e:	e042      	b.n	80110d6 <sensorCalibrationPushSampleForScaleCalculation+0x9a>
        float scaledSample = (float)sample[i] / (float)target;
 8011050:	697b      	ldr	r3, [r7, #20]
 8011052:	009b      	lsls	r3, r3, #2
 8011054:	687a      	ldr	r2, [r7, #4]
 8011056:	4413      	add	r3, r2
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	ee07 3a90 	vmov	s15, r3
 801105e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	ee07 3a90 	vmov	s15, r3
 8011068:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801106c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011070:	edc7 7a04 	vstr	s15, [r7, #16]
        state->XtX[axis][i] += scaledSample * scaledSample;
 8011074:	68fa      	ldr	r2, [r7, #12]
 8011076:	68bb      	ldr	r3, [r7, #8]
 8011078:	0099      	lsls	r1, r3, #2
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	440b      	add	r3, r1
 801107e:	3304      	adds	r3, #4
 8011080:	009b      	lsls	r3, r3, #2
 8011082:	4413      	add	r3, r2
 8011084:	ed93 7a00 	vldr	s14, [r3]
 8011088:	edd7 7a04 	vldr	s15, [r7, #16]
 801108c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011090:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011094:	68fa      	ldr	r2, [r7, #12]
 8011096:	68bb      	ldr	r3, [r7, #8]
 8011098:	0099      	lsls	r1, r3, #2
 801109a:	697b      	ldr	r3, [r7, #20]
 801109c:	440b      	add	r3, r1
 801109e:	3304      	adds	r3, #4
 80110a0:	009b      	lsls	r3, r3, #2
 80110a2:	4413      	add	r3, r2
 80110a4:	edc3 7a00 	vstr	s15, [r3]
        state->XtX[3][i] += scaledSample * scaledSample;
 80110a8:	68fa      	ldr	r2, [r7, #12]
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	3310      	adds	r3, #16
 80110ae:	009b      	lsls	r3, r3, #2
 80110b0:	4413      	add	r3, r2
 80110b2:	ed93 7a00 	vldr	s14, [r3]
 80110b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80110ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80110be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80110c2:	68fa      	ldr	r2, [r7, #12]
 80110c4:	697b      	ldr	r3, [r7, #20]
 80110c6:	3310      	adds	r3, #16
 80110c8:	009b      	lsls	r3, r3, #2
 80110ca:	4413      	add	r3, r2
 80110cc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 80110d0:	697b      	ldr	r3, [r7, #20]
 80110d2:	3301      	adds	r3, #1
 80110d4:	617b      	str	r3, [r7, #20]
 80110d6:	697b      	ldr	r3, [r7, #20]
 80110d8:	2b02      	cmp	r3, #2
 80110da:	ddb9      	ble.n	8011050 <sensorCalibrationPushSampleForScaleCalculation+0x14>
    }

    state->XtX[axis][3] += 1;
 80110dc:	68fa      	ldr	r2, [r7, #12]
 80110de:	68bb      	ldr	r3, [r7, #8]
 80110e0:	011b      	lsls	r3, r3, #4
 80110e2:	4413      	add	r3, r2
 80110e4:	331c      	adds	r3, #28
 80110e6:	edd3 7a00 	vldr	s15, [r3]
 80110ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80110ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80110f2:	68fa      	ldr	r2, [r7, #12]
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	011b      	lsls	r3, r3, #4
 80110f8:	4413      	add	r3, r2
 80110fa:	331c      	adds	r3, #28
 80110fc:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[axis] += 1;
 8011100:	68fa      	ldr	r2, [r7, #12]
 8011102:	68bb      	ldr	r3, [r7, #8]
 8011104:	009b      	lsls	r3, r3, #2
 8011106:	4413      	add	r3, r2
 8011108:	edd3 7a00 	vldr	s15, [r3]
 801110c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011110:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011114:	68fa      	ldr	r2, [r7, #12]
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	009b      	lsls	r3, r3, #2
 801111a:	4413      	add	r3, r2
 801111c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[3] += 1;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	edd3 7a03 	vldr	s15, [r3, #12]
 8011126:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801112a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8011134:	bf00      	nop
 8011136:	371c      	adds	r7, #28
 8011138:	46bd      	mov	sp, r7
 801113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113e:	4770      	bx	lr

08011140 <sensorCalibration_gaussLR>:

static void sensorCalibration_gaussLR(float mat[4][4]) {
 8011140:	b480      	push	{r7}
 8011142:	b087      	sub	sp, #28
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
    uint8_t n = 4;
 8011148:	2304      	movs	r3, #4
 801114a:	72fb      	strb	r3, [r7, #11]
    int i, j, k;
    for (i = 0; i < 4; i++) {
 801114c:	2300      	movs	r3, #0
 801114e:	617b      	str	r3, [r7, #20]
 8011150:	e097      	b.n	8011282 <sensorCalibration_gaussLR+0x142>
        // Determine R
        for (j = i; j < 4; j++) {
 8011152:	697b      	ldr	r3, [r7, #20]
 8011154:	613b      	str	r3, [r7, #16]
 8011156:	e034      	b.n	80111c2 <sensorCalibration_gaussLR+0x82>
            for (k = 0; k < i; k++) {
 8011158:	2300      	movs	r3, #0
 801115a:	60fb      	str	r3, [r7, #12]
 801115c:	e02a      	b.n	80111b4 <sensorCalibration_gaussLR+0x74>
                mat[i][j] -= mat[i][k] * mat[k][j];
 801115e:	697b      	ldr	r3, [r7, #20]
 8011160:	011b      	lsls	r3, r3, #4
 8011162:	687a      	ldr	r2, [r7, #4]
 8011164:	441a      	add	r2, r3
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	009b      	lsls	r3, r3, #2
 801116a:	4413      	add	r3, r2
 801116c:	ed93 7a00 	vldr	s14, [r3]
 8011170:	697b      	ldr	r3, [r7, #20]
 8011172:	011b      	lsls	r3, r3, #4
 8011174:	687a      	ldr	r2, [r7, #4]
 8011176:	441a      	add	r2, r3
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	009b      	lsls	r3, r3, #2
 801117c:	4413      	add	r3, r2
 801117e:	edd3 6a00 	vldr	s13, [r3]
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	011b      	lsls	r3, r3, #4
 8011186:	687a      	ldr	r2, [r7, #4]
 8011188:	441a      	add	r2, r3
 801118a:	693b      	ldr	r3, [r7, #16]
 801118c:	009b      	lsls	r3, r3, #2
 801118e:	4413      	add	r3, r2
 8011190:	edd3 7a00 	vldr	s15, [r3]
 8011194:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	011b      	lsls	r3, r3, #4
 801119c:	687a      	ldr	r2, [r7, #4]
 801119e:	441a      	add	r2, r3
 80111a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80111a4:	693b      	ldr	r3, [r7, #16]
 80111a6:	009b      	lsls	r3, r3, #2
 80111a8:	4413      	add	r3, r2
 80111aa:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	3301      	adds	r3, #1
 80111b2:	60fb      	str	r3, [r7, #12]
 80111b4:	68fa      	ldr	r2, [r7, #12]
 80111b6:	697b      	ldr	r3, [r7, #20]
 80111b8:	429a      	cmp	r2, r3
 80111ba:	dbd0      	blt.n	801115e <sensorCalibration_gaussLR+0x1e>
        for (j = i; j < 4; j++) {
 80111bc:	693b      	ldr	r3, [r7, #16]
 80111be:	3301      	adds	r3, #1
 80111c0:	613b      	str	r3, [r7, #16]
 80111c2:	693b      	ldr	r3, [r7, #16]
 80111c4:	2b03      	cmp	r3, #3
 80111c6:	ddc7      	ble.n	8011158 <sensorCalibration_gaussLR+0x18>
            }
        }
        // Determine L
        for (j = i + 1; j < n; j++) {
 80111c8:	697b      	ldr	r3, [r7, #20]
 80111ca:	3301      	adds	r3, #1
 80111cc:	613b      	str	r3, [r7, #16]
 80111ce:	e051      	b.n	8011274 <sensorCalibration_gaussLR+0x134>
            for (k = 0; k < i; k++) {
 80111d0:	2300      	movs	r3, #0
 80111d2:	60fb      	str	r3, [r7, #12]
 80111d4:	e02a      	b.n	801122c <sensorCalibration_gaussLR+0xec>
                mat[j][i] -= mat[j][k] * mat[k][i];
 80111d6:	693b      	ldr	r3, [r7, #16]
 80111d8:	011b      	lsls	r3, r3, #4
 80111da:	687a      	ldr	r2, [r7, #4]
 80111dc:	441a      	add	r2, r3
 80111de:	697b      	ldr	r3, [r7, #20]
 80111e0:	009b      	lsls	r3, r3, #2
 80111e2:	4413      	add	r3, r2
 80111e4:	ed93 7a00 	vldr	s14, [r3]
 80111e8:	693b      	ldr	r3, [r7, #16]
 80111ea:	011b      	lsls	r3, r3, #4
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	441a      	add	r2, r3
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	009b      	lsls	r3, r3, #2
 80111f4:	4413      	add	r3, r2
 80111f6:	edd3 6a00 	vldr	s13, [r3]
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	011b      	lsls	r3, r3, #4
 80111fe:	687a      	ldr	r2, [r7, #4]
 8011200:	441a      	add	r2, r3
 8011202:	697b      	ldr	r3, [r7, #20]
 8011204:	009b      	lsls	r3, r3, #2
 8011206:	4413      	add	r3, r2
 8011208:	edd3 7a00 	vldr	s15, [r3]
 801120c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011210:	693b      	ldr	r3, [r7, #16]
 8011212:	011b      	lsls	r3, r3, #4
 8011214:	687a      	ldr	r2, [r7, #4]
 8011216:	441a      	add	r2, r3
 8011218:	ee77 7a67 	vsub.f32	s15, s14, s15
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	009b      	lsls	r3, r3, #2
 8011220:	4413      	add	r3, r2
 8011222:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	3301      	adds	r3, #1
 801122a:	60fb      	str	r3, [r7, #12]
 801122c:	68fa      	ldr	r2, [r7, #12]
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	429a      	cmp	r2, r3
 8011232:	dbd0      	blt.n	80111d6 <sensorCalibration_gaussLR+0x96>
            }
            mat[j][i] /= mat[i][i];
 8011234:	693b      	ldr	r3, [r7, #16]
 8011236:	011b      	lsls	r3, r3, #4
 8011238:	687a      	ldr	r2, [r7, #4]
 801123a:	441a      	add	r2, r3
 801123c:	697b      	ldr	r3, [r7, #20]
 801123e:	009b      	lsls	r3, r3, #2
 8011240:	4413      	add	r3, r2
 8011242:	edd3 6a00 	vldr	s13, [r3]
 8011246:	697b      	ldr	r3, [r7, #20]
 8011248:	011b      	lsls	r3, r3, #4
 801124a:	687a      	ldr	r2, [r7, #4]
 801124c:	441a      	add	r2, r3
 801124e:	697b      	ldr	r3, [r7, #20]
 8011250:	009b      	lsls	r3, r3, #2
 8011252:	4413      	add	r3, r2
 8011254:	ed93 7a00 	vldr	s14, [r3]
 8011258:	693b      	ldr	r3, [r7, #16]
 801125a:	011b      	lsls	r3, r3, #4
 801125c:	687a      	ldr	r2, [r7, #4]
 801125e:	441a      	add	r2, r3
 8011260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011264:	697b      	ldr	r3, [r7, #20]
 8011266:	009b      	lsls	r3, r3, #2
 8011268:	4413      	add	r3, r2
 801126a:	edc3 7a00 	vstr	s15, [r3]
        for (j = i + 1; j < n; j++) {
 801126e:	693b      	ldr	r3, [r7, #16]
 8011270:	3301      	adds	r3, #1
 8011272:	613b      	str	r3, [r7, #16]
 8011274:	7afb      	ldrb	r3, [r7, #11]
 8011276:	693a      	ldr	r2, [r7, #16]
 8011278:	429a      	cmp	r2, r3
 801127a:	dba9      	blt.n	80111d0 <sensorCalibration_gaussLR+0x90>
    for (i = 0; i < 4; i++) {
 801127c:	697b      	ldr	r3, [r7, #20]
 801127e:	3301      	adds	r3, #1
 8011280:	617b      	str	r3, [r7, #20]
 8011282:	697b      	ldr	r3, [r7, #20]
 8011284:	2b03      	cmp	r3, #3
 8011286:	f77f af64 	ble.w	8011152 <sensorCalibration_gaussLR+0x12>
        }
    }
}
 801128a:	bf00      	nop
 801128c:	bf00      	nop
 801128e:	371c      	adds	r7, #28
 8011290:	46bd      	mov	sp, r7
 8011292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011296:	4770      	bx	lr

08011298 <sensorCalibration_ForwardSubstitution>:

void sensorCalibration_ForwardSubstitution(float LR[4][4], float y[4], float b[4]) {
 8011298:	b480      	push	{r7}
 801129a:	b087      	sub	sp, #28
 801129c:	af00      	add	r7, sp, #0
 801129e:	60f8      	str	r0, [r7, #12]
 80112a0:	60b9      	str	r1, [r7, #8]
 80112a2:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 0; i < 4; ++i) {
 80112a4:	2300      	movs	r3, #0
 80112a6:	617b      	str	r3, [r7, #20]
 80112a8:	e035      	b.n	8011316 <sensorCalibration_ForwardSubstitution+0x7e>
        y[i] = b[i];
 80112aa:	697b      	ldr	r3, [r7, #20]
 80112ac:	009b      	lsls	r3, r3, #2
 80112ae:	687a      	ldr	r2, [r7, #4]
 80112b0:	441a      	add	r2, r3
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	009b      	lsls	r3, r3, #2
 80112b6:	68b9      	ldr	r1, [r7, #8]
 80112b8:	440b      	add	r3, r1
 80112ba:	6812      	ldr	r2, [r2, #0]
 80112bc:	601a      	str	r2, [r3, #0]
        for (k = 0; k < i; ++k) {
 80112be:	2300      	movs	r3, #0
 80112c0:	613b      	str	r3, [r7, #16]
 80112c2:	e021      	b.n	8011308 <sensorCalibration_ForwardSubstitution+0x70>
            y[i] -= LR[i][k] * y[k];
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	68ba      	ldr	r2, [r7, #8]
 80112ca:	4413      	add	r3, r2
 80112cc:	ed93 7a00 	vldr	s14, [r3]
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	011b      	lsls	r3, r3, #4
 80112d4:	68fa      	ldr	r2, [r7, #12]
 80112d6:	441a      	add	r2, r3
 80112d8:	693b      	ldr	r3, [r7, #16]
 80112da:	009b      	lsls	r3, r3, #2
 80112dc:	4413      	add	r3, r2
 80112de:	edd3 6a00 	vldr	s13, [r3]
 80112e2:	693b      	ldr	r3, [r7, #16]
 80112e4:	009b      	lsls	r3, r3, #2
 80112e6:	68ba      	ldr	r2, [r7, #8]
 80112e8:	4413      	add	r3, r2
 80112ea:	edd3 7a00 	vldr	s15, [r3]
 80112ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80112f2:	697b      	ldr	r3, [r7, #20]
 80112f4:	009b      	lsls	r3, r3, #2
 80112f6:	68ba      	ldr	r2, [r7, #8]
 80112f8:	4413      	add	r3, r2
 80112fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80112fe:	edc3 7a00 	vstr	s15, [r3]
        for (k = 0; k < i; ++k) {
 8011302:	693b      	ldr	r3, [r7, #16]
 8011304:	3301      	adds	r3, #1
 8011306:	613b      	str	r3, [r7, #16]
 8011308:	693a      	ldr	r2, [r7, #16]
 801130a:	697b      	ldr	r3, [r7, #20]
 801130c:	429a      	cmp	r2, r3
 801130e:	dbd9      	blt.n	80112c4 <sensorCalibration_ForwardSubstitution+0x2c>
    for (i = 0; i < 4; ++i) {
 8011310:	697b      	ldr	r3, [r7, #20]
 8011312:	3301      	adds	r3, #1
 8011314:	617b      	str	r3, [r7, #20]
 8011316:	697b      	ldr	r3, [r7, #20]
 8011318:	2b03      	cmp	r3, #3
 801131a:	ddc6      	ble.n	80112aa <sensorCalibration_ForwardSubstitution+0x12>
        }
        //y[i] /= MAT_ELEM_AT(LR,i,i); //Do not use, LR(i,i) is 1 anyways and not stored in this matrix
    }
}
 801131c:	bf00      	nop
 801131e:	bf00      	nop
 8011320:	371c      	adds	r7, #28
 8011322:	46bd      	mov	sp, r7
 8011324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011328:	4770      	bx	lr

0801132a <sensorCalibration_BackwardSubstitution>:

void sensorCalibration_BackwardSubstitution(float LR[4][4], float x[4], float y[4]) {
 801132a:	b480      	push	{r7}
 801132c:	b087      	sub	sp, #28
 801132e:	af00      	add	r7, sp, #0
 8011330:	60f8      	str	r0, [r7, #12]
 8011332:	60b9      	str	r1, [r7, #8]
 8011334:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 3 ; i >= 0; --i) {
 8011336:	2303      	movs	r3, #3
 8011338:	617b      	str	r3, [r7, #20]
 801133a:	e04c      	b.n	80113d6 <sensorCalibration_BackwardSubstitution+0xac>
        x[i] = y[i];
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	009b      	lsls	r3, r3, #2
 8011340:	687a      	ldr	r2, [r7, #4]
 8011342:	441a      	add	r2, r3
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	009b      	lsls	r3, r3, #2
 8011348:	68b9      	ldr	r1, [r7, #8]
 801134a:	440b      	add	r3, r1
 801134c:	6812      	ldr	r2, [r2, #0]
 801134e:	601a      	str	r2, [r3, #0]
        for (k = i + 1; k < 4; ++k) {
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	3301      	adds	r3, #1
 8011354:	613b      	str	r3, [r7, #16]
 8011356:	e021      	b.n	801139c <sensorCalibration_BackwardSubstitution+0x72>
            x[i] -= LR[i][k] * x[k];
 8011358:	697b      	ldr	r3, [r7, #20]
 801135a:	009b      	lsls	r3, r3, #2
 801135c:	68ba      	ldr	r2, [r7, #8]
 801135e:	4413      	add	r3, r2
 8011360:	ed93 7a00 	vldr	s14, [r3]
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	011b      	lsls	r3, r3, #4
 8011368:	68fa      	ldr	r2, [r7, #12]
 801136a:	441a      	add	r2, r3
 801136c:	693b      	ldr	r3, [r7, #16]
 801136e:	009b      	lsls	r3, r3, #2
 8011370:	4413      	add	r3, r2
 8011372:	edd3 6a00 	vldr	s13, [r3]
 8011376:	693b      	ldr	r3, [r7, #16]
 8011378:	009b      	lsls	r3, r3, #2
 801137a:	68ba      	ldr	r2, [r7, #8]
 801137c:	4413      	add	r3, r2
 801137e:	edd3 7a00 	vldr	s15, [r3]
 8011382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	009b      	lsls	r3, r3, #2
 801138a:	68ba      	ldr	r2, [r7, #8]
 801138c:	4413      	add	r3, r2
 801138e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011392:	edc3 7a00 	vstr	s15, [r3]
        for (k = i + 1; k < 4; ++k) {
 8011396:	693b      	ldr	r3, [r7, #16]
 8011398:	3301      	adds	r3, #1
 801139a:	613b      	str	r3, [r7, #16]
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	2b03      	cmp	r3, #3
 80113a0:	ddda      	ble.n	8011358 <sensorCalibration_BackwardSubstitution+0x2e>
        }
        x[i] /= LR[i][i];
 80113a2:	697b      	ldr	r3, [r7, #20]
 80113a4:	009b      	lsls	r3, r3, #2
 80113a6:	68ba      	ldr	r2, [r7, #8]
 80113a8:	4413      	add	r3, r2
 80113aa:	edd3 6a00 	vldr	s13, [r3]
 80113ae:	697b      	ldr	r3, [r7, #20]
 80113b0:	011b      	lsls	r3, r3, #4
 80113b2:	68fa      	ldr	r2, [r7, #12]
 80113b4:	441a      	add	r2, r3
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	009b      	lsls	r3, r3, #2
 80113ba:	4413      	add	r3, r2
 80113bc:	ed93 7a00 	vldr	s14, [r3]
 80113c0:	697b      	ldr	r3, [r7, #20]
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	68ba      	ldr	r2, [r7, #8]
 80113c6:	4413      	add	r3, r2
 80113c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113cc:	edc3 7a00 	vstr	s15, [r3]
    for (i = 3 ; i >= 0; --i) {
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	3b01      	subs	r3, #1
 80113d4:	617b      	str	r3, [r7, #20]
 80113d6:	697b      	ldr	r3, [r7, #20]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	daaf      	bge.n	801133c <sensorCalibration_BackwardSubstitution+0x12>
    }
}
 80113dc:	bf00      	nop
 80113de:	bf00      	nop
 80113e0:	371c      	adds	r7, #28
 80113e2:	46bd      	mov	sp, r7
 80113e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e8:	4770      	bx	lr

080113ea <sensorCalibration_SolveLGS>:

// solve linear equation
// https://en.wikipedia.org/wiki/Gaussian_elimination
static void sensorCalibration_SolveLGS(float A[4][4], float x[4], float b[4]) {
 80113ea:	b580      	push	{r7, lr}
 80113ec:	b08a      	sub	sp, #40	; 0x28
 80113ee:	af00      	add	r7, sp, #0
 80113f0:	60f8      	str	r0, [r7, #12]
 80113f2:	60b9      	str	r1, [r7, #8]
 80113f4:	607a      	str	r2, [r7, #4]
    int i;
    float y[4];

    sensorCalibration_gaussLR(A);
 80113f6:	68f8      	ldr	r0, [r7, #12]
 80113f8:	f7ff fea2 	bl	8011140 <sensorCalibration_gaussLR>

    for (i = 0; i < 4; ++i) {
 80113fc:	2300      	movs	r3, #0
 80113fe:	627b      	str	r3, [r7, #36]	; 0x24
 8011400:	e00b      	b.n	801141a <sensorCalibration_SolveLGS+0x30>
        y[i] = 0;
 8011402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011404:	009b      	lsls	r3, r3, #2
 8011406:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801140a:	4413      	add	r3, r2
 801140c:	3b14      	subs	r3, #20
 801140e:	f04f 0200 	mov.w	r2, #0
 8011412:	601a      	str	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 8011414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011416:	3301      	adds	r3, #1
 8011418:	627b      	str	r3, [r7, #36]	; 0x24
 801141a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801141c:	2b03      	cmp	r3, #3
 801141e:	ddf0      	ble.n	8011402 <sensorCalibration_SolveLGS+0x18>
    }

    sensorCalibration_ForwardSubstitution(A, y, b);
 8011420:	f107 0314 	add.w	r3, r7, #20
 8011424:	687a      	ldr	r2, [r7, #4]
 8011426:	4619      	mov	r1, r3
 8011428:	68f8      	ldr	r0, [r7, #12]
 801142a:	f7ff ff35 	bl	8011298 <sensorCalibration_ForwardSubstitution>
    sensorCalibration_BackwardSubstitution(A, x, y);
 801142e:	f107 0314 	add.w	r3, r7, #20
 8011432:	461a      	mov	r2, r3
 8011434:	68b9      	ldr	r1, [r7, #8]
 8011436:	68f8      	ldr	r0, [r7, #12]
 8011438:	f7ff ff77 	bl	801132a <sensorCalibration_BackwardSubstitution>
}
 801143c:	bf00      	nop
 801143e:	3728      	adds	r7, #40	; 0x28
 8011440:	46bd      	mov	sp, r7
 8011442:	bd80      	pop	{r7, pc}

08011444 <sensorCalibrationSolveForOffset>:

void sensorCalibrationSolveForOffset(sensorCalibrationState_t * state, float result[3])
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b088      	sub	sp, #32
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
 801144c:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	3310      	adds	r3, #16
 8011452:	687a      	ldr	r2, [r7, #4]
 8011454:	f107 010c 	add.w	r1, r7, #12
 8011458:	4618      	mov	r0, r3
 801145a:	f7ff ffc6 	bl	80113ea <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 801145e:	2300      	movs	r3, #0
 8011460:	61fb      	str	r3, [r7, #28]
 8011462:	e014      	b.n	801148e <sensorCalibrationSolveForOffset+0x4a>
        result[i] = beta[i] / 2;
 8011464:	69fb      	ldr	r3, [r7, #28]
 8011466:	009b      	lsls	r3, r3, #2
 8011468:	f107 0220 	add.w	r2, r7, #32
 801146c:	4413      	add	r3, r2
 801146e:	3b14      	subs	r3, #20
 8011470:	ed93 7a00 	vldr	s14, [r3]
 8011474:	69fb      	ldr	r3, [r7, #28]
 8011476:	009b      	lsls	r3, r3, #2
 8011478:	683a      	ldr	r2, [r7, #0]
 801147a:	4413      	add	r3, r2
 801147c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8011480:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011484:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	3301      	adds	r3, #1
 801148c:	61fb      	str	r3, [r7, #28]
 801148e:	69fb      	ldr	r3, [r7, #28]
 8011490:	2b02      	cmp	r3, #2
 8011492:	dde7      	ble.n	8011464 <sensorCalibrationSolveForOffset+0x20>
    }
}
 8011494:	bf00      	nop
 8011496:	bf00      	nop
 8011498:	3720      	adds	r7, #32
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}

0801149e <sensorCalibrationSolveForScale>:

void sensorCalibrationSolveForScale(sensorCalibrationState_t * state, float result[3])
{
 801149e:	b590      	push	{r4, r7, lr}
 80114a0:	b089      	sub	sp, #36	; 0x24
 80114a2:	af00      	add	r7, sp, #0
 80114a4:	6078      	str	r0, [r7, #4]
 80114a6:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	3310      	adds	r3, #16
 80114ac:	687a      	ldr	r2, [r7, #4]
 80114ae:	f107 010c 	add.w	r1, r7, #12
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7ff ff99 	bl	80113ea <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 80114b8:	2300      	movs	r3, #0
 80114ba:	61fb      	str	r3, [r7, #28]
 80114bc:	e016      	b.n	80114ec <sensorCalibrationSolveForScale+0x4e>
        result[i] = sqrtf(beta[i]);
 80114be:	69fb      	ldr	r3, [r7, #28]
 80114c0:	009b      	lsls	r3, r3, #2
 80114c2:	f107 0220 	add.w	r2, r7, #32
 80114c6:	4413      	add	r3, r2
 80114c8:	3b14      	subs	r3, #20
 80114ca:	edd3 7a00 	vldr	s15, [r3]
 80114ce:	69fb      	ldr	r3, [r7, #28]
 80114d0:	009b      	lsls	r3, r3, #2
 80114d2:	683a      	ldr	r2, [r7, #0]
 80114d4:	18d4      	adds	r4, r2, r3
 80114d6:	eeb0 0a67 	vmov.f32	s0, s15
 80114da:	f00b faaf 	bl	801ca3c <sqrtf>
 80114de:	eef0 7a40 	vmov.f32	s15, s0
 80114e2:	edc4 7a00 	vstr	s15, [r4]
    for (int i = 0; i < 3; i++) {
 80114e6:	69fb      	ldr	r3, [r7, #28]
 80114e8:	3301      	adds	r3, #1
 80114ea:	61fb      	str	r3, [r7, #28]
 80114ec:	69fb      	ldr	r3, [r7, #28]
 80114ee:	2b02      	cmp	r3, #2
 80114f0:	dde5      	ble.n	80114be <sensorCalibrationSolveForScale+0x20>
    }
}
 80114f2:	bf00      	nop
 80114f4:	bf00      	nop
 80114f6:	3724      	adds	r7, #36	; 0x24
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd90      	pop	{r4, r7, pc}

080114fc <atkpSendPacket>:

bool isInit = false;
static xQueueHandle rxQueue;

static void atkpSendPacket(atkp_t *p)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b082      	sub	sp, #8
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
	usblinkSendPacket(p);
 8011504:	6878      	ldr	r0, [r7, #4]
 8011506:	f001 fd7b 	bl	8013000 <usblinkSendPacket>
}
 801150a:	bf00      	nop
 801150c:	3708      	adds	r7, #8
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
	...

08011514 <sendStatus>:

/*********************************************************/
static void sendStatus(float roll, float pitch, float yaw, s32 alt, u8 fly_model, u8 armed) //altcm
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b092      	sub	sp, #72	; 0x48
 8011518:	af00      	add	r7, sp, #0
 801151a:	ed87 0a05 	vstr	s0, [r7, #20]
 801151e:	edc7 0a04 	vstr	s1, [r7, #16]
 8011522:	ed87 1a03 	vstr	s2, [r7, #12]
 8011526:	60b8      	str	r0, [r7, #8]
 8011528:	460b      	mov	r3, r1
 801152a:	71fb      	strb	r3, [r7, #7]
 801152c:	4613      	mov	r3, r2
 801152e:	71bb      	strb	r3, [r7, #6]
	u8 _cnt=0;
 8011530:	2300      	movs	r3, #0
 8011532:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	atkp_t p;
	vs16 _temp;
	vs32 _temp2 = alt;
 8011536:	68bb      	ldr	r3, [r7, #8]
 8011538:	61fb      	str	r3, [r7, #28]
	
	p.msgID = UP_STATUS;
 801153a:	2301      	movs	r3, #1
 801153c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	
	_temp = (int)(roll*100);
 8011540:	edd7 7a05 	vldr	s15, [r7, #20]
 8011544:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80116c0 <sendStatus+0x1ac>
 8011548:	ee67 7a87 	vmul.f32	s15, s15, s14
 801154c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011550:	ee17 3a90 	vmov	r3, s15
 8011554:	b21b      	sxth	r3, r3
 8011556:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 8011558:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801155c:	1c5a      	adds	r2, r3, #1
 801155e:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011562:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011566:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801156a:	440b      	add	r3, r1
 801156c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011570:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8011574:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011578:	1c59      	adds	r1, r3, #1
 801157a:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 801157e:	7812      	ldrb	r2, [r2, #0]
 8011580:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011584:	440b      	add	r3, r1
 8011586:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(pitch*100);
 801158a:	edd7 7a04 	vldr	s15, [r7, #16]
 801158e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80116c0 <sendStatus+0x1ac>
 8011592:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011596:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801159a:	ee17 3a90 	vmov	r3, s15
 801159e:	b21b      	sxth	r3, r3
 80115a0:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 80115a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115a6:	1c5a      	adds	r2, r3, #1
 80115a8:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80115ac:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80115b0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80115b4:	440b      	add	r3, r1
 80115b6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80115ba:	f107 0222 	add.w	r2, r7, #34	; 0x22
 80115be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115c2:	1c59      	adds	r1, r3, #1
 80115c4:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 80115c8:	7812      	ldrb	r2, [r2, #0]
 80115ca:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80115ce:	440b      	add	r3, r1
 80115d0:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(yaw*100);
 80115d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80115d8:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80116c0 <sendStatus+0x1ac>
 80115dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80115e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80115e4:	ee17 3a90 	vmov	r3, s15
 80115e8:	b21b      	sxth	r3, r3
 80115ea:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 80115ec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115f0:	1c5a      	adds	r2, r3, #1
 80115f2:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80115f6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80115fa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80115fe:	440b      	add	r3, r1
 8011600:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011604:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8011608:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801160c:	1c59      	adds	r1, r3, #1
 801160e:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 8011612:	7812      	ldrb	r2, [r2, #0]
 8011614:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011618:	440b      	add	r3, r1
 801161a:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE3(_temp2);
 801161e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011622:	1c5a      	adds	r2, r3, #1
 8011624:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011628:	7ffa      	ldrb	r2, [r7, #31]
 801162a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801162e:	440b      	add	r3, r1
 8011630:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(_temp2);
 8011634:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011638:	1c5a      	adds	r2, r3, #1
 801163a:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 801163e:	7fba      	ldrb	r2, [r7, #30]
 8011640:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011644:	440b      	add	r3, r1
 8011646:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(_temp2);
 801164a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801164e:	1c5a      	adds	r2, r3, #1
 8011650:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011654:	7f7a      	ldrb	r2, [r7, #29]
 8011656:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801165a:	440b      	add	r3, r1
 801165c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp2);
 8011660:	f107 021c 	add.w	r2, r7, #28
 8011664:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011668:	1c59      	adds	r1, r3, #1
 801166a:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 801166e:	7812      	ldrb	r2, [r2, #0]
 8011670:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011674:	440b      	add	r3, r1
 8011676:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++] = fly_model;
 801167a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801167e:	1c5a      	adds	r2, r3, #1
 8011680:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011684:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8011688:	4413      	add	r3, r2
 801168a:	79fa      	ldrb	r2, [r7, #7]
 801168c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++] = armed;
 8011690:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011694:	1c5a      	adds	r2, r3, #1
 8011696:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 801169a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801169e:	4413      	add	r3, r2
 80116a0:	79ba      	ldrb	r2, [r7, #6]
 80116a2:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 80116a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80116aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	atkpSendPacket(&p);
 80116ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80116b2:	4618      	mov	r0, r3
 80116b4:	f7ff ff22 	bl	80114fc <atkpSendPacket>
}
 80116b8:	bf00      	nop
 80116ba:	3748      	adds	r7, #72	; 0x48
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}
 80116c0:	42c80000 	.word	0x42c80000

080116c4 <sendSenser>:

static void sendSenser(s16 a_x,s16 a_y,s16 a_z,s16 g_x,s16 g_y,s16 g_z,s16 m_x,s16 m_y,s16 m_z)
{
 80116c4:	b590      	push	{r4, r7, lr}
 80116c6:	b08d      	sub	sp, #52	; 0x34
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	4604      	mov	r4, r0
 80116cc:	4608      	mov	r0, r1
 80116ce:	4611      	mov	r1, r2
 80116d0:	461a      	mov	r2, r3
 80116d2:	4623      	mov	r3, r4
 80116d4:	80fb      	strh	r3, [r7, #6]
 80116d6:	4603      	mov	r3, r0
 80116d8:	80bb      	strh	r3, [r7, #4]
 80116da:	460b      	mov	r3, r1
 80116dc:	807b      	strh	r3, [r7, #2]
 80116de:	4613      	mov	r3, r2
 80116e0:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 80116e2:	2300      	movs	r3, #0
 80116e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = UP_SENSER;
 80116e8:	2302      	movs	r3, #2
 80116ea:	733b      	strb	r3, [r7, #12]

	_temp = a_x;
 80116ec:	88fb      	ldrh	r3, [r7, #6]
 80116ee:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80116f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80116f4:	1c5a      	adds	r2, r3, #1
 80116f6:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80116fa:	7afa      	ldrb	r2, [r7, #11]
 80116fc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011700:	440b      	add	r3, r1
 8011702:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011706:	f107 020a 	add.w	r2, r7, #10
 801170a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801170e:	1c59      	adds	r1, r3, #1
 8011710:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011714:	7812      	ldrb	r2, [r2, #0]
 8011716:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801171a:	440b      	add	r3, r1
 801171c:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_y;
 8011720:	88bb      	ldrh	r3, [r7, #4]
 8011722:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011724:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011728:	1c5a      	adds	r2, r3, #1
 801172a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801172e:	7afa      	ldrb	r2, [r7, #11]
 8011730:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011734:	440b      	add	r3, r1
 8011736:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801173a:	f107 020a 	add.w	r2, r7, #10
 801173e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011742:	1c59      	adds	r1, r3, #1
 8011744:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011748:	7812      	ldrb	r2, [r2, #0]
 801174a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801174e:	440b      	add	r3, r1
 8011750:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_z;	
 8011754:	887b      	ldrh	r3, [r7, #2]
 8011756:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011758:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801175c:	1c5a      	adds	r2, r3, #1
 801175e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011762:	7afa      	ldrb	r2, [r7, #11]
 8011764:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011768:	440b      	add	r3, r1
 801176a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801176e:	f107 020a 	add.w	r2, r7, #10
 8011772:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011776:	1c59      	adds	r1, r3, #1
 8011778:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801177c:	7812      	ldrb	r2, [r2, #0]
 801177e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011782:	440b      	add	r3, r1
 8011784:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = g_x;	
 8011788:	883b      	ldrh	r3, [r7, #0]
 801178a:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801178c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011790:	1c5a      	adds	r2, r3, #1
 8011792:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011796:	7afa      	ldrb	r2, [r7, #11]
 8011798:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801179c:	440b      	add	r3, r1
 801179e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80117a2:	f107 020a 	add.w	r2, r7, #10
 80117a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117aa:	1c59      	adds	r1, r3, #1
 80117ac:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80117b0:	7812      	ldrb	r2, [r2, #0]
 80117b2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117b6:	440b      	add	r3, r1
 80117b8:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_y;	
 80117bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80117c0:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80117c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117c6:	1c5a      	adds	r2, r3, #1
 80117c8:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80117cc:	7afa      	ldrb	r2, [r7, #11]
 80117ce:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117d2:	440b      	add	r3, r1
 80117d4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80117d8:	f107 020a 	add.w	r2, r7, #10
 80117dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117e0:	1c59      	adds	r1, r3, #1
 80117e2:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80117e6:	7812      	ldrb	r2, [r2, #0]
 80117e8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117ec:	440b      	add	r3, r1
 80117ee:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_z;	
 80117f2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80117f6:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80117f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117fc:	1c5a      	adds	r2, r3, #1
 80117fe:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011802:	7afa      	ldrb	r2, [r7, #11]
 8011804:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011808:	440b      	add	r3, r1
 801180a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801180e:	f107 020a 	add.w	r2, r7, #10
 8011812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011816:	1c59      	adds	r1, r3, #1
 8011818:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801181c:	7812      	ldrb	r2, [r2, #0]
 801181e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011822:	440b      	add	r3, r1
 8011824:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = m_x;	
 8011828:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801182c:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801182e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011832:	1c5a      	adds	r2, r3, #1
 8011834:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011838:	7afa      	ldrb	r2, [r7, #11]
 801183a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801183e:	440b      	add	r3, r1
 8011840:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011844:	f107 020a 	add.w	r2, r7, #10
 8011848:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801184c:	1c59      	adds	r1, r3, #1
 801184e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011852:	7812      	ldrb	r2, [r2, #0]
 8011854:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011858:	440b      	add	r3, r1
 801185a:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_y;	
 801185e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8011862:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011864:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011868:	1c5a      	adds	r2, r3, #1
 801186a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801186e:	7afa      	ldrb	r2, [r7, #11]
 8011870:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011874:	440b      	add	r3, r1
 8011876:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801187a:	f107 020a 	add.w	r2, r7, #10
 801187e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011882:	1c59      	adds	r1, r3, #1
 8011884:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011888:	7812      	ldrb	r2, [r2, #0]
 801188a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801188e:	440b      	add	r3, r1
 8011890:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_z;	
 8011894:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8011898:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801189a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801189e:	1c5a      	adds	r2, r3, #1
 80118a0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80118a4:	7afa      	ldrb	r2, [r7, #11]
 80118a6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118aa:	440b      	add	r3, r1
 80118ac:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80118b0:	f107 020a 	add.w	r2, r7, #10
 80118b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118b8:	1c59      	adds	r1, r3, #1
 80118ba:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80118be:	7812      	ldrb	r2, [r2, #0]
 80118c0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118c4:	440b      	add	r3, r1
 80118c6:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = 0;	
 80118ca:	2300      	movs	r3, #0
 80118cc:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80118ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118d2:	1c5a      	adds	r2, r3, #1
 80118d4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80118d8:	7afa      	ldrb	r2, [r7, #11]
 80118da:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118de:	440b      	add	r3, r1
 80118e0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);	
 80118e4:	f107 020a 	add.w	r2, r7, #10
 80118e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118ec:	1c59      	adds	r1, r3, #1
 80118ee:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80118f2:	7812      	ldrb	r2, [r2, #0]
 80118f4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118f8:	440b      	add	r3, r1
 80118fa:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 80118fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011902:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011904:	f107 030c 	add.w	r3, r7, #12
 8011908:	4618      	mov	r0, r3
 801190a:	f7ff fdf7 	bl	80114fc <atkpSendPacket>
}
 801190e:	bf00      	nop
 8011910:	3734      	adds	r7, #52	; 0x34
 8011912:	46bd      	mov	sp, r7
 8011914:	bd90      	pop	{r4, r7, pc}

08011916 <sendRCData>:
static void sendRCData(u16 thrust,u16 yaw,u16 roll,u16 pitch,u16 aux1,u16 aux2,u16 aux3,u16 aux4,u16 aux5,u16 aux6)
{
 8011916:	b590      	push	{r4, r7, lr}
 8011918:	b08d      	sub	sp, #52	; 0x34
 801191a:	af00      	add	r7, sp, #0
 801191c:	4604      	mov	r4, r0
 801191e:	4608      	mov	r0, r1
 8011920:	4611      	mov	r1, r2
 8011922:	461a      	mov	r2, r3
 8011924:	4623      	mov	r3, r4
 8011926:	80fb      	strh	r3, [r7, #6]
 8011928:	4603      	mov	r3, r0
 801192a:	80bb      	strh	r3, [r7, #4]
 801192c:	460b      	mov	r3, r1
 801192e:	807b      	strh	r3, [r7, #2]
 8011930:	4613      	mov	r3, r2
 8011932:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8011934:	2300      	movs	r3, #0
 8011936:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_RCDATA;
 801193a:	2303      	movs	r3, #3
 801193c:	733b      	strb	r3, [r7, #12]
	p.data[_cnt++]=BYTE1(thrust);
 801193e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011942:	1c5a      	adds	r2, r3, #1
 8011944:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011948:	79fa      	ldrb	r2, [r7, #7]
 801194a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801194e:	440b      	add	r3, r1
 8011950:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(thrust);
 8011954:	1dba      	adds	r2, r7, #6
 8011956:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801195a:	1c59      	adds	r1, r3, #1
 801195c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011960:	7812      	ldrb	r2, [r2, #0]
 8011962:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011966:	440b      	add	r3, r1
 8011968:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(yaw);
 801196c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011970:	1c5a      	adds	r2, r3, #1
 8011972:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011976:	797a      	ldrb	r2, [r7, #5]
 8011978:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801197c:	440b      	add	r3, r1
 801197e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(yaw);
 8011982:	1d3a      	adds	r2, r7, #4
 8011984:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011988:	1c59      	adds	r1, r3, #1
 801198a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801198e:	7812      	ldrb	r2, [r2, #0]
 8011990:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011994:	440b      	add	r3, r1
 8011996:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(roll);
 801199a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801199e:	1c5a      	adds	r2, r3, #1
 80119a0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80119a4:	78fa      	ldrb	r2, [r7, #3]
 80119a6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119aa:	440b      	add	r3, r1
 80119ac:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(roll);
 80119b0:	1cba      	adds	r2, r7, #2
 80119b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119b6:	1c59      	adds	r1, r3, #1
 80119b8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80119bc:	7812      	ldrb	r2, [r2, #0]
 80119be:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119c2:	440b      	add	r3, r1
 80119c4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(pitch);
 80119c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119cc:	1c5a      	adds	r2, r3, #1
 80119ce:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80119d2:	787a      	ldrb	r2, [r7, #1]
 80119d4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119d8:	440b      	add	r3, r1
 80119da:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(pitch);
 80119de:	463a      	mov	r2, r7
 80119e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119e4:	1c59      	adds	r1, r3, #1
 80119e6:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80119ea:	7812      	ldrb	r2, [r2, #0]
 80119ec:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119f0:	440b      	add	r3, r1
 80119f2:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux1);
 80119f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119fa:	1c5a      	adds	r2, r3, #1
 80119fc:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a00:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8011a04:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a08:	440b      	add	r3, r1
 8011a0a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux1);
 8011a0e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011a12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a16:	1c59      	adds	r1, r3, #1
 8011a18:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011a1c:	7812      	ldrb	r2, [r2, #0]
 8011a1e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a22:	440b      	add	r3, r1
 8011a24:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux2);
 8011a28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a2c:	1c5a      	adds	r2, r3, #1
 8011a2e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a32:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8011a36:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a3a:	440b      	add	r3, r1
 8011a3c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux2);
 8011a40:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8011a44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a48:	1c59      	adds	r1, r3, #1
 8011a4a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011a4e:	7812      	ldrb	r2, [r2, #0]
 8011a50:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a54:	440b      	add	r3, r1
 8011a56:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux3);
 8011a5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a5e:	1c5a      	adds	r2, r3, #1
 8011a60:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a64:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8011a68:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a6c:	440b      	add	r3, r1
 8011a6e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux3);
 8011a72:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8011a76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a7a:	1c59      	adds	r1, r3, #1
 8011a7c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011a80:	7812      	ldrb	r2, [r2, #0]
 8011a82:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a86:	440b      	add	r3, r1
 8011a88:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux4);
 8011a8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a90:	1c5a      	adds	r2, r3, #1
 8011a92:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a96:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8011a9a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a9e:	440b      	add	r3, r1
 8011aa0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux4);
 8011aa4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8011aa8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011aac:	1c59      	adds	r1, r3, #1
 8011aae:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011ab2:	7812      	ldrb	r2, [r2, #0]
 8011ab4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ab8:	440b      	add	r3, r1
 8011aba:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux5);
 8011abe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ac2:	1c5a      	adds	r2, r3, #1
 8011ac4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011ac8:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 8011acc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ad0:	440b      	add	r3, r1
 8011ad2:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux5);
 8011ad6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8011ada:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ade:	1c59      	adds	r1, r3, #1
 8011ae0:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011ae4:	7812      	ldrb	r2, [r2, #0]
 8011ae6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011aea:	440b      	add	r3, r1
 8011aec:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux6);
 8011af0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011af4:	1c5a      	adds	r2, r3, #1
 8011af6:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011afa:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8011afe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b02:	440b      	add	r3, r1
 8011b04:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux6);
 8011b08:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8011b0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b10:	1c59      	adds	r1, r3, #1
 8011b12:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011b16:	7812      	ldrb	r2, [r2, #0]
 8011b18:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b1c:	440b      	add	r3, r1
 8011b1e:	f803 2c22 	strb.w	r2, [r3, #-34]

	p.dataLen = _cnt;
 8011b22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b26:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011b28:	f107 030c 	add.w	r3, r7, #12
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f7ff fce5 	bl	80114fc <atkpSendPacket>
}
 8011b32:	bf00      	nop
 8011b34:	3734      	adds	r7, #52	; 0x34
 8011b36:	46bd      	mov	sp, r7
 8011b38:	bd90      	pop	{r4, r7, pc}

08011b3a <sendPower>:

static void sendPower(u16 votage, u16 current)
{
 8011b3a:	b580      	push	{r7, lr}
 8011b3c:	b08c      	sub	sp, #48	; 0x30
 8011b3e:	af00      	add	r7, sp, #0
 8011b40:	4603      	mov	r3, r0
 8011b42:	460a      	mov	r2, r1
 8011b44:	80fb      	strh	r3, [r7, #6]
 8011b46:	4613      	mov	r3, r2
 8011b48:	80bb      	strh	r3, [r7, #4]
	u8 _cnt=0;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_POWER;
 8011b50:	2305      	movs	r3, #5
 8011b52:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE1(votage);
 8011b54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b58:	1c5a      	adds	r2, r3, #1
 8011b5a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011b5e:	79fa      	ldrb	r2, [r7, #7]
 8011b60:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b64:	440b      	add	r3, r1
 8011b66:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(votage);
 8011b6a:	1dba      	adds	r2, r7, #6
 8011b6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b70:	1c59      	adds	r1, r3, #1
 8011b72:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011b76:	7812      	ldrb	r2, [r2, #0]
 8011b78:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b7c:	440b      	add	r3, r1
 8011b7e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(current);
 8011b82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b86:	1c5a      	adds	r2, r3, #1
 8011b88:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011b8c:	797a      	ldrb	r2, [r7, #5]
 8011b8e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b92:	440b      	add	r3, r1
 8011b94:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(current);
 8011b98:	1d3a      	adds	r2, r7, #4
 8011b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b9e:	1c59      	adds	r1, r3, #1
 8011ba0:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011ba4:	7812      	ldrb	r2, [r2, #0]
 8011ba6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011baa:	440b      	add	r3, r1
 8011bac:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011bb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bb4:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011bb6:	f107 030c 	add.w	r3, r7, #12
 8011bba:	4618      	mov	r0, r3
 8011bbc:	f7ff fc9e 	bl	80114fc <atkpSendPacket>
}
 8011bc0:	bf00      	nop
 8011bc2:	3730      	adds	r7, #48	; 0x30
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	bd80      	pop	{r7, pc}

08011bc8 <sendMotorPWM>:

static void sendMotorPWM(u16 m_1,u16 m_2,u16 m_3,u16 m_4,u16 m_5,u16 m_6,u16 m_7,u16 m_8)
{
 8011bc8:	b590      	push	{r4, r7, lr}
 8011bca:	b08d      	sub	sp, #52	; 0x34
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	4604      	mov	r4, r0
 8011bd0:	4608      	mov	r0, r1
 8011bd2:	4611      	mov	r1, r2
 8011bd4:	461a      	mov	r2, r3
 8011bd6:	4623      	mov	r3, r4
 8011bd8:	80fb      	strh	r3, [r7, #6]
 8011bda:	4603      	mov	r3, r0
 8011bdc:	80bb      	strh	r3, [r7, #4]
 8011bde:	460b      	mov	r3, r1
 8011be0:	807b      	strh	r3, [r7, #2]
 8011be2:	4613      	mov	r3, r2
 8011be4:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8011be6:	2300      	movs	r3, #0
 8011be8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_MOTOR;
 8011bec:	2306      	movs	r3, #6
 8011bee:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE1(m_1);
 8011bf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bf4:	1c5a      	adds	r2, r3, #1
 8011bf6:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011bfa:	79fa      	ldrb	r2, [r7, #7]
 8011bfc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c00:	440b      	add	r3, r1
 8011c02:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_1);
 8011c06:	1dba      	adds	r2, r7, #6
 8011c08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c0c:	1c59      	adds	r1, r3, #1
 8011c0e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c12:	7812      	ldrb	r2, [r2, #0]
 8011c14:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c18:	440b      	add	r3, r1
 8011c1a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_2);
 8011c1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c22:	1c5a      	adds	r2, r3, #1
 8011c24:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c28:	797a      	ldrb	r2, [r7, #5]
 8011c2a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c2e:	440b      	add	r3, r1
 8011c30:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_2);
 8011c34:	1d3a      	adds	r2, r7, #4
 8011c36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c3a:	1c59      	adds	r1, r3, #1
 8011c3c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c40:	7812      	ldrb	r2, [r2, #0]
 8011c42:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c46:	440b      	add	r3, r1
 8011c48:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_3);
 8011c4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c50:	1c5a      	adds	r2, r3, #1
 8011c52:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c56:	78fa      	ldrb	r2, [r7, #3]
 8011c58:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c5c:	440b      	add	r3, r1
 8011c5e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_3);
 8011c62:	1cba      	adds	r2, r7, #2
 8011c64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c68:	1c59      	adds	r1, r3, #1
 8011c6a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c6e:	7812      	ldrb	r2, [r2, #0]
 8011c70:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c74:	440b      	add	r3, r1
 8011c76:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_4);
 8011c7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c7e:	1c5a      	adds	r2, r3, #1
 8011c80:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c84:	787a      	ldrb	r2, [r7, #1]
 8011c86:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c8a:	440b      	add	r3, r1
 8011c8c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_4);
 8011c90:	463a      	mov	r2, r7
 8011c92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c96:	1c59      	adds	r1, r3, #1
 8011c98:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c9c:	7812      	ldrb	r2, [r2, #0]
 8011c9e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ca2:	440b      	add	r3, r1
 8011ca4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_5);
 8011ca8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cac:	1c5a      	adds	r2, r3, #1
 8011cae:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011cb2:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8011cb6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011cba:	440b      	add	r3, r1
 8011cbc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_5);
 8011cc0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011cc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cc8:	1c59      	adds	r1, r3, #1
 8011cca:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011cce:	7812      	ldrb	r2, [r2, #0]
 8011cd0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011cd4:	440b      	add	r3, r1
 8011cd6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_6);
 8011cda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cde:	1c5a      	adds	r2, r3, #1
 8011ce0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011ce4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8011ce8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011cec:	440b      	add	r3, r1
 8011cee:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_6);
 8011cf2:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8011cf6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cfa:	1c59      	adds	r1, r3, #1
 8011cfc:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011d00:	7812      	ldrb	r2, [r2, #0]
 8011d02:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d06:	440b      	add	r3, r1
 8011d08:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_7);
 8011d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d10:	1c5a      	adds	r2, r3, #1
 8011d12:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011d16:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8011d1a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d1e:	440b      	add	r3, r1
 8011d20:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_7);
 8011d24:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8011d28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d2c:	1c59      	adds	r1, r3, #1
 8011d2e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011d32:	7812      	ldrb	r2, [r2, #0]
 8011d34:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d38:	440b      	add	r3, r1
 8011d3a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_8);
 8011d3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d42:	1c5a      	adds	r2, r3, #1
 8011d44:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011d48:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8011d4c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d50:	440b      	add	r3, r1
 8011d52:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_8);
 8011d56:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8011d5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d5e:	1c59      	adds	r1, r3, #1
 8011d60:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011d64:	7812      	ldrb	r2, [r2, #0]
 8011d66:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d6a:	440b      	add	r3, r1
 8011d6c:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011d70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d74:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011d76:	f107 030c 	add.w	r3, r7, #12
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	f7ff fbbe 	bl	80114fc <atkpSendPacket>
}
 8011d80:	bf00      	nop
 8011d82:	3734      	adds	r7, #52	; 0x34
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bd90      	pop	{r4, r7, pc}

08011d88 <sendSenser2>:

static void sendSenser2(s32 bar_alt,u16 csb_alt)//bar_alt csb_altcm
{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b08c      	sub	sp, #48	; 0x30
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
 8011d90:	460b      	mov	r3, r1
 8011d92:	807b      	strh	r3, [r7, #2]
	u8 _cnt=0;
 8011d94:	2300      	movs	r3, #0
 8011d96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_SENSER2;
 8011d9a:	2307      	movs	r3, #7
 8011d9c:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE3(bar_alt);
 8011d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011da2:	1c5a      	adds	r2, r3, #1
 8011da4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011da8:	79fa      	ldrb	r2, [r7, #7]
 8011daa:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011dae:	440b      	add	r3, r1
 8011db0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(bar_alt);
 8011db4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011db8:	1c5a      	adds	r2, r3, #1
 8011dba:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011dbe:	79ba      	ldrb	r2, [r7, #6]
 8011dc0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011dc4:	440b      	add	r3, r1
 8011dc6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(bar_alt);
 8011dca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011dce:	1c5a      	adds	r2, r3, #1
 8011dd0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011dd4:	797a      	ldrb	r2, [r7, #5]
 8011dd6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011dda:	440b      	add	r3, r1
 8011ddc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(bar_alt);
 8011de0:	1d3a      	adds	r2, r7, #4
 8011de2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011de6:	1c59      	adds	r1, r3, #1
 8011de8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011dec:	7812      	ldrb	r2, [r2, #0]
 8011dee:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011df2:	440b      	add	r3, r1
 8011df4:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE1(csb_alt);
 8011df8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011dfc:	1c5a      	adds	r2, r3, #1
 8011dfe:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011e02:	78fa      	ldrb	r2, [r7, #3]
 8011e04:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011e08:	440b      	add	r3, r1
 8011e0a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(csb_alt);
 8011e0e:	1cba      	adds	r2, r7, #2
 8011e10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011e14:	1c59      	adds	r1, r3, #1
 8011e16:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011e1a:	7812      	ldrb	r2, [r2, #0]
 8011e1c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011e20:	440b      	add	r3, r1
 8011e22:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011e26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011e2a:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011e2c:	f107 030c 	add.w	r3, r7, #12
 8011e30:	4618      	mov	r0, r3
 8011e32:	f7ff fb63 	bl	80114fc <atkpSendPacket>
}
 8011e36:	bf00      	nop
 8011e38:	3730      	adds	r7, #48	; 0x30
 8011e3a:	46bd      	mov	sp, r7
 8011e3c:	bd80      	pop	{r7, pc}

08011e3e <sendPid>:

static void sendPid(u8 group,float p1_p,float p1_i,float p1_d,float p2_p,float p2_i,float p2_d,float p3_p,float p3_i,float p3_d)
{
 8011e3e:	b580      	push	{r7, lr}
 8011e40:	b094      	sub	sp, #80	; 0x50
 8011e42:	af00      	add	r7, sp, #0
 8011e44:	4603      	mov	r3, r0
 8011e46:	ed87 0a08 	vstr	s0, [r7, #32]
 8011e4a:	edc7 0a07 	vstr	s1, [r7, #28]
 8011e4e:	ed87 1a06 	vstr	s2, [r7, #24]
 8011e52:	edc7 1a05 	vstr	s3, [r7, #20]
 8011e56:	ed87 2a04 	vstr	s4, [r7, #16]
 8011e5a:	edc7 2a03 	vstr	s5, [r7, #12]
 8011e5e:	ed87 3a02 	vstr	s6, [r7, #8]
 8011e62:	edc7 3a01 	vstr	s7, [r7, #4]
 8011e66:	ed87 4a00 	vstr	s8, [r7]
 8011e6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	u8 _cnt=0;
 8011e6e:	2300      	movs	r3, #0
 8011e70:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = 0x10+group-1;
 8011e74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011e78:	330f      	adds	r3, #15
 8011e7a:	b2db      	uxtb	r3, r3
 8011e7c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	_temp = p1_p;
 8011e80:	edd7 7a08 	vldr	s15, [r7, #32]
 8011e84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e88:	ee17 3a90 	vmov	r3, s15
 8011e8c:	b21b      	sxth	r3, r3
 8011e8e:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011e90:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e94:	1c5a      	adds	r2, r3, #1
 8011e96:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011e9a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011e9e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011ea2:	440b      	add	r3, r1
 8011ea4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011ea8:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011eac:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011eb0:	1c59      	adds	r1, r3, #1
 8011eb2:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011eb6:	7812      	ldrb	r2, [r2, #0]
 8011eb8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011ebc:	440b      	add	r3, r1
 8011ebe:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_i;
 8011ec2:	edd7 7a07 	vldr	s15, [r7, #28]
 8011ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011eca:	ee17 3a90 	vmov	r3, s15
 8011ece:	b21b      	sxth	r3, r3
 8011ed0:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011ed2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ed6:	1c5a      	adds	r2, r3, #1
 8011ed8:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011edc:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011ee0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011ee4:	440b      	add	r3, r1
 8011ee6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011eea:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011eee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ef2:	1c59      	adds	r1, r3, #1
 8011ef4:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011ef8:	7812      	ldrb	r2, [r2, #0]
 8011efa:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011efe:	440b      	add	r3, r1
 8011f00:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_d;
 8011f04:	edd7 7a06 	vldr	s15, [r7, #24]
 8011f08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f0c:	ee17 3a90 	vmov	r3, s15
 8011f10:	b21b      	sxth	r3, r3
 8011f12:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f18:	1c5a      	adds	r2, r3, #1
 8011f1a:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011f1e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011f22:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f26:	440b      	add	r3, r1
 8011f28:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011f2c:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011f30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f34:	1c59      	adds	r1, r3, #1
 8011f36:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011f3a:	7812      	ldrb	r2, [r2, #0]
 8011f3c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f40:	440b      	add	r3, r1
 8011f42:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_p;
 8011f46:	edd7 7a05 	vldr	s15, [r7, #20]
 8011f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f4e:	ee17 3a90 	vmov	r3, s15
 8011f52:	b21b      	sxth	r3, r3
 8011f54:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f56:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f5a:	1c5a      	adds	r2, r3, #1
 8011f5c:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011f60:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011f64:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f68:	440b      	add	r3, r1
 8011f6a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011f6e:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011f72:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f76:	1c59      	adds	r1, r3, #1
 8011f78:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011f7c:	7812      	ldrb	r2, [r2, #0]
 8011f7e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f82:	440b      	add	r3, r1
 8011f84:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_i;
 8011f88:	edd7 7a04 	vldr	s15, [r7, #16]
 8011f8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f90:	ee17 3a90 	vmov	r3, s15
 8011f94:	b21b      	sxth	r3, r3
 8011f96:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f98:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f9c:	1c5a      	adds	r2, r3, #1
 8011f9e:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011fa2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011fa6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011faa:	440b      	add	r3, r1
 8011fac:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011fb0:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011fb4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011fb8:	1c59      	adds	r1, r3, #1
 8011fba:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011fbe:	7812      	ldrb	r2, [r2, #0]
 8011fc0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011fc4:	440b      	add	r3, r1
 8011fc6:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_d;
 8011fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8011fce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011fd2:	ee17 3a90 	vmov	r3, s15
 8011fd6:	b21b      	sxth	r3, r3
 8011fd8:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011fda:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011fde:	1c5a      	adds	r2, r3, #1
 8011fe0:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011fe4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011fe8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011fec:	440b      	add	r3, r1
 8011fee:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011ff2:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011ff6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ffa:	1c59      	adds	r1, r3, #1
 8011ffc:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8012000:	7812      	ldrb	r2, [r2, #0]
 8012002:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8012006:	440b      	add	r3, r1
 8012008:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_p;
 801200c:	edd7 7a02 	vldr	s15, [r7, #8]
 8012010:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012014:	ee17 3a90 	vmov	r3, s15
 8012018:	b21b      	sxth	r3, r3
 801201a:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 801201c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8012020:	1c5a      	adds	r2, r3, #1
 8012022:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8012026:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 801202a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801202e:	440b      	add	r3, r1
 8012030:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8012034:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8012038:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801203c:	1c59      	adds	r1, r3, #1
 801203e:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8012042:	7812      	ldrb	r2, [r2, #0]
 8012044:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8012048:	440b      	add	r3, r1
 801204a:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_i;
 801204e:	edd7 7a01 	vldr	s15, [r7, #4]
 8012052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012056:	ee17 3a90 	vmov	r3, s15
 801205a:	b21b      	sxth	r3, r3
 801205c:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 801205e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8012062:	1c5a      	adds	r2, r3, #1
 8012064:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8012068:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 801206c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8012070:	440b      	add	r3, r1
 8012072:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8012076:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 801207a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801207e:	1c59      	adds	r1, r3, #1
 8012080:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8012084:	7812      	ldrb	r2, [r2, #0]
 8012086:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801208a:	440b      	add	r3, r1
 801208c:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_d;
 8012090:	edd7 7a00 	vldr	s15, [r7]
 8012094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012098:	ee17 3a90 	vmov	r3, s15
 801209c:	b21b      	sxth	r3, r3
 801209e:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 80120a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80120a4:	1c5a      	adds	r2, r3, #1
 80120a6:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 80120aa:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80120ae:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80120b2:	440b      	add	r3, r1
 80120b4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80120b8:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 80120bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80120c0:	1c59      	adds	r1, r3, #1
 80120c2:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 80120c6:	7812      	ldrb	r2, [r2, #0]
 80120c8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80120cc:	440b      	add	r3, r1
 80120ce:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 80120d2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80120d6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	atkpSendPacket(&p);
 80120da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80120de:	4618      	mov	r0, r3
 80120e0:	f7ff fa0c 	bl	80114fc <atkpSendPacket>
}
 80120e4:	bf00      	nop
 80120e6:	3750      	adds	r7, #80	; 0x50
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bd80      	pop	{r7, pc}

080120ec <sendCheck>:

static void sendCheck(u8 head, u8 check_sum)
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b08a      	sub	sp, #40	; 0x28
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	4603      	mov	r3, r0
 80120f4:	460a      	mov	r2, r1
 80120f6:	71fb      	strb	r3, [r7, #7]
 80120f8:	4613      	mov	r3, r2
 80120fa:	71bb      	strb	r3, [r7, #6]
	atkp_t p;
	
	p.msgID = UP_CHECK;
 80120fc:	23ef      	movs	r3, #239	; 0xef
 80120fe:	723b      	strb	r3, [r7, #8]
	p.dataLen = 2;
 8012100:	2302      	movs	r3, #2
 8012102:	727b      	strb	r3, [r7, #9]
	p.data[0] = head;
 8012104:	79fb      	ldrb	r3, [r7, #7]
 8012106:	72bb      	strb	r3, [r7, #10]
	p.data[1] = check_sum;
 8012108:	79bb      	ldrb	r3, [r7, #6]
 801210a:	72fb      	strb	r3, [r7, #11]
	atkpSendPacket(&p);
 801210c:	f107 0308 	add.w	r3, r7, #8
 8012110:	4618      	mov	r0, r3
 8012112:	f7ff f9f3 	bl	80114fc <atkpSendPacket>
}
 8012116:	bf00      	nop
 8012118:	3728      	adds	r7, #40	; 0x28
 801211a:	46bd      	mov	sp, r7
 801211c:	bd80      	pop	{r7, pc}
	...

08012120 <atkpSendPeriod>:
/****************************************************************************/

/*1ms*/
static void atkpSendPeriod(void)
{
 8012120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012124:	b088      	sub	sp, #32
 8012126:	af06      	add	r7, sp, #24
	static u16 count_ms = 1;

	if(!(count_ms % PERIOD_STATUS))
 8012128:	4b96      	ldr	r3, [pc, #600]	; (8012384 <atkpSendPeriod+0x264>)
 801212a:	881a      	ldrh	r2, [r3, #0]
 801212c:	4b96      	ldr	r3, [pc, #600]	; (8012388 <atkpSendPeriod+0x268>)
 801212e:	fba3 1302 	umull	r1, r3, r3, r2
 8012132:	0919      	lsrs	r1, r3, #4
 8012134:	460b      	mov	r3, r1
 8012136:	011b      	lsls	r3, r3, #4
 8012138:	1a5b      	subs	r3, r3, r1
 801213a:	005b      	lsls	r3, r3, #1
 801213c:	1ad3      	subs	r3, r2, r3
 801213e:	b29b      	uxth	r3, r3
 8012140:	2b00      	cmp	r3, #0
 8012142:	d141      	bne.n	80121c8 <atkpSendPeriod+0xa8>
	{
		u8 fm = 0;
 8012144:	2300      	movs	r3, #0
 8012146:	71fb      	strb	r3, [r7, #7]
		bool armed = ARMING_FLAG(ARMED);
 8012148:	4b90      	ldr	r3, [pc, #576]	; (801238c <atkpSendPeriod+0x26c>)
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	f003 0302 	and.w	r3, r3, #2
 8012150:	2b00      	cmp	r3, #0
 8012152:	bf14      	ite	ne
 8012154:	2301      	movne	r3, #1
 8012156:	2300      	moveq	r3, #0
 8012158:	71bb      	strb	r3, [r7, #6]
		if (FLIGHT_MODE(ANGLE_MODE))
 801215a:	4b8d      	ldr	r3, [pc, #564]	; (8012390 <atkpSendPeriod+0x270>)
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	f003 0301 	and.w	r3, r3, #1
 8012162:	2b00      	cmp	r3, #0
 8012164:	d001      	beq.n	801216a <atkpSendPeriod+0x4a>
			fm = 1;
 8012166:	2301      	movs	r3, #1
 8012168:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 801216a:	4b89      	ldr	r3, [pc, #548]	; (8012390 <atkpSendPeriod+0x270>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	f003 0308 	and.w	r3, r3, #8
 8012172:	2b00      	cmp	r3, #0
 8012174:	d001      	beq.n	801217a <atkpSendPeriod+0x5a>
			fm = 2;
 8012176:	2302      	movs	r3, #2
 8012178:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 801217a:	4b85      	ldr	r3, [pc, #532]	; (8012390 <atkpSendPeriod+0x270>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	f003 0320 	and.w	r3, r3, #32
 8012182:	2b00      	cmp	r3, #0
 8012184:	d001      	beq.n	801218a <atkpSendPeriod+0x6a>
			fm = 3;
 8012186:	2303      	movs	r3, #3
 8012188:	71fb      	strb	r3, [r7, #7]
		sendStatus(state.attitude.roll, -state.attitude.pitch, -imuAttitudeYaw, state.position.z, fm, armed);				
 801218a:	4b82      	ldr	r3, [pc, #520]	; (8012394 <atkpSendPeriod+0x274>)
 801218c:	ed93 7a01 	vldr	s14, [r3, #4]
 8012190:	4b80      	ldr	r3, [pc, #512]	; (8012394 <atkpSendPeriod+0x274>)
 8012192:	edd3 7a02 	vldr	s15, [r3, #8]
 8012196:	eef1 6a67 	vneg.f32	s13, s15
 801219a:	4b7f      	ldr	r3, [pc, #508]	; (8012398 <atkpSendPeriod+0x278>)
 801219c:	edd3 7a00 	vldr	s15, [r3]
 80121a0:	eeb1 6a67 	vneg.f32	s12, s15
 80121a4:	4b7b      	ldr	r3, [pc, #492]	; (8012394 <atkpSendPeriod+0x274>)
 80121a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80121aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80121ae:	79ba      	ldrb	r2, [r7, #6]
 80121b0:	79fb      	ldrb	r3, [r7, #7]
 80121b2:	4619      	mov	r1, r3
 80121b4:	ee17 0a90 	vmov	r0, s15
 80121b8:	eeb0 1a46 	vmov.f32	s2, s12
 80121bc:	eef0 0a66 	vmov.f32	s1, s13
 80121c0:	eeb0 0a47 	vmov.f32	s0, s14
 80121c4:	f7ff f9a6 	bl	8011514 <sendStatus>
	}
	if(!(count_ms % PERIOD_SENSOR))
 80121c8:	4b6e      	ldr	r3, [pc, #440]	; (8012384 <atkpSendPeriod+0x264>)
 80121ca:	881a      	ldrh	r2, [r3, #0]
 80121cc:	4b73      	ldr	r3, [pc, #460]	; (801239c <atkpSendPeriod+0x27c>)
 80121ce:	fba3 1302 	umull	r1, r3, r3, r2
 80121d2:	08d9      	lsrs	r1, r3, #3
 80121d4:	460b      	mov	r3, r1
 80121d6:	009b      	lsls	r3, r3, #2
 80121d8:	440b      	add	r3, r1
 80121da:	005b      	lsls	r3, r3, #1
 80121dc:	1ad3      	subs	r3, r2, r3
 80121de:	b29b      	uxth	r3, r3
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d125      	bne.n	8012230 <atkpSendPeriod+0x110>
	{
		sendSenser(accADC.x, accADC.y, accADC.z, gyroADC.x, gyroADC.y, gyroADC.z, magADC.x, magADC.y, magADC.z);				
 80121e4:	4b6e      	ldr	r3, [pc, #440]	; (80123a0 <atkpSendPeriod+0x280>)
 80121e6:	f9b3 5000 	ldrsh.w	r5, [r3]
 80121ea:	4b6d      	ldr	r3, [pc, #436]	; (80123a0 <atkpSendPeriod+0x280>)
 80121ec:	f9b3 6002 	ldrsh.w	r6, [r3, #2]
 80121f0:	4b6b      	ldr	r3, [pc, #428]	; (80123a0 <atkpSendPeriod+0x280>)
 80121f2:	f9b3 c004 	ldrsh.w	ip, [r3, #4]
 80121f6:	4b6b      	ldr	r3, [pc, #428]	; (80123a4 <atkpSendPeriod+0x284>)
 80121f8:	f9b3 e000 	ldrsh.w	lr, [r3]
 80121fc:	4b69      	ldr	r3, [pc, #420]	; (80123a4 <atkpSendPeriod+0x284>)
 80121fe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012202:	4a68      	ldr	r2, [pc, #416]	; (80123a4 <atkpSendPeriod+0x284>)
 8012204:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8012208:	4967      	ldr	r1, [pc, #412]	; (80123a8 <atkpSendPeriod+0x288>)
 801220a:	f9b1 1000 	ldrsh.w	r1, [r1]
 801220e:	4866      	ldr	r0, [pc, #408]	; (80123a8 <atkpSendPeriod+0x288>)
 8012210:	f9b0 0002 	ldrsh.w	r0, [r0, #2]
 8012214:	4c64      	ldr	r4, [pc, #400]	; (80123a8 <atkpSendPeriod+0x288>)
 8012216:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 801221a:	9404      	str	r4, [sp, #16]
 801221c:	9003      	str	r0, [sp, #12]
 801221e:	9102      	str	r1, [sp, #8]
 8012220:	9201      	str	r2, [sp, #4]
 8012222:	9300      	str	r3, [sp, #0]
 8012224:	4673      	mov	r3, lr
 8012226:	4662      	mov	r2, ip
 8012228:	4631      	mov	r1, r6
 801222a:	4628      	mov	r0, r5
 801222c:	f7ff fa4a 	bl	80116c4 <sendSenser>
	}
	if(!(count_ms % PERIOD_RCDATA))
 8012230:	4b54      	ldr	r3, [pc, #336]	; (8012384 <atkpSendPeriod+0x264>)
 8012232:	881a      	ldrh	r2, [r3, #0]
 8012234:	4b59      	ldr	r3, [pc, #356]	; (801239c <atkpSendPeriod+0x27c>)
 8012236:	fba3 1302 	umull	r1, r3, r3, r2
 801223a:	0959      	lsrs	r1, r3, #5
 801223c:	460b      	mov	r3, r1
 801223e:	009b      	lsls	r3, r3, #2
 8012240:	440b      	add	r3, r1
 8012242:	00db      	lsls	r3, r3, #3
 8012244:	1ad3      	subs	r3, r2, r3
 8012246:	b29b      	uxth	r3, r3
 8012248:	2b00      	cmp	r3, #0
 801224a:	d122      	bne.n	8012292 <atkpSendPeriod+0x172>
	{
		sendRCData(	rcData[THROTTLE], rcData[YAW], rcData[ROLL],
 801224c:	4b57      	ldr	r3, [pc, #348]	; (80123ac <atkpSendPeriod+0x28c>)
 801224e:	889e      	ldrh	r6, [r3, #4]
 8012250:	4b56      	ldr	r3, [pc, #344]	; (80123ac <atkpSendPeriod+0x28c>)
 8012252:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8012256:	4b55      	ldr	r3, [pc, #340]	; (80123ac <atkpSendPeriod+0x28c>)
 8012258:	f8b3 e000 	ldrh.w	lr, [r3]
 801225c:	4b53      	ldr	r3, [pc, #332]	; (80123ac <atkpSendPeriod+0x28c>)
 801225e:	f8b3 8002 	ldrh.w	r8, [r3, #2]
 8012262:	4b52      	ldr	r3, [pc, #328]	; (80123ac <atkpSendPeriod+0x28c>)
 8012264:	891b      	ldrh	r3, [r3, #8]
 8012266:	4a51      	ldr	r2, [pc, #324]	; (80123ac <atkpSendPeriod+0x28c>)
 8012268:	8952      	ldrh	r2, [r2, #10]
 801226a:	4950      	ldr	r1, [pc, #320]	; (80123ac <atkpSendPeriod+0x28c>)
 801226c:	8989      	ldrh	r1, [r1, #12]
 801226e:	484f      	ldr	r0, [pc, #316]	; (80123ac <atkpSendPeriod+0x28c>)
 8012270:	89c0      	ldrh	r0, [r0, #14]
 8012272:	4c4e      	ldr	r4, [pc, #312]	; (80123ac <atkpSendPeriod+0x28c>)
 8012274:	8a24      	ldrh	r4, [r4, #16]
 8012276:	4d4d      	ldr	r5, [pc, #308]	; (80123ac <atkpSendPeriod+0x28c>)
 8012278:	8a6d      	ldrh	r5, [r5, #18]
 801227a:	9505      	str	r5, [sp, #20]
 801227c:	9404      	str	r4, [sp, #16]
 801227e:	9003      	str	r0, [sp, #12]
 8012280:	9102      	str	r1, [sp, #8]
 8012282:	9201      	str	r2, [sp, #4]
 8012284:	9300      	str	r3, [sp, #0]
 8012286:	4643      	mov	r3, r8
 8012288:	4672      	mov	r2, lr
 801228a:	4661      	mov	r1, ip
 801228c:	4630      	mov	r0, r6
 801228e:	f7ff fb42 	bl	8011916 <sendRCData>
					rcData[PITCH], rcData[AUX1], rcData[AUX2],
					rcData[AUX3], rcData[AUX4], rcData[AUX5], rcData[AUX6]);
	}
	if(!(count_ms % PERIOD_POWER))
 8012292:	4b3c      	ldr	r3, [pc, #240]	; (8012384 <atkpSendPeriod+0x264>)
 8012294:	881b      	ldrh	r3, [r3, #0]
 8012296:	4a46      	ldr	r2, [pc, #280]	; (80123b0 <atkpSendPeriod+0x290>)
 8012298:	fba2 1203 	umull	r1, r2, r2, r3
 801229c:	0952      	lsrs	r2, r2, #5
 801229e:	2164      	movs	r1, #100	; 0x64
 80122a0:	fb01 f202 	mul.w	r2, r1, r2
 80122a4:	1a9b      	subs	r3, r3, r2
 80122a6:	b29b      	uxth	r3, r3
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d112      	bne.n	80122d2 <atkpSendPeriod+0x1b2>
	{
		float bat = pmGetBatteryVoltage();
 80122ac:	f003 f98c 	bl	80155c8 <pmGetBatteryVoltage>
 80122b0:	ed87 0a00 	vstr	s0, [r7]
		sendPower(bat * 100,0);
 80122b4:	edd7 7a00 	vldr	s15, [r7]
 80122b8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80123b4 <atkpSendPeriod+0x294>
 80122bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80122c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80122c4:	ee17 3a90 	vmov	r3, s15
 80122c8:	b29b      	uxth	r3, r3
 80122ca:	2100      	movs	r1, #0
 80122cc:	4618      	mov	r0, r3
 80122ce:	f7ff fc34 	bl	8011b3a <sendPower>
	}
	if(!(count_ms % PERIOD_MOTOR))
 80122d2:	4b2c      	ldr	r3, [pc, #176]	; (8012384 <atkpSendPeriod+0x264>)
 80122d4:	881a      	ldrh	r2, [r3, #0]
 80122d6:	4b31      	ldr	r3, [pc, #196]	; (801239c <atkpSendPeriod+0x27c>)
 80122d8:	fba3 1302 	umull	r1, r3, r3, r2
 80122dc:	0959      	lsrs	r1, r3, #5
 80122de:	460b      	mov	r3, r1
 80122e0:	009b      	lsls	r3, r3, #2
 80122e2:	440b      	add	r3, r1
 80122e4:	00db      	lsls	r3, r3, #3
 80122e6:	1ad3      	subs	r3, r2, r3
 80122e8:	b29b      	uxth	r3, r3
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d111      	bne.n	8012312 <atkpSendPeriod+0x1f2>
	{
		sendMotorPWM(motorPWM.m1, motorPWM.m2, motorPWM.m3, motorPWM.m4, 0,0,0,0);
 80122ee:	4b32      	ldr	r3, [pc, #200]	; (80123b8 <atkpSendPeriod+0x298>)
 80122f0:	8818      	ldrh	r0, [r3, #0]
 80122f2:	4b31      	ldr	r3, [pc, #196]	; (80123b8 <atkpSendPeriod+0x298>)
 80122f4:	8859      	ldrh	r1, [r3, #2]
 80122f6:	4b30      	ldr	r3, [pc, #192]	; (80123b8 <atkpSendPeriod+0x298>)
 80122f8:	889a      	ldrh	r2, [r3, #4]
 80122fa:	4b2f      	ldr	r3, [pc, #188]	; (80123b8 <atkpSendPeriod+0x298>)
 80122fc:	88db      	ldrh	r3, [r3, #6]
 80122fe:	2400      	movs	r4, #0
 8012300:	9403      	str	r4, [sp, #12]
 8012302:	2400      	movs	r4, #0
 8012304:	9402      	str	r4, [sp, #8]
 8012306:	2400      	movs	r4, #0
 8012308:	9401      	str	r4, [sp, #4]
 801230a:	2400      	movs	r4, #0
 801230c:	9400      	str	r4, [sp, #0]
 801230e:	f7ff fc5b 	bl	8011bc8 <sendMotorPWM>
	}
	if(!(count_ms % PERIOD_SENSOR2))
 8012312:	4b1c      	ldr	r3, [pc, #112]	; (8012384 <atkpSendPeriod+0x264>)
 8012314:	881a      	ldrh	r2, [r3, #0]
 8012316:	4b21      	ldr	r3, [pc, #132]	; (801239c <atkpSendPeriod+0x27c>)
 8012318:	fba3 1302 	umull	r1, r3, r3, r2
 801231c:	0959      	lsrs	r1, r3, #5
 801231e:	460b      	mov	r3, r1
 8012320:	009b      	lsls	r3, r3, #2
 8012322:	440b      	add	r3, r1
 8012324:	00db      	lsls	r3, r3, #3
 8012326:	1ad3      	subs	r3, r2, r3
 8012328:	b29b      	uxth	r3, r3
 801232a:	2b00      	cmp	r3, #0
 801232c:	d115      	bne.n	801235a <atkpSendPeriod+0x23a>
	{
		sendSenser2(baroAltitude * 100, state.position.z);
 801232e:	4b23      	ldr	r3, [pc, #140]	; (80123bc <atkpSendPeriod+0x29c>)
 8012330:	edd3 7a00 	vldr	s15, [r3]
 8012334:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80123b4 <atkpSendPeriod+0x294>
 8012338:	ee67 7a87 	vmul.f32	s15, s15, s14
 801233c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012340:	4b14      	ldr	r3, [pc, #80]	; (8012394 <atkpSendPeriod+0x274>)
 8012342:	edd3 7a07 	vldr	s15, [r3, #28]
 8012346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801234a:	ee17 3a90 	vmov	r3, s15
 801234e:	b29b      	uxth	r3, r3
 8012350:	4619      	mov	r1, r3
 8012352:	ee17 0a10 	vmov	r0, s14
 8012356:	f7ff fd17 	bl	8011d88 <sendSenser2>
	}
	if(++count_ms>=65535) 
 801235a:	4b0a      	ldr	r3, [pc, #40]	; (8012384 <atkpSendPeriod+0x264>)
 801235c:	881b      	ldrh	r3, [r3, #0]
 801235e:	3301      	adds	r3, #1
 8012360:	b29a      	uxth	r2, r3
 8012362:	4b08      	ldr	r3, [pc, #32]	; (8012384 <atkpSendPeriod+0x264>)
 8012364:	801a      	strh	r2, [r3, #0]
 8012366:	4b07      	ldr	r3, [pc, #28]	; (8012384 <atkpSendPeriod+0x264>)
 8012368:	881b      	ldrh	r3, [r3, #0]
 801236a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801236e:	4293      	cmp	r3, r2
 8012370:	d102      	bne.n	8012378 <atkpSendPeriod+0x258>
		count_ms = 1;	
 8012372:	4b04      	ldr	r3, [pc, #16]	; (8012384 <atkpSendPeriod+0x264>)
 8012374:	2201      	movs	r2, #1
 8012376:	801a      	strh	r2, [r3, #0]
}
 8012378:	bf00      	nop
 801237a:	3708      	adds	r7, #8
 801237c:	46bd      	mov	sp, r7
 801237e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012382:	bf00      	nop
 8012384:	200000cc 	.word	0x200000cc
 8012388:	88888889 	.word	0x88888889
 801238c:	20008654 	.word	0x20008654
 8012390:	2000865c 	.word	0x2000865c
 8012394:	2000b438 	.word	0x2000b438
 8012398:	2000b358 	.word	0x2000b358
 801239c:	cccccccd 	.word	0xcccccccd
 80123a0:	2000b844 	.word	0x2000b844
 80123a4:	2000b8d0 	.word	0x2000b8d0
 80123a8:	2000b8bc 	.word	0x2000b8bc
 80123ac:	2000b334 	.word	0x2000b334
 80123b0:	51eb851f 	.word	0x51eb851f
 80123b4:	42c80000 	.word	0x42c80000
 80123b8:	2000b3a0 	.word	0x2000b3a0
 80123bc:	20008724 	.word	0x20008724

080123c0 <atkpCheckSum>:

static u8 atkpCheckSum(atkp_t *packet)
{
 80123c0:	b480      	push	{r7}
 80123c2:	b085      	sub	sp, #20
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
	u8 sum;
	sum = DOWN_BYTE1;
 80123c8:	23aa      	movs	r3, #170	; 0xaa
 80123ca:	73fb      	strb	r3, [r7, #15]
	sum += DOWN_BYTE2;
 80123cc:	7bfb      	ldrb	r3, [r7, #15]
 80123ce:	3b51      	subs	r3, #81	; 0x51
 80123d0:	73fb      	strb	r3, [r7, #15]
	sum += packet->msgID;
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	781a      	ldrb	r2, [r3, #0]
 80123d6:	7bfb      	ldrb	r3, [r7, #15]
 80123d8:	4413      	add	r3, r2
 80123da:	73fb      	strb	r3, [r7, #15]
	sum += packet->dataLen;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	785a      	ldrb	r2, [r3, #1]
 80123e0:	7bfb      	ldrb	r3, [r7, #15]
 80123e2:	4413      	add	r3, r2
 80123e4:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 80123e6:	2300      	movs	r3, #0
 80123e8:	60bb      	str	r3, [r7, #8]
 80123ea:	e00a      	b.n	8012402 <atkpCheckSum+0x42>
	{
		sum += packet->data[i];
 80123ec:	687a      	ldr	r2, [r7, #4]
 80123ee:	68bb      	ldr	r3, [r7, #8]
 80123f0:	4413      	add	r3, r2
 80123f2:	3302      	adds	r3, #2
 80123f4:	781a      	ldrb	r2, [r3, #0]
 80123f6:	7bfb      	ldrb	r3, [r7, #15]
 80123f8:	4413      	add	r3, r2
 80123fa:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 80123fc:	68bb      	ldr	r3, [r7, #8]
 80123fe:	3301      	adds	r3, #1
 8012400:	60bb      	str	r3, [r7, #8]
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	785b      	ldrb	r3, [r3, #1]
 8012406:	461a      	mov	r2, r3
 8012408:	68bb      	ldr	r3, [r7, #8]
 801240a:	4293      	cmp	r3, r2
 801240c:	dbee      	blt.n	80123ec <atkpCheckSum+0x2c>
	}
	return sum;
 801240e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012410:	4618      	mov	r0, r3
 8012412:	3714      	adds	r7, #20
 8012414:	46bd      	mov	sp, r7
 8012416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241a:	4770      	bx	lr

0801241c <atkpReceiveAnl>:

static void atkpReceiveAnl(atkp_t *anlPacket)
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b084      	sub	sp, #16
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
	if(anlPacket->msgID	== DOWN_COMMAND)
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	781b      	ldrb	r3, [r3, #0]
 8012428:	2b01      	cmp	r3, #1
 801242a:	f040 8083 	bne.w	8012534 <atkpReceiveAnl+0x118>
	{
		switch(anlPacket->data[0])
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	789b      	ldrb	r3, [r3, #2]
 8012432:	3b01      	subs	r3, #1
 8012434:	2b25      	cmp	r3, #37	; 0x25
 8012436:	f200 8510 	bhi.w	8012e5a <atkpReceiveAnl+0xa3e>
 801243a:	a201      	add	r2, pc, #4	; (adr r2, 8012440 <atkpReceiveAnl+0x24>)
 801243c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012440:	08012e59 	.word	0x08012e59
 8012444:	080124d9 	.word	0x080124d9
 8012448:	08012e5b 	.word	0x08012e5b
 801244c:	080124e5 	.word	0x080124e5
 8012450:	08012e59 	.word	0x08012e59
 8012454:	08012e5b 	.word	0x08012e5b
 8012458:	08012e5b 	.word	0x08012e5b
 801245c:	08012e5b 	.word	0x08012e5b
 8012460:	08012e5b 	.word	0x08012e5b
 8012464:	08012e5b 	.word	0x08012e5b
 8012468:	08012e5b 	.word	0x08012e5b
 801246c:	08012e5b 	.word	0x08012e5b
 8012470:	08012e5b 	.word	0x08012e5b
 8012474:	08012e5b 	.word	0x08012e5b
 8012478:	08012e5b 	.word	0x08012e5b
 801247c:	08012e5b 	.word	0x08012e5b
 8012480:	08012e5b 	.word	0x08012e5b
 8012484:	08012e5b 	.word	0x08012e5b
 8012488:	08012e5b 	.word	0x08012e5b
 801248c:	08012e5b 	.word	0x08012e5b
 8012490:	08012e5b 	.word	0x08012e5b
 8012494:	08012e5b 	.word	0x08012e5b
 8012498:	08012e5b 	.word	0x08012e5b
 801249c:	08012e5b 	.word	0x08012e5b
 80124a0:	08012e5b 	.word	0x08012e5b
 80124a4:	08012e5b 	.word	0x08012e5b
 80124a8:	08012e5b 	.word	0x08012e5b
 80124ac:	08012e5b 	.word	0x08012e5b
 80124b0:	08012e5b 	.word	0x08012e5b
 80124b4:	08012e5b 	.word	0x08012e5b
 80124b8:	08012e5b 	.word	0x08012e5b
 80124bc:	08012e5b 	.word	0x08012e5b
 80124c0:	080124ed 	.word	0x080124ed
 80124c4:	080124f9 	.word	0x080124f9
 80124c8:	08012505 	.word	0x08012505
 80124cc:	08012511 	.word	0x08012511
 80124d0:	0801251d 	.word	0x0801251d
 80124d4:	08012529 	.word	0x08012529
		{
			case D_COMMAND_ACC_CALIB:
				break;
				
			case D_COMMAND_GYRO_CALIB:
				gyroSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 80124d8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80124dc:	f006 fbea 	bl	8018cb4 <gyroSetCalibrationCycles>
				break;
 80124e0:	f000 bcbb 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_MAG_CALIB:
				compassSetCalibrationStart();
 80124e4:	f006 fbc2 	bl	8018c6c <compassSetCalibrationStart>
				break;
 80124e8:	f000 bcb7 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_BARO_CALIB:
				break;
			
			case D_COMMAND_ACC_CALIB_STEP1:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 80124ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80124f0:	f005 fdbe 	bl	8018070 <accSetCalibrationCycles>
				break;
 80124f4:	f000 bcb1 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP2:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 80124f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80124fc:	f005 fdb8 	bl	8018070 <accSetCalibrationCycles>
				break;
 8012500:	f000 bcab 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP3:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012504:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012508:	f005 fdb2 	bl	8018070 <accSetCalibrationCycles>
				break;
 801250c:	f000 bca5 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP4:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012510:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012514:	f005 fdac 	bl	8018070 <accSetCalibrationCycles>
				break;
 8012518:	f000 bc9f 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP5:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 801251c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012520:	f005 fda6 	bl	8018070 <accSetCalibrationCycles>
				break;
 8012524:	f000 bc99 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP6:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012528:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801252c:	f005 fda0 	bl	8018070 <accSetCalibrationCycles>
				break;
 8012530:	f000 bc93 	b.w	8012e5a <atkpReceiveAnl+0xa3e>
		}
	}			
	else if(anlPacket->msgID == DOWN_ACK)
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	781b      	ldrb	r3, [r3, #0]
 8012538:	2b02      	cmp	r3, #2
 801253a:	f040 8235 	bne.w	80129a8 <atkpReceiveAnl+0x58c>
	{
		if(anlPacket->data[0] == D_ACK_READ_PID)/*PID*/
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	789b      	ldrb	r3, [r3, #2]
 8012542:	2b01      	cmp	r3, #1
 8012544:	f040 8121 	bne.w	801278a <atkpReceiveAnl+0x36e>
		{
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 8012548:	4bd8      	ldr	r3, [pc, #864]	; (80128ac <atkpReceiveAnl+0x490>)
 801254a:	edd3 7a01 	vldr	s15, [r3, #4]
 801254e:	4bd7      	ldr	r3, [pc, #860]	; (80128ac <atkpReceiveAnl+0x490>)
 8012550:	ed93 7a02 	vldr	s14, [r3, #8]
 8012554:	4bd5      	ldr	r3, [pc, #852]	; (80128ac <atkpReceiveAnl+0x490>)
 8012556:	edd3 6a03 	vldr	s13, [r3, #12]
 801255a:	4bd4      	ldr	r3, [pc, #848]	; (80128ac <atkpReceiveAnl+0x490>)
 801255c:	ed93 6a04 	vldr	s12, [r3, #16]
 8012560:	4bd2      	ldr	r3, [pc, #840]	; (80128ac <atkpReceiveAnl+0x490>)
 8012562:	edd3 5a05 	vldr	s11, [r3, #20]
 8012566:	4bd1      	ldr	r3, [pc, #836]	; (80128ac <atkpReceiveAnl+0x490>)
 8012568:	ed93 5a06 	vldr	s10, [r3, #24]
 801256c:	4bcf      	ldr	r3, [pc, #828]	; (80128ac <atkpReceiveAnl+0x490>)
 801256e:	edd3 4a07 	vldr	s9, [r3, #28]
 8012572:	4bce      	ldr	r3, [pc, #824]	; (80128ac <atkpReceiveAnl+0x490>)
 8012574:	edd3 3a08 	vldr	s7, [r3, #32]
 8012578:	4bcc      	ldr	r3, [pc, #816]	; (80128ac <atkpReceiveAnl+0x490>)
 801257a:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 801257e:	eeb0 3a64 	vmov.f32	s6, s9
 8012582:	eef0 2a45 	vmov.f32	s5, s10
 8012586:	eeb0 2a65 	vmov.f32	s4, s11
 801258a:	eef0 1a46 	vmov.f32	s3, s12
 801258e:	eeb0 1a66 	vmov.f32	s2, s13
 8012592:	eef0 0a47 	vmov.f32	s1, s14
 8012596:	eeb0 0a67 	vmov.f32	s0, s15
 801259a:	2001      	movs	r0, #1
 801259c:	f7ff fc4f 	bl	8011e3e <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 80125a0:	4bc2      	ldr	r3, [pc, #776]	; (80128ac <atkpReceiveAnl+0x490>)
 80125a2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80125a6:	4bc1      	ldr	r3, [pc, #772]	; (80128ac <atkpReceiveAnl+0x490>)
 80125a8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80125ac:	4bbf      	ldr	r3, [pc, #764]	; (80128ac <atkpReceiveAnl+0x490>)
 80125ae:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80125b2:	4bbe      	ldr	r3, [pc, #760]	; (80128ac <atkpReceiveAnl+0x490>)
 80125b4:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80125b8:	4bbc      	ldr	r3, [pc, #752]	; (80128ac <atkpReceiveAnl+0x490>)
 80125ba:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 80125be:	4bbb      	ldr	r3, [pc, #748]	; (80128ac <atkpReceiveAnl+0x490>)
 80125c0:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 80125c4:	4bb9      	ldr	r3, [pc, #740]	; (80128ac <atkpReceiveAnl+0x490>)
 80125c6:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 80125ca:	4bb8      	ldr	r3, [pc, #736]	; (80128ac <atkpReceiveAnl+0x490>)
 80125cc:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 80125d0:	4bb6      	ldr	r3, [pc, #728]	; (80128ac <atkpReceiveAnl+0x490>)
 80125d2:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 80125d6:	eeb0 3a64 	vmov.f32	s6, s9
 80125da:	eef0 2a45 	vmov.f32	s5, s10
 80125de:	eeb0 2a65 	vmov.f32	s4, s11
 80125e2:	eef0 1a46 	vmov.f32	s3, s12
 80125e6:	eeb0 1a66 	vmov.f32	s2, s13
 80125ea:	eef0 0a47 	vmov.f32	s1, s14
 80125ee:	eeb0 0a67 	vmov.f32	s0, s15
 80125f2:	2002      	movs	r0, #2
 80125f4:	f7ff fc23 	bl	8011e3e <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 80125f8:	4bac      	ldr	r3, [pc, #688]	; (80128ac <atkpReceiveAnl+0x490>)
 80125fa:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80125fe:	4bab      	ldr	r3, [pc, #684]	; (80128ac <atkpReceiveAnl+0x490>)
 8012600:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8012604:	4ba9      	ldr	r3, [pc, #676]	; (80128ac <atkpReceiveAnl+0x490>)
 8012606:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 801260a:	4ba8      	ldr	r3, [pc, #672]	; (80128ac <atkpReceiveAnl+0x490>)
 801260c:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8012610:	4ba6      	ldr	r3, [pc, #664]	; (80128ac <atkpReceiveAnl+0x490>)
 8012612:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 8012616:	4ba5      	ldr	r3, [pc, #660]	; (80128ac <atkpReceiveAnl+0x490>)
 8012618:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 801261c:	4ba3      	ldr	r3, [pc, #652]	; (80128ac <atkpReceiveAnl+0x490>)
 801261e:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 8012622:	4ba2      	ldr	r3, [pc, #648]	; (80128ac <atkpReceiveAnl+0x490>)
 8012624:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 8012628:	4ba0      	ldr	r3, [pc, #640]	; (80128ac <atkpReceiveAnl+0x490>)
 801262a:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 801262e:	eeb0 3a64 	vmov.f32	s6, s9
 8012632:	eef0 2a45 	vmov.f32	s5, s10
 8012636:	eeb0 2a65 	vmov.f32	s4, s11
 801263a:	eef0 1a46 	vmov.f32	s3, s12
 801263e:	eeb0 1a66 	vmov.f32	s2, s13
 8012642:	eef0 0a47 	vmov.f32	s1, s14
 8012646:	eeb0 0a67 	vmov.f32	s0, s15
 801264a:	2003      	movs	r0, #3
 801264c:	f7ff fbf7 	bl	8011e3e <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 8012650:	4b96      	ldr	r3, [pc, #600]	; (80128ac <atkpReceiveAnl+0x490>)
 8012652:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8012656:	4b95      	ldr	r3, [pc, #596]	; (80128ac <atkpReceiveAnl+0x490>)
 8012658:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 801265c:	4b93      	ldr	r3, [pc, #588]	; (80128ac <atkpReceiveAnl+0x490>)
 801265e:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8012662:	ed9f 4a93 	vldr	s8, [pc, #588]	; 80128b0 <atkpReceiveAnl+0x494>
 8012666:	eddf 3a92 	vldr	s7, [pc, #584]	; 80128b0 <atkpReceiveAnl+0x494>
 801266a:	ed9f 3a91 	vldr	s6, [pc, #580]	; 80128b0 <atkpReceiveAnl+0x494>
 801266e:	eddf 2a90 	vldr	s5, [pc, #576]	; 80128b0 <atkpReceiveAnl+0x494>
 8012672:	ed9f 2a8f 	vldr	s4, [pc, #572]	; 80128b0 <atkpReceiveAnl+0x494>
 8012676:	eddf 1a8e 	vldr	s3, [pc, #568]	; 80128b0 <atkpReceiveAnl+0x494>
 801267a:	eeb0 1a66 	vmov.f32	s2, s13
 801267e:	eef0 0a47 	vmov.f32	s1, s14
 8012682:	eeb0 0a67 	vmov.f32	s0, s15
 8012686:	2004      	movs	r0, #4
 8012688:	f7ff fbd9 	bl	8011e3e <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801268c:	4b87      	ldr	r3, [pc, #540]	; (80128ac <atkpReceiveAnl+0x490>)
 801268e:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8012692:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8012696:	ee07 3a90 	vmov	s15, r3
 801269a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801269e:	4b83      	ldr	r3, [pc, #524]	; (80128ac <atkpReceiveAnl+0x490>)
 80126a0:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 80126a4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80126a8:	ee07 3a10 	vmov	s14, r3
 80126ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80126b0:	4b7e      	ldr	r3, [pc, #504]	; (80128ac <atkpReceiveAnl+0x490>)
 80126b2:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 80126b6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80126ba:	ee06 3a90 	vmov	s13, r3
 80126be:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80126c2:	4b7a      	ldr	r3, [pc, #488]	; (80128ac <atkpReceiveAnl+0x490>)
 80126c4:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80126c8:	ee06 3a10 	vmov	s12, r3
 80126cc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80126d0:	4b76      	ldr	r3, [pc, #472]	; (80128ac <atkpReceiveAnl+0x490>)
 80126d2:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80126d6:	ee05 3a90 	vmov	s11, r3
 80126da:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80126de:	4b73      	ldr	r3, [pc, #460]	; (80128ac <atkpReceiveAnl+0x490>)
 80126e0:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80126e4:	ee05 3a10 	vmov	s10, r3
 80126e8:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80126ec:	4b6f      	ldr	r3, [pc, #444]	; (80128ac <atkpReceiveAnl+0x490>)
 80126ee:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 80126f2:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80126f6:	ee04 3a90 	vmov	s9, r3
 80126fa:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80126fe:	4b6b      	ldr	r3, [pc, #428]	; (80128ac <atkpReceiveAnl+0x490>)
 8012700:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8012704:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012708:	ee04 3a10 	vmov	s8, r3
 801270c:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8012710:	4b66      	ldr	r3, [pc, #408]	; (80128ac <atkpReceiveAnl+0x490>)
 8012712:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8012716:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801271a:	ee04 3a10 	vmov	s8, r3
 801271e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8012722:	eeb0 3a64 	vmov.f32	s6, s9
 8012726:	eef0 2a45 	vmov.f32	s5, s10
 801272a:	eeb0 2a65 	vmov.f32	s4, s11
 801272e:	eef0 1a46 	vmov.f32	s3, s12
 8012732:	eeb0 1a66 	vmov.f32	s2, s13
 8012736:	eef0 0a47 	vmov.f32	s1, s14
 801273a:	eeb0 0a67 	vmov.f32	s0, s15
 801273e:	2005      	movs	r0, #5
 8012740:	f7ff fb7d 	bl	8011e3e <sendPid>
				   );
			
			bool pidBypassFlag = ARMING_FLAG(ARMING_DISABLED_PID_BYPASS); 
 8012744:	4b5b      	ldr	r3, [pc, #364]	; (80128b4 <atkpReceiveAnl+0x498>)
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801274c:	2b00      	cmp	r3, #0
 801274e:	bf14      	ite	ne
 8012750:	2301      	movne	r3, #1
 8012752:	2300      	moveq	r3, #0
 8012754:	723b      	strb	r3, [r7, #8]
			sendPid(6, 0, 0, 0,
 8012756:	7a3b      	ldrb	r3, [r7, #8]
 8012758:	ee07 3a90 	vmov	s15, r3
 801275c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012760:	ed9f 4a53 	vldr	s8, [pc, #332]	; 80128b0 <atkpReceiveAnl+0x494>
 8012764:	eddf 3a52 	vldr	s7, [pc, #328]	; 80128b0 <atkpReceiveAnl+0x494>
 8012768:	ed9f 3a51 	vldr	s6, [pc, #324]	; 80128b0 <atkpReceiveAnl+0x494>
 801276c:	eddf 2a50 	vldr	s5, [pc, #320]	; 80128b0 <atkpReceiveAnl+0x494>
 8012770:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 80128b0 <atkpReceiveAnl+0x494>
 8012774:	eef0 1a67 	vmov.f32	s3, s15
 8012778:	ed9f 1a4d 	vldr	s2, [pc, #308]	; 80128b0 <atkpReceiveAnl+0x494>
 801277c:	eddf 0a4c 	vldr	s1, [pc, #304]	; 80128b0 <atkpReceiveAnl+0x494>
 8012780:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80128b0 <atkpReceiveAnl+0x494>
 8012784:	2006      	movs	r0, #6
 8012786:	f7ff fb5a 	bl	8011e3e <sendPid>
					   pidBypassFlag, 0, 0,
					   0, 0, 0
				   );
		}
		
		if(anlPacket->data[0] == D_ACK_RESET_PARAM)/**/
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	789b      	ldrb	r3, [r3, #2]
 801278e:	2ba1      	cmp	r3, #161	; 0xa1
 8012790:	f040 8363 	bne.w	8012e5a <atkpReceiveAnl+0xa3e>
		{
			resetConfigParam();
 8012794:	f000 fe80 	bl	8013498 <resetConfigParam>
			stateControlInit();
 8012798:	f005 fac6 	bl	8017d28 <stateControlInit>
			
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 801279c:	4b43      	ldr	r3, [pc, #268]	; (80128ac <atkpReceiveAnl+0x490>)
 801279e:	edd3 7a01 	vldr	s15, [r3, #4]
 80127a2:	4b42      	ldr	r3, [pc, #264]	; (80128ac <atkpReceiveAnl+0x490>)
 80127a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80127a8:	4b40      	ldr	r3, [pc, #256]	; (80128ac <atkpReceiveAnl+0x490>)
 80127aa:	edd3 6a03 	vldr	s13, [r3, #12]
 80127ae:	4b3f      	ldr	r3, [pc, #252]	; (80128ac <atkpReceiveAnl+0x490>)
 80127b0:	ed93 6a04 	vldr	s12, [r3, #16]
 80127b4:	4b3d      	ldr	r3, [pc, #244]	; (80128ac <atkpReceiveAnl+0x490>)
 80127b6:	edd3 5a05 	vldr	s11, [r3, #20]
 80127ba:	4b3c      	ldr	r3, [pc, #240]	; (80128ac <atkpReceiveAnl+0x490>)
 80127bc:	ed93 5a06 	vldr	s10, [r3, #24]
 80127c0:	4b3a      	ldr	r3, [pc, #232]	; (80128ac <atkpReceiveAnl+0x490>)
 80127c2:	edd3 4a07 	vldr	s9, [r3, #28]
 80127c6:	4b39      	ldr	r3, [pc, #228]	; (80128ac <atkpReceiveAnl+0x490>)
 80127c8:	edd3 3a08 	vldr	s7, [r3, #32]
 80127cc:	4b37      	ldr	r3, [pc, #220]	; (80128ac <atkpReceiveAnl+0x490>)
 80127ce:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 80127d2:	eeb0 3a64 	vmov.f32	s6, s9
 80127d6:	eef0 2a45 	vmov.f32	s5, s10
 80127da:	eeb0 2a65 	vmov.f32	s4, s11
 80127de:	eef0 1a46 	vmov.f32	s3, s12
 80127e2:	eeb0 1a66 	vmov.f32	s2, s13
 80127e6:	eef0 0a47 	vmov.f32	s1, s14
 80127ea:	eeb0 0a67 	vmov.f32	s0, s15
 80127ee:	2001      	movs	r0, #1
 80127f0:	f7ff fb25 	bl	8011e3e <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 80127f4:	4b2d      	ldr	r3, [pc, #180]	; (80128ac <atkpReceiveAnl+0x490>)
 80127f6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80127fa:	4b2c      	ldr	r3, [pc, #176]	; (80128ac <atkpReceiveAnl+0x490>)
 80127fc:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8012800:	4b2a      	ldr	r3, [pc, #168]	; (80128ac <atkpReceiveAnl+0x490>)
 8012802:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8012806:	4b29      	ldr	r3, [pc, #164]	; (80128ac <atkpReceiveAnl+0x490>)
 8012808:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 801280c:	4b27      	ldr	r3, [pc, #156]	; (80128ac <atkpReceiveAnl+0x490>)
 801280e:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 8012812:	4b26      	ldr	r3, [pc, #152]	; (80128ac <atkpReceiveAnl+0x490>)
 8012814:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 8012818:	4b24      	ldr	r3, [pc, #144]	; (80128ac <atkpReceiveAnl+0x490>)
 801281a:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 801281e:	4b23      	ldr	r3, [pc, #140]	; (80128ac <atkpReceiveAnl+0x490>)
 8012820:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 8012824:	4b21      	ldr	r3, [pc, #132]	; (80128ac <atkpReceiveAnl+0x490>)
 8012826:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 801282a:	eeb0 3a64 	vmov.f32	s6, s9
 801282e:	eef0 2a45 	vmov.f32	s5, s10
 8012832:	eeb0 2a65 	vmov.f32	s4, s11
 8012836:	eef0 1a46 	vmov.f32	s3, s12
 801283a:	eeb0 1a66 	vmov.f32	s2, s13
 801283e:	eef0 0a47 	vmov.f32	s1, s14
 8012842:	eeb0 0a67 	vmov.f32	s0, s15
 8012846:	2002      	movs	r0, #2
 8012848:	f7ff faf9 	bl	8011e3e <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 801284c:	4b17      	ldr	r3, [pc, #92]	; (80128ac <atkpReceiveAnl+0x490>)
 801284e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8012852:	4b16      	ldr	r3, [pc, #88]	; (80128ac <atkpReceiveAnl+0x490>)
 8012854:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8012858:	4b14      	ldr	r3, [pc, #80]	; (80128ac <atkpReceiveAnl+0x490>)
 801285a:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 801285e:	4b13      	ldr	r3, [pc, #76]	; (80128ac <atkpReceiveAnl+0x490>)
 8012860:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8012864:	4b11      	ldr	r3, [pc, #68]	; (80128ac <atkpReceiveAnl+0x490>)
 8012866:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 801286a:	4b10      	ldr	r3, [pc, #64]	; (80128ac <atkpReceiveAnl+0x490>)
 801286c:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 8012870:	4b0e      	ldr	r3, [pc, #56]	; (80128ac <atkpReceiveAnl+0x490>)
 8012872:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 8012876:	4b0d      	ldr	r3, [pc, #52]	; (80128ac <atkpReceiveAnl+0x490>)
 8012878:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 801287c:	4b0b      	ldr	r3, [pc, #44]	; (80128ac <atkpReceiveAnl+0x490>)
 801287e:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 8012882:	eeb0 3a64 	vmov.f32	s6, s9
 8012886:	eef0 2a45 	vmov.f32	s5, s10
 801288a:	eeb0 2a65 	vmov.f32	s4, s11
 801288e:	eef0 1a46 	vmov.f32	s3, s12
 8012892:	eeb0 1a66 	vmov.f32	s2, s13
 8012896:	eef0 0a47 	vmov.f32	s1, s14
 801289a:	eeb0 0a67 	vmov.f32	s0, s15
 801289e:	2003      	movs	r0, #3
 80128a0:	f7ff facd 	bl	8011e3e <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 80128a4:	4b01      	ldr	r3, [pc, #4]	; (80128ac <atkpReceiveAnl+0x490>)
 80128a6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80128aa:	e005      	b.n	80128b8 <atkpReceiveAnl+0x49c>
 80128ac:	2000b16c 	.word	0x2000b16c
 80128b0:	00000000 	.word	0x00000000
 80128b4:	20008654 	.word	0x20008654
 80128b8:	4b88      	ldr	r3, [pc, #544]	; (8012adc <atkpReceiveAnl+0x6c0>)
 80128ba:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80128be:	4b87      	ldr	r3, [pc, #540]	; (8012adc <atkpReceiveAnl+0x6c0>)
 80128c0:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80128c4:	ed9f 4a86 	vldr	s8, [pc, #536]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128c8:	eddf 3a85 	vldr	s7, [pc, #532]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128cc:	ed9f 3a84 	vldr	s6, [pc, #528]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128d0:	eddf 2a83 	vldr	s5, [pc, #524]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128d4:	ed9f 2a82 	vldr	s4, [pc, #520]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128d8:	eddf 1a81 	vldr	s3, [pc, #516]	; 8012ae0 <atkpReceiveAnl+0x6c4>
 80128dc:	eeb0 1a66 	vmov.f32	s2, s13
 80128e0:	eef0 0a47 	vmov.f32	s1, s14
 80128e4:	eeb0 0a67 	vmov.f32	s0, s15
 80128e8:	2004      	movs	r0, #4
 80128ea:	f7ff faa8 	bl	8011e3e <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80128ee:	4b7b      	ldr	r3, [pc, #492]	; (8012adc <atkpReceiveAnl+0x6c0>)
 80128f0:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 80128f4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80128f8:	ee07 3a90 	vmov	s15, r3
 80128fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012900:	4b76      	ldr	r3, [pc, #472]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012902:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8012906:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801290a:	ee07 3a10 	vmov	s14, r3
 801290e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012912:	4b72      	ldr	r3, [pc, #456]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012914:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8012918:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801291c:	ee06 3a90 	vmov	s13, r3
 8012920:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012924:	4b6d      	ldr	r3, [pc, #436]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012926:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801292a:	ee06 3a10 	vmov	s12, r3
 801292e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012932:	4b6a      	ldr	r3, [pc, #424]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012934:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012938:	ee05 3a90 	vmov	s11, r3
 801293c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012940:	4b66      	ldr	r3, [pc, #408]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012942:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012946:	ee05 3a10 	vmov	s10, r3
 801294a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801294e:	4b63      	ldr	r3, [pc, #396]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012950:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8012954:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012958:	ee04 3a90 	vmov	s9, r3
 801295c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8012960:	4b5e      	ldr	r3, [pc, #376]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012962:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8012966:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801296a:	ee04 3a10 	vmov	s8, r3
 801296e:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8012972:	4b5a      	ldr	r3, [pc, #360]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012974:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8012978:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801297c:	ee04 3a10 	vmov	s8, r3
 8012980:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8012984:	eeb0 3a64 	vmov.f32	s6, s9
 8012988:	eef0 2a45 	vmov.f32	s5, s10
 801298c:	eeb0 2a65 	vmov.f32	s4, s11
 8012990:	eef0 1a46 	vmov.f32	s3, s12
 8012994:	eeb0 1a66 	vmov.f32	s2, s13
 8012998:	eef0 0a47 	vmov.f32	s1, s14
 801299c:	eeb0 0a67 	vmov.f32	s0, s15
 80129a0:	2005      	movs	r0, #5
 80129a2:	f7ff fa4c 	bl	8011e3e <sendPid>
		sendCheck(anlPacket->msgID,cksum);
		
		stateControlInit();//PID
		saveConfigAndNotify();//PIDFlash
	}
} 
 80129a6:	e258      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID1)
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	781b      	ldrb	r3, [r3, #0]
 80129ac:	2b10      	cmp	r3, #16
 80129ae:	f040 8099 	bne.w	8012ae4 <atkpReceiveAnl+0x6c8>
		configParam.pid[RATE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	789b      	ldrb	r3, [r3, #2]
 80129b6:	021b      	lsls	r3, r3, #8
 80129b8:	b21b      	sxth	r3, r3
 80129ba:	461a      	mov	r2, r3
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	78db      	ldrb	r3, [r3, #3]
 80129c0:	4313      	orrs	r3, r2
 80129c2:	ee07 3a90 	vmov	s15, r3
 80129c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129ca:	4b44      	ldr	r3, [pc, #272]	; (8012adc <atkpReceiveAnl+0x6c0>)
 80129cc:	edc3 7a01 	vstr	s15, [r3, #4]
		configParam.pid[RATE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	791b      	ldrb	r3, [r3, #4]
 80129d4:	021b      	lsls	r3, r3, #8
 80129d6:	b21b      	sxth	r3, r3
 80129d8:	461a      	mov	r2, r3
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	795b      	ldrb	r3, [r3, #5]
 80129de:	4313      	orrs	r3, r2
 80129e0:	ee07 3a90 	vmov	s15, r3
 80129e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129e8:	4b3c      	ldr	r3, [pc, #240]	; (8012adc <atkpReceiveAnl+0x6c0>)
 80129ea:	edc3 7a02 	vstr	s15, [r3, #8]
		configParam.pid[RATE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	799b      	ldrb	r3, [r3, #6]
 80129f2:	021b      	lsls	r3, r3, #8
 80129f4:	b21b      	sxth	r3, r3
 80129f6:	461a      	mov	r2, r3
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	79db      	ldrb	r3, [r3, #7]
 80129fc:	4313      	orrs	r3, r2
 80129fe:	ee07 3a90 	vmov	s15, r3
 8012a02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a06:	4b35      	ldr	r3, [pc, #212]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a08:	edc3 7a03 	vstr	s15, [r3, #12]
		configParam.pid[RATE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	7a1b      	ldrb	r3, [r3, #8]
 8012a10:	021b      	lsls	r3, r3, #8
 8012a12:	b21b      	sxth	r3, r3
 8012a14:	461a      	mov	r2, r3
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	7a5b      	ldrb	r3, [r3, #9]
 8012a1a:	4313      	orrs	r3, r2
 8012a1c:	ee07 3a90 	vmov	s15, r3
 8012a20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a24:	4b2d      	ldr	r3, [pc, #180]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a26:	edc3 7a04 	vstr	s15, [r3, #16]
		configParam.pid[RATE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	7a9b      	ldrb	r3, [r3, #10]
 8012a2e:	021b      	lsls	r3, r3, #8
 8012a30:	b21b      	sxth	r3, r3
 8012a32:	461a      	mov	r2, r3
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	7adb      	ldrb	r3, [r3, #11]
 8012a38:	4313      	orrs	r3, r2
 8012a3a:	ee07 3a90 	vmov	s15, r3
 8012a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a42:	4b26      	ldr	r3, [pc, #152]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a44:	edc3 7a05 	vstr	s15, [r3, #20]
		configParam.pid[RATE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	7b1b      	ldrb	r3, [r3, #12]
 8012a4c:	021b      	lsls	r3, r3, #8
 8012a4e:	b21b      	sxth	r3, r3
 8012a50:	461a      	mov	r2, r3
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	7b5b      	ldrb	r3, [r3, #13]
 8012a56:	4313      	orrs	r3, r2
 8012a58:	ee07 3a90 	vmov	s15, r3
 8012a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a60:	4b1e      	ldr	r3, [pc, #120]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a62:	edc3 7a06 	vstr	s15, [r3, #24]
		configParam.pid[RATE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	7b9b      	ldrb	r3, [r3, #14]
 8012a6a:	021b      	lsls	r3, r3, #8
 8012a6c:	b21b      	sxth	r3, r3
 8012a6e:	461a      	mov	r2, r3
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	7bdb      	ldrb	r3, [r3, #15]
 8012a74:	4313      	orrs	r3, r2
 8012a76:	ee07 3a90 	vmov	s15, r3
 8012a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a7e:	4b17      	ldr	r3, [pc, #92]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a80:	edc3 7a07 	vstr	s15, [r3, #28]
		configParam.pid[RATE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	7c1b      	ldrb	r3, [r3, #16]
 8012a88:	021b      	lsls	r3, r3, #8
 8012a8a:	b21b      	sxth	r3, r3
 8012a8c:	461a      	mov	r2, r3
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	7c5b      	ldrb	r3, [r3, #17]
 8012a92:	4313      	orrs	r3, r2
 8012a94:	ee07 3a90 	vmov	s15, r3
 8012a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a9c:	4b0f      	ldr	r3, [pc, #60]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012a9e:	edc3 7a08 	vstr	s15, [r3, #32]
		configParam.pid[RATE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	7c9b      	ldrb	r3, [r3, #18]
 8012aa6:	021b      	lsls	r3, r3, #8
 8012aa8:	b21b      	sxth	r3, r3
 8012aaa:	461a      	mov	r2, r3
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	7cdb      	ldrb	r3, [r3, #19]
 8012ab0:	4313      	orrs	r3, r2
 8012ab2:	ee07 3a90 	vmov	s15, r3
 8012ab6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012aba:	4b08      	ldr	r3, [pc, #32]	; (8012adc <atkpReceiveAnl+0x6c0>)
 8012abc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		u8 cksum = atkpCheckSum(anlPacket);
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f7ff fc7d 	bl	80123c0 <atkpCheckSum>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	727b      	strb	r3, [r7, #9]
		sendCheck(anlPacket->msgID,cksum);
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	781b      	ldrb	r3, [r3, #0]
 8012ace:	7a7a      	ldrb	r2, [r7, #9]
 8012ad0:	4611      	mov	r1, r2
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	f7ff fb0a 	bl	80120ec <sendCheck>
} 
 8012ad8:	e1bf      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
 8012ada:	bf00      	nop
 8012adc:	2000b16c 	.word	0x2000b16c
 8012ae0:	00000000 	.word	0x00000000
	else if(anlPacket->msgID == DOWN_PID2)
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	781b      	ldrb	r3, [r3, #0]
 8012ae8:	2b11      	cmp	r3, #17
 8012aea:	f040 8094 	bne.w	8012c16 <atkpReceiveAnl+0x7fa>
		configParam.pid[ANGLE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	789b      	ldrb	r3, [r3, #2]
 8012af2:	021b      	lsls	r3, r3, #8
 8012af4:	b21b      	sxth	r3, r3
 8012af6:	461a      	mov	r2, r3
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	78db      	ldrb	r3, [r3, #3]
 8012afc:	4313      	orrs	r3, r2
 8012afe:	ee07 3a90 	vmov	s15, r3
 8012b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b06:	4baf      	ldr	r3, [pc, #700]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b08:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		configParam.pid[ANGLE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	791b      	ldrb	r3, [r3, #4]
 8012b10:	021b      	lsls	r3, r3, #8
 8012b12:	b21b      	sxth	r3, r3
 8012b14:	461a      	mov	r2, r3
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	795b      	ldrb	r3, [r3, #5]
 8012b1a:	4313      	orrs	r3, r2
 8012b1c:	ee07 3a90 	vmov	s15, r3
 8012b20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b24:	4ba7      	ldr	r3, [pc, #668]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b26:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		configParam.pid[ANGLE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	799b      	ldrb	r3, [r3, #6]
 8012b2e:	021b      	lsls	r3, r3, #8
 8012b30:	b21b      	sxth	r3, r3
 8012b32:	461a      	mov	r2, r3
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	79db      	ldrb	r3, [r3, #7]
 8012b38:	4313      	orrs	r3, r2
 8012b3a:	ee07 3a90 	vmov	s15, r3
 8012b3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b42:	4ba0      	ldr	r3, [pc, #640]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b44:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		configParam.pid[ANGLE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	7a1b      	ldrb	r3, [r3, #8]
 8012b4c:	021b      	lsls	r3, r3, #8
 8012b4e:	b21b      	sxth	r3, r3
 8012b50:	461a      	mov	r2, r3
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	7a5b      	ldrb	r3, [r3, #9]
 8012b56:	4313      	orrs	r3, r2
 8012b58:	ee07 3a90 	vmov	s15, r3
 8012b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b60:	4b98      	ldr	r3, [pc, #608]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b62:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		configParam.pid[ANGLE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	7a9b      	ldrb	r3, [r3, #10]
 8012b6a:	021b      	lsls	r3, r3, #8
 8012b6c:	b21b      	sxth	r3, r3
 8012b6e:	461a      	mov	r2, r3
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	7adb      	ldrb	r3, [r3, #11]
 8012b74:	4313      	orrs	r3, r2
 8012b76:	ee07 3a90 	vmov	s15, r3
 8012b7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b7e:	4b91      	ldr	r3, [pc, #580]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b80:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		configParam.pid[ANGLE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	7b1b      	ldrb	r3, [r3, #12]
 8012b88:	021b      	lsls	r3, r3, #8
 8012b8a:	b21b      	sxth	r3, r3
 8012b8c:	461a      	mov	r2, r3
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	7b5b      	ldrb	r3, [r3, #13]
 8012b92:	4313      	orrs	r3, r2
 8012b94:	ee07 3a90 	vmov	s15, r3
 8012b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b9c:	4b89      	ldr	r3, [pc, #548]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012b9e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		configParam.pid[ANGLE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	7b9b      	ldrb	r3, [r3, #14]
 8012ba6:	021b      	lsls	r3, r3, #8
 8012ba8:	b21b      	sxth	r3, r3
 8012baa:	461a      	mov	r2, r3
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	7bdb      	ldrb	r3, [r3, #15]
 8012bb0:	4313      	orrs	r3, r2
 8012bb2:	ee07 3a90 	vmov	s15, r3
 8012bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012bba:	4b82      	ldr	r3, [pc, #520]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012bbc:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		configParam.pid[ANGLE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	7c1b      	ldrb	r3, [r3, #16]
 8012bc4:	021b      	lsls	r3, r3, #8
 8012bc6:	b21b      	sxth	r3, r3
 8012bc8:	461a      	mov	r2, r3
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	7c5b      	ldrb	r3, [r3, #17]
 8012bce:	4313      	orrs	r3, r2
 8012bd0:	ee07 3a90 	vmov	s15, r3
 8012bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012bd8:	4b7a      	ldr	r3, [pc, #488]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012bda:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		configParam.pid[ANGLE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	7c9b      	ldrb	r3, [r3, #18]
 8012be2:	021b      	lsls	r3, r3, #8
 8012be4:	b21b      	sxth	r3, r3
 8012be6:	461a      	mov	r2, r3
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	7cdb      	ldrb	r3, [r3, #19]
 8012bec:	4313      	orrs	r3, r2
 8012bee:	ee07 3a90 	vmov	s15, r3
 8012bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012bf6:	4b73      	ldr	r3, [pc, #460]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012bf8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		u8 cksum = atkpCheckSum(anlPacket);
 8012bfc:	6878      	ldr	r0, [r7, #4]
 8012bfe:	f7ff fbdf 	bl	80123c0 <atkpCheckSum>
 8012c02:	4603      	mov	r3, r0
 8012c04:	72bb      	strb	r3, [r7, #10]
		sendCheck(anlPacket->msgID,cksum);
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	781b      	ldrb	r3, [r3, #0]
 8012c0a:	7aba      	ldrb	r2, [r7, #10]
 8012c0c:	4611      	mov	r1, r2
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f7ff fa6c 	bl	80120ec <sendCheck>
} 
 8012c14:	e121      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID3)
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	781b      	ldrb	r3, [r3, #0]
 8012c1a:	2b12      	cmp	r3, #18
 8012c1c:	f040 8094 	bne.w	8012d48 <atkpReceiveAnl+0x92c>
		configParam.pid[VELOCITY_Z].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	789b      	ldrb	r3, [r3, #2]
 8012c24:	021b      	lsls	r3, r3, #8
 8012c26:	b21b      	sxth	r3, r3
 8012c28:	461a      	mov	r2, r3
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	78db      	ldrb	r3, [r3, #3]
 8012c2e:	4313      	orrs	r3, r2
 8012c30:	ee07 3a90 	vmov	s15, r3
 8012c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c38:	4b62      	ldr	r3, [pc, #392]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012c3a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		configParam.pid[VELOCITY_Z].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	791b      	ldrb	r3, [r3, #4]
 8012c42:	021b      	lsls	r3, r3, #8
 8012c44:	b21b      	sxth	r3, r3
 8012c46:	461a      	mov	r2, r3
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	795b      	ldrb	r3, [r3, #5]
 8012c4c:	4313      	orrs	r3, r2
 8012c4e:	ee07 3a90 	vmov	s15, r3
 8012c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c56:	4b5b      	ldr	r3, [pc, #364]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012c58:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		configParam.pid[VELOCITY_Z].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	799b      	ldrb	r3, [r3, #6]
 8012c60:	021b      	lsls	r3, r3, #8
 8012c62:	b21b      	sxth	r3, r3
 8012c64:	461a      	mov	r2, r3
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	79db      	ldrb	r3, [r3, #7]
 8012c6a:	4313      	orrs	r3, r2
 8012c6c:	ee07 3a90 	vmov	s15, r3
 8012c70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c74:	4b53      	ldr	r3, [pc, #332]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012c76:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		configParam.pid[POSHOLD_Z].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	7a1b      	ldrb	r3, [r3, #8]
 8012c7e:	021b      	lsls	r3, r3, #8
 8012c80:	b21b      	sxth	r3, r3
 8012c82:	461a      	mov	r2, r3
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	7a5b      	ldrb	r3, [r3, #9]
 8012c88:	4313      	orrs	r3, r2
 8012c8a:	ee07 3a90 	vmov	s15, r3
 8012c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c92:	4b4c      	ldr	r3, [pc, #304]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012c94:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		configParam.pid[POSHOLD_Z].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	7a9b      	ldrb	r3, [r3, #10]
 8012c9c:	021b      	lsls	r3, r3, #8
 8012c9e:	b21b      	sxth	r3, r3
 8012ca0:	461a      	mov	r2, r3
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	7adb      	ldrb	r3, [r3, #11]
 8012ca6:	4313      	orrs	r3, r2
 8012ca8:	ee07 3a90 	vmov	s15, r3
 8012cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cb0:	4b44      	ldr	r3, [pc, #272]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012cb2:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		configParam.pid[POSHOLD_Z].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	7b1b      	ldrb	r3, [r3, #12]
 8012cba:	021b      	lsls	r3, r3, #8
 8012cbc:	b21b      	sxth	r3, r3
 8012cbe:	461a      	mov	r2, r3
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	7b5b      	ldrb	r3, [r3, #13]
 8012cc4:	4313      	orrs	r3, r2
 8012cc6:	ee07 3a90 	vmov	s15, r3
 8012cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cce:	4b3d      	ldr	r3, [pc, #244]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012cd0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		configParam.pid[VELOCITY_XY].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	7b9b      	ldrb	r3, [r3, #14]
 8012cd8:	021b      	lsls	r3, r3, #8
 8012cda:	b21b      	sxth	r3, r3
 8012cdc:	461a      	mov	r2, r3
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	7bdb      	ldrb	r3, [r3, #15]
 8012ce2:	4313      	orrs	r3, r2
 8012ce4:	ee07 3a90 	vmov	s15, r3
 8012ce8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cec:	4b35      	ldr	r3, [pc, #212]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012cee:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		configParam.pid[VELOCITY_XY].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	7c1b      	ldrb	r3, [r3, #16]
 8012cf6:	021b      	lsls	r3, r3, #8
 8012cf8:	b21b      	sxth	r3, r3
 8012cfa:	461a      	mov	r2, r3
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	7c5b      	ldrb	r3, [r3, #17]
 8012d00:	4313      	orrs	r3, r2
 8012d02:	ee07 3a90 	vmov	s15, r3
 8012d06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d0a:	4b2e      	ldr	r3, [pc, #184]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012d0c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		configParam.pid[VELOCITY_XY].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	7c9b      	ldrb	r3, [r3, #18]
 8012d14:	021b      	lsls	r3, r3, #8
 8012d16:	b21b      	sxth	r3, r3
 8012d18:	461a      	mov	r2, r3
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	7cdb      	ldrb	r3, [r3, #19]
 8012d1e:	4313      	orrs	r3, r2
 8012d20:	ee07 3a90 	vmov	s15, r3
 8012d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d28:	4b26      	ldr	r3, [pc, #152]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012d2a:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		u8 cksum = atkpCheckSum(anlPacket);
 8012d2e:	6878      	ldr	r0, [r7, #4]
 8012d30:	f7ff fb46 	bl	80123c0 <atkpCheckSum>
 8012d34:	4603      	mov	r3, r0
 8012d36:	72fb      	strb	r3, [r7, #11]
		sendCheck(anlPacket->msgID,cksum);
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	781b      	ldrb	r3, [r3, #0]
 8012d3c:	7afa      	ldrb	r2, [r7, #11]
 8012d3e:	4611      	mov	r1, r2
 8012d40:	4618      	mov	r0, r3
 8012d42:	f7ff f9d3 	bl	80120ec <sendCheck>
} 
 8012d46:	e088      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID4)
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	781b      	ldrb	r3, [r3, #0]
 8012d4c:	2b13      	cmp	r3, #19
 8012d4e:	d13b      	bne.n	8012dc8 <atkpReceiveAnl+0x9ac>
		configParam.pid[POSHOLD_XY].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	789b      	ldrb	r3, [r3, #2]
 8012d54:	021b      	lsls	r3, r3, #8
 8012d56:	b21b      	sxth	r3, r3
 8012d58:	461a      	mov	r2, r3
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	78db      	ldrb	r3, [r3, #3]
 8012d5e:	4313      	orrs	r3, r2
 8012d60:	ee07 3a90 	vmov	s15, r3
 8012d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d68:	4b16      	ldr	r3, [pc, #88]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012d6a:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
		configParam.pid[POSHOLD_XY].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	791b      	ldrb	r3, [r3, #4]
 8012d72:	021b      	lsls	r3, r3, #8
 8012d74:	b21b      	sxth	r3, r3
 8012d76:	461a      	mov	r2, r3
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	795b      	ldrb	r3, [r3, #5]
 8012d7c:	4313      	orrs	r3, r2
 8012d7e:	ee07 3a90 	vmov	s15, r3
 8012d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d86:	4b0f      	ldr	r3, [pc, #60]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012d88:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		configParam.pid[POSHOLD_XY].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	799b      	ldrb	r3, [r3, #6]
 8012d90:	021b      	lsls	r3, r3, #8
 8012d92:	b21b      	sxth	r3, r3
 8012d94:	461a      	mov	r2, r3
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	79db      	ldrb	r3, [r3, #7]
 8012d9a:	4313      	orrs	r3, r2
 8012d9c:	ee07 3a90 	vmov	s15, r3
 8012da0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012da4:	4b07      	ldr	r3, [pc, #28]	; (8012dc4 <atkpReceiveAnl+0x9a8>)
 8012da6:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		u8 cksum = atkpCheckSum(anlPacket);
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f7ff fb08 	bl	80123c0 <atkpCheckSum>
 8012db0:	4603      	mov	r3, r0
 8012db2:	733b      	strb	r3, [r7, #12]
		sendCheck(anlPacket->msgID,cksum);
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	781b      	ldrb	r3, [r3, #0]
 8012db8:	7b3a      	ldrb	r2, [r7, #12]
 8012dba:	4611      	mov	r1, r2
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	f7ff f995 	bl	80120ec <sendCheck>
} 
 8012dc2:	e04a      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
 8012dc4:	2000b16c 	.word	0x2000b16c
	else if(anlPacket->msgID == DOWN_PID5)
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	2b14      	cmp	r3, #20
 8012dce:	d10c      	bne.n	8012dea <atkpReceiveAnl+0x9ce>
		u8 cksum = atkpCheckSum(anlPacket);
 8012dd0:	6878      	ldr	r0, [r7, #4]
 8012dd2:	f7ff faf5 	bl	80123c0 <atkpCheckSum>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	737b      	strb	r3, [r7, #13]
		sendCheck(anlPacket->msgID,cksum);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	781b      	ldrb	r3, [r3, #0]
 8012dde:	7b7a      	ldrb	r2, [r7, #13]
 8012de0:	4611      	mov	r1, r2
 8012de2:	4618      	mov	r0, r3
 8012de4:	f7ff f982 	bl	80120ec <sendCheck>
} 
 8012de8:	e037      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID6)//
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	781b      	ldrb	r3, [r3, #0]
 8012dee:	2b15      	cmp	r3, #21
 8012df0:	d133      	bne.n	8012e5a <atkpReceiveAnl+0xa3e>
		bool pidBypassFlag = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	7a1b      	ldrb	r3, [r3, #8]
 8012df6:	021b      	lsls	r3, r3, #8
 8012df8:	b21b      	sxth	r3, r3
 8012dfa:	461a      	mov	r2, r3
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	7a5b      	ldrb	r3, [r3, #9]
 8012e00:	4313      	orrs	r3, r2
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	bf14      	ite	ne
 8012e06:	2301      	movne	r3, #1
 8012e08:	2300      	moveq	r3, #0
 8012e0a:	73fb      	strb	r3, [r7, #15]
		if (pidBypassFlag && (getBatteryState()==BATTERY_NOT_PRESENT))
 8012e0c:	7bfb      	ldrb	r3, [r7, #15]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d00b      	beq.n	8012e2a <atkpReceiveAnl+0xa0e>
 8012e12:	f002 fbf1 	bl	80155f8 <getBatteryState>
 8012e16:	4603      	mov	r3, r0
 8012e18:	2b03      	cmp	r3, #3
 8012e1a:	d106      	bne.n	8012e2a <atkpReceiveAnl+0xa0e>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 8012e1c:	4b11      	ldr	r3, [pc, #68]	; (8012e64 <atkpReceiveAnl+0xa48>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012e24:	4a0f      	ldr	r2, [pc, #60]	; (8012e64 <atkpReceiveAnl+0xa48>)
 8012e26:	6013      	str	r3, [r2, #0]
 8012e28:	e005      	b.n	8012e36 <atkpReceiveAnl+0xa1a>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 8012e2a:	4b0e      	ldr	r3, [pc, #56]	; (8012e64 <atkpReceiveAnl+0xa48>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012e32:	4a0c      	ldr	r2, [pc, #48]	; (8012e64 <atkpReceiveAnl+0xa48>)
 8012e34:	6013      	str	r3, [r2, #0]
		u8 cksum = atkpCheckSum(anlPacket);
 8012e36:	6878      	ldr	r0, [r7, #4]
 8012e38:	f7ff fac2 	bl	80123c0 <atkpCheckSum>
 8012e3c:	4603      	mov	r3, r0
 8012e3e:	73bb      	strb	r3, [r7, #14]
		sendCheck(anlPacket->msgID,cksum);
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	781b      	ldrb	r3, [r3, #0]
 8012e44:	7bba      	ldrb	r2, [r7, #14]
 8012e46:	4611      	mov	r1, r2
 8012e48:	4618      	mov	r0, r3
 8012e4a:	f7ff f94f 	bl	80120ec <sendCheck>
		stateControlInit();//PID
 8012e4e:	f004 ff6b 	bl	8017d28 <stateControlInit>
		saveConfigAndNotify();//PIDFlash
 8012e52:	f000 fafd 	bl	8013450 <saveConfigAndNotify>
} 
 8012e56:	e000      	b.n	8012e5a <atkpReceiveAnl+0xa3e>
				break;
 8012e58:	bf00      	nop
} 
 8012e5a:	bf00      	nop
 8012e5c:	3710      	adds	r7, #16
 8012e5e:	46bd      	mov	sp, r7
 8012e60:	bd80      	pop	{r7, pc}
 8012e62:	bf00      	nop
 8012e64:	20008654 	.word	0x20008654

08012e68 <atkpTxTask>:

void atkpTxTask(void *param)
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b082      	sub	sp, #8
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		atkpSendPeriod();
 8012e70:	f7ff f956 	bl	8012120 <atkpSendPeriod>
		vTaskDelay(1);
 8012e74:	2001      	movs	r0, #1
 8012e76:	f7f7 fee3 	bl	800ac40 <vTaskDelay>
		atkpSendPeriod();
 8012e7a:	e7f9      	b.n	8012e70 <atkpTxTask+0x8>

08012e7c <atkpRxAnlTask>:
	}
}

void atkpRxAnlTask(void *param)
{
 8012e7c:	b580      	push	{r7, lr}
 8012e7e:	b08a      	sub	sp, #40	; 0x28
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	6078      	str	r0, [r7, #4]
	atkp_t p;
	while(1)
	{
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8012e84:	4b07      	ldr	r3, [pc, #28]	; (8012ea4 <atkpRxAnlTask+0x28>)
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	f107 0108 	add.w	r1, r7, #8
 8012e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8012e90:	4618      	mov	r0, r3
 8012e92:	f7f7 f90d 	bl	800a0b0 <xQueueReceive>
		atkpReceiveAnl(&p);
 8012e96:	f107 0308 	add.w	r3, r7, #8
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	f7ff fabe 	bl	801241c <atkpReceiveAnl>
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8012ea0:	e7f0      	b.n	8012e84 <atkpRxAnlTask+0x8>
 8012ea2:	bf00      	nop
 8012ea4:	20008560 	.word	0x20008560

08012ea8 <atkpInit>:
	}
}

void atkpInit(void)
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	af00      	add	r7, sp, #0
	if(isInit) return;
 8012eac:	4b0d      	ldr	r3, [pc, #52]	; (8012ee4 <atkpInit+0x3c>)
 8012eae:	781b      	ldrb	r3, [r3, #0]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d115      	bne.n	8012ee0 <atkpInit+0x38>
	rxQueue = xQueueCreate(ATKP_RX_QUEUE_SIZE, sizeof(atkp_t));
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	2120      	movs	r1, #32
 8012eb8:	200a      	movs	r0, #10
 8012eba:	f7f6 fe43 	bl	8009b44 <xQueueGenericCreate>
 8012ebe:	4603      	mov	r3, r0
 8012ec0:	4a09      	ldr	r2, [pc, #36]	; (8012ee8 <atkpInit+0x40>)
 8012ec2:	6013      	str	r3, [r2, #0]
	ASSERT(rxQueue);
 8012ec4:	4b08      	ldr	r3, [pc, #32]	; (8012ee8 <atkpInit+0x40>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d105      	bne.n	8012ed8 <atkpInit+0x30>
 8012ecc:	f240 2216 	movw	r2, #534	; 0x216
 8012ed0:	4906      	ldr	r1, [pc, #24]	; (8012eec <atkpInit+0x44>)
 8012ed2:	4807      	ldr	r0, [pc, #28]	; (8012ef0 <atkpInit+0x48>)
 8012ed4:	f7fd f8cc 	bl	8010070 <assertFail>
	isInit = true;
 8012ed8:	4b02      	ldr	r3, [pc, #8]	; (8012ee4 <atkpInit+0x3c>)
 8012eda:	2201      	movs	r2, #1
 8012edc:	701a      	strb	r2, [r3, #0]
 8012ede:	e000      	b.n	8012ee2 <atkpInit+0x3a>
	if(isInit) return;
 8012ee0:	bf00      	nop
}
 8012ee2:	bd80      	pop	{r7, pc}
 8012ee4:	2000855d 	.word	0x2000855d
 8012ee8:	20008560 	.word	0x20008560
 8012eec:	0801dc74 	.word	0x0801dc74
 8012ef0:	0801dc90 	.word	0x0801dc90

08012ef4 <atkpReceivePacketBlocking>:

bool atkpReceivePacketBlocking(atkp_t *p)
{
 8012ef4:	b580      	push	{r7, lr}
 8012ef6:	b082      	sub	sp, #8
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d105      	bne.n	8012f0e <atkpReceivePacketBlocking+0x1a>
 8012f02:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8012f06:	4910      	ldr	r1, [pc, #64]	; (8012f48 <atkpReceivePacketBlocking+0x54>)
 8012f08:	4810      	ldr	r0, [pc, #64]	; (8012f4c <atkpReceivePacketBlocking+0x58>)
 8012f0a:	f7fd f8b1 	bl	8010070 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	785b      	ldrb	r3, [r3, #1]
 8012f12:	2b1e      	cmp	r3, #30
 8012f14:	d905      	bls.n	8012f22 <atkpReceivePacketBlocking+0x2e>
 8012f16:	f240 221d 	movw	r2, #541	; 0x21d
 8012f1a:	490b      	ldr	r1, [pc, #44]	; (8012f48 <atkpReceivePacketBlocking+0x54>)
 8012f1c:	480c      	ldr	r0, [pc, #48]	; (8012f50 <atkpReceivePacketBlocking+0x5c>)
 8012f1e:	f7fd f8a7 	bl	8010070 <assertFail>
	return xQueueSend(rxQueue, p, portMAX_DELAY);	
 8012f22:	4b0c      	ldr	r3, [pc, #48]	; (8012f54 <atkpReceivePacketBlocking+0x60>)
 8012f24:	6818      	ldr	r0, [r3, #0]
 8012f26:	2300      	movs	r3, #0
 8012f28:	f04f 32ff 	mov.w	r2, #4294967295
 8012f2c:	6879      	ldr	r1, [r7, #4]
 8012f2e:	f7f6 fe99 	bl	8009c64 <xQueueGenericSend>
 8012f32:	4603      	mov	r3, r0
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	bf14      	ite	ne
 8012f38:	2301      	movne	r3, #1
 8012f3a:	2300      	moveq	r3, #0
 8012f3c:	b2db      	uxtb	r3, r3
}
 8012f3e:	4618      	mov	r0, r3
 8012f40:	3708      	adds	r7, #8
 8012f42:	46bd      	mov	sp, r7
 8012f44:	bd80      	pop	{r7, pc}
 8012f46:	bf00      	nop
 8012f48:	0801dc74 	.word	0x0801dc74
 8012f4c:	0801dc98 	.word	0x0801dc98
 8012f50:	0801dc9c 	.word	0x0801dc9c
 8012f54:	20008560 	.word	0x20008560

08012f58 <consoleInit>:
static const char fullMsg[] = "<F>\n";
static bool isInit;


void consoleInit()
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	af00      	add	r7, sp, #0
	if (isInit) return;
 8012f5c:	4b11      	ldr	r3, [pc, #68]	; (8012fa4 <consoleInit+0x4c>)
 8012f5e:	781b      	ldrb	r3, [r3, #0]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d11c      	bne.n	8012f9e <consoleInit+0x46>

	messageToPrint.msgID = UP_PRINTF;
 8012f64:	4b10      	ldr	r3, [pc, #64]	; (8012fa8 <consoleInit+0x50>)
 8012f66:	2251      	movs	r2, #81	; 0x51
 8012f68:	701a      	strb	r2, [r3, #0]
	messageToPrint.dataLen = 0;
 8012f6a:	4b0f      	ldr	r3, [pc, #60]	; (8012fa8 <consoleInit+0x50>)
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	705a      	strb	r2, [r3, #1]
	vSemaphoreCreateBinary(synch);
 8012f70:	2203      	movs	r2, #3
 8012f72:	2100      	movs	r1, #0
 8012f74:	2001      	movs	r0, #1
 8012f76:	f7f6 fde5 	bl	8009b44 <xQueueGenericCreate>
 8012f7a:	4603      	mov	r3, r0
 8012f7c:	4a0b      	ldr	r2, [pc, #44]	; (8012fac <consoleInit+0x54>)
 8012f7e:	6013      	str	r3, [r2, #0]
 8012f80:	4b0a      	ldr	r3, [pc, #40]	; (8012fac <consoleInit+0x54>)
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d006      	beq.n	8012f96 <consoleInit+0x3e>
 8012f88:	4b08      	ldr	r3, [pc, #32]	; (8012fac <consoleInit+0x54>)
 8012f8a:	6818      	ldr	r0, [r3, #0]
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	2200      	movs	r2, #0
 8012f90:	2100      	movs	r1, #0
 8012f92:	f7f6 fe67 	bl	8009c64 <xQueueGenericSend>

	isInit = true;
 8012f96:	4b03      	ldr	r3, [pc, #12]	; (8012fa4 <consoleInit+0x4c>)
 8012f98:	2201      	movs	r2, #1
 8012f9a:	701a      	strb	r2, [r3, #0]
 8012f9c:	e000      	b.n	8012fa0 <consoleInit+0x48>
	if (isInit) return;
 8012f9e:	bf00      	nop
}
 8012fa0:	bd80      	pop	{r7, pc}
 8012fa2:	bf00      	nop
 8012fa4:	20008568 	.word	0x20008568
 8012fa8:	2000b14c 	.word	0x2000b14c
 8012fac:	20008564 	.word	0x20008564

08012fb0 <usblinkInit>:
static atkp_t rxPacket;
static xQueueHandle  txQueue;

/*usb*/
void usblinkInit()
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	af00      	add	r7, sp, #0
	if(isInit) return;
 8012fb4:	4b0e      	ldr	r3, [pc, #56]	; (8012ff0 <usblinkInit+0x40>)
 8012fb6:	781b      	ldrb	r3, [r3, #0]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d116      	bne.n	8012fea <usblinkInit+0x3a>
	
	usbd_cdc_vcp_Init();
 8012fbc:	f006 fc8c 	bl	80198d8 <usbd_cdc_vcp_Init>
	
	/*USBLINK_TX_QUEUE_SIZE*/
	txQueue = xQueueCreate(USBLINK_TX_QUEUE_SIZE, sizeof(atkp_t));
 8012fc0:	2200      	movs	r2, #0
 8012fc2:	2120      	movs	r1, #32
 8012fc4:	201e      	movs	r0, #30
 8012fc6:	f7f6 fdbd 	bl	8009b44 <xQueueGenericCreate>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	4a09      	ldr	r2, [pc, #36]	; (8012ff4 <usblinkInit+0x44>)
 8012fce:	6013      	str	r3, [r2, #0]
	ASSERT(txQueue);
 8012fd0:	4b08      	ldr	r3, [pc, #32]	; (8012ff4 <usblinkInit+0x44>)
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d104      	bne.n	8012fe2 <usblinkInit+0x32>
 8012fd8:	222b      	movs	r2, #43	; 0x2b
 8012fda:	4907      	ldr	r1, [pc, #28]	; (8012ff8 <usblinkInit+0x48>)
 8012fdc:	4807      	ldr	r0, [pc, #28]	; (8012ffc <usblinkInit+0x4c>)
 8012fde:	f7fd f847 	bl	8010070 <assertFail>
	isInit = true;
 8012fe2:	4b03      	ldr	r3, [pc, #12]	; (8012ff0 <usblinkInit+0x40>)
 8012fe4:	2201      	movs	r2, #1
 8012fe6:	701a      	strb	r2, [r3, #0]
 8012fe8:	e000      	b.n	8012fec <usblinkInit+0x3c>
	if(isInit) return;
 8012fea:	bf00      	nop
}
 8012fec:	bd80      	pop	{r7, pc}
 8012fee:	bf00      	nop
 8012ff0:	2000856a 	.word	0x2000856a
 8012ff4:	2000858c 	.word	0x2000858c
 8012ff8:	0801dcc0 	.word	0x0801dcc0
 8012ffc:	0801dce0 	.word	0x0801dce0

08013000 <usblinkSendPacket>:

/*usbatkpPacket*/
bool usblinkSendPacket(const atkp_t *p)
{
 8013000:	b580      	push	{r7, lr}
 8013002:	b082      	sub	sp, #8
 8013004:	af00      	add	r7, sp, #0
 8013006:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d104      	bne.n	8013018 <usblinkSendPacket+0x18>
 801300e:	2232      	movs	r2, #50	; 0x32
 8013010:	490e      	ldr	r1, [pc, #56]	; (801304c <usblinkSendPacket+0x4c>)
 8013012:	480f      	ldr	r0, [pc, #60]	; (8013050 <usblinkSendPacket+0x50>)
 8013014:	f7fd f82c 	bl	8010070 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	785b      	ldrb	r3, [r3, #1]
 801301c:	2b1e      	cmp	r3, #30
 801301e:	d904      	bls.n	801302a <usblinkSendPacket+0x2a>
 8013020:	2233      	movs	r2, #51	; 0x33
 8013022:	490a      	ldr	r1, [pc, #40]	; (801304c <usblinkSendPacket+0x4c>)
 8013024:	480b      	ldr	r0, [pc, #44]	; (8013054 <usblinkSendPacket+0x54>)
 8013026:	f7fd f823 	bl	8010070 <assertFail>
	return xQueueSend(txQueue, p, 0);	
 801302a:	4b0b      	ldr	r3, [pc, #44]	; (8013058 <usblinkSendPacket+0x58>)
 801302c:	6818      	ldr	r0, [r3, #0]
 801302e:	2300      	movs	r3, #0
 8013030:	2200      	movs	r2, #0
 8013032:	6879      	ldr	r1, [r7, #4]
 8013034:	f7f6 fe16 	bl	8009c64 <xQueueGenericSend>
 8013038:	4603      	mov	r3, r0
 801303a:	2b00      	cmp	r3, #0
 801303c:	bf14      	ite	ne
 801303e:	2301      	movne	r3, #1
 8013040:	2300      	moveq	r3, #0
 8013042:	b2db      	uxtb	r3, r3
}
 8013044:	4618      	mov	r0, r3
 8013046:	3708      	adds	r7, #8
 8013048:	46bd      	mov	sp, r7
 801304a:	bd80      	pop	{r7, pc}
 801304c:	0801dcc0 	.word	0x0801dcc0
 8013050:	0801dce8 	.word	0x0801dce8
 8013054:	0801dcec 	.word	0x0801dcec
 8013058:	2000858c 	.word	0x2000858c

0801305c <usblinkTxTask>:
	return (USBLINK_TX_QUEUE_SIZE - uxQueueMessagesWaiting(txQueue));
}

//USBATKPPacket
void usblinkTxTask(void *param)
{
 801305c:	b580      	push	{r7, lr}
 801305e:	b09e      	sub	sp, #120	; 0x78
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
	u8 sendBuffer[64];
	u8 cksum;
	u8 dataLen;
	while(1)
	{
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8013064:	4b28      	ldr	r3, [pc, #160]	; (8013108 <usblinkTxTask+0xac>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 801306c:	f04f 32ff 	mov.w	r2, #4294967295
 8013070:	4618      	mov	r0, r3
 8013072:	f7f7 f81d 	bl	800a0b0 <xQueueReceive>
		
		sendBuffer[0] = UP_BYTE1;
 8013076:	23aa      	movs	r3, #170	; 0xaa
 8013078:	733b      	strb	r3, [r7, #12]
		sendBuffer[1] = UP_BYTE2;
 801307a:	23aa      	movs	r3, #170	; 0xaa
 801307c:	737b      	strb	r3, [r7, #13]
		sendBuffer[2] = p.msgID;
 801307e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8013082:	73bb      	strb	r3, [r7, #14]
		sendBuffer[3] = p.dataLen;
 8013084:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8013088:	73fb      	strb	r3, [r7, #15]
		memcpy(&sendBuffer[4], p.data, p.dataLen);
 801308a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 801308e:	461a      	mov	r2, r3
 8013090:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8013094:	1c99      	adds	r1, r3, #2
 8013096:	f107 030c 	add.w	r3, r7, #12
 801309a:	3304      	adds	r3, #4
 801309c:	4618      	mov	r0, r3
 801309e:	f006 fe0d 	bl	8019cbc <memcpy>
		cksum = 0;
 80130a2:	2300      	movs	r3, #0
 80130a4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 80130a8:	2300      	movs	r3, #0
 80130aa:	673b      	str	r3, [r7, #112]	; 0x70
 80130ac:	e00c      	b.n	80130c8 <usblinkTxTask+0x6c>
		{
			cksum += sendBuffer[i];
 80130ae:	f107 020c 	add.w	r2, r7, #12
 80130b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80130b4:	4413      	add	r3, r2
 80130b6:	781a      	ldrb	r2, [r3, #0]
 80130b8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80130bc:	4413      	add	r3, r2
 80130be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 80130c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80130c4:	3301      	adds	r3, #1
 80130c6:	673b      	str	r3, [r7, #112]	; 0x70
 80130c8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80130cc:	3303      	adds	r3, #3
 80130ce:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80130d0:	429a      	cmp	r2, r3
 80130d2:	ddec      	ble.n	80130ae <usblinkTxTask+0x52>
		}
		dataLen = p.dataLen + 5;
 80130d4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80130d8:	3305      	adds	r3, #5
 80130da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		sendBuffer[dataLen - 1] = cksum;
 80130de:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80130e2:	3b01      	subs	r3, #1
 80130e4:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80130e8:	4413      	add	r3, r2
 80130ea:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80130ee:	f803 2c6c 	strb.w	r2, [r3, #-108]
		usbsendData(sendBuffer, dataLen);
 80130f2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80130f6:	b29a      	uxth	r2, r3
 80130f8:	f107 030c 	add.w	r3, r7, #12
 80130fc:	4611      	mov	r1, r2
 80130fe:	4618      	mov	r0, r3
 8013100:	f006 fc26 	bl	8019950 <usbsendData>
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8013104:	e7ae      	b.n	8013064 <usblinkTxTask+0x8>
 8013106:	bf00      	nop
 8013108:	2000858c 	.word	0x2000858c

0801310c <usblinkRxTask>:
	}
}

//USBATKPPacket
void usblinkRxTask(void *param)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b084      	sub	sp, #16
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
	u8 c;
	u8 dataIndex = 0;
 8013114:	2300      	movs	r3, #0
 8013116:	73fb      	strb	r3, [r7, #15]
	u8 cksum = 0;
 8013118:	2300      	movs	r3, #0
 801311a:	73bb      	strb	r3, [r7, #14]
	rxState = waitForStartByte1;
 801311c:	4b45      	ldr	r3, [pc, #276]	; (8013234 <usblinkRxTask+0x128>)
 801311e:	2200      	movs	r2, #0
 8013120:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		if (usbGetDataWithTimout(&c))
 8013122:	f107 030d 	add.w	r3, r7, #13
 8013126:	4618      	mov	r0, r3
 8013128:	f006 fbf6 	bl	8019918 <usbGetDataWithTimout>
 801312c:	4603      	mov	r3, r0
 801312e:	2b00      	cmp	r3, #0
 8013130:	d07a      	beq.n	8013228 <usblinkRxTask+0x11c>
		{
			switch(rxState)
 8013132:	4b40      	ldr	r3, [pc, #256]	; (8013234 <usblinkRxTask+0x128>)
 8013134:	781b      	ldrb	r3, [r3, #0]
 8013136:	2b05      	cmp	r3, #5
 8013138:	d870      	bhi.n	801321c <usblinkRxTask+0x110>
 801313a:	a201      	add	r2, pc, #4	; (adr r2, 8013140 <usblinkRxTask+0x34>)
 801313c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013140:	08013159 	.word	0x08013159
 8013144:	08013171 	.word	0x08013171
 8013148:	0801318b 	.word	0x0801318b
 801314c:	080131a1 	.word	0x080131a1
 8013150:	080131d3 	.word	0x080131d3
 8013154:	080131ff 	.word	0x080131ff
			{
				case waitForStartByte1:
					rxState = (c == DOWN_BYTE1) ? waitForStartByte2 : waitForStartByte1;
 8013158:	7b7b      	ldrb	r3, [r7, #13]
 801315a:	2baa      	cmp	r3, #170	; 0xaa
 801315c:	bf0c      	ite	eq
 801315e:	2301      	moveq	r3, #1
 8013160:	2300      	movne	r3, #0
 8013162:	b2db      	uxtb	r3, r3
 8013164:	461a      	mov	r2, r3
 8013166:	4b33      	ldr	r3, [pc, #204]	; (8013234 <usblinkRxTask+0x128>)
 8013168:	701a      	strb	r2, [r3, #0]
					cksum = c;
 801316a:	7b7b      	ldrb	r3, [r7, #13]
 801316c:	73bb      	strb	r3, [r7, #14]
					break;
 801316e:	e060      	b.n	8013232 <usblinkRxTask+0x126>
				case waitForStartByte2:
					rxState = (c == DOWN_BYTE2) ? waitForMsgID : waitForStartByte1;
 8013170:	7b7b      	ldrb	r3, [r7, #13]
 8013172:	2baf      	cmp	r3, #175	; 0xaf
 8013174:	d101      	bne.n	801317a <usblinkRxTask+0x6e>
 8013176:	2202      	movs	r2, #2
 8013178:	e000      	b.n	801317c <usblinkRxTask+0x70>
 801317a:	2200      	movs	r2, #0
 801317c:	4b2d      	ldr	r3, [pc, #180]	; (8013234 <usblinkRxTask+0x128>)
 801317e:	701a      	strb	r2, [r3, #0]
					cksum += c;
 8013180:	7b7a      	ldrb	r2, [r7, #13]
 8013182:	7bbb      	ldrb	r3, [r7, #14]
 8013184:	4413      	add	r3, r2
 8013186:	73bb      	strb	r3, [r7, #14]
					break;
 8013188:	e053      	b.n	8013232 <usblinkRxTask+0x126>
				case waitForMsgID:
					rxPacket.msgID = c;
 801318a:	7b7a      	ldrb	r2, [r7, #13]
 801318c:	4b2a      	ldr	r3, [pc, #168]	; (8013238 <usblinkRxTask+0x12c>)
 801318e:	701a      	strb	r2, [r3, #0]
					rxState = waitForDataLength;
 8013190:	4b28      	ldr	r3, [pc, #160]	; (8013234 <usblinkRxTask+0x128>)
 8013192:	2203      	movs	r2, #3
 8013194:	701a      	strb	r2, [r3, #0]
					cksum += c;
 8013196:	7b7a      	ldrb	r2, [r7, #13]
 8013198:	7bbb      	ldrb	r3, [r7, #14]
 801319a:	4413      	add	r3, r2
 801319c:	73bb      	strb	r3, [r7, #14]
					break;
 801319e:	e048      	b.n	8013232 <usblinkRxTask+0x126>
				case waitForDataLength:
					if (c <= ATKP_MAX_DATA_SIZE)
 80131a0:	7b7b      	ldrb	r3, [r7, #13]
 80131a2:	2b1e      	cmp	r3, #30
 80131a4:	d811      	bhi.n	80131ca <usblinkRxTask+0xbe>
					{
						rxPacket.dataLen = c;
 80131a6:	7b7a      	ldrb	r2, [r7, #13]
 80131a8:	4b23      	ldr	r3, [pc, #140]	; (8013238 <usblinkRxTask+0x12c>)
 80131aa:	705a      	strb	r2, [r3, #1]
						dataIndex = 0;
 80131ac:	2300      	movs	r3, #0
 80131ae:	73fb      	strb	r3, [r7, #15]
						rxState = (c > 0) ? waitForData : waitForChksum1;	/*c=0,01*/
 80131b0:	7b7b      	ldrb	r3, [r7, #13]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d001      	beq.n	80131ba <usblinkRxTask+0xae>
 80131b6:	2204      	movs	r2, #4
 80131b8:	e000      	b.n	80131bc <usblinkRxTask+0xb0>
 80131ba:	2205      	movs	r2, #5
 80131bc:	4b1d      	ldr	r3, [pc, #116]	; (8013234 <usblinkRxTask+0x128>)
 80131be:	701a      	strb	r2, [r3, #0]
						cksum += c;
 80131c0:	7b7a      	ldrb	r2, [r7, #13]
 80131c2:	7bbb      	ldrb	r3, [r7, #14]
 80131c4:	4413      	add	r3, r2
 80131c6:	73bb      	strb	r3, [r7, #14]
					} else 
					{
						rxState = waitForStartByte1;
					}
					break;
 80131c8:	e033      	b.n	8013232 <usblinkRxTask+0x126>
						rxState = waitForStartByte1;
 80131ca:	4b1a      	ldr	r3, [pc, #104]	; (8013234 <usblinkRxTask+0x128>)
 80131cc:	2200      	movs	r2, #0
 80131ce:	701a      	strb	r2, [r3, #0]
					break;
 80131d0:	e02f      	b.n	8013232 <usblinkRxTask+0x126>
				case waitForData:
					rxPacket.data[dataIndex] = c;
 80131d2:	7bfb      	ldrb	r3, [r7, #15]
 80131d4:	7b79      	ldrb	r1, [r7, #13]
 80131d6:	4a18      	ldr	r2, [pc, #96]	; (8013238 <usblinkRxTask+0x12c>)
 80131d8:	4413      	add	r3, r2
 80131da:	460a      	mov	r2, r1
 80131dc:	709a      	strb	r2, [r3, #2]
					dataIndex++;
 80131de:	7bfb      	ldrb	r3, [r7, #15]
 80131e0:	3301      	adds	r3, #1
 80131e2:	73fb      	strb	r3, [r7, #15]
					cksum += c;
 80131e4:	7b7a      	ldrb	r2, [r7, #13]
 80131e6:	7bbb      	ldrb	r3, [r7, #14]
 80131e8:	4413      	add	r3, r2
 80131ea:	73bb      	strb	r3, [r7, #14]
					if (dataIndex == rxPacket.dataLen)
 80131ec:	4b12      	ldr	r3, [pc, #72]	; (8013238 <usblinkRxTask+0x12c>)
 80131ee:	785b      	ldrb	r3, [r3, #1]
 80131f0:	7bfa      	ldrb	r2, [r7, #15]
 80131f2:	429a      	cmp	r2, r3
 80131f4:	d11c      	bne.n	8013230 <usblinkRxTask+0x124>
					{
						rxState = waitForChksum1;
 80131f6:	4b0f      	ldr	r3, [pc, #60]	; (8013234 <usblinkRxTask+0x128>)
 80131f8:	2205      	movs	r2, #5
 80131fa:	701a      	strb	r2, [r3, #0]
					}
					break;
 80131fc:	e018      	b.n	8013230 <usblinkRxTask+0x124>
				case waitForChksum1:
					if (cksum == c)	/**/
 80131fe:	7b7b      	ldrb	r3, [r7, #13]
 8013200:	7bba      	ldrb	r2, [r7, #14]
 8013202:	429a      	cmp	r2, r3
 8013204:	d103      	bne.n	801320e <usblinkRxTask+0x102>
					{
						atkpReceivePacketBlocking(&rxPacket);
 8013206:	480c      	ldr	r0, [pc, #48]	; (8013238 <usblinkRxTask+0x12c>)
 8013208:	f7ff fe74 	bl	8012ef4 <atkpReceivePacketBlocking>
 801320c:	e002      	b.n	8013214 <usblinkRxTask+0x108>
					} 
					else	/**/
					{
						rxState = waitForStartByte1;	
 801320e:	4b09      	ldr	r3, [pc, #36]	; (8013234 <usblinkRxTask+0x128>)
 8013210:	2200      	movs	r2, #0
 8013212:	701a      	strb	r2, [r3, #0]
					}
					rxState = waitForStartByte1;
 8013214:	4b07      	ldr	r3, [pc, #28]	; (8013234 <usblinkRxTask+0x128>)
 8013216:	2200      	movs	r2, #0
 8013218:	701a      	strb	r2, [r3, #0]
					break;
 801321a:	e00a      	b.n	8013232 <usblinkRxTask+0x126>
				default:
					ASSERT(0);
 801321c:	2293      	movs	r2, #147	; 0x93
 801321e:	4907      	ldr	r1, [pc, #28]	; (801323c <usblinkRxTask+0x130>)
 8013220:	4807      	ldr	r0, [pc, #28]	; (8013240 <usblinkRxTask+0x134>)
 8013222:	f7fc ff25 	bl	8010070 <assertFail>
					break;
 8013226:	e004      	b.n	8013232 <usblinkRxTask+0x126>
			}
		}
		else	/**/
		{
			rxState = waitForStartByte1;
 8013228:	4b02      	ldr	r3, [pc, #8]	; (8013234 <usblinkRxTask+0x128>)
 801322a:	2200      	movs	r2, #0
 801322c:	701a      	strb	r2, [r3, #0]
 801322e:	e778      	b.n	8013122 <usblinkRxTask+0x16>
					break;
 8013230:	bf00      	nop
		if (usbGetDataWithTimout(&c))
 8013232:	e776      	b.n	8013122 <usblinkRxTask+0x16>
 8013234:	20008569 	.word	0x20008569
 8013238:	2000856c 	.word	0x2000856c
 801323c:	0801dcc0 	.word	0x0801dcc0
 8013240:	0801dd10 	.word	0x0801dd10

08013244 <configParamCksum>:
static bool isConfigParamOK = false;
static SemaphoreHandle_t  xSemaphore = NULL;
static u32 semaphoreGiveTime;

static u8 configParamCksum(configParam_t* data)
{
 8013244:	b480      	push	{r7}
 8013246:	b087      	sub	sp, #28
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
	int i;
	u8 cksum=0;	
 801324c:	2300      	movs	r3, #0
 801324e:	74fb      	strb	r3, [r7, #19]
	u8* c = (u8*)data;  	
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	60fb      	str	r3, [r7, #12]
	size_t len=sizeof(configParam_t);
 8013254:	2398      	movs	r3, #152	; 0x98
 8013256:	60bb      	str	r3, [r7, #8]

	for (i=0; i<len; i++)
 8013258:	2300      	movs	r3, #0
 801325a:	617b      	str	r3, [r7, #20]
 801325c:	e009      	b.n	8013272 <configParamCksum+0x2e>
		cksum += *(c++);
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	1c5a      	adds	r2, r3, #1
 8013262:	60fa      	str	r2, [r7, #12]
 8013264:	781a      	ldrb	r2, [r3, #0]
 8013266:	7cfb      	ldrb	r3, [r7, #19]
 8013268:	4413      	add	r3, r2
 801326a:	74fb      	strb	r3, [r7, #19]
	for (i=0; i<len; i++)
 801326c:	697b      	ldr	r3, [r7, #20]
 801326e:	3301      	adds	r3, #1
 8013270:	617b      	str	r3, [r7, #20]
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	68ba      	ldr	r2, [r7, #8]
 8013276:	429a      	cmp	r2, r3
 8013278:	d8f1      	bhi.n	801325e <configParamCksum+0x1a>
	cksum-=data->cksum;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8013280:	7cfa      	ldrb	r2, [r7, #19]
 8013282:	1ad3      	subs	r3, r2, r3
 8013284:	74fb      	strb	r3, [r7, #19]
	
	return cksum;
 8013286:	7cfb      	ldrb	r3, [r7, #19]
}
 8013288:	4618      	mov	r0, r3
 801328a:	371c      	adds	r7, #28
 801328c:	46bd      	mov	sp, r7
 801328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013292:	4770      	bx	lr

08013294 <configParamInit>:

void configParamInit(void)	/**/
{
 8013294:	b580      	push	{r7, lr}
 8013296:	af00      	add	r7, sp, #0
	if(isInit) return;
 8013298:	4b3d      	ldr	r3, [pc, #244]	; (8013390 <configParamInit+0xfc>)
 801329a:	781b      	ldrb	r3, [r3, #0]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d174      	bne.n	801338a <configParamInit+0xf6>
	
	lenth=sizeof(configParam);
 80132a0:	4b3c      	ldr	r3, [pc, #240]	; (8013394 <configParamInit+0x100>)
 80132a2:	2298      	movs	r2, #152	; 0x98
 80132a4:	601a      	str	r2, [r3, #0]
	lenth=lenth/4+(lenth%4 ? 1:0);
 80132a6:	4b3b      	ldr	r3, [pc, #236]	; (8013394 <configParamInit+0x100>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	089b      	lsrs	r3, r3, #2
 80132ac:	4a39      	ldr	r2, [pc, #228]	; (8013394 <configParamInit+0x100>)
 80132ae:	6812      	ldr	r2, [r2, #0]
 80132b0:	f002 0203 	and.w	r2, r2, #3
 80132b4:	2a00      	cmp	r2, #0
 80132b6:	d001      	beq.n	80132bc <configParamInit+0x28>
 80132b8:	2201      	movs	r2, #1
 80132ba:	e000      	b.n	80132be <configParamInit+0x2a>
 80132bc:	2200      	movs	r2, #0
 80132be:	4413      	add	r3, r2
 80132c0:	4a34      	ldr	r2, [pc, #208]	; (8013394 <configParamInit+0x100>)
 80132c2:	6013      	str	r3, [r2, #0]

	STMFLASH_Read(CONFIG_PARAM_ADDR, (u32 *)&configParam, lenth);
 80132c4:	4b33      	ldr	r3, [pc, #204]	; (8013394 <configParamInit+0x100>)
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	461a      	mov	r2, r3
 80132ca:	4933      	ldr	r1, [pc, #204]	; (8013398 <configParamInit+0x104>)
 80132cc:	4833      	ldr	r0, [pc, #204]	; (801339c <configParamInit+0x108>)
 80132ce:	f001 fa85 	bl	80147dc <STMFLASH_Read>
	
	if (configParam.version == VERSION)	/**/
 80132d2:	4b31      	ldr	r3, [pc, #196]	; (8013398 <configParamInit+0x104>)
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	2b0b      	cmp	r3, #11
 80132d8:	d127      	bne.n	801332a <configParamInit+0x96>
	{
		if(configParamCksum(&configParam) == configParam.cksum)	/**/
 80132da:	482f      	ldr	r0, [pc, #188]	; (8013398 <configParamInit+0x104>)
 80132dc:	f7ff ffb2 	bl	8013244 <configParamCksum>
 80132e0:	4603      	mov	r3, r0
 80132e2:	461a      	mov	r2, r3
 80132e4:	4b2c      	ldr	r3, [pc, #176]	; (8013398 <configParamInit+0x104>)
 80132e6:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80132ea:	429a      	cmp	r2, r3
 80132ec:	d116      	bne.n	801331c <configParamInit+0x88>
		{
			printf("Version V%1.1f check [OK]\r\n", configParam.version / 10.0f);
 80132ee:	4b2a      	ldr	r3, [pc, #168]	; (8013398 <configParamInit+0x104>)
 80132f0:	781b      	ldrb	r3, [r3, #0]
 80132f2:	ee07 3a90 	vmov	s15, r3
 80132f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80132fa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80132fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8013302:	ee16 0a90 	vmov	r0, s13
 8013306:	f7ed f91f 	bl	8000548 <__aeabi_f2d>
 801330a:	4602      	mov	r2, r0
 801330c:	460b      	mov	r3, r1
 801330e:	4824      	ldr	r0, [pc, #144]	; (80133a0 <configParamInit+0x10c>)
 8013310:	f007 f954 	bl	801a5bc <iprintf>
			isConfigParamOK = true;
 8013314:	4b23      	ldr	r3, [pc, #140]	; (80133a4 <configParamInit+0x110>)
 8013316:	2201      	movs	r2, #1
 8013318:	701a      	strb	r2, [r3, #0]
 801331a:	e009      	b.n	8013330 <configParamInit+0x9c>
		} else
		{
			printf("Version check [FAIL]\r\n");
 801331c:	4822      	ldr	r0, [pc, #136]	; (80133a8 <configParamInit+0x114>)
 801331e:	f007 f9d3 	bl	801a6c8 <puts>
			isConfigParamOK = false;
 8013322:	4b20      	ldr	r3, [pc, #128]	; (80133a4 <configParamInit+0x110>)
 8013324:	2200      	movs	r2, #0
 8013326:	701a      	strb	r2, [r3, #0]
 8013328:	e002      	b.n	8013330 <configParamInit+0x9c>
		}
	}
	else	/**/
	{
		isConfigParamOK = false;
 801332a:	4b1e      	ldr	r3, [pc, #120]	; (80133a4 <configParamInit+0x110>)
 801332c:	2200      	movs	r2, #0
 801332e:	701a      	strb	r2, [r3, #0]
	}
	
	if(isConfigParamOK == false)	/**/
 8013330:	4b1c      	ldr	r3, [pc, #112]	; (80133a4 <configParamInit+0x110>)
 8013332:	781b      	ldrb	r3, [r3, #0]
 8013334:	f083 0301 	eor.w	r3, r3, #1
 8013338:	b2db      	uxtb	r3, r3
 801333a:	2b00      	cmp	r3, #0
 801333c:	d019      	beq.n	8013372 <configParamInit+0xde>
	{
		memcpy((u8 *)&configParam, (u8 *)&configParamDefault, sizeof(configParam));
 801333e:	4a16      	ldr	r2, [pc, #88]	; (8013398 <configParamInit+0x104>)
 8013340:	4b1a      	ldr	r3, [pc, #104]	; (80133ac <configParamInit+0x118>)
 8013342:	4610      	mov	r0, r2
 8013344:	4619      	mov	r1, r3
 8013346:	2398      	movs	r3, #152	; 0x98
 8013348:	461a      	mov	r2, r3
 801334a:	f006 fcb7 	bl	8019cbc <memcpy>
		configParam.cksum = configParamCksum(&configParam);				/**/
 801334e:	4812      	ldr	r0, [pc, #72]	; (8013398 <configParamInit+0x104>)
 8013350:	f7ff ff78 	bl	8013244 <configParamCksum>
 8013354:	4603      	mov	r3, r0
 8013356:	461a      	mov	r2, r3
 8013358:	4b0f      	ldr	r3, [pc, #60]	; (8013398 <configParamInit+0x104>)
 801335a:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
		STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);	/*stm32 flash*/
 801335e:	4b0d      	ldr	r3, [pc, #52]	; (8013394 <configParamInit+0x100>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	461a      	mov	r2, r3
 8013364:	490c      	ldr	r1, [pc, #48]	; (8013398 <configParamInit+0x104>)
 8013366:	480d      	ldr	r0, [pc, #52]	; (801339c <configParamInit+0x108>)
 8013368:	f001 f9ca 	bl	8014700 <STMFLASH_Write>
		isConfigParamOK=true;
 801336c:	4b0d      	ldr	r3, [pc, #52]	; (80133a4 <configParamInit+0x110>)
 801336e:	2201      	movs	r2, #1
 8013370:	701a      	strb	r2, [r3, #0]
	}	
	
	xSemaphore = xSemaphoreCreateBinary();
 8013372:	2203      	movs	r2, #3
 8013374:	2100      	movs	r1, #0
 8013376:	2001      	movs	r0, #1
 8013378:	f7f6 fbe4 	bl	8009b44 <xQueueGenericCreate>
 801337c:	4603      	mov	r3, r0
 801337e:	4a0c      	ldr	r2, [pc, #48]	; (80133b0 <configParamInit+0x11c>)
 8013380:	6013      	str	r3, [r2, #0]
	
	isInit=true;
 8013382:	4b03      	ldr	r3, [pc, #12]	; (8013390 <configParamInit+0xfc>)
 8013384:	2201      	movs	r2, #1
 8013386:	701a      	strb	r2, [r3, #0]
 8013388:	e000      	b.n	801338c <configParamInit+0xf8>
	if(isInit) return;
 801338a:	bf00      	nop
}
 801338c:	bd80      	pop	{r7, pc}
 801338e:	bf00      	nop
 8013390:	20008594 	.word	0x20008594
 8013394:	20008590 	.word	0x20008590
 8013398:	2000b16c 	.word	0x2000b16c
 801339c:	080ff000 	.word	0x080ff000
 80133a0:	0801dd14 	.word	0x0801dd14
 80133a4:	20008595 	.word	0x20008595
 80133a8:	0801dd30 	.word	0x0801dd30
 80133ac:	200000d0 	.word	0x200000d0
 80133b0:	20008598 	.word	0x20008598

080133b4 <configParamTask>:

void configParamTask(void* param)
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b084      	sub	sp, #16
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	6078      	str	r0, [r7, #4]
	u8 cksum = 0;
 80133bc:	2300      	movs	r3, #0
 80133be:	73fb      	strb	r3, [r7, #15]
	
	while(1) 
	{	
		xSemaphoreTake(xSemaphore, portMAX_DELAY);
 80133c0:	4b1c      	ldr	r3, [pc, #112]	; (8013434 <configParamTask+0x80>)
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	f04f 31ff 	mov.w	r1, #4294967295
 80133c8:	4618      	mov	r0, r3
 80133ca:	f7f6 ff51 	bl	800a270 <xQueueSemaphoreTake>
		
		for (;;)
		{
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 80133ce:	f7ef f899 	bl	8002504 <getSysTickCnt>
 80133d2:	4602      	mov	r2, r0
 80133d4:	4b18      	ldr	r3, [pc, #96]	; (8013438 <configParamTask+0x84>)
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	1ad3      	subs	r3, r2, r3
 80133da:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80133de:	d922      	bls.n	8013426 <configParamTask+0x72>
 80133e0:	4b16      	ldr	r3, [pc, #88]	; (801343c <configParamTask+0x88>)
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	f003 0302 	and.w	r3, r3, #2
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d11c      	bne.n	8013426 <configParamTask+0x72>
			{
				cksum = configParamCksum(&configParam);
 80133ec:	4814      	ldr	r0, [pc, #80]	; (8013440 <configParamTask+0x8c>)
 80133ee:	f7ff ff29 	bl	8013244 <configParamCksum>
 80133f2:	4603      	mov	r3, r0
 80133f4:	73fb      	strb	r3, [r7, #15]
				if((configParam.cksum != cksum))
 80133f6:	4b12      	ldr	r3, [pc, #72]	; (8013440 <configParamTask+0x8c>)
 80133f8:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80133fc:	7bfa      	ldrb	r2, [r7, #15]
 80133fe:	429a      	cmp	r2, r3
 8013400:	d00a      	beq.n	8013418 <configParamTask+0x64>
				{
					configParam.cksum = cksum;					
 8013402:	4a0f      	ldr	r2, [pc, #60]	; (8013440 <configParamTask+0x8c>)
 8013404:	7bfb      	ldrb	r3, [r7, #15]
 8013406:	f882 3096 	strb.w	r3, [r2, #150]	; 0x96
					STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);
 801340a:	4b0e      	ldr	r3, [pc, #56]	; (8013444 <configParamTask+0x90>)
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	461a      	mov	r2, r3
 8013410:	490b      	ldr	r1, [pc, #44]	; (8013440 <configParamTask+0x8c>)
 8013412:	480d      	ldr	r0, [pc, #52]	; (8013448 <configParamTask+0x94>)
 8013414:	f001 f974 	bl	8014700 <STMFLASH_Write>
				}
				DISABLE_STATE(FLASH_WRITING);
 8013418:	4b0c      	ldr	r3, [pc, #48]	; (801344c <configParamTask+0x98>)
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	f023 0320 	bic.w	r3, r3, #32
 8013420:	4a0a      	ldr	r2, [pc, #40]	; (801344c <configParamTask+0x98>)
 8013422:	6013      	str	r3, [r2, #0]
 8013424:	e005      	b.n	8013432 <configParamTask+0x7e>
			}
			else
			{
				xSemaphoreTake(xSemaphore, 100);
 8013426:	4b03      	ldr	r3, [pc, #12]	; (8013434 <configParamTask+0x80>)
 8013428:	681b      	ldr	r3, [r3, #0]
 801342a:	2164      	movs	r1, #100	; 0x64
 801342c:	4618      	mov	r0, r3
 801342e:	f7f6 ff1f 	bl	800a270 <xQueueSemaphoreTake>
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 8013432:	e7cc      	b.n	80133ce <configParamTask+0x1a>
 8013434:	20008598 	.word	0x20008598
 8013438:	2000859c 	.word	0x2000859c
 801343c:	20008654 	.word	0x20008654
 8013440:	2000b16c 	.word	0x2000b16c
 8013444:	20008590 	.word	0x20008590
 8013448:	080ff000 	.word	0x080ff000
 801344c:	20008658 	.word	0x20008658

08013450 <saveConfigAndNotify>:
		}
	}
}

void saveConfigAndNotify(void)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	af00      	add	r7, sp, #0
	if (!ARMING_FLAG(ARMED)) //Flash
 8013454:	4b0c      	ldr	r3, [pc, #48]	; (8013488 <saveConfigAndNotify+0x38>)
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	f003 0302 	and.w	r3, r3, #2
 801345c:	2b00      	cmp	r3, #0
 801345e:	d111      	bne.n	8013484 <saveConfigAndNotify+0x34>
	{
		//beeperConfirmationBeeps(1);
		xSemaphoreGive(xSemaphore);
 8013460:	4b0a      	ldr	r3, [pc, #40]	; (801348c <saveConfigAndNotify+0x3c>)
 8013462:	6818      	ldr	r0, [r3, #0]
 8013464:	2300      	movs	r3, #0
 8013466:	2200      	movs	r2, #0
 8013468:	2100      	movs	r1, #0
 801346a:	f7f6 fbfb 	bl	8009c64 <xQueueGenericSend>
		semaphoreGiveTime = getSysTickCnt();
 801346e:	f7ef f849 	bl	8002504 <getSysTickCnt>
 8013472:	4603      	mov	r3, r0
 8013474:	4a06      	ldr	r2, [pc, #24]	; (8013490 <saveConfigAndNotify+0x40>)
 8013476:	6013      	str	r3, [r2, #0]
		ENABLE_STATE(FLASH_WRITING);
 8013478:	4b06      	ldr	r3, [pc, #24]	; (8013494 <saveConfigAndNotify+0x44>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	f043 0320 	orr.w	r3, r3, #32
 8013480:	4a04      	ldr	r2, [pc, #16]	; (8013494 <saveConfigAndNotify+0x44>)
 8013482:	6013      	str	r3, [r2, #0]
	}
}
 8013484:	bf00      	nop
 8013486:	bd80      	pop	{r7, pc}
 8013488:	20008654 	.word	0x20008654
 801348c:	20008598 	.word	0x20008598
 8013490:	2000859c 	.word	0x2000859c
 8013494:	20008658 	.word	0x20008658

08013498 <resetConfigParam>:

//
void resetConfigParam(void)
{
 8013498:	b580      	push	{r7, lr}
 801349a:	af00      	add	r7, sp, #0
	configParam = configParamDefault;
 801349c:	4a05      	ldr	r2, [pc, #20]	; (80134b4 <resetConfigParam+0x1c>)
 801349e:	4b06      	ldr	r3, [pc, #24]	; (80134b8 <resetConfigParam+0x20>)
 80134a0:	4610      	mov	r0, r2
 80134a2:	4619      	mov	r1, r3
 80134a4:	2398      	movs	r3, #152	; 0x98
 80134a6:	461a      	mov	r2, r3
 80134a8:	f006 fc08 	bl	8019cbc <memcpy>
	saveConfigAndNotify();
 80134ac:	f7ff ffd0 	bl	8013450 <saveConfigAndNotify>
}
 80134b0:	bf00      	nop
 80134b2:	bd80      	pop	{r7, pc}
 80134b4:	2000b16c 	.word	0x2000b16c
 80134b8:	200000d0 	.word	0x200000d0

080134bc <adc1Init>:
volatile uint16_t adcValues;
extern DMA_HandleTypeDef hdma_adc1;
extern ADC_HandleTypeDef hadc1;

void adc1Init(void)
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	af00      	add	r7, sp, #0
	while(HAL_ADC_Start_DMA(&hadc1, &adcValues, 2))
 80134c0:	bf00      	nop
 80134c2:	2202      	movs	r2, #2
 80134c4:	4904      	ldr	r1, [pc, #16]	; (80134d8 <adc1Init+0x1c>)
 80134c6:	4805      	ldr	r0, [pc, #20]	; (80134dc <adc1Init+0x20>)
 80134c8:	f7ef fb12 	bl	8002af0 <HAL_ADC_Start_DMA>
 80134cc:	4603      	mov	r3, r0
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d1f7      	bne.n	80134c2 <adc1Init+0x6>
//
//    ADC_DMACmd(ADC1, ENABLE);
//	ADC_Cmd(ADC1, ENABLE);
//
//    ADC_SoftwareStartConv(ADC1);
}
 80134d2:	bf00      	nop
 80134d4:	bf00      	nop
 80134d6:	bd80      	pop	{r7, pc}
 80134d8:	2000b204 	.word	0x2000b204
 80134dc:	20008a44 	.word	0x20008a44

080134e0 <beeperInit>:

static const beeperTableEntry_t *currentBeeperEntry = NULL;


void beeperInit(void)
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	af00      	add	r7, sp, #0
//    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
//    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
//    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
//    GPIO_Init(GPIOC, &GPIO_InitStructure);
//	GPIO_ResetBits(GPIOC, GPIO_Pin_13);
	BEEP_OFF;
 80134e4:	2200      	movs	r2, #0
 80134e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80134ea:	4802      	ldr	r0, [pc, #8]	; (80134f4 <beeperInit+0x14>)
 80134ec:	f7f1 f8fe 	bl	80046ec <HAL_GPIO_WritePin>
}
 80134f0:	bf00      	nop
 80134f2:	bd80      	pop	{r7, pc}
 80134f4:	40020800 	.word	0x40020800

080134f8 <beeperSilence>:

//
void beeperSilence(void)
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	af00      	add	r7, sp, #0
    BEEP_OFF;
 80134fc:	2200      	movs	r2, #0
 80134fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8013502:	4808      	ldr	r0, [pc, #32]	; (8013524 <beeperSilence+0x2c>)
 8013504:	f7f1 f8f2 	bl	80046ec <HAL_GPIO_WritePin>
    beeperIsOn = 0;
 8013508:	4b07      	ldr	r3, [pc, #28]	; (8013528 <beeperSilence+0x30>)
 801350a:	2200      	movs	r2, #0
 801350c:	701a      	strb	r2, [r3, #0]
    beeperNextToggleTime = 0;
 801350e:	4b07      	ldr	r3, [pc, #28]	; (801352c <beeperSilence+0x34>)
 8013510:	2200      	movs	r2, #0
 8013512:	601a      	str	r2, [r3, #0]
    beeperPos = 0;
 8013514:	4b06      	ldr	r3, [pc, #24]	; (8013530 <beeperSilence+0x38>)
 8013516:	2200      	movs	r2, #0
 8013518:	801a      	strh	r2, [r3, #0]
    currentBeeperEntry = NULL;
 801351a:	4b06      	ldr	r3, [pc, #24]	; (8013534 <beeperSilence+0x3c>)
 801351c:	2200      	movs	r2, #0
 801351e:	601a      	str	r2, [r3, #0]
	
//	if (ledStripAllwaysON)
//		ledStripON();
//	else
//		ledStripOFF();
}
 8013520:	bf00      	nop
 8013522:	bd80      	pop	{r7, pc}
 8013524:	40020800 	.word	0x40020800
 8013528:	200085b6 	.word	0x200085b6
 801352c:	200085bc 	.word	0x200085bc
 8013530:	200085b8 	.word	0x200085b8
 8013534:	200085c0 	.word	0x200085c0

08013538 <beeper>:

//
void beeper(beeperMode_e mode)
{
 8013538:	b580      	push	{r7, lr}
 801353a:	b086      	sub	sp, #24
 801353c:	af00      	add	r7, sp, #0
 801353e:	4603      	mov	r3, r0
 8013540:	71fb      	strb	r3, [r7, #7]
    if (mode == BEEPER_SILENCE) 
 8013542:	79fb      	ldrb	r3, [r7, #7]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d102      	bne.n	801354e <beeper+0x16>
	{
        beeperSilence();
 8013548:	f7ff ffd6 	bl	80134f8 <beeperSilence>
        return;
 801354c:	e036      	b.n	80135bc <beeper+0x84>
    }

    const beeperTableEntry_t *selectedCandidate = NULL;
 801354e:	2300      	movs	r3, #0
 8013550:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 8013552:	2300      	movs	r3, #0
 8013554:	613b      	str	r3, [r7, #16]
 8013556:	e01e      	b.n	8013596 <beeper+0x5e>
	{
        const beeperTableEntry_t *candidate = &beeperTable[i];
 8013558:	693b      	ldr	r3, [r7, #16]
 801355a:	00db      	lsls	r3, r3, #3
 801355c:	4a19      	ldr	r2, [pc, #100]	; (80135c4 <beeper+0x8c>)
 801355e:	4413      	add	r3, r2
 8013560:	60fb      	str	r3, [r7, #12]
        if (candidate->mode != mode)//
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	79fa      	ldrb	r2, [r7, #7]
 8013568:	429a      	cmp	r2, r3
 801356a:	d003      	beq.n	8013574 <beeper+0x3c>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 801356c:	693b      	ldr	r3, [r7, #16]
 801356e:	3301      	adds	r3, #1
 8013570:	613b      	str	r3, [r7, #16]
 8013572:	e010      	b.n	8013596 <beeper+0x5e>
		{
            continue;
        }

        if (!currentBeeperEntry)//
 8013574:	4b14      	ldr	r3, [pc, #80]	; (80135c8 <beeper+0x90>)
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d102      	bne.n	8013582 <beeper+0x4a>
		{
            selectedCandidate = candidate;
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	617b      	str	r3, [r7, #20]
            break;
 8013580:	e00e      	b.n	80135a0 <beeper+0x68>
        }

        if (candidate->priority < currentBeeperEntry->priority)//
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	785a      	ldrb	r2, [r3, #1]
 8013586:	4b10      	ldr	r3, [pc, #64]	; (80135c8 <beeper+0x90>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	785b      	ldrb	r3, [r3, #1]
 801358c:	429a      	cmp	r2, r3
 801358e:	d206      	bcs.n	801359e <beeper+0x66>
		{
            selectedCandidate = candidate;
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	617b      	str	r3, [r7, #20]
        }
		
        break;
 8013594:	e003      	b.n	801359e <beeper+0x66>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 8013596:	693b      	ldr	r3, [r7, #16]
 8013598:	2b17      	cmp	r3, #23
 801359a:	d9dd      	bls.n	8013558 <beeper+0x20>
 801359c:	e000      	b.n	80135a0 <beeper+0x68>
        break;
 801359e:	bf00      	nop
    }

    if (!selectedCandidate) 
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d009      	beq.n	80135ba <beeper+0x82>
	{
        return;
    }

    currentBeeperEntry = selectedCandidate;
 80135a6:	4a08      	ldr	r2, [pc, #32]	; (80135c8 <beeper+0x90>)
 80135a8:	697b      	ldr	r3, [r7, #20]
 80135aa:	6013      	str	r3, [r2, #0]

    beeperPos = 0;
 80135ac:	4b07      	ldr	r3, [pc, #28]	; (80135cc <beeper+0x94>)
 80135ae:	2200      	movs	r2, #0
 80135b0:	801a      	strh	r2, [r3, #0]
    beeperNextToggleTime = 0;
 80135b2:	4b07      	ldr	r3, [pc, #28]	; (80135d0 <beeper+0x98>)
 80135b4:	2200      	movs	r2, #0
 80135b6:	601a      	str	r2, [r3, #0]
 80135b8:	e000      	b.n	80135bc <beeper+0x84>
        return;
 80135ba:	bf00      	nop
}
 80135bc:	3718      	adds	r7, #24
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	0801dec8 	.word	0x0801dec8
 80135c8:	200085c0 	.word	0x200085c0
 80135cc:	200085b8 	.word	0x200085b8
 80135d0:	200085bc 	.word	0x200085bc

080135d4 <beeperConfirmationBeeps>:
}

//20ms200ms
//beepCount
void beeperConfirmationBeeps(uint8_t beepCount)
{
 80135d4:	b580      	push	{r7, lr}
 80135d6:	b084      	sub	sp, #16
 80135d8:	af00      	add	r7, sp, #0
 80135da:	4603      	mov	r3, r0
 80135dc:	71fb      	strb	r3, [r7, #7]
    int i;
    int cLimit;

    i = 0;
 80135de:	2300      	movs	r3, #0
 80135e0:	60fb      	str	r3, [r7, #12]
    cLimit = beepCount * 2;
 80135e2:	79fb      	ldrb	r3, [r7, #7]
 80135e4:	005b      	lsls	r3, r3, #1
 80135e6:	60bb      	str	r3, [r7, #8]
    if (cLimit > MAX_MULTI_BEEPS)
 80135e8:	68bb      	ldr	r3, [r7, #8]
 80135ea:	2b14      	cmp	r3, #20
 80135ec:	dd01      	ble.n	80135f2 <beeperConfirmationBeeps+0x1e>
        cLimit = MAX_MULTI_BEEPS;  //stay within array size
 80135ee:	2314      	movs	r3, #20
 80135f0:	60bb      	str	r3, [r7, #8]
    do 
	{
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_DURATION;       // 20ms beep
 80135f2:	68fb      	ldr	r3, [r7, #12]
 80135f4:	1c5a      	adds	r2, r3, #1
 80135f6:	60fa      	str	r2, [r7, #12]
 80135f8:	4a0c      	ldr	r2, [pc, #48]	; (801362c <beeperConfirmationBeeps+0x58>)
 80135fa:	2102      	movs	r1, #2
 80135fc:	54d1      	strb	r1, [r2, r3]
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_GAP_DURATION;   // 200ms pause
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	1c5a      	adds	r2, r3, #1
 8013602:	60fa      	str	r2, [r7, #12]
 8013604:	4a09      	ldr	r2, [pc, #36]	; (801362c <beeperConfirmationBeeps+0x58>)
 8013606:	2114      	movs	r1, #20
 8013608:	54d1      	strb	r1, [r2, r3]
    } while (i < cLimit);
 801360a:	68fa      	ldr	r2, [r7, #12]
 801360c:	68bb      	ldr	r3, [r7, #8]
 801360e:	429a      	cmp	r2, r3
 8013610:	dbef      	blt.n	80135f2 <beeperConfirmationBeeps+0x1e>
    beep_multiBeeps[i] = BEEPER_COMMAND_STOP;     //sequence end
 8013612:	4a06      	ldr	r2, [pc, #24]	; (801362c <beeperConfirmationBeeps+0x58>)
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	4413      	add	r3, r2
 8013618:	22ff      	movs	r2, #255	; 0xff
 801361a:	701a      	strb	r2, [r3, #0]
    beeper(BEEPER_MULTI_BEEPS);    //initiate sequence
 801361c:	200f      	movs	r0, #15
 801361e:	f7ff ff8b 	bl	8013538 <beeper>
}
 8013622:	bf00      	nop
 8013624:	3710      	adds	r7, #16
 8013626:	46bd      	mov	sp, r7
 8013628:	bd80      	pop	{r7, pc}
 801362a:	bf00      	nop
 801362c:	200085a0 	.word	0x200085a0

08013630 <bmp280Init>:
s32 bmp280RawTemperature = 0;
float baroTemperature,baroPressure;
u8 bmpdata[BMP280_DATA_FRAME_SIZE];

bool bmp280Init(void)
{	
 8013630:	b580      	push	{r7, lr}
 8013632:	b086      	sub	sp, #24
 8013634:	af04      	add	r7, sp, #16
	if (isInit) return true;
 8013636:	4b33      	ldr	r3, [pc, #204]	; (8013704 <bmp280Init+0xd4>)
 8013638:	781b      	ldrb	r3, [r3, #0]
 801363a:	2b00      	cmp	r3, #0
 801363c:	d001      	beq.n	8013642 <bmp280Init+0x12>
 801363e:	2301      	movs	r3, #1
 8013640:	e05b      	b.n	80136fa <bmp280Init+0xca>
	u8 id = 0x00;
 8013642:	2300      	movs	r3, #0
 8013644:	70fb      	strb	r3, [r7, #3]
	u8 data = 0x00;
 8013646:	2300      	movs	r3, #0
 8013648:	70bb      	strb	r3, [r7, #2]
	for (int i=0; i<10; i++)
 801364a:	2300      	movs	r3, #0
 801364c:	607b      	str	r3, [r7, #4]
 801364e:	e015      	b.n	801367c <bmp280Init+0x4c>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CHIP_ID,I2C_MEMADD_SIZE_8BIT,&id,1,1000);//ID
 8013650:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013654:	9302      	str	r3, [sp, #8]
 8013656:	2301      	movs	r3, #1
 8013658:	9301      	str	r3, [sp, #4]
 801365a:	1cfb      	adds	r3, r7, #3
 801365c:	9300      	str	r3, [sp, #0]
 801365e:	2301      	movs	r3, #1
 8013660:	22d0      	movs	r2, #208	; 0xd0
 8013662:	21ec      	movs	r1, #236	; 0xec
 8013664:	4828      	ldr	r0, [pc, #160]	; (8013708 <bmp280Init+0xd8>)
 8013666:	f7f1 fae3 	bl	8004c30 <HAL_I2C_Mem_Read>
		if (id == BMP280_DEFAULT_CHIP_ID)
 801366a:	78fb      	ldrb	r3, [r7, #3]
 801366c:	2b58      	cmp	r3, #88	; 0x58
 801366e:	d009      	beq.n	8013684 <bmp280Init+0x54>
		{
			break;
		}
		HAL_Delay(10);
 8013670:	200a      	movs	r0, #10
 8013672:	f7ef f9d5 	bl	8002a20 <HAL_Delay>
	for (int i=0; i<10; i++)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	3301      	adds	r3, #1
 801367a:	607b      	str	r3, [r7, #4]
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	2b09      	cmp	r3, #9
 8013680:	dde6      	ble.n	8013650 <bmp280Init+0x20>
 8013682:	e000      	b.n	8013686 <bmp280Init+0x56>
			break;
 8013684:	bf00      	nop
	}
	
	if (id == BMP280_DEFAULT_CHIP_ID)//
 8013686:	78fb      	ldrb	r3, [r7, #3]
 8013688:	2b58      	cmp	r3, #88	; 0x58
 801368a:	d131      	bne.n	80136f0 <bmp280Init+0xc0>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_TEMPERATURE_CALIB_DIG_T1_LSB_REG,I2C_MEMADD_SIZE_8BIT,(u8*)&bmp280Cal,24,1000);//
 801368c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013690:	9302      	str	r3, [sp, #8]
 8013692:	2318      	movs	r3, #24
 8013694:	9301      	str	r3, [sp, #4]
 8013696:	4b1d      	ldr	r3, [pc, #116]	; (801370c <bmp280Init+0xdc>)
 8013698:	9300      	str	r3, [sp, #0]
 801369a:	2301      	movs	r3, #1
 801369c:	2288      	movs	r2, #136	; 0x88
 801369e:	21ec      	movs	r1, #236	; 0xec
 80136a0:	4819      	ldr	r0, [pc, #100]	; (8013708 <bmp280Init+0xd8>)
 80136a2:	f7f1 fac5 	bl	8004c30 <HAL_I2C_Mem_Read>
		data = BMP280_MODE;
 80136a6:	2377      	movs	r3, #119	; 0x77
 80136a8:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CTRL_MEAS_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//
 80136aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80136ae:	9302      	str	r3, [sp, #8]
 80136b0:	2301      	movs	r3, #1
 80136b2:	9301      	str	r3, [sp, #4]
 80136b4:	1cbb      	adds	r3, r7, #2
 80136b6:	9300      	str	r3, [sp, #0]
 80136b8:	2301      	movs	r3, #1
 80136ba:	22f4      	movs	r2, #244	; 0xf4
 80136bc:	21ec      	movs	r1, #236	; 0xec
 80136be:	4812      	ldr	r0, [pc, #72]	; (8013708 <bmp280Init+0xd8>)
 80136c0:	f7f1 f9bc 	bl	8004a3c <HAL_I2C_Mem_Write>
		data = BMP280_FILTER;
 80136c4:	2310      	movs	r3, #16
 80136c6:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CONFIG_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//IIR
 80136c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80136cc:	9302      	str	r3, [sp, #8]
 80136ce:	2301      	movs	r3, #1
 80136d0:	9301      	str	r3, [sp, #4]
 80136d2:	1cbb      	adds	r3, r7, #2
 80136d4:	9300      	str	r3, [sp, #0]
 80136d6:	2301      	movs	r3, #1
 80136d8:	22f5      	movs	r2, #245	; 0xf5
 80136da:	21ec      	movs	r1, #236	; 0xec
 80136dc:	480a      	ldr	r0, [pc, #40]	; (8013708 <bmp280Init+0xd8>)
 80136de:	f7f1 f9ad 	bl	8004a3c <HAL_I2C_Mem_Write>
		isInit = true;
 80136e2:	4b08      	ldr	r3, [pc, #32]	; (8013704 <bmp280Init+0xd4>)
 80136e4:	2201      	movs	r2, #1
 80136e6:	701a      	strb	r2, [r3, #0]
		printf("BMP280 I2C connection [OK].\n");
 80136e8:	4809      	ldr	r0, [pc, #36]	; (8013710 <bmp280Init+0xe0>)
 80136ea:	f006 ffed 	bl	801a6c8 <puts>
 80136ee:	e002      	b.n	80136f6 <bmp280Init+0xc6>
//		for(i=0;i<24;i++)
//			printf("Registor %2d: 0x%X\n",i,p[i]);
	}
    else
	{
		printf("BMP280 I2C connection [FAIL].\n");
 80136f0:	4808      	ldr	r0, [pc, #32]	; (8013714 <bmp280Init+0xe4>)
 80136f2:	f006 ffe9 	bl	801a6c8 <puts>
	}

    return isInit;
 80136f6:	4b03      	ldr	r3, [pc, #12]	; (8013704 <bmp280Init+0xd4>)
 80136f8:	781b      	ldrb	r3, [r3, #0]
}
 80136fa:	4618      	mov	r0, r3
 80136fc:	3708      	adds	r7, #8
 80136fe:	46bd      	mov	sp, r7
 8013700:	bd80      	pop	{r7, pc}
 8013702:	bf00      	nop
 8013704:	200085c4 	.word	0x200085c4
 8013708:	200088f0 	.word	0x200088f0
 801370c:	2000b218 	.word	0x2000b218
 8013710:	0801dd48 	.word	0x0801dd48
 8013714:	0801dd64 	.word	0x0801dd64

08013718 <bmp280GetPressure>:

void bmp280GetPressure(void)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af02      	add	r7, sp, #8
    if(!IICReadRegister(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_PRESSURE_MSB_REG,I2C_MEMADD_SIZE_8BIT,&bmpdata[0],BMP280_DATA_FRAME_SIZE))
 801371e:	2306      	movs	r3, #6
 8013720:	9301      	str	r3, [sp, #4]
 8013722:	4b17      	ldr	r3, [pc, #92]	; (8013780 <bmp280GetPressure+0x68>)
 8013724:	9300      	str	r3, [sp, #0]
 8013726:	2301      	movs	r3, #1
 8013728:	22f7      	movs	r2, #247	; 0xf7
 801372a:	21ec      	movs	r1, #236	; 0xec
 801372c:	4815      	ldr	r0, [pc, #84]	; (8013784 <bmp280GetPressure+0x6c>)
 801372e:	f000 fb5d 	bl	8013dec <IICReadRegister>
 8013732:	4603      	mov	r3, r0
 8013734:	f083 0301 	eor.w	r3, r3, #1
 8013738:	b2db      	uxtb	r3, r3
 801373a:	2b00      	cmp	r3, #0
 801373c:	d01d      	beq.n	801377a <bmp280GetPressure+0x62>
    {
    	bmp280RawPressure = (s32)((((uint32_t)(bmpdata[0])) << 12) | (((uint32_t)(bmpdata[1])) << 4) | ((uint32_t)bmpdata[2] >> 4));
 801373e:	4b10      	ldr	r3, [pc, #64]	; (8013780 <bmp280GetPressure+0x68>)
 8013740:	781b      	ldrb	r3, [r3, #0]
 8013742:	031a      	lsls	r2, r3, #12
 8013744:	4b0e      	ldr	r3, [pc, #56]	; (8013780 <bmp280GetPressure+0x68>)
 8013746:	785b      	ldrb	r3, [r3, #1]
 8013748:	011b      	lsls	r3, r3, #4
 801374a:	4313      	orrs	r3, r2
 801374c:	4a0c      	ldr	r2, [pc, #48]	; (8013780 <bmp280GetPressure+0x68>)
 801374e:	7892      	ldrb	r2, [r2, #2]
 8013750:	0912      	lsrs	r2, r2, #4
 8013752:	b2d2      	uxtb	r2, r2
 8013754:	4313      	orrs	r3, r2
 8013756:	461a      	mov	r2, r3
 8013758:	4b0b      	ldr	r3, [pc, #44]	; (8013788 <bmp280GetPressure+0x70>)
 801375a:	601a      	str	r2, [r3, #0]
    	bmp280RawTemperature = (s32)((((uint32_t)(bmpdata[3])) << 12) | (((uint32_t)(bmpdata[4])) << 4) | ((uint32_t)bmpdata[5] >> 4));
 801375c:	4b08      	ldr	r3, [pc, #32]	; (8013780 <bmp280GetPressure+0x68>)
 801375e:	78db      	ldrb	r3, [r3, #3]
 8013760:	031a      	lsls	r2, r3, #12
 8013762:	4b07      	ldr	r3, [pc, #28]	; (8013780 <bmp280GetPressure+0x68>)
 8013764:	791b      	ldrb	r3, [r3, #4]
 8013766:	011b      	lsls	r3, r3, #4
 8013768:	4313      	orrs	r3, r2
 801376a:	4a05      	ldr	r2, [pc, #20]	; (8013780 <bmp280GetPressure+0x68>)
 801376c:	7952      	ldrb	r2, [r2, #5]
 801376e:	0912      	lsrs	r2, r2, #4
 8013770:	b2d2      	uxtb	r2, r2
 8013772:	4313      	orrs	r3, r2
 8013774:	461a      	mov	r2, r3
 8013776:	4b05      	ldr	r3, [pc, #20]	; (801378c <bmp280GetPressure+0x74>)
 8013778:	601a      	str	r2, [r3, #0]
    }
}
 801377a:	bf00      	nop
 801377c:	46bd      	mov	sp, r7
 801377e:	bd80      	pop	{r7, pc}
 8013780:	2000b20c 	.word	0x2000b20c
 8013784:	200088f0 	.word	0x200088f0
 8013788:	200085c8 	.word	0x200085c8
 801378c:	200085cc 	.word	0x200085cc

08013790 <bmp280CompensateT>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of "5123" equals 51.23 DegC
// t_fine carries fine temperature as global value
u32 bmp280CompensateT(s32 adcT)
{
 8013790:	b480      	push	{r7}
 8013792:	b087      	sub	sp, #28
 8013794:	af00      	add	r7, sp, #0
 8013796:	6078      	str	r0, [r7, #4]
    s32 var1, var2, T;

    var1 = ((((adcT >> 3) - ((s32)bmp280Cal.dig_T1 << 1))) * ((s32)bmp280Cal.dig_T2)) >> 11;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	10da      	asrs	r2, r3, #3
 801379c:	4b19      	ldr	r3, [pc, #100]	; (8013804 <bmp280CompensateT+0x74>)
 801379e:	881b      	ldrh	r3, [r3, #0]
 80137a0:	005b      	lsls	r3, r3, #1
 80137a2:	1ad3      	subs	r3, r2, r3
 80137a4:	4a17      	ldr	r2, [pc, #92]	; (8013804 <bmp280CompensateT+0x74>)
 80137a6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80137aa:	fb02 f303 	mul.w	r3, r2, r3
 80137ae:	12db      	asrs	r3, r3, #11
 80137b0:	617b      	str	r3, [r7, #20]
    var2  = (((((adcT >> 4) - ((s32)bmp280Cal.dig_T1)) * ((adcT >> 4) - ((s32)bmp280Cal.dig_T1))) >> 12) * ((s32)bmp280Cal.dig_T3)) >> 14;
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	111b      	asrs	r3, r3, #4
 80137b6:	4a13      	ldr	r2, [pc, #76]	; (8013804 <bmp280CompensateT+0x74>)
 80137b8:	8812      	ldrh	r2, [r2, #0]
 80137ba:	1a9b      	subs	r3, r3, r2
 80137bc:	687a      	ldr	r2, [r7, #4]
 80137be:	1112      	asrs	r2, r2, #4
 80137c0:	4910      	ldr	r1, [pc, #64]	; (8013804 <bmp280CompensateT+0x74>)
 80137c2:	8809      	ldrh	r1, [r1, #0]
 80137c4:	1a52      	subs	r2, r2, r1
 80137c6:	fb02 f303 	mul.w	r3, r2, r3
 80137ca:	131b      	asrs	r3, r3, #12
 80137cc:	4a0d      	ldr	r2, [pc, #52]	; (8013804 <bmp280CompensateT+0x74>)
 80137ce:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80137d2:	fb02 f303 	mul.w	r3, r2, r3
 80137d6:	139b      	asrs	r3, r3, #14
 80137d8:	613b      	str	r3, [r7, #16]
    bmp280Cal.t_fine = var1 + var2;
 80137da:	697a      	ldr	r2, [r7, #20]
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	4413      	add	r3, r2
 80137e0:	4a08      	ldr	r2, [pc, #32]	; (8013804 <bmp280CompensateT+0x74>)
 80137e2:	6193      	str	r3, [r2, #24]
    T = (bmp280Cal.t_fine * 5 + 128) >> 8;
 80137e4:	4b07      	ldr	r3, [pc, #28]	; (8013804 <bmp280CompensateT+0x74>)
 80137e6:	699a      	ldr	r2, [r3, #24]
 80137e8:	4613      	mov	r3, r2
 80137ea:	009b      	lsls	r3, r3, #2
 80137ec:	4413      	add	r3, r2
 80137ee:	3380      	adds	r3, #128	; 0x80
 80137f0:	121b      	asrs	r3, r3, #8
 80137f2:	60fb      	str	r3, [r7, #12]

    return T;
 80137f4:	68fb      	ldr	r3, [r7, #12]
}
 80137f6:	4618      	mov	r0, r3
 80137f8:	371c      	adds	r7, #28
 80137fa:	46bd      	mov	sp, r7
 80137fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013800:	4770      	bx	lr
 8013802:	bf00      	nop
 8013804:	2000b218 	.word	0x2000b218

08013808 <bmp280CompensateP>:

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
// Output value of "24674867" represents 24674867/256 = 96386.2 Pa = 963.862 hPa
u32 bmp280CompensateP(s32 adcP)
{
 8013808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801380c:	b09a      	sub	sp, #104	; 0x68
 801380e:	af00      	add	r7, sp, #0
 8013810:	64f8      	str	r0, [r7, #76]	; 0x4c
    int64_t var1, var2, p;
    var1 = ((int64_t)bmp280Cal.t_fine) - 128000;
 8013812:	4b6b      	ldr	r3, [pc, #428]	; (80139c0 <bmp280CompensateP+0x1b8>)
 8013814:	699b      	ldr	r3, [r3, #24]
 8013816:	461a      	mov	r2, r3
 8013818:	ea4f 73e2 	mov.w	r3, r2, asr #31
 801381c:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8013820:	f143 35ff 	adc.w	r5, r3, #4294967295
 8013824:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
    var2 = var1 * var1 * (int64_t)bmp280Cal.dig_P6;
 8013828:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801382a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801382c:	fb03 f102 	mul.w	r1, r3, r2
 8013830:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013832:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013834:	fb03 f302 	mul.w	r3, r3, r2
 8013838:	18ca      	adds	r2, r1, r3
 801383a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801383c:	fba3 4503 	umull	r4, r5, r3, r3
 8013840:	1953      	adds	r3, r2, r5
 8013842:	461d      	mov	r5, r3
 8013844:	4b5e      	ldr	r3, [pc, #376]	; (80139c0 <bmp280CompensateP+0x1b8>)
 8013846:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 801384a:	b21a      	sxth	r2, r3
 801384c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013850:	fb02 f005 	mul.w	r0, r2, r5
 8013854:	fb04 f103 	mul.w	r1, r4, r3
 8013858:	4401      	add	r1, r0
 801385a:	fba4 2302 	umull	r2, r3, r4, r2
 801385e:	4419      	add	r1, r3
 8013860:	460b      	mov	r3, r1
 8013862:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 8013866:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    var2 = var2 + ((var1*(int64_t)bmp280Cal.dig_P5) << 17);
 801386a:	4b55      	ldr	r3, [pc, #340]	; (80139c0 <bmp280CompensateP+0x1b8>)
 801386c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8013870:	b21a      	sxth	r2, r3
 8013872:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013876:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013878:	fb03 f001 	mul.w	r0, r3, r1
 801387c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801387e:	fb02 f101 	mul.w	r1, r2, r1
 8013882:	4408      	add	r0, r1
 8013884:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013886:	fba1 2302 	umull	r2, r3, r1, r2
 801388a:	18c1      	adds	r1, r0, r3
 801388c:	460b      	mov	r3, r1
 801388e:	f04f 0000 	mov.w	r0, #0
 8013892:	f04f 0100 	mov.w	r1, #0
 8013896:	0459      	lsls	r1, r3, #17
 8013898:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 801389c:	0450      	lsls	r0, r2, #17
 801389e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80138a2:	eb12 0800 	adds.w	r8, r2, r0
 80138a6:	eb43 0901 	adc.w	r9, r3, r1
 80138aa:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
    var2 = var2 + (((int64_t)bmp280Cal.dig_P4) << 35);
 80138ae:	4b44      	ldr	r3, [pc, #272]	; (80139c0 <bmp280CompensateP+0x1b8>)
 80138b0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80138b4:	b21a      	sxth	r2, r3
 80138b6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80138ba:	f04f 0000 	mov.w	r0, #0
 80138be:	f04f 0100 	mov.w	r1, #0
 80138c2:	00d1      	lsls	r1, r2, #3
 80138c4:	2000      	movs	r0, #0
 80138c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80138ca:	1814      	adds	r4, r2, r0
 80138cc:	61bc      	str	r4, [r7, #24]
 80138ce:	414b      	adcs	r3, r1
 80138d0:	61fb      	str	r3, [r7, #28]
 80138d2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80138d6:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
    var1 = ((var1 * var1 * (int64_t)bmp280Cal.dig_P3) >> 8) + ((var1 * (int64_t)bmp280Cal.dig_P2) << 12);
 80138da:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80138dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80138de:	fb03 f102 	mul.w	r1, r3, r2
 80138e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80138e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80138e6:	fb03 f302 	mul.w	r3, r3, r2
 80138ea:	18ca      	adds	r2, r1, r3
 80138ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80138ee:	fba3 4503 	umull	r4, r5, r3, r3
 80138f2:	1953      	adds	r3, r2, r5
 80138f4:	461d      	mov	r5, r3
 80138f6:	4b32      	ldr	r3, [pc, #200]	; (80139c0 <bmp280CompensateP+0x1b8>)
 80138f8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80138fc:	b21a      	sxth	r2, r3
 80138fe:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013902:	fb02 f005 	mul.w	r0, r2, r5
 8013906:	fb04 f103 	mul.w	r1, r4, r3
 801390a:	4401      	add	r1, r0
 801390c:	fba4 2302 	umull	r2, r3, r4, r2
 8013910:	4419      	add	r1, r3
 8013912:	460b      	mov	r3, r1
 8013914:	f04f 0800 	mov.w	r8, #0
 8013918:	f04f 0900 	mov.w	r9, #0
 801391c:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8013920:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8013924:	ea4f 2923 	mov.w	r9, r3, asr #8
 8013928:	4b25      	ldr	r3, [pc, #148]	; (80139c0 <bmp280CompensateP+0x1b8>)
 801392a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801392e:	b21a      	sxth	r2, r3
 8013930:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013934:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013936:	fb03 f001 	mul.w	r0, r3, r1
 801393a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801393c:	fb02 f101 	mul.w	r1, r2, r1
 8013940:	1844      	adds	r4, r0, r1
 8013942:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013944:	fba1 0102 	umull	r0, r1, r1, r2
 8013948:	1863      	adds	r3, r4, r1
 801394a:	4619      	mov	r1, r3
 801394c:	f04f 0200 	mov.w	r2, #0
 8013950:	f04f 0300 	mov.w	r3, #0
 8013954:	030b      	lsls	r3, r1, #12
 8013956:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 801395a:	0302      	lsls	r2, r0, #12
 801395c:	eb18 0102 	adds.w	r1, r8, r2
 8013960:	6139      	str	r1, [r7, #16]
 8013962:	eb49 0303 	adc.w	r3, r9, r3
 8013966:	617b      	str	r3, [r7, #20]
 8013968:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 801396c:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280Cal.dig_P1) >> 33;
 8013970:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8013974:	1c11      	adds	r1, r2, #0
 8013976:	6439      	str	r1, [r7, #64]	; 0x40
 8013978:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 801397c:	647b      	str	r3, [r7, #68]	; 0x44
 801397e:	4b10      	ldr	r3, [pc, #64]	; (80139c0 <bmp280CompensateP+0x1b8>)
 8013980:	88db      	ldrh	r3, [r3, #6]
 8013982:	b29a      	uxth	r2, r3
 8013984:	f04f 0300 	mov.w	r3, #0
 8013988:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 801398c:	4629      	mov	r1, r5
 801398e:	fb02 f001 	mul.w	r0, r2, r1
 8013992:	4621      	mov	r1, r4
 8013994:	fb01 f103 	mul.w	r1, r1, r3
 8013998:	4401      	add	r1, r0
 801399a:	4620      	mov	r0, r4
 801399c:	fba0 2302 	umull	r2, r3, r0, r2
 80139a0:	4419      	add	r1, r3
 80139a2:	460b      	mov	r3, r1
 80139a4:	f04f 0000 	mov.w	r0, #0
 80139a8:	f04f 0100 	mov.w	r1, #0
 80139ac:	1058      	asrs	r0, r3, #1
 80139ae:	17d9      	asrs	r1, r3, #31
 80139b0:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
    if (var1 == 0)
 80139b4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80139b8:	4313      	orrs	r3, r2
 80139ba:	d103      	bne.n	80139c4 <bmp280CompensateP+0x1bc>
        return 0;
 80139bc:	2300      	movs	r3, #0
 80139be:	e0e3      	b.n	8013b88 <bmp280CompensateP+0x380>
 80139c0:	2000b218 	.word	0x2000b218
    p = 1048576 - adcP;
 80139c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139c6:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80139ca:	461a      	mov	r2, r3
 80139cc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80139d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    p = (((p << 31) - var2) * 3125) / var1;
 80139d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80139d6:	105b      	asrs	r3, r3, #1
 80139d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80139da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80139dc:	07db      	lsls	r3, r3, #31
 80139de:	63bb      	str	r3, [r7, #56]	; 0x38
 80139e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80139e4:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80139e8:	4621      	mov	r1, r4
 80139ea:	ebb1 0a02 	subs.w	sl, r1, r2
 80139ee:	4629      	mov	r1, r5
 80139f0:	eb61 0b03 	sbc.w	fp, r1, r3
 80139f4:	4652      	mov	r2, sl
 80139f6:	465b      	mov	r3, fp
 80139f8:	1891      	adds	r1, r2, r2
 80139fa:	60b9      	str	r1, [r7, #8]
 80139fc:	415b      	adcs	r3, r3
 80139fe:	60fb      	str	r3, [r7, #12]
 8013a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013a04:	eb12 020a 	adds.w	r2, r2, sl
 8013a08:	eb43 030b 	adc.w	r3, r3, fp
 8013a0c:	f04f 0000 	mov.w	r0, #0
 8013a10:	f04f 0100 	mov.w	r1, #0
 8013a14:	0199      	lsls	r1, r3, #6
 8013a16:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8013a1a:	0190      	lsls	r0, r2, #6
 8013a1c:	1812      	adds	r2, r2, r0
 8013a1e:	eb41 0303 	adc.w	r3, r1, r3
 8013a22:	f04f 0000 	mov.w	r0, #0
 8013a26:	f04f 0100 	mov.w	r1, #0
 8013a2a:	0099      	lsls	r1, r3, #2
 8013a2c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8013a30:	0090      	lsls	r0, r2, #2
 8013a32:	4602      	mov	r2, r0
 8013a34:	460b      	mov	r3, r1
 8013a36:	eb12 020a 	adds.w	r2, r2, sl
 8013a3a:	eb43 030b 	adc.w	r3, r3, fp
 8013a3e:	f04f 0000 	mov.w	r0, #0
 8013a42:	f04f 0100 	mov.w	r1, #0
 8013a46:	0099      	lsls	r1, r3, #2
 8013a48:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8013a4c:	0090      	lsls	r0, r2, #2
 8013a4e:	4602      	mov	r2, r0
 8013a50:	460b      	mov	r3, r1
 8013a52:	eb12 010a 	adds.w	r1, r2, sl
 8013a56:	6339      	str	r1, [r7, #48]	; 0x30
 8013a58:	eb43 030b 	adc.w	r3, r3, fp
 8013a5c:	637b      	str	r3, [r7, #52]	; 0x34
 8013a5e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8013a62:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8013a66:	f7ed f89f 	bl	8000ba8 <__aeabi_ldivmod>
 8013a6a:	4602      	mov	r2, r0
 8013a6c:	460b      	mov	r3, r1
 8013a6e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    var1 = (((int64_t)bmp280Cal.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8013a72:	4b48      	ldr	r3, [pc, #288]	; (8013b94 <bmp280CompensateP+0x38c>)
 8013a74:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8013a78:	b218      	sxth	r0, r3
 8013a7a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8013a7e:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8013a82:	f04f 0200 	mov.w	r2, #0
 8013a86:	f04f 0300 	mov.w	r3, #0
 8013a8a:	0b62      	lsrs	r2, r4, #13
 8013a8c:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8013a90:	136b      	asrs	r3, r5, #13
 8013a92:	fb02 f501 	mul.w	r5, r2, r1
 8013a96:	fb00 f403 	mul.w	r4, r0, r3
 8013a9a:	442c      	add	r4, r5
 8013a9c:	fba0 0102 	umull	r0, r1, r0, r2
 8013aa0:	1863      	adds	r3, r4, r1
 8013aa2:	4619      	mov	r1, r3
 8013aa4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8013aa8:	f04f 0200 	mov.w	r2, #0
 8013aac:	f04f 0300 	mov.w	r3, #0
 8013ab0:	0b62      	lsrs	r2, r4, #13
 8013ab2:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8013ab6:	136b      	asrs	r3, r5, #13
 8013ab8:	fb02 f501 	mul.w	r5, r2, r1
 8013abc:	fb00 f403 	mul.w	r4, r0, r3
 8013ac0:	442c      	add	r4, r5
 8013ac2:	fba0 0102 	umull	r0, r1, r0, r2
 8013ac6:	1863      	adds	r3, r4, r1
 8013ac8:	4619      	mov	r1, r3
 8013aca:	f04f 0200 	mov.w	r2, #0
 8013ace:	f04f 0300 	mov.w	r3, #0
 8013ad2:	0e42      	lsrs	r2, r0, #25
 8013ad4:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8013ad8:	164b      	asrs	r3, r1, #25
 8013ada:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    var2 = (((int64_t)bmp280Cal.dig_P8) * p) >> 19;
 8013ade:	4b2d      	ldr	r3, [pc, #180]	; (8013b94 <bmp280CompensateP+0x38c>)
 8013ae0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8013ae4:	b21a      	sxth	r2, r3
 8013ae6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013aea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013aec:	fb03 f001 	mul.w	r0, r3, r1
 8013af0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8013af2:	fb02 f101 	mul.w	r1, r2, r1
 8013af6:	1844      	adds	r4, r0, r1
 8013af8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013afa:	fba1 0102 	umull	r0, r1, r1, r2
 8013afe:	1863      	adds	r3, r4, r1
 8013b00:	4619      	mov	r1, r3
 8013b02:	f04f 0200 	mov.w	r2, #0
 8013b06:	f04f 0300 	mov.w	r3, #0
 8013b0a:	0cc2      	lsrs	r2, r0, #19
 8013b0c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8013b10:	14cb      	asrs	r3, r1, #19
 8013b12:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280Cal.dig_P7) << 4);
 8013b16:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8013b1a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8013b1e:	1884      	adds	r4, r0, r2
 8013b20:	62bc      	str	r4, [r7, #40]	; 0x28
 8013b22:	eb41 0303 	adc.w	r3, r1, r3
 8013b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013b28:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8013b2c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8013b30:	4621      	mov	r1, r4
 8013b32:	1889      	adds	r1, r1, r2
 8013b34:	6239      	str	r1, [r7, #32]
 8013b36:	4629      	mov	r1, r5
 8013b38:	eb43 0101 	adc.w	r1, r3, r1
 8013b3c:	6279      	str	r1, [r7, #36]	; 0x24
 8013b3e:	f04f 0000 	mov.w	r0, #0
 8013b42:	f04f 0100 	mov.w	r1, #0
 8013b46:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8013b4a:	4623      	mov	r3, r4
 8013b4c:	0a18      	lsrs	r0, r3, #8
 8013b4e:	462b      	mov	r3, r5
 8013b50:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8013b54:	462b      	mov	r3, r5
 8013b56:	1219      	asrs	r1, r3, #8
 8013b58:	4b0e      	ldr	r3, [pc, #56]	; (8013b94 <bmp280CompensateP+0x38c>)
 8013b5a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8013b5e:	b21c      	sxth	r4, r3
 8013b60:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8013b64:	f04f 0200 	mov.w	r2, #0
 8013b68:	f04f 0300 	mov.w	r3, #0
 8013b6c:	012b      	lsls	r3, r5, #4
 8013b6e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8013b72:	0122      	lsls	r2, r4, #4
 8013b74:	1884      	adds	r4, r0, r2
 8013b76:	603c      	str	r4, [r7, #0]
 8013b78:	eb41 0303 	adc.w	r3, r1, r3
 8013b7c:	607b      	str	r3, [r7, #4]
 8013b7e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8013b82:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
    return (uint32_t)p;
 8013b86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	3768      	adds	r7, #104	; 0x68
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013b92:	bf00      	nop
 8013b94:	2000b218 	.word	0x2000b218

08013b98 <bmp280GetDat>:
	*pressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}

void bmp280GetDat()
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	af00      	add	r7, sp, #0
	bmp280GetPressure();
 8013b9c:	f7ff fdbc 	bl	8013718 <bmp280GetPressure>
	baroTemperature = (float)bmp280CompensateT(bmp280RawTemperature)/100.0f;	/**/
 8013ba0:	4b10      	ldr	r3, [pc, #64]	; (8013be4 <bmp280GetDat+0x4c>)
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	f7ff fdf3 	bl	8013790 <bmp280CompensateT>
 8013baa:	ee07 0a90 	vmov	s15, r0
 8013bae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013bb2:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8013be8 <bmp280GetDat+0x50>
 8013bb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013bba:	4b0c      	ldr	r3, [pc, #48]	; (8013bec <bmp280GetDat+0x54>)
 8013bbc:	edc3 7a00 	vstr	s15, [r3]
	baroPressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
 8013bc0:	4b0b      	ldr	r3, [pc, #44]	; (8013bf0 <bmp280GetDat+0x58>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	f7ff fe1f 	bl	8013808 <bmp280CompensateP>
 8013bca:	ee07 0a90 	vmov	s15, r0
 8013bce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013bd2:	eddf 6a08 	vldr	s13, [pc, #32]	; 8013bf4 <bmp280GetDat+0x5c>
 8013bd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013bda:	4b07      	ldr	r3, [pc, #28]	; (8013bf8 <bmp280GetDat+0x60>)
 8013bdc:	edc3 7a00 	vstr	s15, [r3]
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}
 8013be0:	bf00      	nop
 8013be2:	bd80      	pop	{r7, pc}
 8013be4:	200085cc 	.word	0x200085cc
 8013be8:	42c80000 	.word	0x42c80000
 8013bec:	2000b208 	.word	0x2000b208
 8013bf0:	200085c8 	.word	0x200085c8
 8013bf4:	43800000 	.word	0x43800000
 8013bf8:	2000b214 	.word	0x2000b214

08013bfc <cppmInit>:
bool isAvailible;
uint16_t capureVal;
uint16_t capureValDiff;

void cppmInit(void)
{
 8013bfc:	b580      	push	{r7, lr}
 8013bfe:	af00      	add	r7, sp, #0
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 5;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);
//
	captureQueue = xQueueCreate(64, sizeof(uint16_t));
 8013c00:	2200      	movs	r2, #0
 8013c02:	2102      	movs	r1, #2
 8013c04:	2040      	movs	r0, #64	; 0x40
 8013c06:	f7f5 ff9d 	bl	8009b44 <xQueueGenericCreate>
 8013c0a:	4603      	mov	r3, r0
 8013c0c:	4a01      	ldr	r2, [pc, #4]	; (8013c14 <cppmInit+0x18>)
 8013c0e:	6013      	str	r3, [r2, #0]
//
//	TIM_ITConfig(CPPM_TIMER, TIM_IT_Update | TIM_IT_CC2, ENABLE);
//	TIM_Cmd(CPPM_TIMER, ENABLE);
}
 8013c10:	bf00      	nop
 8013c12:	bd80      	pop	{r7, pc}
 8013c14:	2000b238 	.word	0x2000b238

08013c18 <cppmIsAvailible>:

bool cppmIsAvailible(void)
{
 8013c18:	b480      	push	{r7}
 8013c1a:	af00      	add	r7, sp, #0
	return isAvailible;
 8013c1c:	4b03      	ldr	r3, [pc, #12]	; (8013c2c <cppmIsAvailible+0x14>)
 8013c1e:	781b      	ldrb	r3, [r3, #0]
}
 8013c20:	4618      	mov	r0, r3
 8013c22:	46bd      	mov	sp, r7
 8013c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c28:	4770      	bx	lr
 8013c2a:	bf00      	nop
 8013c2c:	2000b236 	.word	0x2000b236

08013c30 <cppmGetTimestamp>:

int cppmGetTimestamp(uint16_t *timestamp)
{
 8013c30:	b580      	push	{r7, lr}
 8013c32:	b082      	sub	sp, #8
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
	ASSERT(timestamp);
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d104      	bne.n	8013c48 <cppmGetTimestamp+0x18>
 8013c3e:	2247      	movs	r2, #71	; 0x47
 8013c40:	4907      	ldr	r1, [pc, #28]	; (8013c60 <cppmGetTimestamp+0x30>)
 8013c42:	4808      	ldr	r0, [pc, #32]	; (8013c64 <cppmGetTimestamp+0x34>)
 8013c44:	f7fc fa14 	bl	8010070 <assertFail>

	return xQueueReceive(captureQueue, timestamp, 20);
 8013c48:	4b07      	ldr	r3, [pc, #28]	; (8013c68 <cppmGetTimestamp+0x38>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	2214      	movs	r2, #20
 8013c4e:	6879      	ldr	r1, [r7, #4]
 8013c50:	4618      	mov	r0, r3
 8013c52:	f7f6 fa2d 	bl	800a0b0 <xQueueReceive>
 8013c56:	4603      	mov	r3, r0
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	3708      	adds	r7, #8
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	bd80      	pop	{r7, pc}
 8013c60:	0801dd84 	.word	0x0801dd84
 8013c64:	0801dd98 	.word	0x0801dd98
 8013c68:	2000b238 	.word	0x2000b238

08013c6c <DMA1_Stream0Callback>:
extern DMA_HandleTypeDef hdma_i2c1_rx;
extern DMA_HandleTypeDef hdma_i2c1_tx;
extern I2C_HandleTypeDef hi2c1;

void DMA1_Stream0Callback()
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b082      	sub	sp, #8
 8013c70:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8013c72:	2300      	movs	r3, #0
 8013c74:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_rx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_rx,DMA_FLAG_TCIF0_4);
 8013c76:	4b1b      	ldr	r3, [pc, #108]	; (8013ce4 <DMA1_Stream0Callback+0x78>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	461a      	mov	r2, r3
 8013c7c:	4b1a      	ldr	r3, [pc, #104]	; (8013ce8 <DMA1_Stream0Callback+0x7c>)
 8013c7e:	429a      	cmp	r2, r3
 8013c80:	d903      	bls.n	8013c8a <DMA1_Stream0Callback+0x1e>
 8013c82:	4b1a      	ldr	r3, [pc, #104]	; (8013cec <DMA1_Stream0Callback+0x80>)
 8013c84:	2220      	movs	r2, #32
 8013c86:	60da      	str	r2, [r3, #12]
 8013c88:	e016      	b.n	8013cb8 <DMA1_Stream0Callback+0x4c>
 8013c8a:	4b16      	ldr	r3, [pc, #88]	; (8013ce4 <DMA1_Stream0Callback+0x78>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	461a      	mov	r2, r3
 8013c90:	4b17      	ldr	r3, [pc, #92]	; (8013cf0 <DMA1_Stream0Callback+0x84>)
 8013c92:	429a      	cmp	r2, r3
 8013c94:	d903      	bls.n	8013c9e <DMA1_Stream0Callback+0x32>
 8013c96:	4a15      	ldr	r2, [pc, #84]	; (8013cec <DMA1_Stream0Callback+0x80>)
 8013c98:	2320      	movs	r3, #32
 8013c9a:	6093      	str	r3, [r2, #8]
 8013c9c:	e00c      	b.n	8013cb8 <DMA1_Stream0Callback+0x4c>
 8013c9e:	4b11      	ldr	r3, [pc, #68]	; (8013ce4 <DMA1_Stream0Callback+0x78>)
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	461a      	mov	r2, r3
 8013ca4:	4b13      	ldr	r3, [pc, #76]	; (8013cf4 <DMA1_Stream0Callback+0x88>)
 8013ca6:	429a      	cmp	r2, r3
 8013ca8:	d903      	bls.n	8013cb2 <DMA1_Stream0Callback+0x46>
 8013caa:	4a13      	ldr	r2, [pc, #76]	; (8013cf8 <DMA1_Stream0Callback+0x8c>)
 8013cac:	2320      	movs	r3, #32
 8013cae:	60d3      	str	r3, [r2, #12]
 8013cb0:	e002      	b.n	8013cb8 <DMA1_Stream0Callback+0x4c>
 8013cb2:	4a11      	ldr	r2, [pc, #68]	; (8013cf8 <DMA1_Stream0Callback+0x8c>)
 8013cb4:	2320      	movs	r3, #32
 8013cb6:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iicrxComplete, &xHigherPriorityTaskWoken);
 8013cb8:	4b10      	ldr	r3, [pc, #64]	; (8013cfc <DMA1_Stream0Callback+0x90>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	1d3a      	adds	r2, r7, #4
 8013cbe:	4611      	mov	r1, r2
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	f7f6 f968 	bl	8009f96 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d007      	beq.n	8013cdc <DMA1_Stream0Callback+0x70>
 8013ccc:	4b0c      	ldr	r3, [pc, #48]	; (8013d00 <DMA1_Stream0Callback+0x94>)
 8013cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013cd2:	601a      	str	r2, [r3, #0]
 8013cd4:	f3bf 8f4f 	dsb	sy
 8013cd8:	f3bf 8f6f 	isb	sy
	}
}
 8013cdc:	bf00      	nop
 8013cde:	3708      	adds	r7, #8
 8013ce0:	46bd      	mov	sp, r7
 8013ce2:	bd80      	pop	{r7, pc}
 8013ce4:	20008aec 	.word	0x20008aec
 8013ce8:	40026458 	.word	0x40026458
 8013cec:	40026400 	.word	0x40026400
 8013cf0:	400260b8 	.word	0x400260b8
 8013cf4:	40026058 	.word	0x40026058
 8013cf8:	40026000 	.word	0x40026000
 8013cfc:	200085d4 	.word	0x200085d4
 8013d00:	e000ed04 	.word	0xe000ed04

08013d04 <DMA1_Stream6Callback>:

void DMA1_Stream6Callback()
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b082      	sub	sp, #8
 8013d08:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_tx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_tx,DMA_FLAG_TCIF0_4);
 8013d0e:	4b1b      	ldr	r3, [pc, #108]	; (8013d7c <DMA1_Stream6Callback+0x78>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	461a      	mov	r2, r3
 8013d14:	4b1a      	ldr	r3, [pc, #104]	; (8013d80 <DMA1_Stream6Callback+0x7c>)
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d903      	bls.n	8013d22 <DMA1_Stream6Callback+0x1e>
 8013d1a:	4b1a      	ldr	r3, [pc, #104]	; (8013d84 <DMA1_Stream6Callback+0x80>)
 8013d1c:	2220      	movs	r2, #32
 8013d1e:	60da      	str	r2, [r3, #12]
 8013d20:	e016      	b.n	8013d50 <DMA1_Stream6Callback+0x4c>
 8013d22:	4b16      	ldr	r3, [pc, #88]	; (8013d7c <DMA1_Stream6Callback+0x78>)
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	461a      	mov	r2, r3
 8013d28:	4b17      	ldr	r3, [pc, #92]	; (8013d88 <DMA1_Stream6Callback+0x84>)
 8013d2a:	429a      	cmp	r2, r3
 8013d2c:	d903      	bls.n	8013d36 <DMA1_Stream6Callback+0x32>
 8013d2e:	4a15      	ldr	r2, [pc, #84]	; (8013d84 <DMA1_Stream6Callback+0x80>)
 8013d30:	2320      	movs	r3, #32
 8013d32:	6093      	str	r3, [r2, #8]
 8013d34:	e00c      	b.n	8013d50 <DMA1_Stream6Callback+0x4c>
 8013d36:	4b11      	ldr	r3, [pc, #68]	; (8013d7c <DMA1_Stream6Callback+0x78>)
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	461a      	mov	r2, r3
 8013d3c:	4b13      	ldr	r3, [pc, #76]	; (8013d8c <DMA1_Stream6Callback+0x88>)
 8013d3e:	429a      	cmp	r2, r3
 8013d40:	d903      	bls.n	8013d4a <DMA1_Stream6Callback+0x46>
 8013d42:	4a13      	ldr	r2, [pc, #76]	; (8013d90 <DMA1_Stream6Callback+0x8c>)
 8013d44:	2320      	movs	r3, #32
 8013d46:	60d3      	str	r3, [r2, #12]
 8013d48:	e002      	b.n	8013d50 <DMA1_Stream6Callback+0x4c>
 8013d4a:	4a11      	ldr	r2, [pc, #68]	; (8013d90 <DMA1_Stream6Callback+0x8c>)
 8013d4c:	2320      	movs	r3, #32
 8013d4e:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iictxComplete, &xHigherPriorityTaskWoken);
 8013d50:	4b10      	ldr	r3, [pc, #64]	; (8013d94 <DMA1_Stream6Callback+0x90>)
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	1d3a      	adds	r2, r7, #4
 8013d56:	4611      	mov	r1, r2
 8013d58:	4618      	mov	r0, r3
 8013d5a:	f7f6 f91c 	bl	8009f96 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d007      	beq.n	8013d74 <DMA1_Stream6Callback+0x70>
 8013d64:	4b0c      	ldr	r3, [pc, #48]	; (8013d98 <DMA1_Stream6Callback+0x94>)
 8013d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d6a:	601a      	str	r2, [r3, #0]
 8013d6c:	f3bf 8f4f 	dsb	sy
 8013d70:	f3bf 8f6f 	isb	sy
	}
}
 8013d74:	bf00      	nop
 8013d76:	3708      	adds	r7, #8
 8013d78:	46bd      	mov	sp, r7
 8013d7a:	bd80      	pop	{r7, pc}
 8013d7c:	20008890 	.word	0x20008890
 8013d80:	40026458 	.word	0x40026458
 8013d84:	40026400 	.word	0x40026400
 8013d88:	400260b8 	.word	0x400260b8
 8013d8c:	40026058 	.word	0x40026058
 8013d90:	40026000 	.word	0x40026000
 8013d94:	200085d0 	.word	0x200085d0
 8013d98:	e000ed04 	.word	0xe000ed04

08013d9c <IICInit>:
//
//	return ack;
//}

void IICInit(void)
{
 8013d9c:	b580      	push	{r7, lr}
 8013d9e:	af00      	add	r7, sp, #0
	iictxComplete = xSemaphoreCreateBinary();
 8013da0:	2203      	movs	r2, #3
 8013da2:	2100      	movs	r1, #0
 8013da4:	2001      	movs	r0, #1
 8013da6:	f7f5 fecd 	bl	8009b44 <xQueueGenericCreate>
 8013daa:	4603      	mov	r3, r0
 8013dac:	4a0b      	ldr	r2, [pc, #44]	; (8013ddc <IICInit+0x40>)
 8013dae:	6013      	str	r3, [r2, #0]
	iicrxComplete = xSemaphoreCreateBinary();
 8013db0:	2203      	movs	r2, #3
 8013db2:	2100      	movs	r1, #0
 8013db4:	2001      	movs	r0, #1
 8013db6:	f7f5 fec5 	bl	8009b44 <xQueueGenericCreate>
 8013dba:	4603      	mov	r3, r0
 8013dbc:	4a08      	ldr	r2, [pc, #32]	; (8013de0 <IICInit+0x44>)
 8013dbe:	6013      	str	r3, [r2, #0]
	isIICSendFreeMutex = xSemaphoreCreateMutex();
 8013dc0:	2001      	movs	r0, #1
 8013dc2:	f7f5 ff36 	bl	8009c32 <xQueueCreateMutex>
 8013dc6:	4603      	mov	r3, r0
 8013dc8:	4a06      	ldr	r2, [pc, #24]	; (8013de4 <IICInit+0x48>)
 8013dca:	6013      	str	r3, [r2, #0]
	isIICReadFreeMutex = xSemaphoreCreateMutex();
 8013dcc:	2001      	movs	r0, #1
 8013dce:	f7f5 ff30 	bl	8009c32 <xQueueCreateMutex>
 8013dd2:	4603      	mov	r3, r0
 8013dd4:	4a04      	ldr	r2, [pc, #16]	; (8013de8 <IICInit+0x4c>)
 8013dd6:	6013      	str	r3, [r2, #0]
}
 8013dd8:	bf00      	nop
 8013dda:	bd80      	pop	{r7, pc}
 8013ddc:	200085d0 	.word	0x200085d0
 8013de0:	200085d4 	.word	0x200085d4
 8013de4:	200085d8 	.word	0x200085d8
 8013de8:	200085dc 	.word	0x200085dc

08013dec <IICReadRegister>:
	xSemaphoreGive(isIICSendFreeMutex);
	return result;
}

bool IICReadRegister(I2C_HandleTypeDef *hi2c,uint16_t DevAddress,uint16_t MemAddress,uint16_t MemAddSize,uint8_t *pData,uint16_t Size)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b088      	sub	sp, #32
 8013df0:	af02      	add	r7, sp, #8
 8013df2:	60f8      	str	r0, [r7, #12]
 8013df4:	4608      	mov	r0, r1
 8013df6:	4611      	mov	r1, r2
 8013df8:	461a      	mov	r2, r3
 8013dfa:	4603      	mov	r3, r0
 8013dfc:	817b      	strh	r3, [r7, #10]
 8013dfe:	460b      	mov	r3, r1
 8013e00:	813b      	strh	r3, [r7, #8]
 8013e02:	4613      	mov	r3, r2
 8013e04:	80fb      	strh	r3, [r7, #6]
	bool result = true;
 8013e06:	2301      	movs	r3, #1
 8013e08:	75fb      	strb	r3, [r7, #23]
	xSemaphoreTake(isIICReadFreeMutex, 0);
 8013e0a:	4b1f      	ldr	r3, [pc, #124]	; (8013e88 <IICReadRegister+0x9c>)
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	2100      	movs	r1, #0
 8013e10:	4618      	mov	r0, r3
 8013e12:	f7f6 fa2d 	bl	800a270 <xQueueSemaphoreTake>
	if(HAL_DMA_GetState(&hdma_i2c1_rx) == HAL_DMA_STATE_READY)
 8013e16:	481d      	ldr	r0, [pc, #116]	; (8013e8c <IICReadRegister+0xa0>)
 8013e18:	f7ef fe66 	bl	8003ae8 <HAL_DMA_GetState>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	2b01      	cmp	r3, #1
 8013e20:	d125      	bne.n	8013e6e <IICReadRegister+0x82>
	{
		if(HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY)
 8013e22:	68f8      	ldr	r0, [r7, #12]
 8013e24:	f7f1 faf0 	bl	8005408 <HAL_I2C_GetState>
 8013e28:	4603      	mov	r3, r0
 8013e2a:	2b20      	cmp	r3, #32
 8013e2c:	d11f      	bne.n	8013e6e <IICReadRegister+0x82>
		{
			//result = HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size,1000);
			result = HAL_I2C_Mem_Read_DMA(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size);
 8013e2e:	88f8      	ldrh	r0, [r7, #6]
 8013e30:	893a      	ldrh	r2, [r7, #8]
 8013e32:	8979      	ldrh	r1, [r7, #10]
 8013e34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013e36:	9301      	str	r3, [sp, #4]
 8013e38:	6a3b      	ldr	r3, [r7, #32]
 8013e3a:	9300      	str	r3, [sp, #0]
 8013e3c:	4603      	mov	r3, r0
 8013e3e:	68f8      	ldr	r0, [r7, #12]
 8013e40:	f7f1 f91c 	bl	800507c <HAL_I2C_Mem_Read_DMA>
 8013e44:	4603      	mov	r3, r0
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	bf14      	ite	ne
 8013e4a:	2301      	movne	r3, #1
 8013e4c:	2300      	moveq	r3, #0
 8013e4e:	75fb      	strb	r3, [r7, #23]
			if(!xSemaphoreTake(iicrxComplete, 20))
 8013e50:	4b0f      	ldr	r3, [pc, #60]	; (8013e90 <IICReadRegister+0xa4>)
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	2114      	movs	r1, #20
 8013e56:	4618      	mov	r0, r3
 8013e58:	f7f6 fa0a 	bl	800a270 <xQueueSemaphoreTake>
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d105      	bne.n	8013e6e <IICReadRegister+0x82>
			{
			      HAL_I2C_DeInit(hi2c);
 8013e62:	68f8      	ldr	r0, [r7, #12]
 8013e64:	f7f0 fdba 	bl	80049dc <HAL_I2C_DeInit>
			      HAL_I2C_Init(hi2c);
 8013e68:	68f8      	ldr	r0, [r7, #12]
 8013e6a:	f7f0 fc73 	bl	8004754 <HAL_I2C_Init>
			}
		}
	}
	xSemaphoreGive(isIICReadFreeMutex);
 8013e6e:	4b06      	ldr	r3, [pc, #24]	; (8013e88 <IICReadRegister+0x9c>)
 8013e70:	6818      	ldr	r0, [r3, #0]
 8013e72:	2300      	movs	r3, #0
 8013e74:	2200      	movs	r2, #0
 8013e76:	2100      	movs	r1, #0
 8013e78:	f7f5 fef4 	bl	8009c64 <xQueueGenericSend>
	return result;
 8013e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e7e:	4618      	mov	r0, r3
 8013e80:	3718      	adds	r7, #24
 8013e82:	46bd      	mov	sp, r7
 8013e84:	bd80      	pop	{r7, pc}
 8013e86:	bf00      	nop
 8013e88:	200085dc 	.word	0x200085dc
 8013e8c:	20008aec 	.word	0x20008aec
 8013e90:	200085d4 	.word	0x200085d4

08013e94 <ledInit>:
} warningLedState_e;

static warningLedState_e warningLedState = WARNING_LED_OFF;

void ledInit(void)
{
 8013e94:	b480      	push	{r7}
 8013e96:	af00      	add	r7, sp, #0
;
}
 8013e98:	bf00      	nop
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea0:	4770      	bx	lr
	...

08013ea4 <warningLedON>:

void warningLedON(void)
{
 8013ea4:	b480      	push	{r7}
 8013ea6:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_ON;
 8013ea8:	4b03      	ldr	r3, [pc, #12]	; (8013eb8 <warningLedON+0x14>)
 8013eaa:	2201      	movs	r2, #1
 8013eac:	701a      	strb	r2, [r3, #0]
}
 8013eae:	bf00      	nop
 8013eb0:	46bd      	mov	sp, r7
 8013eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb6:	4770      	bx	lr
 8013eb8:	200085e4 	.word	0x200085e4

08013ebc <warningLedFlash>:
{
    warningLedState = WARNING_LED_OFF;
}

void warningLedFlash(void)
{
 8013ebc:	b480      	push	{r7}
 8013ebe:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_FLASH;
 8013ec0:	4b03      	ldr	r3, [pc, #12]	; (8013ed0 <warningLedFlash+0x14>)
 8013ec2:	2202      	movs	r2, #2
 8013ec4:	701a      	strb	r2, [r3, #0]
}
 8013ec6:	bf00      	nop
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ece:	4770      	bx	lr
 8013ed0:	200085e4 	.word	0x200085e4

08013ed4 <warningLedRefresh>:

void warningLedRefresh(void)
{
 8013ed4:	b580      	push	{r7, lr}
 8013ed6:	af00      	add	r7, sp, #0
    switch (warningLedState) 
 8013ed8:	4b10      	ldr	r3, [pc, #64]	; (8013f1c <warningLedRefresh+0x48>)
 8013eda:	781b      	ldrb	r3, [r3, #0]
 8013edc:	2b02      	cmp	r3, #2
 8013ede:	d014      	beq.n	8013f0a <warningLedRefresh+0x36>
 8013ee0:	2b02      	cmp	r3, #2
 8013ee2:	dc18      	bgt.n	8013f16 <warningLedRefresh+0x42>
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d002      	beq.n	8013eee <warningLedRefresh+0x1a>
 8013ee8:	2b01      	cmp	r3, #1
 8013eea:	d007      	beq.n	8013efc <warningLedRefresh+0x28>
            break;
        case WARNING_LED_FLASH:
            LED0_TOGGLE;
            break;
    }
}
 8013eec:	e013      	b.n	8013f16 <warningLedRefresh+0x42>
            LED0_OFF;
 8013eee:	2201      	movs	r2, #1
 8013ef0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013ef4:	480a      	ldr	r0, [pc, #40]	; (8013f20 <warningLedRefresh+0x4c>)
 8013ef6:	f7f0 fbf9 	bl	80046ec <HAL_GPIO_WritePin>
            break;
 8013efa:	e00c      	b.n	8013f16 <warningLedRefresh+0x42>
            LED0_ON;
 8013efc:	2200      	movs	r2, #0
 8013efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013f02:	4807      	ldr	r0, [pc, #28]	; (8013f20 <warningLedRefresh+0x4c>)
 8013f04:	f7f0 fbf2 	bl	80046ec <HAL_GPIO_WritePin>
            break;
 8013f08:	e005      	b.n	8013f16 <warningLedRefresh+0x42>
            LED0_TOGGLE;
 8013f0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013f0e:	4804      	ldr	r0, [pc, #16]	; (8013f20 <warningLedRefresh+0x4c>)
 8013f10:	f7f0 fc05 	bl	800471e <HAL_GPIO_TogglePin>
            break;
 8013f14:	bf00      	nop
}
 8013f16:	bf00      	nop
 8013f18:	bd80      	pop	{r7, pc}
 8013f1a:	bf00      	nop
 8013f1c:	200085e4 	.word	0x200085e4
 8013f20:	40020400 	.word	0x40020400

08013f24 <warningLedUpdate>:

void warningLedUpdate(void)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	af00      	add	r7, sp, #0
	if (getSysTickCnt() - warningLedTimer > 500)//500ms
 8013f28:	f7ee faec 	bl	8002504 <getSysTickCnt>
 8013f2c:	4602      	mov	r2, r0
 8013f2e:	4b07      	ldr	r3, [pc, #28]	; (8013f4c <warningLedUpdate+0x28>)
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	1ad3      	subs	r3, r2, r3
 8013f34:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8013f38:	d906      	bls.n	8013f48 <warningLedUpdate+0x24>
	{
		warningLedRefresh();
 8013f3a:	f7ff ffcb 	bl	8013ed4 <warningLedRefresh>
		warningLedTimer = getSysTickCnt();
 8013f3e:	f7ee fae1 	bl	8002504 <getSysTickCnt>
 8013f42:	4603      	mov	r3, r0
 8013f44:	4a01      	ldr	r2, [pc, #4]	; (8013f4c <warningLedUpdate+0x28>)
 8013f46:	6013      	str	r3, [r2, #0]
	}
}
 8013f48:	bf00      	nop
 8013f4a:	bd80      	pop	{r7, pc}
 8013f4c:	200085e0 	.word	0x200085e0

08013f50 <ratioToCCRx>:
u32 motor_ratios[] = {0, 0, 0, 0};
const u32 MOTORS[] = { MOTOR_M1, MOTOR_M2, MOTOR_M3, MOTOR_M4 };

/*val:0-1000*/
static u16 ratioToCCRx(u16 val)
{
 8013f50:	b480      	push	{r7}
 8013f52:	b083      	sub	sp, #12
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	4603      	mov	r3, r0
 8013f58:	80fb      	strh	r3, [r7, #6]
	return (MOTOR_TIM_CNT_FOR_HIGH + val * MOTOR_TIM_CNT_FOR_HIGH/ 1000);//MOTOR_TIM_CNT_FOR_HIGH
 8013f5a:	88fb      	ldrh	r3, [r7, #6]
 8013f5c:	f245 2208 	movw	r2, #21000	; 0x5208
 8013f60:	fb02 f303 	mul.w	r3, r2, r3
 8013f64:	4a07      	ldr	r2, [pc, #28]	; (8013f84 <ratioToCCRx+0x34>)
 8013f66:	fba2 2303 	umull	r2, r3, r2, r3
 8013f6a:	099b      	lsrs	r3, r3, #6
 8013f6c:	b29b      	uxth	r3, r3
 8013f6e:	f503 43a4 	add.w	r3, r3, #20992	; 0x5200
 8013f72:	3308      	adds	r3, #8
 8013f74:	b29b      	uxth	r3, r3
}
 8013f76:	4618      	mov	r0, r3
 8013f78:	370c      	adds	r7, #12
 8013f7a:	46bd      	mov	sp, r7
 8013f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f80:	4770      	bx	lr
 8013f82:	bf00      	nop
 8013f84:	10624dd3 	.word	0x10624dd3

08013f88 <motorsInit>:

void motorsInit(void)	/**/
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	af00      	add	r7, sp, #0
	htim3.Init.Period = MOTOR_TIM_PERIOD;			//
 8013f8c:	4b11      	ldr	r3, [pc, #68]	; (8013fd4 <motorsInit+0x4c>)
 8013f8e:	f64c 5214 	movw	r2, #52500	; 0xcd14
 8013f92:	60da      	str	r2, [r3, #12]
	htim3.Init.Prescaler = MOTOR_TIM_PRESCALE;		//
 8013f94:	4b0f      	ldr	r3, [pc, #60]	; (8013fd4 <motorsInit+0x4c>)
 8013f96:	2203      	movs	r2, #3
 8013f98:	605a      	str	r2, [r3, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013f9a:	480e      	ldr	r0, [pc, #56]	; (8013fd4 <motorsInit+0x4c>)
 8013f9c:	f7f3 fd3d 	bl	8007a1a <HAL_TIM_PWM_Init>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d001      	beq.n	8013faa <motorsInit+0x22>
	{
	  Error_Handler();
 8013fa6:	f7ed fd03 	bl	80019b0 <Error_Handler>
	}				//TIM3
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8013faa:	2100      	movs	r1, #0
 8013fac:	4809      	ldr	r0, [pc, #36]	; (8013fd4 <motorsInit+0x4c>)
 8013fae:	f7f3 fd83 	bl	8007ab8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8013fb2:	2104      	movs	r1, #4
 8013fb4:	4807      	ldr	r0, [pc, #28]	; (8013fd4 <motorsInit+0x4c>)
 8013fb6:	f7f3 fd7f 	bl	8007ab8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8013fba:	2108      	movs	r1, #8
 8013fbc:	4805      	ldr	r0, [pc, #20]	; (8013fd4 <motorsInit+0x4c>)
 8013fbe:	f7f3 fd7b 	bl	8007ab8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8013fc2:	210c      	movs	r1, #12
 8013fc4:	4803      	ldr	r0, [pc, #12]	; (8013fd4 <motorsInit+0x4c>)
 8013fc6:	f7f3 fd77 	bl	8007ab8 <HAL_TIM_PWM_Start>
	isInit = true;
 8013fca:	4b03      	ldr	r3, [pc, #12]	; (8013fd8 <motorsInit+0x50>)
 8013fcc:	2201      	movs	r2, #1
 8013fce:	701a      	strb	r2, [r3, #0]
}
 8013fd0:	bf00      	nop
 8013fd2:	bd80      	pop	{r7, pc}
 8013fd4:	20008944 	.word	0x20008944
 8013fd8:	200085e5 	.word	0x200085e5

08013fdc <motorsSetRatio>:

/*PWM*/
/*ithrust:0-1000*/
void motorsSetRatio(u32 id, u16 ithrust)
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b082      	sub	sp, #8
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
 8013fe4:	460b      	mov	r3, r1
 8013fe6:	807b      	strh	r3, [r7, #2]
	if (isInit)
 8013fe8:	4b20      	ldr	r3, [pc, #128]	; (801406c <motorsSetRatio+0x90>)
 8013fea:	781b      	ldrb	r3, [r3, #0]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d035      	beq.n	801405c <motorsSetRatio+0x80>
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2b03      	cmp	r3, #3
 8013ff4:	d834      	bhi.n	8014060 <motorsSetRatio+0x84>
 8013ff6:	a201      	add	r2, pc, #4	; (adr r2, 8013ffc <motorsSetRatio+0x20>)
 8013ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ffc:	0801400d 	.word	0x0801400d
 8014000:	08014021 	.word	0x08014021
 8014004:	08014035 	.word	0x08014035
 8014008:	08014049 	.word	0x08014049
	{
		switch(id)
		{
			case 0:		/*MOTOR_M1*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ratioToCCRx(ithrust));
 801400c:	887b      	ldrh	r3, [r7, #2]
 801400e:	4618      	mov	r0, r3
 8014010:	f7ff ff9e 	bl	8013f50 <ratioToCCRx>
 8014014:	4603      	mov	r3, r0
 8014016:	461a      	mov	r2, r3
 8014018:	4b15      	ldr	r3, [pc, #84]	; (8014070 <motorsSetRatio+0x94>)
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 801401e:	e020      	b.n	8014062 <motorsSetRatio+0x86>
			case 1:		/*MOTOR_M2*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ratioToCCRx(ithrust));
 8014020:	887b      	ldrh	r3, [r7, #2]
 8014022:	4618      	mov	r0, r3
 8014024:	f7ff ff94 	bl	8013f50 <ratioToCCRx>
 8014028:	4603      	mov	r3, r0
 801402a:	461a      	mov	r2, r3
 801402c:	4b10      	ldr	r3, [pc, #64]	; (8014070 <motorsSetRatio+0x94>)
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8014032:	e016      	b.n	8014062 <motorsSetRatio+0x86>
			case 2:		/*MOTOR_M3*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ratioToCCRx(ithrust));
 8014034:	887b      	ldrh	r3, [r7, #2]
 8014036:	4618      	mov	r0, r3
 8014038:	f7ff ff8a 	bl	8013f50 <ratioToCCRx>
 801403c:	4603      	mov	r3, r0
 801403e:	461a      	mov	r2, r3
 8014040:	4b0b      	ldr	r3, [pc, #44]	; (8014070 <motorsSetRatio+0x94>)
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8014046:	e00c      	b.n	8014062 <motorsSetRatio+0x86>
			case 3:		/*MOTOR_M4*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ratioToCCRx(ithrust));
 8014048:	887b      	ldrh	r3, [r7, #2]
 801404a:	4618      	mov	r0, r3
 801404c:	f7ff ff80 	bl	8013f50 <ratioToCCRx>
 8014050:	4603      	mov	r3, r0
 8014052:	461a      	mov	r2, r3
 8014054:	4b06      	ldr	r3, [pc, #24]	; (8014070 <motorsSetRatio+0x94>)
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 801405a:	e002      	b.n	8014062 <motorsSetRatio+0x86>
			default: break;
		}
	}
 801405c:	bf00      	nop
 801405e:	e000      	b.n	8014062 <motorsSetRatio+0x86>
			default: break;
 8014060:	bf00      	nop
}
 8014062:	bf00      	nop
 8014064:	3708      	adds	r7, #8
 8014066:	46bd      	mov	sp, r7
 8014068:	bd80      	pop	{r7, pc}
 801406a:	bf00      	nop
 801406c:	200085e5 	.word	0x200085e5
 8014070:	20008944 	.word	0x20008944

08014074 <mpu6000SpiWriteRegister>:

u8 Gyrobuffer[6];
u8 Accbuffer[6];

bool mpu6000SpiWriteRegister(uint8_t reg, uint8_t data)
{
 8014074:	b580      	push	{r7, lr}
 8014076:	b084      	sub	sp, #16
 8014078:	af00      	add	r7, sp, #0
 801407a:	4603      	mov	r3, r0
 801407c:	460a      	mov	r2, r1
 801407e:	71fb      	strb	r3, [r7, #7]
 8014080:	4613      	mov	r3, r2
 8014082:	71bb      	strb	r3, [r7, #6]
	bool result = true;
 8014084:	2301      	movs	r3, #1
 8014086:	73fb      	strb	r3, [r7, #15]

	xSemaphoreTake(isSPISendFreeMutex, 0);
 8014088:	4b28      	ldr	r3, [pc, #160]	; (801412c <mpu6000SpiWriteRegister+0xb8>)
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	2100      	movs	r1, #0
 801408e:	4618      	mov	r0, r3
 8014090:	f7f6 f8ee 	bl	800a270 <xQueueSemaphoreTake>

    ENABLE_MPU6000();
 8014094:	2200      	movs	r2, #0
 8014096:	2104      	movs	r1, #4
 8014098:	4825      	ldr	r0, [pc, #148]	; (8014130 <mpu6000SpiWriteRegister+0xbc>)
 801409a:	f7f0 fb27 	bl	80046ec <HAL_GPIO_WritePin>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &reg, sizeof(reg));
 801409e:	7bfb      	ldrb	r3, [r7, #15]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d00a      	beq.n	80140ba <mpu6000SpiWriteRegister+0x46>
 80140a4:	1dfb      	adds	r3, r7, #7
 80140a6:	2201      	movs	r2, #1
 80140a8:	4619      	mov	r1, r3
 80140aa:	4822      	ldr	r0, [pc, #136]	; (8014134 <mpu6000SpiWriteRegister+0xc0>)
 80140ac:	f7f2 fe5e 	bl	8006d6c <HAL_SPI_Transmit_DMA>
 80140b0:	4603      	mov	r3, r0
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d101      	bne.n	80140ba <mpu6000SpiWriteRegister+0x46>
 80140b6:	2301      	movs	r3, #1
 80140b8:	e000      	b.n	80140bc <mpu6000SpiWriteRegister+0x48>
 80140ba:	2300      	movs	r3, #0
 80140bc:	73fb      	strb	r3, [r7, #15]
 80140be:	7bfb      	ldrb	r3, [r7, #15]
 80140c0:	f003 0301 	and.w	r3, r3, #1
 80140c4:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 80140c6:	4b1c      	ldr	r3, [pc, #112]	; (8014138 <mpu6000SpiWriteRegister+0xc4>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	f04f 31ff 	mov.w	r1, #4294967295
 80140ce:	4618      	mov	r0, r3
 80140d0:	f7f6 f8ce 	bl	800a270 <xQueueSemaphoreTake>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &data, sizeof(data));
 80140d4:	7bfb      	ldrb	r3, [r7, #15]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d00a      	beq.n	80140f0 <mpu6000SpiWriteRegister+0x7c>
 80140da:	1dbb      	adds	r3, r7, #6
 80140dc:	2201      	movs	r2, #1
 80140de:	4619      	mov	r1, r3
 80140e0:	4814      	ldr	r0, [pc, #80]	; (8014134 <mpu6000SpiWriteRegister+0xc0>)
 80140e2:	f7f2 fe43 	bl	8006d6c <HAL_SPI_Transmit_DMA>
 80140e6:	4603      	mov	r3, r0
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d101      	bne.n	80140f0 <mpu6000SpiWriteRegister+0x7c>
 80140ec:	2301      	movs	r3, #1
 80140ee:	e000      	b.n	80140f2 <mpu6000SpiWriteRegister+0x7e>
 80140f0:	2300      	movs	r3, #0
 80140f2:	73fb      	strb	r3, [r7, #15]
 80140f4:	7bfb      	ldrb	r3, [r7, #15]
 80140f6:	f003 0301 	and.w	r3, r3, #1
 80140fa:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 80140fc:	4b0e      	ldr	r3, [pc, #56]	; (8014138 <mpu6000SpiWriteRegister+0xc4>)
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	f04f 31ff 	mov.w	r1, #4294967295
 8014104:	4618      	mov	r0, r3
 8014106:	f7f6 f8b3 	bl	800a270 <xQueueSemaphoreTake>
    DISABLE_MPU6000();
 801410a:	2201      	movs	r2, #1
 801410c:	2104      	movs	r1, #4
 801410e:	4808      	ldr	r0, [pc, #32]	; (8014130 <mpu6000SpiWriteRegister+0xbc>)
 8014110:	f7f0 faec 	bl	80046ec <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPISendFreeMutex);
 8014114:	4b05      	ldr	r3, [pc, #20]	; (801412c <mpu6000SpiWriteRegister+0xb8>)
 8014116:	6818      	ldr	r0, [r3, #0]
 8014118:	2300      	movs	r3, #0
 801411a:	2200      	movs	r2, #0
 801411c:	2100      	movs	r1, #0
 801411e:	f7f5 fda1 	bl	8009c64 <xQueueGenericSend>
	return result;
 8014122:	7bfb      	ldrb	r3, [r7, #15]
}
 8014124:	4618      	mov	r0, r3
 8014126:	3710      	adds	r7, #16
 8014128:	46bd      	mov	sp, r7
 801412a:	bd80      	pop	{r7, pc}
 801412c:	200085f0 	.word	0x200085f0
 8014130:	40020800 	.word	0x40020800
 8014134:	20008bd8 	.word	0x20008bd8
 8014138:	200085e8 	.word	0x200085e8

0801413c <mpu6000SpiReadRegister>:
//mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
bool mpu6000SpiReadRegister(uint8_t reg, uint16_t length, uint8_t *data)
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b084      	sub	sp, #16
 8014140:	af00      	add	r7, sp, #0
 8014142:	4603      	mov	r3, r0
 8014144:	603a      	str	r2, [r7, #0]
 8014146:	71fb      	strb	r3, [r7, #7]
 8014148:	460b      	mov	r3, r1
 801414a:	80bb      	strh	r3, [r7, #4]
	bool result = true;
 801414c:	2301      	movs	r3, #1
 801414e:	73fb      	strb	r3, [r7, #15]
	xSemaphoreTake(isSPIReadFreeMutex, 0);
 8014150:	4b3f      	ldr	r3, [pc, #252]	; (8014250 <mpu6000SpiReadRegister+0x114>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	2100      	movs	r1, #0
 8014156:	4618      	mov	r0, r3
 8014158:	f7f6 f88a 	bl	800a270 <xQueueSemaphoreTake>

	ENABLE_MPU6000();
 801415c:	2200      	movs	r2, #0
 801415e:	2104      	movs	r1, #4
 8014160:	483c      	ldr	r0, [pc, #240]	; (8014254 <mpu6000SpiReadRegister+0x118>)
 8014162:	f7f0 fac3 	bl	80046ec <HAL_GPIO_WritePin>
	if(HAL_DMA_GetState(&hdma_spi1_tx) == HAL_DMA_STATE_READY)
 8014166:	483c      	ldr	r0, [pc, #240]	; (8014258 <mpu6000SpiReadRegister+0x11c>)
 8014168:	f7ef fcbe 	bl	8003ae8 <HAL_DMA_GetState>
 801416c:	4603      	mov	r3, r0
 801416e:	2b01      	cmp	r3, #1
 8014170:	d12d      	bne.n	80141ce <mpu6000SpiReadRegister+0x92>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8014172:	483a      	ldr	r0, [pc, #232]	; (801425c <mpu6000SpiReadRegister+0x120>)
 8014174:	f7f3 f8c0 	bl	80072f8 <HAL_SPI_GetState>
 8014178:	4603      	mov	r3, r0
 801417a:	2b01      	cmp	r3, #1
 801417c:	d127      	bne.n	80141ce <mpu6000SpiReadRegister+0x92>
		{
			reg |= READWRITE_CMD;
 801417e:	79fb      	ldrb	r3, [r7, #7]
 8014180:	2280      	movs	r2, #128	; 0x80
 8014182:	4313      	orrs	r3, r2
 8014184:	b2db      	uxtb	r3, r3
 8014186:	71fb      	strb	r3, [r7, #7]
	//		result = result && !HAL_SPI_Transmit(&hspi1,&reg,1,1000);
			result = result && !HAL_SPI_Transmit_DMA(&hspi1,&reg,1);
 8014188:	7bfb      	ldrb	r3, [r7, #15]
 801418a:	2b00      	cmp	r3, #0
 801418c:	d00a      	beq.n	80141a4 <mpu6000SpiReadRegister+0x68>
 801418e:	1dfb      	adds	r3, r7, #7
 8014190:	2201      	movs	r2, #1
 8014192:	4619      	mov	r1, r3
 8014194:	4831      	ldr	r0, [pc, #196]	; (801425c <mpu6000SpiReadRegister+0x120>)
 8014196:	f7f2 fde9 	bl	8006d6c <HAL_SPI_Transmit_DMA>
 801419a:	4603      	mov	r3, r0
 801419c:	2b00      	cmp	r3, #0
 801419e:	d101      	bne.n	80141a4 <mpu6000SpiReadRegister+0x68>
 80141a0:	2301      	movs	r3, #1
 80141a2:	e000      	b.n	80141a6 <mpu6000SpiReadRegister+0x6a>
 80141a4:	2300      	movs	r3, #0
 80141a6:	73fb      	strb	r3, [r7, #15]
 80141a8:	7bfb      	ldrb	r3, [r7, #15]
 80141aa:	f003 0301 	and.w	r3, r3, #1
 80141ae:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spitxComplete, 20))
 80141b0:	4b2b      	ldr	r3, [pc, #172]	; (8014260 <mpu6000SpiReadRegister+0x124>)
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	2114      	movs	r1, #20
 80141b6:	4618      	mov	r0, r3
 80141b8:	f7f6 f85a 	bl	800a270 <xQueueSemaphoreTake>
 80141bc:	4603      	mov	r3, r0
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d105      	bne.n	80141ce <mpu6000SpiReadRegister+0x92>
			{
				HAL_SPI_DeInit(&hspi1);
 80141c2:	4826      	ldr	r0, [pc, #152]	; (801425c <mpu6000SpiReadRegister+0x120>)
 80141c4:	f7f2 facb 	bl	800675e <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 80141c8:	4824      	ldr	r0, [pc, #144]	; (801425c <mpu6000SpiReadRegister+0x120>)
 80141ca:	f7f2 fa3f 	bl	800664c <HAL_SPI_Init>
			}
		}
		//
	}

	if(HAL_DMA_GetState(&hdma_spi1_rx) == HAL_DMA_STATE_READY)
 80141ce:	4825      	ldr	r0, [pc, #148]	; (8014264 <mpu6000SpiReadRegister+0x128>)
 80141d0:	f7ef fc8a 	bl	8003ae8 <HAL_DMA_GetState>
 80141d4:	4603      	mov	r3, r0
 80141d6:	2b01      	cmp	r3, #1
 80141d8:	d128      	bne.n	801422c <mpu6000SpiReadRegister+0xf0>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80141da:	4820      	ldr	r0, [pc, #128]	; (801425c <mpu6000SpiReadRegister+0x120>)
 80141dc:	f7f3 f88c 	bl	80072f8 <HAL_SPI_GetState>
 80141e0:	4603      	mov	r3, r0
 80141e2:	2b01      	cmp	r3, #1
 80141e4:	d122      	bne.n	801422c <mpu6000SpiReadRegister+0xf0>
		{
			//result = result && !HAL_SPI_Receive(&hspi1,data,length,1000);
			result = result && !HAL_SPI_Receive_DMA(&hspi1,data,length);
 80141e6:	7bfb      	ldrb	r3, [r7, #15]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d00a      	beq.n	8014202 <mpu6000SpiReadRegister+0xc6>
 80141ec:	88bb      	ldrh	r3, [r7, #4]
 80141ee:	461a      	mov	r2, r3
 80141f0:	6839      	ldr	r1, [r7, #0]
 80141f2:	481a      	ldr	r0, [pc, #104]	; (801425c <mpu6000SpiReadRegister+0x120>)
 80141f4:	f7f2 fe70 	bl	8006ed8 <HAL_SPI_Receive_DMA>
 80141f8:	4603      	mov	r3, r0
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d101      	bne.n	8014202 <mpu6000SpiReadRegister+0xc6>
 80141fe:	2301      	movs	r3, #1
 8014200:	e000      	b.n	8014204 <mpu6000SpiReadRegister+0xc8>
 8014202:	2300      	movs	r3, #0
 8014204:	73fb      	strb	r3, [r7, #15]
 8014206:	7bfb      	ldrb	r3, [r7, #15]
 8014208:	f003 0301 	and.w	r3, r3, #1
 801420c:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spirxComplete,20))
 801420e:	4b16      	ldr	r3, [pc, #88]	; (8014268 <mpu6000SpiReadRegister+0x12c>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	2114      	movs	r1, #20
 8014214:	4618      	mov	r0, r3
 8014216:	f7f6 f82b 	bl	800a270 <xQueueSemaphoreTake>
 801421a:	4603      	mov	r3, r0
 801421c:	2b00      	cmp	r3, #0
 801421e:	d105      	bne.n	801422c <mpu6000SpiReadRegister+0xf0>
			{
				HAL_SPI_DeInit(&hspi1);
 8014220:	480e      	ldr	r0, [pc, #56]	; (801425c <mpu6000SpiReadRegister+0x120>)
 8014222:	f7f2 fa9c 	bl	800675e <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 8014226:	480d      	ldr	r0, [pc, #52]	; (801425c <mpu6000SpiReadRegister+0x120>)
 8014228:	f7f2 fa10 	bl	800664c <HAL_SPI_Init>
			}
		}
	}

	DISABLE_MPU6000();
 801422c:	2201      	movs	r2, #1
 801422e:	2104      	movs	r1, #4
 8014230:	4808      	ldr	r0, [pc, #32]	; (8014254 <mpu6000SpiReadRegister+0x118>)
 8014232:	f7f0 fa5b 	bl	80046ec <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPIReadFreeMutex);
 8014236:	4b06      	ldr	r3, [pc, #24]	; (8014250 <mpu6000SpiReadRegister+0x114>)
 8014238:	6818      	ldr	r0, [r3, #0]
 801423a:	2300      	movs	r3, #0
 801423c:	2200      	movs	r2, #0
 801423e:	2100      	movs	r1, #0
 8014240:	f7f5 fd10 	bl	8009c64 <xQueueGenericSend>
	return result;
 8014244:	7bfb      	ldrb	r3, [r7, #15]
}
 8014246:	4618      	mov	r0, r3
 8014248:	3710      	adds	r7, #16
 801424a:	46bd      	mov	sp, r7
 801424c:	bd80      	pop	{r7, pc}
 801424e:	bf00      	nop
 8014250:	200085f4 	.word	0x200085f4
 8014254:	40020800 	.word	0x40020800
 8014258:	20008d1c 	.word	0x20008d1c
 801425c:	20008bd8 	.word	0x20008bd8
 8014260:	200085e8 	.word	0x200085e8
 8014264:	20008c78 	.word	0x20008c78
 8014268:	200085ec 	.word	0x200085ec

0801426c <mpu6000Init>:

bool mpu6000Init(void)
{
 801426c:	b580      	push	{r7, lr}
 801426e:	b082      	sub	sp, #8
 8014270:	af00      	add	r7, sp, #0
	if (isInit) return true;
 8014272:	4b48      	ldr	r3, [pc, #288]	; (8014394 <mpu6000Init+0x128>)
 8014274:	781b      	ldrb	r3, [r3, #0]
 8014276:	2b00      	cmp	r3, #0
 8014278:	d001      	beq.n	801427e <mpu6000Init+0x12>
 801427a:	2301      	movs	r3, #1
 801427c:	e085      	b.n	801438a <mpu6000Init+0x11e>
	spitxComplete = xSemaphoreCreateBinary();
 801427e:	2203      	movs	r2, #3
 8014280:	2100      	movs	r1, #0
 8014282:	2001      	movs	r0, #1
 8014284:	f7f5 fc5e 	bl	8009b44 <xQueueGenericCreate>
 8014288:	4603      	mov	r3, r0
 801428a:	4a43      	ldr	r2, [pc, #268]	; (8014398 <mpu6000Init+0x12c>)
 801428c:	6013      	str	r3, [r2, #0]
	spirxComplete = xSemaphoreCreateBinary();
 801428e:	2203      	movs	r2, #3
 8014290:	2100      	movs	r1, #0
 8014292:	2001      	movs	r0, #1
 8014294:	f7f5 fc56 	bl	8009b44 <xQueueGenericCreate>
 8014298:	4603      	mov	r3, r0
 801429a:	4a40      	ldr	r2, [pc, #256]	; (801439c <mpu6000Init+0x130>)
 801429c:	6013      	str	r3, [r2, #0]
	isSPISendFreeMutex = xSemaphoreCreateMutex();
 801429e:	2001      	movs	r0, #1
 80142a0:	f7f5 fcc7 	bl	8009c32 <xQueueCreateMutex>
 80142a4:	4603      	mov	r3, r0
 80142a6:	4a3e      	ldr	r2, [pc, #248]	; (80143a0 <mpu6000Init+0x134>)
 80142a8:	6013      	str	r3, [r2, #0]
	isSPIReadFreeMutex = xSemaphoreCreateMutex();
 80142aa:	2001      	movs	r0, #1
 80142ac:	f7f5 fcc1 	bl	8009c32 <xQueueCreateMutex>
 80142b0:	4603      	mov	r3, r0
 80142b2:	4a3c      	ldr	r2, [pc, #240]	; (80143a4 <mpu6000Init+0x138>)
 80142b4:	6013      	str	r3, [r2, #0]
	//MPU6000
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);
 80142b6:	2180      	movs	r1, #128	; 0x80
 80142b8:	206b      	movs	r0, #107	; 0x6b
 80142ba:	f7ff fedb 	bl	8014074 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 80142be:	2032      	movs	r0, #50	; 0x32
 80142c0:	f7ee fbae 	bl	8002a20 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 80142c4:	2103      	movs	r1, #3
 80142c6:	2068      	movs	r0, #104	; 0x68
 80142c8:	f7ff fed4 	bl	8014074 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 80142cc:	2032      	movs	r0, #50	; 0x32
 80142ce:	f7ee fba7 	bl	8002a20 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);//
 80142d2:	2180      	movs	r1, #128	; 0x80
 80142d4:	206b      	movs	r0, #107	; 0x6b
 80142d6:	f7ff fecd 	bl	8014074 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 80142da:	2032      	movs	r0, #50	; 0x32
 80142dc:	f7ee fba0 	bl	8002a20 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 80142e0:	2103      	movs	r1, #3
 80142e2:	2068      	movs	r0, #104	; 0x68
 80142e4:	f7ff fec6 	bl	8014074 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 80142e8:	2032      	movs	r0, #50	; 0x32
 80142ea:	f7ee fb99 	bl	8002a20 <HAL_Delay>
	
	//ID
	u8 id = 0x00;
 80142ee:	2300      	movs	r3, #0
 80142f0:	71fb      	strb	r3, [r7, #7]
	mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
 80142f2:	1dfb      	adds	r3, r7, #7
 80142f4:	461a      	mov	r2, r3
 80142f6:	2101      	movs	r1, #1
 80142f8:	2075      	movs	r0, #117	; 0x75
 80142fa:	f7ff ff1f 	bl	801413c <mpu6000SpiReadRegister>
	spiSetSpeed(SPI_BAUDRATEPRESCALER_128);
 80142fe:	2030      	movs	r0, #48	; 0x30
 8014300:	f000 f8ca 	bl	8014498 <spiSetSpeed>
	//
	if(id == MPU6000_WHO_AM_I_CONST)
 8014304:	79fb      	ldrb	r3, [r7, #7]
 8014306:	2b68      	cmp	r3, #104	; 0x68
 8014308:	d13a      	bne.n	8014380 <mpu6000Init+0x114>
	{
		//X
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROX);
 801430a:	2101      	movs	r1, #1
 801430c:	206b      	movs	r0, #107	; 0x6b
 801430e:	f7ff feb1 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8014312:	200f      	movs	r0, #15
 8014314:	f7ee fb84 	bl	8002a20 <HAL_Delay>
		
		//I2C
		mpu6000SpiWriteRegister(MPU_RA_USER_CTRL, BIT_I2C_IF_DIS);
 8014318:	2110      	movs	r1, #16
 801431a:	206a      	movs	r0, #106	; 0x6a
 801431c:	f7ff feaa 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8014320:	200f      	movs	r0, #15
 8014322:	f7ee fb7d 	bl	8002a20 <HAL_Delay>
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_2, 0x00);
 8014326:	2100      	movs	r1, #0
 8014328:	206c      	movs	r0, #108	; 0x6c
 801432a:	f7ff fea3 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 801432e:	200f      	movs	r0, #15
 8014330:	f7ee fb76 	bl	8002a20 <HAL_Delay>
		
		// Accel Sample Rate 1kHz
		// Gyroscope Output Rate =  1kHz when the DLPF is enabled
		mpu6000SpiWriteRegister(MPU_RA_SMPLRT_DIV, 0);//
 8014334:	2100      	movs	r1, #0
 8014336:	2019      	movs	r0, #25
 8014338:	f7ff fe9c 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 801433c:	200f      	movs	r0, #15
 801433e:	f7ee fb6f 	bl	8002a20 <HAL_Delay>
		
		// +/- 2000 DPS
		mpu6000SpiWriteRegister(MPU_RA_GYRO_CONFIG, FSR_2000DPS << 3);
 8014342:	2118      	movs	r1, #24
 8014344:	201b      	movs	r0, #27
 8014346:	f7ff fe95 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 801434a:	200f      	movs	r0, #15
 801434c:	f7ee fb68 	bl	8002a20 <HAL_Delay>
		
		// +/- 8 G 
		mpu6000SpiWriteRegister(MPU_RA_ACCEL_CONFIG, FSR_8G << 3);
 8014350:	2110      	movs	r1, #16
 8014352:	201c      	movs	r0, #28
 8014354:	f7ff fe8e 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8014358:	200f      	movs	r0, #15
 801435a:	f7ee fb61 	bl	8002a20 <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_INT_PIN_CFG, 0 << 7 | 0 << 6 | 0 << 5 | 1 << 4 | 0 << 3 | 0 << 2 | 0 << 1 | 0 << 0);//
 801435e:	2110      	movs	r1, #16
 8014360:	2037      	movs	r0, #55	; 0x37
 8014362:	f7ff fe87 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8014366:	200f      	movs	r0, #15
 8014368:	f7ee fb5a 	bl	8002a20 <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_CONFIG, BITS_DLPF_CFG_98HZ);
 801436c:	2102      	movs	r1, #2
 801436e:	201a      	movs	r0, #26
 8014370:	f7ff fe80 	bl	8014074 <mpu6000SpiWriteRegister>
		HAL_Delay(1);
 8014374:	2001      	movs	r0, #1
 8014376:	f7ee fb53 	bl	8002a20 <HAL_Delay>
		
		//printf("MPU6000 SPI connection [OK].\n");
		isInit = true;
 801437a:	4b06      	ldr	r3, [pc, #24]	; (8014394 <mpu6000Init+0x128>)
 801437c:	2201      	movs	r2, #1
 801437e:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		//printf("MPU6000 SPI connection [FAIL].\n");
	}
	spiSetSpeed(SPI_BAUDRATEPRESCALER_8);
 8014380:	2010      	movs	r0, #16
 8014382:	f000 f889 	bl	8014498 <spiSetSpeed>
	return isInit;
 8014386:	4b03      	ldr	r3, [pc, #12]	; (8014394 <mpu6000Init+0x128>)
 8014388:	781b      	ldrb	r3, [r3, #0]
}
 801438a:	4618      	mov	r0, r3
 801438c:	3708      	adds	r7, #8
 801438e:	46bd      	mov	sp, r7
 8014390:	bd80      	pop	{r7, pc}
 8014392:	bf00      	nop
 8014394:	200085e6 	.word	0x200085e6
 8014398:	200085e8 	.word	0x200085e8
 801439c:	200085ec 	.word	0x200085ec
 80143a0:	200085f0 	.word	0x200085f0
 80143a4:	200085f4 	.word	0x200085f4

080143a8 <mpu6000GyroRead>:

bool mpu6000GyroRead(Axis3i16* gyroRaw)
{
 80143a8:	b580      	push	{r7, lr}
 80143aa:	b082      	sub	sp, #8
 80143ac:	af00      	add	r7, sp, #0
 80143ae:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 80143b0:	4b19      	ldr	r3, [pc, #100]	; (8014418 <mpu6000GyroRead+0x70>)
 80143b2:	781b      	ldrb	r3, [r3, #0]
 80143b4:	f083 0301 	eor.w	r3, r3, #1
 80143b8:	b2db      	uxtb	r3, r3
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d001      	beq.n	80143c2 <mpu6000GyroRead+0x1a>
		return false;
 80143be:	2300      	movs	r3, #0
 80143c0:	e026      	b.n	8014410 <mpu6000GyroRead+0x68>
	//u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_GYRO_XOUT_H, 6, &Gyrobuffer[0]);
 80143c2:	4a16      	ldr	r2, [pc, #88]	; (801441c <mpu6000GyroRead+0x74>)
 80143c4:	2106      	movs	r1, #6
 80143c6:	2043      	movs	r0, #67	; 0x43
 80143c8:	f7ff feb8 	bl	801413c <mpu6000SpiReadRegister>
	gyroRaw->x = (((int16_t) Gyrobuffer[0]) << 8) | Gyrobuffer[1];
 80143cc:	4b13      	ldr	r3, [pc, #76]	; (801441c <mpu6000GyroRead+0x74>)
 80143ce:	781b      	ldrb	r3, [r3, #0]
 80143d0:	021b      	lsls	r3, r3, #8
 80143d2:	b21a      	sxth	r2, r3
 80143d4:	4b11      	ldr	r3, [pc, #68]	; (801441c <mpu6000GyroRead+0x74>)
 80143d6:	785b      	ldrb	r3, [r3, #1]
 80143d8:	b21b      	sxth	r3, r3
 80143da:	4313      	orrs	r3, r2
 80143dc:	b21a      	sxth	r2, r3
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	801a      	strh	r2, [r3, #0]
	gyroRaw->y = (((int16_t) Gyrobuffer[2]) << 8) | Gyrobuffer[3];
 80143e2:	4b0e      	ldr	r3, [pc, #56]	; (801441c <mpu6000GyroRead+0x74>)
 80143e4:	789b      	ldrb	r3, [r3, #2]
 80143e6:	021b      	lsls	r3, r3, #8
 80143e8:	b21a      	sxth	r2, r3
 80143ea:	4b0c      	ldr	r3, [pc, #48]	; (801441c <mpu6000GyroRead+0x74>)
 80143ec:	78db      	ldrb	r3, [r3, #3]
 80143ee:	b21b      	sxth	r3, r3
 80143f0:	4313      	orrs	r3, r2
 80143f2:	b21a      	sxth	r2, r3
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	805a      	strh	r2, [r3, #2]
	gyroRaw->z = (((int16_t) Gyrobuffer[4]) << 8) | Gyrobuffer[5];
 80143f8:	4b08      	ldr	r3, [pc, #32]	; (801441c <mpu6000GyroRead+0x74>)
 80143fa:	791b      	ldrb	r3, [r3, #4]
 80143fc:	021b      	lsls	r3, r3, #8
 80143fe:	b21a      	sxth	r2, r3
 8014400:	4b06      	ldr	r3, [pc, #24]	; (801441c <mpu6000GyroRead+0x74>)
 8014402:	795b      	ldrb	r3, [r3, #5]
 8014404:	b21b      	sxth	r3, r3
 8014406:	4313      	orrs	r3, r2
 8014408:	b21a      	sxth	r2, r3
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	809a      	strh	r2, [r3, #4]
	return true;
 801440e:	2301      	movs	r3, #1
}
 8014410:	4618      	mov	r0, r3
 8014412:	3708      	adds	r7, #8
 8014414:	46bd      	mov	sp, r7
 8014416:	bd80      	pop	{r7, pc}
 8014418:	200085e6 	.word	0x200085e6
 801441c:	2000b248 	.word	0x2000b248

08014420 <mpu6000AccRead>:

bool mpu6000AccRead(Axis3i16* accRaw)
{
 8014420:	b580      	push	{r7, lr}
 8014422:	b082      	sub	sp, #8
 8014424:	af00      	add	r7, sp, #0
 8014426:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 8014428:	4b19      	ldr	r3, [pc, #100]	; (8014490 <mpu6000AccRead+0x70>)
 801442a:	781b      	ldrb	r3, [r3, #0]
 801442c:	f083 0301 	eor.w	r3, r3, #1
 8014430:	b2db      	uxtb	r3, r3
 8014432:	2b00      	cmp	r3, #0
 8014434:	d001      	beq.n	801443a <mpu6000AccRead+0x1a>
		return false;
 8014436:	2300      	movs	r3, #0
 8014438:	e026      	b.n	8014488 <mpu6000AccRead+0x68>
	//u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_ACCEL_XOUT_H, 6, &Accbuffer[0]);
 801443a:	4a16      	ldr	r2, [pc, #88]	; (8014494 <mpu6000AccRead+0x74>)
 801443c:	2106      	movs	r1, #6
 801443e:	203b      	movs	r0, #59	; 0x3b
 8014440:	f7ff fe7c 	bl	801413c <mpu6000SpiReadRegister>
	accRaw->x = (((int16_t) Accbuffer[0]) << 8) | Accbuffer[1];
 8014444:	4b13      	ldr	r3, [pc, #76]	; (8014494 <mpu6000AccRead+0x74>)
 8014446:	781b      	ldrb	r3, [r3, #0]
 8014448:	021b      	lsls	r3, r3, #8
 801444a:	b21a      	sxth	r2, r3
 801444c:	4b11      	ldr	r3, [pc, #68]	; (8014494 <mpu6000AccRead+0x74>)
 801444e:	785b      	ldrb	r3, [r3, #1]
 8014450:	b21b      	sxth	r3, r3
 8014452:	4313      	orrs	r3, r2
 8014454:	b21a      	sxth	r2, r3
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	801a      	strh	r2, [r3, #0]
	accRaw->y = (((int16_t) Accbuffer[2]) << 8) | Accbuffer[3];
 801445a:	4b0e      	ldr	r3, [pc, #56]	; (8014494 <mpu6000AccRead+0x74>)
 801445c:	789b      	ldrb	r3, [r3, #2]
 801445e:	021b      	lsls	r3, r3, #8
 8014460:	b21a      	sxth	r2, r3
 8014462:	4b0c      	ldr	r3, [pc, #48]	; (8014494 <mpu6000AccRead+0x74>)
 8014464:	78db      	ldrb	r3, [r3, #3]
 8014466:	b21b      	sxth	r3, r3
 8014468:	4313      	orrs	r3, r2
 801446a:	b21a      	sxth	r2, r3
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	805a      	strh	r2, [r3, #2]
	accRaw->z = (((int16_t) Accbuffer[4]) << 8) | Accbuffer[5];
 8014470:	4b08      	ldr	r3, [pc, #32]	; (8014494 <mpu6000AccRead+0x74>)
 8014472:	791b      	ldrb	r3, [r3, #4]
 8014474:	021b      	lsls	r3, r3, #8
 8014476:	b21a      	sxth	r2, r3
 8014478:	4b06      	ldr	r3, [pc, #24]	; (8014494 <mpu6000AccRead+0x74>)
 801447a:	795b      	ldrb	r3, [r3, #5]
 801447c:	b21b      	sxth	r3, r3
 801447e:	4313      	orrs	r3, r2
 8014480:	b21a      	sxth	r2, r3
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	809a      	strh	r2, [r3, #4]
	return true;
 8014486:	2301      	movs	r3, #1
}
 8014488:	4618      	mov	r0, r3
 801448a:	3708      	adds	r7, #8
 801448c:	46bd      	mov	sp, r7
 801448e:	bd80      	pop	{r7, pc}
 8014490:	200085e6 	.word	0x200085e6
 8014494:	2000b240 	.word	0x2000b240

08014498 <spiSetSpeed>:

void spiSetSpeed(uint16_t speed)
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b082      	sub	sp, #8
 801449c:	af00      	add	r7, sp, #0
 801449e:	4603      	mov	r3, r0
 80144a0:	80fb      	strh	r3, [r7, #6]
  hspi1.Instance = SPI1;
 80144a2:	4b09      	ldr	r3, [pc, #36]	; (80144c8 <spiSetSpeed+0x30>)
 80144a4:	4a09      	ldr	r2, [pc, #36]	; (80144cc <spiSetSpeed+0x34>)
 80144a6:	601a      	str	r2, [r3, #0]
  hspi1.Init.BaudRatePrescaler = speed;
 80144a8:	88fb      	ldrh	r3, [r7, #6]
 80144aa:	4a07      	ldr	r2, [pc, #28]	; (80144c8 <spiSetSpeed+0x30>)
 80144ac:	61d3      	str	r3, [r2, #28]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80144ae:	4806      	ldr	r0, [pc, #24]	; (80144c8 <spiSetSpeed+0x30>)
 80144b0:	f7f2 f8cc 	bl	800664c <HAL_SPI_Init>
 80144b4:	4603      	mov	r3, r0
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d001      	beq.n	80144be <spiSetSpeed+0x26>
  {
	Error_Handler();
 80144ba:	f7ed fa79 	bl	80019b0 <Error_Handler>
  }
}
 80144be:	bf00      	nop
 80144c0:	3708      	adds	r7, #8
 80144c2:	46bd      	mov	sp, r7
 80144c4:	bd80      	pop	{r7, pc}
 80144c6:	bf00      	nop
 80144c8:	20008bd8 	.word	0x20008bd8
 80144cc:	40013000 	.word	0x40013000

080144d0 <DMA2_Stream0Callback>:

void DMA2_Stream0Callback()
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b082      	sub	sp, #8
 80144d4:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80144d6:	2300      	movs	r3, #0
 80144d8:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_rx))
	{
		//
		xSemaphoreGiveFromISR(spirxComplete, &xHigherPriorityTaskWoken);
 80144da:	4b1f      	ldr	r3, [pc, #124]	; (8014558 <DMA2_Stream0Callback+0x88>)
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	1d3a      	adds	r2, r7, #4
 80144e0:	4611      	mov	r1, r2
 80144e2:	4618      	mov	r0, r3
 80144e4:	f7f5 fd57 	bl	8009f96 <xQueueGiveFromISR>
		if (xHigherPriorityTaskWoken)
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d00a      	beq.n	8014504 <DMA2_Stream0Callback+0x34>
		{
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d007      	beq.n	8014504 <DMA2_Stream0Callback+0x34>
 80144f4:	4b19      	ldr	r3, [pc, #100]	; (801455c <DMA2_Stream0Callback+0x8c>)
 80144f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144fa:	601a      	str	r2, [r3, #0]
 80144fc:	f3bf 8f4f 	dsb	sy
 8014500:	f3bf 8f6f 	isb	sy
		}
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 8014504:	4b16      	ldr	r3, [pc, #88]	; (8014560 <DMA2_Stream0Callback+0x90>)
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	461a      	mov	r2, r3
 801450a:	4b16      	ldr	r3, [pc, #88]	; (8014564 <DMA2_Stream0Callback+0x94>)
 801450c:	429a      	cmp	r2, r3
 801450e:	d904      	bls.n	801451a <DMA2_Stream0Callback+0x4a>
 8014510:	4b15      	ldr	r3, [pc, #84]	; (8014568 <DMA2_Stream0Callback+0x98>)
 8014512:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8014516:	60da      	str	r2, [r3, #12]
	}
}
 8014518:	e019      	b.n	801454e <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 801451a:	4b11      	ldr	r3, [pc, #68]	; (8014560 <DMA2_Stream0Callback+0x90>)
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	461a      	mov	r2, r3
 8014520:	4b12      	ldr	r3, [pc, #72]	; (801456c <DMA2_Stream0Callback+0x9c>)
 8014522:	429a      	cmp	r2, r3
 8014524:	d904      	bls.n	8014530 <DMA2_Stream0Callback+0x60>
 8014526:	4a10      	ldr	r2, [pc, #64]	; (8014568 <DMA2_Stream0Callback+0x98>)
 8014528:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801452c:	6093      	str	r3, [r2, #8]
}
 801452e:	e00e      	b.n	801454e <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 8014530:	4b0b      	ldr	r3, [pc, #44]	; (8014560 <DMA2_Stream0Callback+0x90>)
 8014532:	681b      	ldr	r3, [r3, #0]
 8014534:	461a      	mov	r2, r3
 8014536:	4b0e      	ldr	r3, [pc, #56]	; (8014570 <DMA2_Stream0Callback+0xa0>)
 8014538:	429a      	cmp	r2, r3
 801453a:	d904      	bls.n	8014546 <DMA2_Stream0Callback+0x76>
 801453c:	4a0d      	ldr	r2, [pc, #52]	; (8014574 <DMA2_Stream0Callback+0xa4>)
 801453e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8014542:	60d3      	str	r3, [r2, #12]
}
 8014544:	e003      	b.n	801454e <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 8014546:	4a0b      	ldr	r2, [pc, #44]	; (8014574 <DMA2_Stream0Callback+0xa4>)
 8014548:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801454c:	6093      	str	r3, [r2, #8]
}
 801454e:	bf00      	nop
 8014550:	3708      	adds	r7, #8
 8014552:	46bd      	mov	sp, r7
 8014554:	bd80      	pop	{r7, pc}
 8014556:	bf00      	nop
 8014558:	200085ec 	.word	0x200085ec
 801455c:	e000ed04 	.word	0xe000ed04
 8014560:	20008c78 	.word	0x20008c78
 8014564:	40026458 	.word	0x40026458
 8014568:	40026400 	.word	0x40026400
 801456c:	400260b8 	.word	0x400260b8
 8014570:	40026058 	.word	0x40026058
 8014574:	40026000 	.word	0x40026000

08014578 <DMA2_Stream5Callback>:

void DMA2_Stream5Callback()
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b082      	sub	sp, #8
 801457c:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801457e:	2300      	movs	r3, #0
 8014580:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_tx))
	{
		//
		xSemaphoreGiveFromISR(spitxComplete, &xHigherPriorityTaskWoken);
 8014582:	4b1f      	ldr	r3, [pc, #124]	; (8014600 <DMA2_Stream5Callback+0x88>)
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	1d3a      	adds	r2, r7, #4
 8014588:	4611      	mov	r1, r2
 801458a:	4618      	mov	r0, r3
 801458c:	f7f5 fd03 	bl	8009f96 <xQueueGiveFromISR>
		if (xHigherPriorityTaskWoken)
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d00a      	beq.n	80145ac <DMA2_Stream5Callback+0x34>
		{
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d007      	beq.n	80145ac <DMA2_Stream5Callback+0x34>
 801459c:	4b19      	ldr	r3, [pc, #100]	; (8014604 <DMA2_Stream5Callback+0x8c>)
 801459e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80145a2:	601a      	str	r2, [r3, #0]
 80145a4:	f3bf 8f4f 	dsb	sy
 80145a8:	f3bf 8f6f 	isb	sy
		}
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 80145ac:	4b16      	ldr	r3, [pc, #88]	; (8014608 <DMA2_Stream5Callback+0x90>)
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	461a      	mov	r2, r3
 80145b2:	4b16      	ldr	r3, [pc, #88]	; (801460c <DMA2_Stream5Callback+0x94>)
 80145b4:	429a      	cmp	r2, r3
 80145b6:	d904      	bls.n	80145c2 <DMA2_Stream5Callback+0x4a>
 80145b8:	4b15      	ldr	r3, [pc, #84]	; (8014610 <DMA2_Stream5Callback+0x98>)
 80145ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80145be:	60da      	str	r2, [r3, #12]
	}
}
 80145c0:	e019      	b.n	80145f6 <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 80145c2:	4b11      	ldr	r3, [pc, #68]	; (8014608 <DMA2_Stream5Callback+0x90>)
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	461a      	mov	r2, r3
 80145c8:	4b12      	ldr	r3, [pc, #72]	; (8014614 <DMA2_Stream5Callback+0x9c>)
 80145ca:	429a      	cmp	r2, r3
 80145cc:	d904      	bls.n	80145d8 <DMA2_Stream5Callback+0x60>
 80145ce:	4a10      	ldr	r2, [pc, #64]	; (8014610 <DMA2_Stream5Callback+0x98>)
 80145d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80145d4:	6093      	str	r3, [r2, #8]
}
 80145d6:	e00e      	b.n	80145f6 <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 80145d8:	4b0b      	ldr	r3, [pc, #44]	; (8014608 <DMA2_Stream5Callback+0x90>)
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	461a      	mov	r2, r3
 80145de:	4b0e      	ldr	r3, [pc, #56]	; (8014618 <DMA2_Stream5Callback+0xa0>)
 80145e0:	429a      	cmp	r2, r3
 80145e2:	d904      	bls.n	80145ee <DMA2_Stream5Callback+0x76>
 80145e4:	4a0d      	ldr	r2, [pc, #52]	; (801461c <DMA2_Stream5Callback+0xa4>)
 80145e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80145ea:	60d3      	str	r3, [r2, #12]
}
 80145ec:	e003      	b.n	80145f6 <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 80145ee:	4a0b      	ldr	r2, [pc, #44]	; (801461c <DMA2_Stream5Callback+0xa4>)
 80145f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80145f4:	6093      	str	r3, [r2, #8]
}
 80145f6:	bf00      	nop
 80145f8:	3708      	adds	r7, #8
 80145fa:	46bd      	mov	sp, r7
 80145fc:	bd80      	pop	{r7, pc}
 80145fe:	bf00      	nop
 8014600:	200085e8 	.word	0x200085e8
 8014604:	e000ed04 	.word	0xe000ed04
 8014608:	20008d1c 	.word	0x20008d1c
 801460c:	40026458 	.word	0x40026458
 8014610:	40026400 	.word	0x40026400
 8014614:	400260b8 	.word	0x400260b8
 8014618:	40026058 	.word	0x40026058
 801461c:	40026000 	.word	0x40026000

08014620 <STMFLASH_ReadWord>:

//(16)
//faddr:
//:.
u32 STMFLASH_ReadWord(u32 faddr)
{
 8014620:	b480      	push	{r7}
 8014622:	b083      	sub	sp, #12
 8014624:	af00      	add	r7, sp, #0
 8014626:	6078      	str	r0, [r7, #4]
	return *(vu32*)faddr; 
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	681b      	ldr	r3, [r3, #0]
}
 801462c:	4618      	mov	r0, r3
 801462e:	370c      	adds	r7, #12
 8014630:	46bd      	mov	sp, r7
 8014632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014636:	4770      	bx	lr

08014638 <STMFLASH_GetFlashSector>:

//flash
//addr:flash
//:0~11,addr
uint16_t STMFLASH_GetFlashSector(u32 addr)
{
 8014638:	b480      	push	{r7}
 801463a:	b083      	sub	sp, #12
 801463c:	af00      	add	r7, sp, #0
 801463e:	6078      	str	r0, [r7, #4]
	if(addr<ADDR_FLASH_SECTOR_1)return FLASH_SECTOR_0;
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	4a24      	ldr	r2, [pc, #144]	; (80146d4 <STMFLASH_GetFlashSector+0x9c>)
 8014644:	4293      	cmp	r3, r2
 8014646:	d201      	bcs.n	801464c <STMFLASH_GetFlashSector+0x14>
 8014648:	2300      	movs	r3, #0
 801464a:	e03c      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_2)return FLASH_SECTOR_1;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	4a22      	ldr	r2, [pc, #136]	; (80146d8 <STMFLASH_GetFlashSector+0xa0>)
 8014650:	4293      	cmp	r3, r2
 8014652:	d201      	bcs.n	8014658 <STMFLASH_GetFlashSector+0x20>
 8014654:	2301      	movs	r3, #1
 8014656:	e036      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_3)return FLASH_SECTOR_2;
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	4a20      	ldr	r2, [pc, #128]	; (80146dc <STMFLASH_GetFlashSector+0xa4>)
 801465c:	4293      	cmp	r3, r2
 801465e:	d201      	bcs.n	8014664 <STMFLASH_GetFlashSector+0x2c>
 8014660:	2302      	movs	r3, #2
 8014662:	e030      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_4)return FLASH_SECTOR_3;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	4a1e      	ldr	r2, [pc, #120]	; (80146e0 <STMFLASH_GetFlashSector+0xa8>)
 8014668:	4293      	cmp	r3, r2
 801466a:	d801      	bhi.n	8014670 <STMFLASH_GetFlashSector+0x38>
 801466c:	2303      	movs	r3, #3
 801466e:	e02a      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_5)return FLASH_SECTOR_4;
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	4a1c      	ldr	r2, [pc, #112]	; (80146e4 <STMFLASH_GetFlashSector+0xac>)
 8014674:	4293      	cmp	r3, r2
 8014676:	d801      	bhi.n	801467c <STMFLASH_GetFlashSector+0x44>
 8014678:	2304      	movs	r3, #4
 801467a:	e024      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_6)return FLASH_SECTOR_5;
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	4a1a      	ldr	r2, [pc, #104]	; (80146e8 <STMFLASH_GetFlashSector+0xb0>)
 8014680:	4293      	cmp	r3, r2
 8014682:	d801      	bhi.n	8014688 <STMFLASH_GetFlashSector+0x50>
 8014684:	2305      	movs	r3, #5
 8014686:	e01e      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_7)return FLASH_SECTOR_6;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	4a18      	ldr	r2, [pc, #96]	; (80146ec <STMFLASH_GetFlashSector+0xb4>)
 801468c:	4293      	cmp	r3, r2
 801468e:	d801      	bhi.n	8014694 <STMFLASH_GetFlashSector+0x5c>
 8014690:	2306      	movs	r3, #6
 8014692:	e018      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_8)return FLASH_SECTOR_7;
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	4a16      	ldr	r2, [pc, #88]	; (80146f0 <STMFLASH_GetFlashSector+0xb8>)
 8014698:	4293      	cmp	r3, r2
 801469a:	d801      	bhi.n	80146a0 <STMFLASH_GetFlashSector+0x68>
 801469c:	2307      	movs	r3, #7
 801469e:	e012      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_9)return FLASH_SECTOR_8;
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	4a14      	ldr	r2, [pc, #80]	; (80146f4 <STMFLASH_GetFlashSector+0xbc>)
 80146a4:	4293      	cmp	r3, r2
 80146a6:	d801      	bhi.n	80146ac <STMFLASH_GetFlashSector+0x74>
 80146a8:	2308      	movs	r3, #8
 80146aa:	e00c      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_10)return FLASH_SECTOR_9;
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	4a12      	ldr	r2, [pc, #72]	; (80146f8 <STMFLASH_GetFlashSector+0xc0>)
 80146b0:	4293      	cmp	r3, r2
 80146b2:	d801      	bhi.n	80146b8 <STMFLASH_GetFlashSector+0x80>
 80146b4:	2309      	movs	r3, #9
 80146b6:	e006      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_11)return FLASH_SECTOR_10;
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	4a10      	ldr	r2, [pc, #64]	; (80146fc <STMFLASH_GetFlashSector+0xc4>)
 80146bc:	4293      	cmp	r3, r2
 80146be:	d801      	bhi.n	80146c4 <STMFLASH_GetFlashSector+0x8c>
 80146c0:	230a      	movs	r3, #10
 80146c2:	e000      	b.n	80146c6 <STMFLASH_GetFlashSector+0x8e>
	return FLASH_SECTOR_11;
 80146c4:	230b      	movs	r3, #11
}
 80146c6:	4618      	mov	r0, r3
 80146c8:	370c      	adds	r7, #12
 80146ca:	46bd      	mov	sp, r7
 80146cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d0:	4770      	bx	lr
 80146d2:	bf00      	nop
 80146d4:	08004000 	.word	0x08004000
 80146d8:	08008000 	.word	0x08008000
 80146dc:	0800c000 	.word	0x0800c000
 80146e0:	0800ffff 	.word	0x0800ffff
 80146e4:	0801ffff 	.word	0x0801ffff
 80146e8:	0803ffff 	.word	0x0803ffff
 80146ec:	0805ffff 	.word	0x0805ffff
 80146f0:	0807ffff 	.word	0x0807ffff
 80146f4:	0809ffff 	.word	0x0809ffff
 80146f8:	080bffff 	.word	0x080bffff
 80146fc:	080dffff 	.word	0x080dffff

08014700 <STMFLASH_Write>:
//OTP:0X1FFF7800~0X1FFF7A0F
//WriteAddr:(4!!)
//pBuffer:
//NumToWrite:(32)(32.)
void STMFLASH_Write(u32 WriteAddr,u32 *pBuffer,u32 NumToWrite)	
{ 
 8014700:	b580      	push	{r7, lr}
 8014702:	b088      	sub	sp, #32
 8014704:	af00      	add	r7, sp, #0
 8014706:	60f8      	str	r0, [r7, #12]
 8014708:	60b9      	str	r1, [r7, #8]
 801470a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status=HAL_OK;
 801470c:	2300      	movs	r3, #0
 801470e:	76fb      	strb	r3, [r7, #27]
	u32 addrx=0;
 8014710:	2300      	movs	r3, #0
 8014712:	61fb      	str	r3, [r7, #28]
	u32 endaddr=0;
 8014714:	2300      	movs	r3, #0
 8014716:	617b      	str	r3, [r7, #20]
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801471e:	d355      	bcc.n	80147cc <STMFLASH_Write+0xcc>
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	f003 0303 	and.w	r3, r3, #3
 8014726:	2b00      	cmp	r3, #0
 8014728:	d150      	bne.n	80147cc <STMFLASH_Write+0xcc>
	while(HAL_FLASH_Unlock())									//
 801472a:	bf00      	nop
 801472c:	f7ef fb9c 	bl	8003e68 <HAL_FLASH_Unlock>
 8014730:	4603      	mov	r3, r0
 8014732:	2b00      	cmp	r3, #0
 8014734:	d1fa      	bne.n	801472c <STMFLASH_Write+0x2c>
	{
		;
	}
	__HAL_FLASH_DATA_CACHE_DISABLE();//FLASH,
 8014736:	4b27      	ldr	r3, [pc, #156]	; (80147d4 <STMFLASH_Write+0xd4>)
 8014738:	681b      	ldr	r3, [r3, #0]
 801473a:	4a26      	ldr	r2, [pc, #152]	; (80147d4 <STMFLASH_Write+0xd4>)
 801473c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014740:	6013      	str	r3, [r2, #0]

	addrx=WriteAddr;				//
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	61fb      	str	r3, [r7, #28]
	endaddr=WriteAddr+NumToWrite*4;	//
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	009b      	lsls	r3, r3, #2
 801474a:	68fa      	ldr	r2, [r7, #12]
 801474c:	4413      	add	r3, r2
 801474e:	617b      	str	r3, [r7, #20]
	if(addrx<0X1FFF0000)			//,!!
 8014750:	69fb      	ldr	r3, [r7, #28]
 8014752:	4a21      	ldr	r2, [pc, #132]	; (80147d8 <STMFLASH_Write+0xd8>)
 8014754:	4293      	cmp	r3, r2
 8014756:	d82a      	bhi.n	80147ae <STMFLASH_Write+0xae>
	{
		while(addrx<endaddr)		//.(FFFFFFFF,)
 8014758:	e012      	b.n	8014780 <STMFLASH_Write+0x80>
		{
			if(STMFLASH_ReadWord(addrx)!=0XFFFFFFFF)//0XFFFFFFFF,
 801475a:	69f8      	ldr	r0, [r7, #28]
 801475c:	f7ff ff60 	bl	8014620 <STMFLASH_ReadWord>
 8014760:	4603      	mov	r3, r0
 8014762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014766:	d008      	beq.n	801477a <STMFLASH_Write+0x7a>
			{
				FLASH_Erase_Sector(STMFLASH_GetFlashSector(addrx), FLASH_VOLTAGE_RANGE_3);//VCC=2.7~3.6V!!
 8014768:	69f8      	ldr	r0, [r7, #28]
 801476a:	f7ff ff65 	bl	8014638 <STMFLASH_GetFlashSector>
 801476e:	4603      	mov	r3, r0
 8014770:	2102      	movs	r1, #2
 8014772:	4618      	mov	r0, r3
 8014774:	f7ef fcda 	bl	800412c <FLASH_Erase_Sector>
 8014778:	e002      	b.n	8014780 <STMFLASH_Write+0x80>
			}else addrx+=4;
 801477a:	69fb      	ldr	r3, [r7, #28]
 801477c:	3304      	adds	r3, #4
 801477e:	61fb      	str	r3, [r7, #28]
		while(addrx<endaddr)		//.(FFFFFFFF,)
 8014780:	69fa      	ldr	r2, [r7, #28]
 8014782:	697b      	ldr	r3, [r7, #20]
 8014784:	429a      	cmp	r2, r3
 8014786:	d3e8      	bcc.n	801475a <STMFLASH_Write+0x5a>
		}
	}
//	if(status==FLASH_COMPLETE)
//	{
		while(WriteAddr<endaddr)//
 8014788:	e011      	b.n	80147ae <STMFLASH_Write+0xae>
		{
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, WriteAddr, *pBuffer)!=HAL_OK)//
 801478a:	68bb      	ldr	r3, [r7, #8]
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	461a      	mov	r2, r3
 8014790:	f04f 0300 	mov.w	r3, #0
 8014794:	68f9      	ldr	r1, [r7, #12]
 8014796:	2002      	movs	r0, #2
 8014798:	f7ef fb12 	bl	8003dc0 <HAL_FLASH_Program>
 801479c:	4603      	mov	r3, r0
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d10a      	bne.n	80147b8 <STMFLASH_Write+0xb8>
			{
				break;	//
			}
			WriteAddr+=4;
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	3304      	adds	r3, #4
 80147a6:	60fb      	str	r3, [r7, #12]
			pBuffer++;
 80147a8:	68bb      	ldr	r3, [r7, #8]
 80147aa:	3304      	adds	r3, #4
 80147ac:	60bb      	str	r3, [r7, #8]
		while(WriteAddr<endaddr)//
 80147ae:	68fa      	ldr	r2, [r7, #12]
 80147b0:	697b      	ldr	r3, [r7, #20]
 80147b2:	429a      	cmp	r2, r3
 80147b4:	d3e9      	bcc.n	801478a <STMFLASH_Write+0x8a>
 80147b6:	e000      	b.n	80147ba <STMFLASH_Write+0xba>
				break;	//
 80147b8:	bf00      	nop
		}
//	}
	__HAL_FLASH_DATA_CACHE_ENABLE();	//FLASH,
 80147ba:	4b06      	ldr	r3, [pc, #24]	; (80147d4 <STMFLASH_Write+0xd4>)
 80147bc:	681b      	ldr	r3, [r3, #0]
 80147be:	4a05      	ldr	r2, [pc, #20]	; (80147d4 <STMFLASH_Write+0xd4>)
 80147c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80147c4:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Lock();//
 80147c6:	f7ef fb71 	bl	8003eac <HAL_FLASH_Lock>
 80147ca:	e000      	b.n	80147ce <STMFLASH_Write+0xce>
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 80147cc:	bf00      	nop
} 
 80147ce:	3720      	adds	r7, #32
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	40023c00 	.word	0x40023c00
 80147d8:	1ffeffff 	.word	0x1ffeffff

080147dc <STMFLASH_Read>:
//
//ReadAddr:
//pBuffer:
//NumToRead:(4)
void STMFLASH_Read(u32 ReadAddr,u32 *pBuffer,u32 NumToRead)   	
{
 80147dc:	b590      	push	{r4, r7, lr}
 80147de:	b087      	sub	sp, #28
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	60f8      	str	r0, [r7, #12]
 80147e4:	60b9      	str	r1, [r7, #8]
 80147e6:	607a      	str	r2, [r7, #4]
	u32 i;
	for(i=0;i<NumToRead;i++)
 80147e8:	2300      	movs	r3, #0
 80147ea:	617b      	str	r3, [r7, #20]
 80147ec:	e00e      	b.n	801480c <STMFLASH_Read+0x30>
	{
		pBuffer[i]=STMFLASH_ReadWord(ReadAddr);//4.
 80147ee:	697b      	ldr	r3, [r7, #20]
 80147f0:	009b      	lsls	r3, r3, #2
 80147f2:	68ba      	ldr	r2, [r7, #8]
 80147f4:	18d4      	adds	r4, r2, r3
 80147f6:	68f8      	ldr	r0, [r7, #12]
 80147f8:	f7ff ff12 	bl	8014620 <STMFLASH_ReadWord>
 80147fc:	4603      	mov	r3, r0
 80147fe:	6023      	str	r3, [r4, #0]
		ReadAddr+=4;//4.
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	3304      	adds	r3, #4
 8014804:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8014806:	697b      	ldr	r3, [r7, #20]
 8014808:	3301      	adds	r3, #1
 801480a:	617b      	str	r3, [r7, #20]
 801480c:	697a      	ldr	r2, [r7, #20]
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	429a      	cmp	r2, r3
 8014812:	d3ec      	bcc.n	80147ee <STMFLASH_Read+0x12>
	}
}
 8014814:	bf00      	nop
 8014816:	bf00      	nop
 8014818:	371c      	adds	r7, #28
 801481a:	46bd      	mov	sp, r7
 801481c:	bd90      	pop	{r4, r7, pc}

0801481e <systemInit>:
#include "system.h"

/**/
void systemInit(void)
{
 801481e:	b580      	push	{r7, lr}
 8014820:	af00      	add	r7, sp, #0
	IICInit();
 8014822:	f7ff fabb 	bl	8013d9c <IICInit>
	ledInit();			/*led*/
 8014826:	f7ff fb35 	bl	8013e94 <ledInit>
	ledStripInit();		/*WS2812RGB*/
 801482a:	f000 fd47 	bl	80152bc <ledStripInit>
	beeperInit();		/**/
 801482e:	f7fe fe57 	bl	80134e0 <beeperInit>
	configParamInit();	/**/
 8014832:	f7fe fd2f 	bl	8013294 <configParamInit>
	pmInit();			/**/
 8014836:	f000 fd57 	bl	80152e8 <pmInit>
	rxInit();			/*ppm*/
 801483a:	f001 fa1d 	bl	8015c78 <rxInit>
	usblinkInit();		/*USB*/
 801483e:	f7fe fbb7 	bl	8012fb0 <usblinkInit>
	atkpInit();			/**/
 8014842:	f7fe fb31 	bl	8012ea8 <atkpInit>
	consoleInit();		/**/
 8014846:	f7fe fb87 	bl	8012f58 <consoleInit>
	stabilizerInit();	/* PID */
 801484a:	f003 f87b 	bl	8017944 <stabilizerInit>
}
 801484e:	bf00      	nop
 8014850:	bd80      	pop	{r7, pc}
	...

08014854 <ws2812Init>:
extern DMA_HandleTypeDef hdma_tim2_ch1;
extern TIM_HandleTypeDef htim2;

//ws2812
void ws2812Init(void)
{
 8014854:	b580      	push	{r7, lr}
 8014856:	b082      	sub	sp, #8
 8014858:	af02      	add	r7, sp, #8
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 801485a:	4912      	ldr	r1, [pc, #72]	; (80148a4 <ws2812Init+0x50>)
 801485c:	2318      	movs	r3, #24
 801485e:	4a12      	ldr	r2, [pc, #72]	; (80148a8 <ws2812Init+0x54>)
 8014860:	4812      	ldr	r0, [pc, #72]	; (80148ac <ws2812Init+0x58>)
 8014862:	f7ee ff01 	bl	8003668 <HAL_DMA_Start>
	HAL_DMAEx_MultiBufferStart(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, MEMORY0,24);
 8014866:	490f      	ldr	r1, [pc, #60]	; (80148a4 <ws2812Init+0x50>)
 8014868:	2318      	movs	r3, #24
 801486a:	9300      	str	r3, [sp, #0]
 801486c:	2300      	movs	r3, #0
 801486e:	4a0e      	ldr	r2, [pc, #56]	; (80148a8 <ws2812Init+0x54>)
 8014870:	480e      	ldr	r0, [pc, #56]	; (80148ac <ws2812Init+0x58>)
 8014872:	f7ef fa33 	bl	8003cdc <HAL_DMAEx_MultiBufferStart>
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);

	vSemaphoreCreateBinary(allLedDone);
 8014876:	2203      	movs	r2, #3
 8014878:	2100      	movs	r1, #0
 801487a:	2001      	movs	r0, #1
 801487c:	f7f5 f962 	bl	8009b44 <xQueueGenericCreate>
 8014880:	4603      	mov	r3, r0
 8014882:	4a0b      	ldr	r2, [pc, #44]	; (80148b0 <ws2812Init+0x5c>)
 8014884:	6013      	str	r3, [r2, #0]
 8014886:	4b0a      	ldr	r3, [pc, #40]	; (80148b0 <ws2812Init+0x5c>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	2b00      	cmp	r3, #0
 801488c:	d006      	beq.n	801489c <ws2812Init+0x48>
 801488e:	4b08      	ldr	r3, [pc, #32]	; (80148b0 <ws2812Init+0x5c>)
 8014890:	6818      	ldr	r0, [r3, #0]
 8014892:	2300      	movs	r3, #0
 8014894:	2200      	movs	r2, #0
 8014896:	2100      	movs	r1, #0
 8014898:	f7f5 f9e4 	bl	8009c64 <xQueueGenericSend>
}
 801489c:	bf00      	nop
 801489e:	46bd      	mov	sp, r7
 80148a0:	bd80      	pop	{r7, pc}
 80148a2:	bf00      	nop
 80148a4:	2000b2b0 	.word	0x2000b2b0
 80148a8:	40000034 	.word	0x40000034
 80148ac:	200087d8 	.word	0x200087d8
 80148b0:	200085f8 	.word	0x200085f8

080148b4 <fillLed>:

//ws2812
static void fillLed(u32 *buffer, u8 *color)
{
 80148b4:	b480      	push	{r7}
 80148b6:	b085      	sub	sp, #20
 80148b8:	af00      	add	r7, sp, #0
 80148ba:	6078      	str	r0, [r7, #4]
 80148bc:	6039      	str	r1, [r7, #0]
    int i;

    for(i=0; i<8; i++) // GREEN
 80148be:	2300      	movs	r3, #0
 80148c0:	60fb      	str	r3, [r7, #12]
 80148c2:	e015      	b.n	80148f0 <fillLed+0x3c>
	{
	    buffer[i] = ((color[1]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 80148c4:	683b      	ldr	r3, [r7, #0]
 80148c6:	3301      	adds	r3, #1
 80148c8:	781b      	ldrb	r3, [r3, #0]
 80148ca:	461a      	mov	r2, r3
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	fa02 f303 	lsl.w	r3, r2, r3
 80148d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d001      	beq.n	80148de <fillLed+0x2a>
 80148da:	2247      	movs	r2, #71	; 0x47
 80148dc:	e000      	b.n	80148e0 <fillLed+0x2c>
 80148de:	2221      	movs	r2, #33	; 0x21
 80148e0:	68fb      	ldr	r3, [r7, #12]
 80148e2:	009b      	lsls	r3, r3, #2
 80148e4:	6879      	ldr	r1, [r7, #4]
 80148e6:	440b      	add	r3, r1
 80148e8:	601a      	str	r2, [r3, #0]
    for(i=0; i<8; i++) // GREEN
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	3301      	adds	r3, #1
 80148ee:	60fb      	str	r3, [r7, #12]
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	2b07      	cmp	r3, #7
 80148f4:	dde6      	ble.n	80148c4 <fillLed+0x10>
	}
	for(i=0; i<8; i++) // RED
 80148f6:	2300      	movs	r3, #0
 80148f8:	60fb      	str	r3, [r7, #12]
 80148fa:	e015      	b.n	8014928 <fillLed+0x74>
	{
	    buffer[8+i] = ((color[0]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 80148fc:	683b      	ldr	r3, [r7, #0]
 80148fe:	781b      	ldrb	r3, [r3, #0]
 8014900:	461a      	mov	r2, r3
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	fa02 f303 	lsl.w	r3, r2, r3
 8014908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801490c:	2b00      	cmp	r3, #0
 801490e:	d001      	beq.n	8014914 <fillLed+0x60>
 8014910:	2247      	movs	r2, #71	; 0x47
 8014912:	e000      	b.n	8014916 <fillLed+0x62>
 8014914:	2221      	movs	r2, #33	; 0x21
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	3308      	adds	r3, #8
 801491a:	009b      	lsls	r3, r3, #2
 801491c:	6879      	ldr	r1, [r7, #4]
 801491e:	440b      	add	r3, r1
 8014920:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // RED
 8014922:	68fb      	ldr	r3, [r7, #12]
 8014924:	3301      	adds	r3, #1
 8014926:	60fb      	str	r3, [r7, #12]
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	2b07      	cmp	r3, #7
 801492c:	dde6      	ble.n	80148fc <fillLed+0x48>
	}
	for(i=0; i<8; i++) // BLUE
 801492e:	2300      	movs	r3, #0
 8014930:	60fb      	str	r3, [r7, #12]
 8014932:	e016      	b.n	8014962 <fillLed+0xae>
	{
	    buffer[16+i] = ((color[2]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 8014934:	683b      	ldr	r3, [r7, #0]
 8014936:	3302      	adds	r3, #2
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	461a      	mov	r2, r3
 801493c:	68fb      	ldr	r3, [r7, #12]
 801493e:	fa02 f303 	lsl.w	r3, r2, r3
 8014942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014946:	2b00      	cmp	r3, #0
 8014948:	d001      	beq.n	801494e <fillLed+0x9a>
 801494a:	2247      	movs	r2, #71	; 0x47
 801494c:	e000      	b.n	8014950 <fillLed+0x9c>
 801494e:	2221      	movs	r2, #33	; 0x21
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	3310      	adds	r3, #16
 8014954:	009b      	lsls	r3, r3, #2
 8014956:	6879      	ldr	r1, [r7, #4]
 8014958:	440b      	add	r3, r1
 801495a:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // BLUE
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	3301      	adds	r3, #1
 8014960:	60fb      	str	r3, [r7, #12]
 8014962:	68fb      	ldr	r3, [r7, #12]
 8014964:	2b07      	cmp	r3, #7
 8014966:	dde5      	ble.n	8014934 <fillLed+0x80>
	}
}
 8014968:	bf00      	nop
 801496a:	bf00      	nop
 801496c:	3714      	adds	r7, #20
 801496e:	46bd      	mov	sp, r7
 8014970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014974:	4770      	bx	lr
	...

08014978 <ws2812Send>:
static int total_led = 0;
static u8(*color_led)[3] = NULL;

//ws2812DMA
void ws2812Send(u8 (*color)[3], u16 len)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b082      	sub	sp, #8
 801497c:	af00      	add	r7, sp, #0
 801497e:	6078      	str	r0, [r7, #4]
 8014980:	460b      	mov	r3, r1
 8014982:	807b      	strh	r3, [r7, #2]
	if(len<1) return;
 8014984:	887b      	ldrh	r3, [r7, #2]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d042      	beq.n	8014a10 <ws2812Send+0x98>

	xSemaphoreTake(allLedDone, portMAX_DELAY);//
 801498a:	4b23      	ldr	r3, [pc, #140]	; (8014a18 <ws2812Send+0xa0>)
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	f04f 31ff 	mov.w	r1, #4294967295
 8014992:	4618      	mov	r0, r3
 8014994:	f7f5 fc6c 	bl	800a270 <xQueueSemaphoreTake>

	current_led = 0;
 8014998:	4b20      	ldr	r3, [pc, #128]	; (8014a1c <ws2812Send+0xa4>)
 801499a:	2200      	movs	r2, #0
 801499c:	601a      	str	r2, [r3, #0]
	total_led = len;
 801499e:	887b      	ldrh	r3, [r7, #2]
 80149a0:	4a1f      	ldr	r2, [pc, #124]	; (8014a20 <ws2812Send+0xa8>)
 80149a2:	6013      	str	r3, [r2, #0]
	color_led = color;
 80149a4:	4a1f      	ldr	r2, [pc, #124]	; (8014a24 <ws2812Send+0xac>)
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	6013      	str	r3, [r2, #0]
	
	fillLed(dmaBuffer0, color_led[current_led]);
 80149aa:	4b1e      	ldr	r3, [pc, #120]	; (8014a24 <ws2812Send+0xac>)
 80149ac:	681a      	ldr	r2, [r3, #0]
 80149ae:	4b1b      	ldr	r3, [pc, #108]	; (8014a1c <ws2812Send+0xa4>)
 80149b0:	681b      	ldr	r3, [r3, #0]
 80149b2:	4619      	mov	r1, r3
 80149b4:	460b      	mov	r3, r1
 80149b6:	005b      	lsls	r3, r3, #1
 80149b8:	440b      	add	r3, r1
 80149ba:	4413      	add	r3, r2
 80149bc:	4619      	mov	r1, r3
 80149be:	481a      	ldr	r0, [pc, #104]	; (8014a28 <ws2812Send+0xb0>)
 80149c0:	f7ff ff78 	bl	80148b4 <fillLed>
	current_led++;
 80149c4:	4b15      	ldr	r3, [pc, #84]	; (8014a1c <ws2812Send+0xa4>)
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	3301      	adds	r3, #1
 80149ca:	4a14      	ldr	r2, [pc, #80]	; (8014a1c <ws2812Send+0xa4>)
 80149cc:	6013      	str	r3, [r2, #0]
	fillLed(dmaBuffer1, color_led[current_led]);
 80149ce:	4b15      	ldr	r3, [pc, #84]	; (8014a24 <ws2812Send+0xac>)
 80149d0:	681a      	ldr	r2, [r3, #0]
 80149d2:	4b12      	ldr	r3, [pc, #72]	; (8014a1c <ws2812Send+0xa4>)
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	4619      	mov	r1, r3
 80149d8:	460b      	mov	r3, r1
 80149da:	005b      	lsls	r3, r3, #1
 80149dc:	440b      	add	r3, r1
 80149de:	4413      	add	r3, r2
 80149e0:	4619      	mov	r1, r3
 80149e2:	4812      	ldr	r0, [pc, #72]	; (8014a2c <ws2812Send+0xb4>)
 80149e4:	f7ff ff66 	bl	80148b4 <fillLed>
	current_led++;
 80149e8:	4b0c      	ldr	r3, [pc, #48]	; (8014a1c <ws2812Send+0xa4>)
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	3301      	adds	r3, #1
 80149ee:	4a0b      	ldr	r2, [pc, #44]	; (8014a1c <ws2812Send+0xa4>)
 80149f0:	6013      	str	r3, [r2, #0]
	
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 80149f2:	490d      	ldr	r1, [pc, #52]	; (8014a28 <ws2812Send+0xb0>)
 80149f4:	2318      	movs	r3, #24
 80149f6:	4a0e      	ldr	r2, [pc, #56]	; (8014a30 <ws2812Send+0xb8>)
 80149f8:	480e      	ldr	r0, [pc, #56]	; (8014a34 <ws2812Send+0xbc>)
 80149fa:	f7ee fe35 	bl	8003668 <HAL_DMA_Start>
	__HAL_TIM_ENABLE(&htim2);
 80149fe:	4b0e      	ldr	r3, [pc, #56]	; (8014a38 <ws2812Send+0xc0>)
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	681a      	ldr	r2, [r3, #0]
 8014a04:	4b0c      	ldr	r3, [pc, #48]	; (8014a38 <ws2812Send+0xc0>)
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	f042 0201 	orr.w	r2, r2, #1
 8014a0c:	601a      	str	r2, [r3, #0]
 8014a0e:	e000      	b.n	8014a12 <ws2812Send+0x9a>
	if(len<1) return;
 8014a10:	bf00      	nop
//	DMA_Cmd(DMA1_Stream5, ENABLE);	//DMA
//	TIM_Cmd(TIM2, ENABLE);			//
}
 8014a12:	3708      	adds	r7, #8
 8014a14:	46bd      	mov	sp, r7
 8014a16:	bd80      	pop	{r7, pc}
 8014a18:	200085f8 	.word	0x200085f8
 8014a1c:	200085fc 	.word	0x200085fc
 8014a20:	20008600 	.word	0x20008600
 8014a24:	20008604 	.word	0x20008604
 8014a28:	2000b2b0 	.word	0x2000b2b0
 8014a2c:	2000b250 	.word	0x2000b250
 8014a30:	40000034 	.word	0x40000034
 8014a34:	200087d8 	.word	0x200087d8
 8014a38:	20008c30 	.word	0x20008c30

08014a3c <DMA1_Stream5Callback>:

//DMA
void DMA1_Stream5Callback()
{
 8014a3c:	b580      	push	{r7, lr}
 8014a3e:	b082      	sub	sp, #8
 8014a40:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken;

	if (total_led == 0)
 8014a42:	4b7b      	ldr	r3, [pc, #492]	; (8014c30 <DMA1_Stream5Callback+0x1f4>)
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d11f      	bne.n	8014a8a <DMA1_Stream5Callback+0x4e>
	{
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 8014a4a:	4b7a      	ldr	r3, [pc, #488]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014a4c:	681b      	ldr	r3, [r3, #0]
 8014a4e:	681a      	ldr	r2, [r3, #0]
 8014a50:	4b78      	ldr	r3, [pc, #480]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	f022 0201 	bic.w	r2, r2, #1
 8014a58:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 8014a5a:	4b77      	ldr	r3, [pc, #476]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	6a1a      	ldr	r2, [r3, #32]
 8014a60:	f241 1311 	movw	r3, #4369	; 0x1111
 8014a64:	4013      	ands	r3, r2
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d10f      	bne.n	8014a8a <DMA1_Stream5Callback+0x4e>
 8014a6a:	4b73      	ldr	r3, [pc, #460]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	6a1a      	ldr	r2, [r3, #32]
 8014a70:	f240 4344 	movw	r3, #1092	; 0x444
 8014a74:	4013      	ands	r3, r2
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d107      	bne.n	8014a8a <DMA1_Stream5Callback+0x4e>
 8014a7a:	4b6f      	ldr	r3, [pc, #444]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	681a      	ldr	r2, [r3, #0]
 8014a80:	4b6d      	ldr	r3, [pc, #436]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014a82:	681b      	ldr	r3, [r3, #0]
 8014a84:	f022 0201 	bic.w	r2, r2, #1
 8014a88:	601a      	str	r2, [r3, #0]
	}

	//if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
	if(__HAL_DMA_GET_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5))
 8014a8a:	4b6a      	ldr	r3, [pc, #424]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	461a      	mov	r2, r3
 8014a90:	4b6a      	ldr	r3, [pc, #424]	; (8014c3c <DMA1_Stream5Callback+0x200>)
 8014a92:	429a      	cmp	r2, r3
 8014a94:	d909      	bls.n	8014aaa <DMA1_Stream5Callback+0x6e>
 8014a96:	4b6a      	ldr	r3, [pc, #424]	; (8014c40 <DMA1_Stream5Callback+0x204>)
 8014a98:	685b      	ldr	r3, [r3, #4]
 8014a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	bf14      	ite	ne
 8014aa2:	2301      	movne	r3, #1
 8014aa4:	2300      	moveq	r3, #0
 8014aa6:	b2db      	uxtb	r3, r3
 8014aa8:	e028      	b.n	8014afc <DMA1_Stream5Callback+0xc0>
 8014aaa:	4b62      	ldr	r3, [pc, #392]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	461a      	mov	r2, r3
 8014ab0:	4b64      	ldr	r3, [pc, #400]	; (8014c44 <DMA1_Stream5Callback+0x208>)
 8014ab2:	429a      	cmp	r2, r3
 8014ab4:	d909      	bls.n	8014aca <DMA1_Stream5Callback+0x8e>
 8014ab6:	4b62      	ldr	r3, [pc, #392]	; (8014c40 <DMA1_Stream5Callback+0x204>)
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	bf14      	ite	ne
 8014ac2:	2301      	movne	r3, #1
 8014ac4:	2300      	moveq	r3, #0
 8014ac6:	b2db      	uxtb	r3, r3
 8014ac8:	e018      	b.n	8014afc <DMA1_Stream5Callback+0xc0>
 8014aca:	4b5a      	ldr	r3, [pc, #360]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014acc:	681b      	ldr	r3, [r3, #0]
 8014ace:	461a      	mov	r2, r3
 8014ad0:	4b5d      	ldr	r3, [pc, #372]	; (8014c48 <DMA1_Stream5Callback+0x20c>)
 8014ad2:	429a      	cmp	r2, r3
 8014ad4:	d909      	bls.n	8014aea <DMA1_Stream5Callback+0xae>
 8014ad6:	4b5d      	ldr	r3, [pc, #372]	; (8014c4c <DMA1_Stream5Callback+0x210>)
 8014ad8:	685b      	ldr	r3, [r3, #4]
 8014ada:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	bf14      	ite	ne
 8014ae2:	2301      	movne	r3, #1
 8014ae4:	2300      	moveq	r3, #0
 8014ae6:	b2db      	uxtb	r3, r3
 8014ae8:	e008      	b.n	8014afc <DMA1_Stream5Callback+0xc0>
 8014aea:	4b58      	ldr	r3, [pc, #352]	; (8014c4c <DMA1_Stream5Callback+0x210>)
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	bf14      	ite	ne
 8014af6:	2301      	movne	r3, #1
 8014af8:	2300      	moveq	r3, #0
 8014afa:	b2db      	uxtb	r3, r3
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d061      	beq.n	8014bc4 <DMA1_Stream5Callback+0x188>
	{
		//DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
		__HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5);
 8014b00:	4b4c      	ldr	r3, [pc, #304]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014b02:	681b      	ldr	r3, [r3, #0]
 8014b04:	461a      	mov	r2, r3
 8014b06:	4b4d      	ldr	r3, [pc, #308]	; (8014c3c <DMA1_Stream5Callback+0x200>)
 8014b08:	429a      	cmp	r2, r3
 8014b0a:	d904      	bls.n	8014b16 <DMA1_Stream5Callback+0xda>
 8014b0c:	4b4c      	ldr	r3, [pc, #304]	; (8014c40 <DMA1_Stream5Callback+0x204>)
 8014b0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014b12:	60da      	str	r2, [r3, #12]
 8014b14:	e019      	b.n	8014b4a <DMA1_Stream5Callback+0x10e>
 8014b16:	4b47      	ldr	r3, [pc, #284]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	461a      	mov	r2, r3
 8014b1c:	4b49      	ldr	r3, [pc, #292]	; (8014c44 <DMA1_Stream5Callback+0x208>)
 8014b1e:	429a      	cmp	r2, r3
 8014b20:	d904      	bls.n	8014b2c <DMA1_Stream5Callback+0xf0>
 8014b22:	4a47      	ldr	r2, [pc, #284]	; (8014c40 <DMA1_Stream5Callback+0x204>)
 8014b24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014b28:	6093      	str	r3, [r2, #8]
 8014b2a:	e00e      	b.n	8014b4a <DMA1_Stream5Callback+0x10e>
 8014b2c:	4b41      	ldr	r3, [pc, #260]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	461a      	mov	r2, r3
 8014b32:	4b45      	ldr	r3, [pc, #276]	; (8014c48 <DMA1_Stream5Callback+0x20c>)
 8014b34:	429a      	cmp	r2, r3
 8014b36:	d904      	bls.n	8014b42 <DMA1_Stream5Callback+0x106>
 8014b38:	4a44      	ldr	r2, [pc, #272]	; (8014c4c <DMA1_Stream5Callback+0x210>)
 8014b3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014b3e:	60d3      	str	r3, [r2, #12]
 8014b40:	e003      	b.n	8014b4a <DMA1_Stream5Callback+0x10e>
 8014b42:	4a42      	ldr	r2, [pc, #264]	; (8014c4c <DMA1_Stream5Callback+0x210>)
 8014b44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014b48:	6093      	str	r3, [r2, #8]
		//if(DMA_GetCurrentMemoryTarget(DMA1_Stream5) == DMA_Memory_0)//DMA0
		if(hdma_tim2_ch1.Instance->NDTR == MEMORY0)//DMA0
 8014b4a:	4b3a      	ldr	r3, [pc, #232]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	685b      	ldr	r3, [r3, #4]
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d119      	bne.n	8014b88 <DMA1_Stream5Callback+0x14c>
		{
			if (current_led<total_led)
 8014b54:	4b3e      	ldr	r3, [pc, #248]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014b56:	681a      	ldr	r2, [r3, #0]
 8014b58:	4b35      	ldr	r3, [pc, #212]	; (8014c30 <DMA1_Stream5Callback+0x1f4>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	429a      	cmp	r2, r3
 8014b5e:	da0d      	bge.n	8014b7c <DMA1_Stream5Callback+0x140>
				fillLed(dmaBuffer1, color_led[current_led]);
 8014b60:	4b3c      	ldr	r3, [pc, #240]	; (8014c54 <DMA1_Stream5Callback+0x218>)
 8014b62:	681a      	ldr	r2, [r3, #0]
 8014b64:	4b3a      	ldr	r3, [pc, #232]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	4619      	mov	r1, r3
 8014b6a:	460b      	mov	r3, r1
 8014b6c:	005b      	lsls	r3, r3, #1
 8014b6e:	440b      	add	r3, r1
 8014b70:	4413      	add	r3, r2
 8014b72:	4619      	mov	r1, r3
 8014b74:	4838      	ldr	r0, [pc, #224]	; (8014c58 <DMA1_Stream5Callback+0x21c>)
 8014b76:	f7ff fe9d 	bl	80148b4 <fillLed>
 8014b7a:	e01e      	b.n	8014bba <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer1, 0, sizeof(dmaBuffer1));
 8014b7c:	2260      	movs	r2, #96	; 0x60
 8014b7e:	2100      	movs	r1, #0
 8014b80:	4835      	ldr	r0, [pc, #212]	; (8014c58 <DMA1_Stream5Callback+0x21c>)
 8014b82:	f005 f8a9 	bl	8019cd8 <memset>
 8014b86:	e018      	b.n	8014bba <DMA1_Stream5Callback+0x17e>
		}
		else//DMA1
		{
			if (current_led<total_led)
 8014b88:	4b31      	ldr	r3, [pc, #196]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014b8a:	681a      	ldr	r2, [r3, #0]
 8014b8c:	4b28      	ldr	r3, [pc, #160]	; (8014c30 <DMA1_Stream5Callback+0x1f4>)
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	429a      	cmp	r2, r3
 8014b92:	da0d      	bge.n	8014bb0 <DMA1_Stream5Callback+0x174>
				fillLed(dmaBuffer0, color_led[current_led]);
 8014b94:	4b2f      	ldr	r3, [pc, #188]	; (8014c54 <DMA1_Stream5Callback+0x218>)
 8014b96:	681a      	ldr	r2, [r3, #0]
 8014b98:	4b2d      	ldr	r3, [pc, #180]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014b9a:	681b      	ldr	r3, [r3, #0]
 8014b9c:	4619      	mov	r1, r3
 8014b9e:	460b      	mov	r3, r1
 8014ba0:	005b      	lsls	r3, r3, #1
 8014ba2:	440b      	add	r3, r1
 8014ba4:	4413      	add	r3, r2
 8014ba6:	4619      	mov	r1, r3
 8014ba8:	482c      	ldr	r0, [pc, #176]	; (8014c5c <DMA1_Stream5Callback+0x220>)
 8014baa:	f7ff fe83 	bl	80148b4 <fillLed>
 8014bae:	e004      	b.n	8014bba <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer0, 0, sizeof(dmaBuffer0));
 8014bb0:	2260      	movs	r2, #96	; 0x60
 8014bb2:	2100      	movs	r1, #0
 8014bb4:	4829      	ldr	r0, [pc, #164]	; (8014c5c <DMA1_Stream5Callback+0x220>)
 8014bb6:	f005 f88f 	bl	8019cd8 <memset>
		}
		current_led++;
 8014bba:	4b25      	ldr	r3, [pc, #148]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	3301      	adds	r3, #1
 8014bc0:	4a23      	ldr	r2, [pc, #140]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014bc2:	6013      	str	r3, [r2, #0]
	}

	if (current_led >= total_led+2) //2LED60us
 8014bc4:	4b1a      	ldr	r3, [pc, #104]	; (8014c30 <DMA1_Stream5Callback+0x1f4>)
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	1c5a      	adds	r2, r3, #1
 8014bca:	4b21      	ldr	r3, [pc, #132]	; (8014c50 <DMA1_Stream5Callback+0x214>)
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	429a      	cmp	r2, r3
 8014bd0:	da29      	bge.n	8014c26 <DMA1_Stream5Callback+0x1ea>
	{
		xSemaphoreGiveFromISR(allLedDone, &xHigherPriorityTaskWoken);
 8014bd2:	4b23      	ldr	r3, [pc, #140]	; (8014c60 <DMA1_Stream5Callback+0x224>)
 8014bd4:	681b      	ldr	r3, [r3, #0]
 8014bd6:	1d3a      	adds	r2, r7, #4
 8014bd8:	4611      	mov	r1, r2
 8014bda:	4618      	mov	r0, r3
 8014bdc:	f7f5 f9db 	bl	8009f96 <xQueueGiveFromISR>
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 8014be0:	4b14      	ldr	r3, [pc, #80]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	681a      	ldr	r2, [r3, #0]
 8014be6:	4b13      	ldr	r3, [pc, #76]	; (8014c34 <DMA1_Stream5Callback+0x1f8>)
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	f022 0201 	bic.w	r2, r2, #1
 8014bee:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 8014bf0:	4b11      	ldr	r3, [pc, #68]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	6a1a      	ldr	r2, [r3, #32]
 8014bf6:	f241 1311 	movw	r3, #4369	; 0x1111
 8014bfa:	4013      	ands	r3, r2
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d10f      	bne.n	8014c20 <DMA1_Stream5Callback+0x1e4>
 8014c00:	4b0d      	ldr	r3, [pc, #52]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	6a1a      	ldr	r2, [r3, #32]
 8014c06:	f240 4344 	movw	r3, #1092	; 0x444
 8014c0a:	4013      	ands	r3, r2
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d107      	bne.n	8014c20 <DMA1_Stream5Callback+0x1e4>
 8014c10:	4b09      	ldr	r3, [pc, #36]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	681a      	ldr	r2, [r3, #0]
 8014c16:	4b08      	ldr	r3, [pc, #32]	; (8014c38 <DMA1_Stream5Callback+0x1fc>)
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	f022 0201 	bic.w	r2, r2, #1
 8014c1e:	601a      	str	r2, [r3, #0]
		total_led = 0;
 8014c20:	4b03      	ldr	r3, [pc, #12]	; (8014c30 <DMA1_Stream5Callback+0x1f4>)
 8014c22:	2200      	movs	r2, #0
 8014c24:	601a      	str	r2, [r3, #0]
	}
}
 8014c26:	bf00      	nop
 8014c28:	3708      	adds	r7, #8
 8014c2a:	46bd      	mov	sp, r7
 8014c2c:	bd80      	pop	{r7, pc}
 8014c2e:	bf00      	nop
 8014c30:	20008600 	.word	0x20008600
 8014c34:	200087d8 	.word	0x200087d8
 8014c38:	20008c30 	.word	0x20008c30
 8014c3c:	40026458 	.word	0x40026458
 8014c40:	40026400 	.word	0x40026400
 8014c44:	400260b8 	.word	0x400260b8
 8014c48:	40026058 	.word	0x40026058
 8014c4c:	40026000 	.word	0x40026000
 8014c50:	200085fc 	.word	0x200085fc
 8014c54:	20008604 	.word	0x20008604
 8014c58:	2000b250 	.word	0x2000b250
 8014c5c:	2000b2b0 	.word	0x2000b2b0
 8014c60:	200085f8 	.word	0x200085f8

08014c64 <rcCommandToRate>:
};	


//
static float rcCommandToRate(int16_t stick, float rate)
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	b082      	sub	sp, #8
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	4603      	mov	r3, r0
 8014c6c:	ed87 0a00 	vstr	s0, [r7]
 8014c70:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -rate, rate);
 8014c72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014c76:	ee07 3a90 	vmov	s15, r3
 8014c7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014c7e:	edd7 7a00 	vldr	s15, [r7]
 8014c82:	eef1 7a67 	vneg.f32	s15, s15
 8014c86:	ed97 2a00 	vldr	s4, [r7]
 8014c8a:	eef0 1a67 	vmov.f32	s3, s15
 8014c8e:	ed9f 1a07 	vldr	s2, [pc, #28]	; 8014cac <rcCommandToRate+0x48>
 8014c92:	eddf 0a07 	vldr	s1, [pc, #28]	; 8014cb0 <rcCommandToRate+0x4c>
 8014c96:	eeb0 0a47 	vmov.f32	s0, s14
 8014c9a:	f7fb fec3 	bl	8010a24 <scaleRangef>
 8014c9e:	eef0 7a40 	vmov.f32	s15, s0
}
 8014ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8014ca6:	3708      	adds	r7, #8
 8014ca8:	46bd      	mov	sp, r7
 8014caa:	bd80      	pop	{r7, pc}
 8014cac:	43fa0000 	.word	0x43fa0000
 8014cb0:	c3fa0000 	.word	0xc3fa0000

08014cb4 <rcCommandToAngle>:

//
static float rcCommandToAngle(int16_t stick, float maxInclination)
{
 8014cb4:	b580      	push	{r7, lr}
 8014cb6:	b082      	sub	sp, #8
 8014cb8:	af00      	add	r7, sp, #0
 8014cba:	4603      	mov	r3, r0
 8014cbc:	ed87 0a00 	vstr	s0, [r7]
 8014cc0:	80fb      	strh	r3, [r7, #6]
    stick = constrain(stick, -500, 500);
 8014cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014cc6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8014cca:	4911      	ldr	r1, [pc, #68]	; (8014d10 <rcCommandToAngle+0x5c>)
 8014ccc:	4618      	mov	r0, r3
 8014cce:	f7fb fdb4 	bl	801083a <constrain>
 8014cd2:	4603      	mov	r3, r0
 8014cd4:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -maxInclination, maxInclination);
 8014cd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014cda:	ee07 3a90 	vmov	s15, r3
 8014cde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014ce2:	edd7 7a00 	vldr	s15, [r7]
 8014ce6:	eef1 7a67 	vneg.f32	s15, s15
 8014cea:	ed97 2a00 	vldr	s4, [r7]
 8014cee:	eef0 1a67 	vmov.f32	s3, s15
 8014cf2:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8014d14 <rcCommandToAngle+0x60>
 8014cf6:	eddf 0a08 	vldr	s1, [pc, #32]	; 8014d18 <rcCommandToAngle+0x64>
 8014cfa:	eeb0 0a47 	vmov.f32	s0, s14
 8014cfe:	f7fb fe91 	bl	8010a24 <scaleRangef>
 8014d02:	eef0 7a40 	vmov.f32	s15, s0
}
 8014d06:	eeb0 0a67 	vmov.f32	s0, s15
 8014d0a:	3708      	adds	r7, #8
 8014d0c:	46bd      	mov	sp, r7
 8014d0e:	bd80      	pop	{r7, pc}
 8014d10:	fffffe0c 	.word	0xfffffe0c
 8014d14:	43fa0000 	.word	0x43fa0000
 8014d18:	c3fa0000 	.word	0xc3fa0000

08014d1c <getAxisRcCommand>:

//
static int16_t getAxisRcCommand(int16_t rawData, int16_t deadband)
{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b084      	sub	sp, #16
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	4603      	mov	r3, r0
 8014d24:	460a      	mov	r2, r1
 8014d26:	80fb      	strh	r3, [r7, #6]
 8014d28:	4613      	mov	r3, r2
 8014d2a:	80bb      	strh	r3, [r7, #4]
    int16_t stickDeflection;

    stickDeflection = constrain(rawData - RC_MID, -500, 500);
 8014d2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014d30:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8014d34:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8014d38:	490a      	ldr	r1, [pc, #40]	; (8014d64 <getAxisRcCommand+0x48>)
 8014d3a:	4618      	mov	r0, r3
 8014d3c:	f7fb fd7d 	bl	801083a <constrain>
 8014d40:	4603      	mov	r3, r0
 8014d42:	81fb      	strh	r3, [r7, #14]
    stickDeflection = applyDeadband(stickDeflection, deadband);
 8014d44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014d48:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8014d4c:	4611      	mov	r1, r2
 8014d4e:	4618      	mov	r0, r3
 8014d50:	f7fb fd4e 	bl	80107f0 <applyDeadband>
 8014d54:	4603      	mov	r3, r0
 8014d56:	81fb      	strh	r3, [r7, #14]
    return stickDeflection;
 8014d58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	3710      	adds	r7, #16
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}
 8014d64:	fffffe0c 	.word	0xfffffe0c

08014d68 <resetSetpointMode>:

//
static void resetSetpointMode(setpoint_t *setpoint)
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b083      	sub	sp, #12
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
	setpoint->mode.roll = modeDisable;
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	2200      	movs	r2, #0
 8014d74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	setpoint->mode.pitch = modeDisable;
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	setpoint->mode.yaw = modeDisable;
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	2200      	movs	r2, #0
 8014d84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	
	setpoint->mode.x = modeDisable;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	2200      	movs	r2, #0
 8014d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	setpoint->mode.y = modeDisable;
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	2200      	movs	r2, #0
 8014d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	setpoint->mode.z = modeDisable;
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
}
 8014da0:	bf00      	nop
 8014da2:	370c      	adds	r7, #12
 8014da4:	46bd      	mov	sp, r7
 8014da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014daa:	4770      	bx	lr

08014dac <setupAltitudeHold>:

//
static void setupAltitudeHold(const state_t *state, setpoint_t *setpoint)
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	b084      	sub	sp, #16
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
 8014db4:	6039      	str	r1, [r7, #0]
	throttleStatus_e throttleStatus = calculateThrottleStatus();//
 8014db6:	f000 fe01 	bl	80159bc <calculateThrottleStatus>
 8014dba:	4603      	mov	r3, r0
 8014dbc:	73fb      	strb	r3, [r7, #15]

	if (throttleStatus == THROTTLE_LOW) //1500
 8014dbe:	7bfb      	ldrb	r3, [r7, #15]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d108      	bne.n	8014dd6 <setupAltitudeHold+0x2a>
	{
		altHoldThrottleBase = 1500;
 8014dc4:	4b0e      	ldr	r3, [pc, #56]	; (8014e00 <setupAltitudeHold+0x54>)
 8014dc6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8014dca:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(-400);//Z-400
 8014dcc:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014e04 <setupAltitudeHold+0x58>
 8014dd0:	f003 f934 	bl	801803c <stateControlSetVelocityZPIDIntegration>
 8014dd4:	e009      	b.n	8014dea <setupAltitudeHold+0x3e>
	}
	else
	{
		altHoldThrottleBase = rcCommand[THROTTLE];
 8014dd6:	4b0c      	ldr	r3, [pc, #48]	; (8014e08 <setupAltitudeHold+0x5c>)
 8014dd8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014ddc:	b29a      	uxth	r2, r3
 8014dde:	4b08      	ldr	r3, [pc, #32]	; (8014e00 <setupAltitudeHold+0x54>)
 8014de0:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(0);//Z
 8014de2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8014e0c <setupAltitudeHold+0x60>
 8014de6:	f003 f929 	bl	801803c <stateControlSetVelocityZPIDIntegration>
	}

	posEstimatorReset();//
 8014dea:	f002 fad1 	bl	8017390 <posEstimatorReset>

	setpoint->position.z = state->position.z;//
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	69da      	ldr	r2, [r3, #28]
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8014df6:	bf00      	nop
 8014df8:	3710      	adds	r7, #16
 8014dfa:	46bd      	mov	sp, r7
 8014dfc:	bd80      	pop	{r7, pc}
 8014dfe:	bf00      	nop
 8014e00:	20000168 	.word	0x20000168
 8014e04:	c3c80000 	.word	0xc3c80000
 8014e08:	2000b310 	.word	0x2000b310
 8014e0c:	00000000 	.word	0x00000000

08014e10 <commanderGetSetpoint>:

//
void commanderGetSetpoint(const state_t *state, setpoint_t *setpoint)
{
 8014e10:	b580      	push	{r7, lr}
 8014e12:	b086      	sub	sp, #24
 8014e14:	af00      	add	r7, sp, #0
 8014e16:	6078      	str	r0, [r7, #4]
 8014e18:	6039      	str	r1, [r7, #0]
	if (autoLandState.autoLandActive != true)//
 8014e1a:	4bba      	ldr	r3, [pc, #744]	; (8015104 <commanderGetSetpoint+0x2f4>)
 8014e1c:	781b      	ldrb	r3, [r3, #0]
 8014e1e:	f083 0301 	eor.w	r3, r3, #1
 8014e22:	b2db      	uxtb	r3, r3
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d031      	beq.n	8014e8c <commanderGetSetpoint+0x7c>
	{
		rcCommand[ROLL] = getAxisRcCommand(rcData[ROLL], DEAD_BAND);
 8014e28:	4bb7      	ldr	r3, [pc, #732]	; (8015108 <commanderGetSetpoint+0x2f8>)
 8014e2a:	881b      	ldrh	r3, [r3, #0]
 8014e2c:	b21b      	sxth	r3, r3
 8014e2e:	2105      	movs	r1, #5
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7ff ff73 	bl	8014d1c <getAxisRcCommand>
 8014e36:	4603      	mov	r3, r0
 8014e38:	461a      	mov	r2, r3
 8014e3a:	4bb4      	ldr	r3, [pc, #720]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e3c:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = getAxisRcCommand(rcData[PITCH], DEAD_BAND);
 8014e3e:	4bb2      	ldr	r3, [pc, #712]	; (8015108 <commanderGetSetpoint+0x2f8>)
 8014e40:	885b      	ldrh	r3, [r3, #2]
 8014e42:	b21b      	sxth	r3, r3
 8014e44:	2105      	movs	r1, #5
 8014e46:	4618      	mov	r0, r3
 8014e48:	f7ff ff68 	bl	8014d1c <getAxisRcCommand>
 8014e4c:	4603      	mov	r3, r0
 8014e4e:	461a      	mov	r2, r3
 8014e50:	4bae      	ldr	r3, [pc, #696]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e52:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = -getAxisRcCommand(rcData[YAW], DEAD_BAND_YAW);//Z
 8014e54:	4bac      	ldr	r3, [pc, #688]	; (8015108 <commanderGetSetpoint+0x2f8>)
 8014e56:	88db      	ldrh	r3, [r3, #6]
 8014e58:	b21b      	sxth	r3, r3
 8014e5a:	210a      	movs	r1, #10
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	f7ff ff5d 	bl	8014d1c <getAxisRcCommand>
 8014e62:	4603      	mov	r3, r0
 8014e64:	b29b      	uxth	r3, r3
 8014e66:	425b      	negs	r3, r3
 8014e68:	b29b      	uxth	r3, r3
 8014e6a:	b21a      	sxth	r2, r3
 8014e6c:	4ba7      	ldr	r3, [pc, #668]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e6e:	80da      	strh	r2, [r3, #6]
		rcCommand[THROTTLE] = constrain(rcData[THROTTLE], RC_MIN, RC_MAX);
 8014e70:	4ba5      	ldr	r3, [pc, #660]	; (8015108 <commanderGetSetpoint+0x2f8>)
 8014e72:	889b      	ldrh	r3, [r3, #4]
 8014e74:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8014e78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014e7c:	4618      	mov	r0, r3
 8014e7e:	f7fb fcdc 	bl	801083a <constrain>
 8014e82:	4603      	mov	r3, r0
 8014e84:	b21a      	sxth	r2, r3
 8014e86:	4ba1      	ldr	r3, [pc, #644]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e88:	809a      	strh	r2, [r3, #4]
 8014e8a:	e02c      	b.n	8014ee6 <commanderGetSetpoint+0xd6>
	}
	else//
	{
		ENABLE_FLIGHT_MODE(ANGLE_MODE);//
 8014e8c:	2001      	movs	r0, #1
 8014e8e:	f000 fda7 	bl	80159e0 <enableFlightMode>
		rcCommand[ROLL] = 0;
 8014e92:	4b9e      	ldr	r3, [pc, #632]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e94:	2200      	movs	r2, #0
 8014e96:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = 0;
 8014e98:	4b9c      	ldr	r3, [pc, #624]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014e9a:	2200      	movs	r2, #0
 8014e9c:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = 0;
 8014e9e:	4b9b      	ldr	r3, [pc, #620]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014ea0:	2200      	movs	r2, #0
 8014ea2:	80da      	strh	r2, [r3, #6]
		if ((state->acc.z > 800.f) || (getSysTickCnt() - autoLandState.autoLandTime > 20000))//Z800cm/ss20
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8014eaa:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8015110 <commanderGetSetpoint+0x300>
 8014eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014eb6:	dc09      	bgt.n	8014ecc <commanderGetSetpoint+0xbc>
 8014eb8:	f7ed fb24 	bl	8002504 <getSysTickCnt>
 8014ebc:	4602      	mov	r2, r0
 8014ebe:	4b91      	ldr	r3, [pc, #580]	; (8015104 <commanderGetSetpoint+0x2f4>)
 8014ec0:	685b      	ldr	r3, [r3, #4]
 8014ec2:	1ad3      	subs	r3, r2, r3
 8014ec4:	f644 6220 	movw	r2, #20000	; 0x4e20
 8014ec8:	4293      	cmp	r3, r2
 8014eca:	d905      	bls.n	8014ed8 <commanderGetSetpoint+0xc8>
		{
			rcCommand[THROTTLE] = 0;
 8014ecc:	4b8f      	ldr	r3, [pc, #572]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014ece:	2200      	movs	r2, #0
 8014ed0:	809a      	strh	r2, [r3, #4]
			mwDisarm();
 8014ed2:	f000 fe8b 	bl	8015bec <mwDisarm>
 8014ed6:	e003      	b.n	8014ee0 <commanderGetSetpoint+0xd0>
		}
		else
		{
			rcCommand[THROTTLE] = LAND_THROTTLE;//
 8014ed8:	4b8c      	ldr	r3, [pc, #560]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014eda:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8014ede:	809a      	strh	r2, [r3, #4]
		}
		beeper(BEEPER_RX_LOST_LANDING);//
 8014ee0:	2004      	movs	r0, #4
 8014ee2:	f7fe fb29 	bl	8013538 <beeper>
	}
	
	//MINCHECKyaw
	//
	if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8014ee6:	4b89      	ldr	r3, [pc, #548]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014ee8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014eec:	f240 424c 	movw	r2, #1100	; 0x44c
 8014ef0:	4293      	cmp	r3, r2
 8014ef2:	dc02      	bgt.n	8014efa <commanderGetSetpoint+0xea>
	{
		rcCommand[YAW] = 0;
 8014ef4:	4b85      	ldr	r3, [pc, #532]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	80da      	strh	r2, [r3, #6]
	}
	
	if(FLIGHT_MODE(HEADFREE_MODE))//
 8014efa:	4b86      	ldr	r3, [pc, #536]	; (8015114 <commanderGetSetpoint+0x304>)
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	f003 0304 	and.w	r3, r3, #4
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	d059      	beq.n	8014fba <commanderGetSetpoint+0x1aa>
	{
		float yawRad = degreesToRadians(-state->attitude.yaw);
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	edd3 7a03 	vldr	s15, [r3, #12]
 8014f0c:	eef1 7a67 	vneg.f32	s15, s15
 8014f10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f14:	ee17 3a90 	vmov	r3, s15
 8014f18:	b21b      	sxth	r3, r3
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	f7fb fd6a 	bl	80109f4 <degreesToRadians>
 8014f20:	ed87 0a05 	vstr	s0, [r7, #20]
		float cosy = cosf(yawRad);
 8014f24:	ed97 0a05 	vldr	s0, [r7, #20]
 8014f28:	f007 fc2e 	bl	801c788 <cosf>
 8014f2c:	ed87 0a04 	vstr	s0, [r7, #16]
		float siny = sinf(yawRad);
 8014f30:	ed97 0a05 	vldr	s0, [r7, #20]
 8014f34:	f007 fca8 	bl	801c888 <sinf>
 8014f38:	ed87 0a03 	vstr	s0, [r7, #12]
		int16_t rcCommand_PITCH = rcCommand[PITCH]*cosy + rcCommand[ROLL]*siny;
 8014f3c:	4b73      	ldr	r3, [pc, #460]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014f3e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014f42:	ee07 3a90 	vmov	s15, r3
 8014f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014f4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8014f4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014f52:	4b6e      	ldr	r3, [pc, #440]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014f58:	ee07 3a90 	vmov	s15, r3
 8014f5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014f60:	edd7 7a03 	vldr	s15, [r7, #12]
 8014f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014f6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f70:	ee17 3a90 	vmov	r3, s15
 8014f74:	817b      	strh	r3, [r7, #10]
		rcCommand[ROLL] = rcCommand[ROLL]*cosy - rcCommand[PITCH]*siny;
 8014f76:	4b65      	ldr	r3, [pc, #404]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014f78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014f7c:	ee07 3a90 	vmov	s15, r3
 8014f80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014f84:	edd7 7a04 	vldr	s15, [r7, #16]
 8014f88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014f8c:	4b5f      	ldr	r3, [pc, #380]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014f8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014f92:	ee07 3a90 	vmov	s15, r3
 8014f96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8014f9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014fa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014faa:	ee17 3a90 	vmov	r3, s15
 8014fae:	b21a      	sxth	r2, r3
 8014fb0:	4b56      	ldr	r3, [pc, #344]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014fb2:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = rcCommand_PITCH;
 8014fb4:	4a55      	ldr	r2, [pc, #340]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014fb6:	897b      	ldrh	r3, [r7, #10]
 8014fb8:	8053      	strh	r3, [r2, #2]
	}

	resetSetpointMode(setpoint);//
 8014fba:	6838      	ldr	r0, [r7, #0]
 8014fbc:	f7ff fed4 	bl	8014d68 <resetSetpointMode>
	
	//
	if (FLIGHT_MODE(ACRO_MODE))
 8014fc0:	4b54      	ldr	r3, [pc, #336]	; (8015114 <commanderGetSetpoint+0x304>)
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	f003 0302 	and.w	r3, r3, #2
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d033      	beq.n	8015034 <commanderGetSetpoint+0x224>
	{
		setpoint->mode.roll = modeVelocity;
 8014fcc:	683b      	ldr	r3, [r7, #0]
 8014fce:	2202      	movs	r2, #2
 8014fd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		setpoint->mode.pitch = modeVelocity;
 8014fd4:	683b      	ldr	r3, [r7, #0]
 8014fd6:	2202      	movs	r2, #2
 8014fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		setpoint->mode.yaw = modeVelocity;
 8014fdc:	683b      	ldr	r3, [r7, #0]
 8014fde:	2202      	movs	r2, #2
 8014fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitudeRate.roll = rcCommandToRate(rcCommand[ROLL], MAX_RATE_ROLL);
 8014fe4:	4b49      	ldr	r3, [pc, #292]	; (801510c <commanderGetSetpoint+0x2fc>)
 8014fe6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014fea:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8015118 <commanderGetSetpoint+0x308>
 8014fee:	4618      	mov	r0, r3
 8014ff0:	f7ff fe38 	bl	8014c64 <rcCommandToRate>
 8014ff4:	eef0 7a40 	vmov.f32	s15, s0
 8014ff8:	683b      	ldr	r3, [r7, #0]
 8014ffa:	edc3 7a05 	vstr	s15, [r3, #20]
		setpoint->attitudeRate.pitch = rcCommandToRate(rcCommand[PITCH], MAX_RATE_PITCH);
 8014ffe:	4b43      	ldr	r3, [pc, #268]	; (801510c <commanderGetSetpoint+0x2fc>)
 8015000:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8015004:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8015118 <commanderGetSetpoint+0x308>
 8015008:	4618      	mov	r0, r3
 801500a:	f7ff fe2b 	bl	8014c64 <rcCommandToRate>
 801500e:	eef0 7a40 	vmov.f32	s15, s0
 8015012:	683b      	ldr	r3, [r7, #0]
 8015014:	edc3 7a06 	vstr	s15, [r3, #24]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 8015018:	4b3c      	ldr	r3, [pc, #240]	; (801510c <commanderGetSetpoint+0x2fc>)
 801501a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 801501e:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8015118 <commanderGetSetpoint+0x308>
 8015022:	4618      	mov	r0, r3
 8015024:	f7ff fe1e 	bl	8014c64 <rcCommandToRate>
 8015028:	eef0 7a40 	vmov.f32	s15, s0
 801502c:	683b      	ldr	r3, [r7, #0]
 801502e:	edc3 7a07 	vstr	s15, [r3, #28]
 8015032:	e030      	b.n	8015096 <commanderGetSetpoint+0x286>
	}
	else if (FLIGHT_MODE(ANGLE_MODE))
 8015034:	4b37      	ldr	r3, [pc, #220]	; (8015114 <commanderGetSetpoint+0x304>)
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	f003 0301 	and.w	r3, r3, #1
 801503c:	2b00      	cmp	r3, #0
 801503e:	d02a      	beq.n	8015096 <commanderGetSetpoint+0x286>
	{
		setpoint->mode.yaw = modeVelocity;
 8015040:	683b      	ldr	r3, [r7, #0]
 8015042:	2202      	movs	r2, #2
 8015044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitude.roll = rcCommandToAngle(rcCommand[ROLL], MAX_ANGLE_ROLL);
 8015048:	4b30      	ldr	r3, [pc, #192]	; (801510c <commanderGetSetpoint+0x2fc>)
 801504a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801504e:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8015052:	4618      	mov	r0, r3
 8015054:	f7ff fe2e 	bl	8014cb4 <rcCommandToAngle>
 8015058:	eef0 7a40 	vmov.f32	s15, s0
 801505c:	683b      	ldr	r3, [r7, #0]
 801505e:	edc3 7a01 	vstr	s15, [r3, #4]
		setpoint->attitude.pitch = rcCommandToAngle(rcCommand[PITCH], MAX_ANGLE_PITCH);
 8015062:	4b2a      	ldr	r3, [pc, #168]	; (801510c <commanderGetSetpoint+0x2fc>)
 8015064:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8015068:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 801506c:	4618      	mov	r0, r3
 801506e:	f7ff fe21 	bl	8014cb4 <rcCommandToAngle>
 8015072:	eef0 7a40 	vmov.f32	s15, s0
 8015076:	683b      	ldr	r3, [r7, #0]
 8015078:	edc3 7a02 	vstr	s15, [r3, #8]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 801507c:	4b23      	ldr	r3, [pc, #140]	; (801510c <commanderGetSetpoint+0x2fc>)
 801507e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8015082:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8015118 <commanderGetSetpoint+0x308>
 8015086:	4618      	mov	r0, r3
 8015088:	f7ff fdec 	bl	8014c64 <rcCommandToRate>
 801508c:	eef0 7a40 	vmov.f32	s15, s0
 8015090:	683b      	ldr	r3, [r7, #0]
 8015092:	edc3 7a07 	vstr	s15, [r3, #28]
	}

	//
	if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8015096:	4b1f      	ldr	r3, [pc, #124]	; (8015114 <commanderGetSetpoint+0x304>)
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	f003 0308 	and.w	r3, r3, #8
 801509e:	2b00      	cmp	r3, #0
 80150a0:	f000 8086 	beq.w	80151b0 <commanderGetSetpoint+0x3a0>
	{
		static bool isAdjustAlttitude = false;
		
		//
		if (setupAltitudeHoldFlag == false)
 80150a4:	4b1d      	ldr	r3, [pc, #116]	; (801511c <commanderGetSetpoint+0x30c>)
 80150a6:	781b      	ldrb	r3, [r3, #0]
 80150a8:	f083 0301 	eor.w	r3, r3, #1
 80150ac:	b2db      	uxtb	r3, r3
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d006      	beq.n	80150c0 <commanderGetSetpoint+0x2b0>
		{
			setupAltitudeHold(state, setpoint);
 80150b2:	6839      	ldr	r1, [r7, #0]
 80150b4:	6878      	ldr	r0, [r7, #4]
 80150b6:	f7ff fe79 	bl	8014dac <setupAltitudeHold>
			setupAltitudeHoldFlag = true;
 80150ba:	4b18      	ldr	r3, [pc, #96]	; (801511c <commanderGetSetpoint+0x30c>)
 80150bc:	2201      	movs	r2, #1
 80150be:	701a      	strb	r2, [r3, #0]
		}
		
		//
		int16_t rcThrottleAdjustment = applyDeadband(rcCommand[THROTTLE] - altHoldThrottleBase, ALT_HOLD_DEADBAND);
 80150c0:	4b12      	ldr	r3, [pc, #72]	; (801510c <commanderGetSetpoint+0x2fc>)
 80150c2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80150c6:	461a      	mov	r2, r3
 80150c8:	4b15      	ldr	r3, [pc, #84]	; (8015120 <commanderGetSetpoint+0x310>)
 80150ca:	881b      	ldrh	r3, [r3, #0]
 80150cc:	1ad3      	subs	r3, r2, r3
 80150ce:	2132      	movs	r1, #50	; 0x32
 80150d0:	4618      	mov	r0, r3
 80150d2:	f7fb fb8d 	bl	80107f0 <applyDeadband>
 80150d6:	4603      	mov	r3, r0
 80150d8:	813b      	strh	r3, [r7, #8]
		if (rcThrottleAdjustment == 0 && isAdjustAlttitude == true)
 80150da:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d124      	bne.n	801512c <commanderGetSetpoint+0x31c>
 80150e2:	4b10      	ldr	r3, [pc, #64]	; (8015124 <commanderGetSetpoint+0x314>)
 80150e4:	781b      	ldrb	r3, [r3, #0]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d020      	beq.n	801512c <commanderGetSetpoint+0x31c>
		{
			setpoint->mode.z = modeAbs;
 80150ea:	683b      	ldr	r3, [r7, #0]
 80150ec:	2201      	movs	r2, #1
 80150ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->position.z = state->position.z;
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	69da      	ldr	r2, [r3, #28]
 80150f6:	683b      	ldr	r3, [r7, #0]
 80150f8:	62da      	str	r2, [r3, #44]	; 0x2c
			isAdjustAlttitude = false;
 80150fa:	4b0a      	ldr	r3, [pc, #40]	; (8015124 <commanderGetSetpoint+0x314>)
 80150fc:	2200      	movs	r2, #0
 80150fe:	701a      	strb	r2, [r3, #0]
 8015100:	e056      	b.n	80151b0 <commanderGetSetpoint+0x3a0>
 8015102:	bf00      	nop
 8015104:	2000860c 	.word	0x2000860c
 8015108:	2000b334 	.word	0x2000b334
 801510c:	2000b310 	.word	0x2000b310
 8015110:	44480000 	.word	0x44480000
 8015114:	2000865c 	.word	0x2000865c
 8015118:	43480000 	.word	0x43480000
 801511c:	20008608 	.word	0x20008608
 8015120:	20000168 	.word	0x20000168
 8015124:	20008614 	.word	0x20008614
 8015128:	43160000 	.word	0x43160000
		}
		else if (rcThrottleAdjustment > 0)
 801512c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8015130:	2b00      	cmp	r3, #0
 8015132:	dd1f      	ble.n	8015174 <commanderGetSetpoint+0x364>
		{
			setpoint->mode.z = modeVelocity;
 8015134:	683b      	ldr	r3, [r7, #0]
 8015136:	2202      	movs	r2, #2
 8015138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_UP / (RC_MAX - altHoldThrottleBase - ALT_HOLD_DEADBAND);
 801513c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8015140:	ee07 3a90 	vmov	s15, r3
 8015144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015148:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 8015128 <commanderGetSetpoint+0x318>
 801514c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8015150:	4b1e      	ldr	r3, [pc, #120]	; (80151cc <commanderGetSetpoint+0x3bc>)
 8015152:	881b      	ldrh	r3, [r3, #0]
 8015154:	f5c3 63f3 	rsb	r3, r3, #1944	; 0x798
 8015158:	3306      	adds	r3, #6
 801515a:	ee07 3a90 	vmov	s15, r3
 801515e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 801516c:	4b18      	ldr	r3, [pc, #96]	; (80151d0 <commanderGetSetpoint+0x3c0>)
 801516e:	2201      	movs	r2, #1
 8015170:	701a      	strb	r2, [r3, #0]
 8015172:	e01d      	b.n	80151b0 <commanderGetSetpoint+0x3a0>
		}
		else
		{
			setpoint->mode.z = modeVelocity;
 8015174:	683b      	ldr	r3, [r7, #0]
 8015176:	2202      	movs	r2, #2
 8015178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_DOWN / (altHoldThrottleBase - RC_MIN - ALT_HOLD_DEADBAND);
 801517c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8015180:	ee07 3a90 	vmov	s15, r3
 8015184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015188:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80151d4 <commanderGetSetpoint+0x3c4>
 801518c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8015190:	4b0e      	ldr	r3, [pc, #56]	; (80151cc <commanderGetSetpoint+0x3bc>)
 8015192:	881b      	ldrh	r3, [r3, #0]
 8015194:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 8015198:	ee07 3a90 	vmov	s15, r3
 801519c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80151a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80151a4:	683b      	ldr	r3, [r7, #0]
 80151a6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 80151aa:	4b09      	ldr	r3, [pc, #36]	; (80151d0 <commanderGetSetpoint+0x3c0>)
 80151ac:	2201      	movs	r2, #1
 80151ae:	701a      	strb	r2, [r3, #0]
		}
	}
	
	setpoint->thrust = rcCommand[THROTTLE];
 80151b0:	4b09      	ldr	r3, [pc, #36]	; (80151d8 <commanderGetSetpoint+0x3c8>)
 80151b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80151b6:	ee07 3a90 	vmov	s15, r3
 80151ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80151be:	683b      	ldr	r3, [r7, #0]
 80151c0:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
}
 80151c4:	bf00      	nop
 80151c6:	3718      	adds	r7, #24
 80151c8:	46bd      	mov	sp, r7
 80151ca:	bd80      	pop	{r7, pc}
 80151cc:	20000168 	.word	0x20000168
 80151d0:	20008614 	.word	0x20008614
 80151d4:	42dc0000 	.word	0x42dc0000
 80151d8:	2000b310 	.word	0x2000b310

080151dc <commanderSetupAltitudeHoldMode>:

//
void commanderSetupAltitudeHoldMode(void)
{
 80151dc:	b480      	push	{r7}
 80151de:	af00      	add	r7, sp, #0
	setupAltitudeHoldFlag = false;
 80151e0:	4b03      	ldr	r3, [pc, #12]	; (80151f0 <commanderSetupAltitudeHoldMode+0x14>)
 80151e2:	2200      	movs	r2, #0
 80151e4:	701a      	strb	r2, [r3, #0]
}
 80151e6:	bf00      	nop
 80151e8:	46bd      	mov	sp, r7
 80151ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151ee:	4770      	bx	lr
 80151f0:	20008608 	.word	0x20008608

080151f4 <commanderGetALtHoldThrottle>:

//
uint16_t commanderGetALtHoldThrottle(void)
{
 80151f4:	b480      	push	{r7}
 80151f6:	af00      	add	r7, sp, #0
	return altHoldThrottleBase;
 80151f8:	4b03      	ldr	r3, [pc, #12]	; (8015208 <commanderGetALtHoldThrottle+0x14>)
 80151fa:	881b      	ldrh	r3, [r3, #0]
}
 80151fc:	4618      	mov	r0, r3
 80151fe:	46bd      	mov	sp, r7
 8015200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015204:	4770      	bx	lr
 8015206:	bf00      	nop
 8015208:	20000168 	.word	0x20000168

0801520c <commanderActiveFailsafe>:

//
void commanderActiveFailsafe(void)
{
 801520c:	b580      	push	{r7, lr}
 801520e:	af00      	add	r7, sp, #0
	autoLandState.autoLandActive = true;
 8015210:	4b04      	ldr	r3, [pc, #16]	; (8015224 <commanderActiveFailsafe+0x18>)
 8015212:	2201      	movs	r2, #1
 8015214:	701a      	strb	r2, [r3, #0]
	autoLandState.autoLandTime = getSysTickCnt();
 8015216:	f7ed f975 	bl	8002504 <getSysTickCnt>
 801521a:	4603      	mov	r3, r0
 801521c:	4a01      	ldr	r2, [pc, #4]	; (8015224 <commanderActiveFailsafe+0x18>)
 801521e:	6053      	str	r3, [r2, #4]
}
 8015220:	bf00      	nop
 8015222:	bd80      	pop	{r7, pc}
 8015224:	2000860c 	.word	0x2000860c

08015228 <ledStripFillBufferWitchColor>:
static uint8_t colorBuffer[NBR_LEDS][3];


//
static void ledStripFillBufferWitchColor(enum ledStripColor color)
{
 8015228:	b480      	push	{r7}
 801522a:	b085      	sub	sp, #20
 801522c:	af00      	add	r7, sp, #0
 801522e:	4603      	mov	r3, r0
 8015230:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NBR_LEDS; i++)
 8015232:	2300      	movs	r3, #0
 8015234:	60fb      	str	r3, [r7, #12]
 8015236:	e033      	b.n	80152a0 <ledStripFillBufferWitchColor+0x78>
	{
		colorBuffer[i][0] = colorTable[color][0];
 8015238:	79fa      	ldrb	r2, [r7, #7]
 801523a:	491e      	ldr	r1, [pc, #120]	; (80152b4 <ledStripFillBufferWitchColor+0x8c>)
 801523c:	4613      	mov	r3, r2
 801523e:	005b      	lsls	r3, r3, #1
 8015240:	4413      	add	r3, r2
 8015242:	440b      	add	r3, r1
 8015244:	7818      	ldrb	r0, [r3, #0]
 8015246:	491c      	ldr	r1, [pc, #112]	; (80152b8 <ledStripFillBufferWitchColor+0x90>)
 8015248:	68fa      	ldr	r2, [r7, #12]
 801524a:	4613      	mov	r3, r2
 801524c:	005b      	lsls	r3, r3, #1
 801524e:	4413      	add	r3, r2
 8015250:	440b      	add	r3, r1
 8015252:	4602      	mov	r2, r0
 8015254:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][1] = colorTable[color][1];
 8015256:	79fa      	ldrb	r2, [r7, #7]
 8015258:	4916      	ldr	r1, [pc, #88]	; (80152b4 <ledStripFillBufferWitchColor+0x8c>)
 801525a:	4613      	mov	r3, r2
 801525c:	005b      	lsls	r3, r3, #1
 801525e:	4413      	add	r3, r2
 8015260:	440b      	add	r3, r1
 8015262:	3301      	adds	r3, #1
 8015264:	7818      	ldrb	r0, [r3, #0]
 8015266:	4914      	ldr	r1, [pc, #80]	; (80152b8 <ledStripFillBufferWitchColor+0x90>)
 8015268:	68fa      	ldr	r2, [r7, #12]
 801526a:	4613      	mov	r3, r2
 801526c:	005b      	lsls	r3, r3, #1
 801526e:	4413      	add	r3, r2
 8015270:	440b      	add	r3, r1
 8015272:	3301      	adds	r3, #1
 8015274:	4602      	mov	r2, r0
 8015276:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][2] = colorTable[color][2];
 8015278:	79fa      	ldrb	r2, [r7, #7]
 801527a:	490e      	ldr	r1, [pc, #56]	; (80152b4 <ledStripFillBufferWitchColor+0x8c>)
 801527c:	4613      	mov	r3, r2
 801527e:	005b      	lsls	r3, r3, #1
 8015280:	4413      	add	r3, r2
 8015282:	440b      	add	r3, r1
 8015284:	3302      	adds	r3, #2
 8015286:	7818      	ldrb	r0, [r3, #0]
 8015288:	490b      	ldr	r1, [pc, #44]	; (80152b8 <ledStripFillBufferWitchColor+0x90>)
 801528a:	68fa      	ldr	r2, [r7, #12]
 801528c:	4613      	mov	r3, r2
 801528e:	005b      	lsls	r3, r3, #1
 8015290:	4413      	add	r3, r2
 8015292:	440b      	add	r3, r1
 8015294:	3302      	adds	r3, #2
 8015296:	4602      	mov	r2, r0
 8015298:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NBR_LEDS; i++)
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	3301      	adds	r3, #1
 801529e:	60fb      	str	r3, [r7, #12]
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	2b07      	cmp	r3, #7
 80152a4:	ddc8      	ble.n	8015238 <ledStripFillBufferWitchColor+0x10>
	}
}
 80152a6:	bf00      	nop
 80152a8:	bf00      	nop
 80152aa:	3714      	adds	r7, #20
 80152ac:	46bd      	mov	sp, r7
 80152ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b2:	4770      	bx	lr
 80152b4:	0801df88 	.word	0x0801df88
 80152b8:	20008618 	.word	0x20008618

080152bc <ledStripInit>:


//
void ledStripInit(void)
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	af00      	add	r7, sp, #0
	ws2812Init();
 80152c0:	f7ff fac8 	bl	8014854 <ws2812Init>
	ledStripOFF();
 80152c4:	f000 f802 	bl	80152cc <ledStripOFF>
}
 80152c8:	bf00      	nop
 80152ca:	bd80      	pop	{r7, pc}

080152cc <ledStripOFF>:
	ledStripFillBufferWitchColor(RED);
	ws2812Send(colorBuffer, NBR_LEDS);
}

void ledStripOFF(void)
{
 80152cc:	b580      	push	{r7, lr}
 80152ce:	af00      	add	r7, sp, #0
	ledStripFillBufferWitchColor(BLACK);
 80152d0:	2004      	movs	r0, #4
 80152d2:	f7ff ffa9 	bl	8015228 <ledStripFillBufferWitchColor>
	ws2812Send(colorBuffer, NBR_LEDS);
 80152d6:	2108      	movs	r1, #8
 80152d8:	4802      	ldr	r0, [pc, #8]	; (80152e4 <ledStripOFF+0x18>)
 80152da:	f7ff fb4d 	bl	8014978 <ws2812Send>
}
 80152de:	bf00      	nop
 80152e0:	bd80      	pop	{r7, pc}
 80152e2:	bf00      	nop
 80152e4:	20008618 	.word	0x20008618

080152e8 <pmInit>:
int32_t mWhDrawn = 0;               // energy (milliWatt hours) drawn from the battery since start

batteryState_e batteryState;

void pmInit(void)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	af00      	add	r7, sp, #0
	adc1Init();
 80152ec:	f7fe f8e6 	bl	80134bc <adc1Init>
	
    batteryState = BATTERY_NOT_PRESENT;
 80152f0:	4b08      	ldr	r3, [pc, #32]	; (8015314 <pmInit+0x2c>)
 80152f2:	2203      	movs	r2, #3
 80152f4:	701a      	strb	r2, [r3, #0]
    batteryCellCount = 1;
 80152f6:	4b08      	ldr	r3, [pc, #32]	; (8015318 <pmInit+0x30>)
 80152f8:	2201      	movs	r2, #1
 80152fa:	701a      	strb	r2, [r3, #0]
    batteryFullVoltage = 0;
 80152fc:	4b07      	ldr	r3, [pc, #28]	; (801531c <pmInit+0x34>)
 80152fe:	2200      	movs	r2, #0
 8015300:	801a      	strh	r2, [r3, #0]
    batteryWarningVoltage = 0;
 8015302:	4b07      	ldr	r3, [pc, #28]	; (8015320 <pmInit+0x38>)
 8015304:	2200      	movs	r2, #0
 8015306:	801a      	strh	r2, [r3, #0]
    batteryCriticalVoltage = 0;
 8015308:	4b06      	ldr	r3, [pc, #24]	; (8015324 <pmInit+0x3c>)
 801530a:	2200      	movs	r2, #0
 801530c:	801a      	strh	r2, [r3, #0]
}
 801530e:	bf00      	nop
 8015310:	bd80      	pop	{r7, pc}
 8015312:	bf00      	nop
 8015314:	2000b318 	.word	0x2000b318
 8015318:	2000016a 	.word	0x2000016a
 801531c:	2000b31a 	.word	0x2000b31a
 8015320:	2000b31c 	.word	0x2000b31c
 8015324:	2000b31e 	.word	0x2000b31e

08015328 <batteryAdcToVoltage>:

uint16_t batteryAdcToVoltage(uint16_t src)
{
 8015328:	b590      	push	{r4, r7, lr}
 801532a:	b083      	sub	sp, #12
 801532c:	af00      	add	r7, sp, #0
 801532e:	4603      	mov	r3, r0
 8015330:	80fb      	strh	r3, [r7, #6]
    // result is Vbatt in 0.01V steps. 3.3V = ADC Vref, 0xFFF = 12bit adc, 1100 = 11:1 voltage divider (10k:1k)
    return((uint64_t)src * BATTERY_SCALE * ADCVREF / (0xFFF * 1000));
 8015332:	88fa      	ldrh	r2, [r7, #6]
 8015334:	f04f 0300 	mov.w	r3, #0
 8015338:	490b      	ldr	r1, [pc, #44]	; (8015368 <batteryAdcToVoltage+0x40>)
 801533a:	fb01 f003 	mul.w	r0, r1, r3
 801533e:	2100      	movs	r1, #0
 8015340:	fb01 f102 	mul.w	r1, r1, r2
 8015344:	1844      	adds	r4, r0, r1
 8015346:	4908      	ldr	r1, [pc, #32]	; (8015368 <batteryAdcToVoltage+0x40>)
 8015348:	fba2 0101 	umull	r0, r1, r2, r1
 801534c:	1863      	adds	r3, r4, r1
 801534e:	4619      	mov	r1, r3
 8015350:	4a06      	ldr	r2, [pc, #24]	; (801536c <batteryAdcToVoltage+0x44>)
 8015352:	f04f 0300 	mov.w	r3, #0
 8015356:	f7eb fc77 	bl	8000c48 <__aeabi_uldivmod>
 801535a:	4602      	mov	r2, r0
 801535c:	460b      	mov	r3, r1
 801535e:	b293      	uxth	r3, r2
}
 8015360:	4618      	mov	r0, r3
 8015362:	370c      	adds	r7, #12
 8015364:	46bd      	mov	sp, r7
 8015366:	bd90      	pop	{r4, r7, pc}
 8015368:	003763b0 	.word	0x003763b0
 801536c:	003e7c18 	.word	0x003e7c18

08015370 <updateBatteryVoltage>:

static void updateBatteryVoltage(float vbatTimeDelta)
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b084      	sub	sp, #16
 8015374:	af00      	add	r7, sp, #0
 8015376:	ed87 0a01 	vstr	s0, [r7, #4]
    uint16_t vbatSample;
	static pt1Filter_t vbatFilterState;
	
    vbatSample = vbatLatestADC = adcValues;
 801537a:	4b14      	ldr	r3, [pc, #80]	; (80153cc <updateBatteryVoltage+0x5c>)
 801537c:	881b      	ldrh	r3, [r3, #0]
 801537e:	b29a      	uxth	r2, r3
 8015380:	4b13      	ldr	r3, [pc, #76]	; (80153d0 <updateBatteryVoltage+0x60>)
 8015382:	801a      	strh	r2, [r3, #0]
 8015384:	4b12      	ldr	r3, [pc, #72]	; (80153d0 <updateBatteryVoltage+0x60>)
 8015386:	881b      	ldrh	r3, [r3, #0]
 8015388:	81fb      	strh	r3, [r7, #14]
    vbatSample = pt1FilterApply4(&vbatFilterState, vbatSample, VBATT_LPF_FREQ, vbatTimeDelta);
 801538a:	89fb      	ldrh	r3, [r7, #14]
 801538c:	ee07 3a90 	vmov	s15, r3
 8015390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015394:	edd7 0a01 	vldr	s1, [r7, #4]
 8015398:	2101      	movs	r1, #1
 801539a:	eeb0 0a67 	vmov.f32	s0, s15
 801539e:	480d      	ldr	r0, [pc, #52]	; (80153d4 <updateBatteryVoltage+0x64>)
 80153a0:	f7fa fe9a 	bl	80100d8 <pt1FilterApply4>
 80153a4:	eef0 7a40 	vmov.f32	s15, s0
 80153a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80153ac:	ee17 3a90 	vmov	r3, s15
 80153b0:	81fb      	strh	r3, [r7, #14]
    vbat = batteryAdcToVoltage(vbatSample);
 80153b2:	89fb      	ldrh	r3, [r7, #14]
 80153b4:	4618      	mov	r0, r3
 80153b6:	f7ff ffb7 	bl	8015328 <batteryAdcToVoltage>
 80153ba:	4603      	mov	r3, r0
 80153bc:	461a      	mov	r2, r3
 80153be:	4b06      	ldr	r3, [pc, #24]	; (80153d8 <updateBatteryVoltage+0x68>)
 80153c0:	801a      	strh	r2, [r3, #0]
}
 80153c2:	bf00      	nop
 80153c4:	3710      	adds	r7, #16
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bd80      	pop	{r7, pc}
 80153ca:	bf00      	nop
 80153cc:	2000b204 	.word	0x2000b204
 80153d0:	20008634 	.word	0x20008634
 80153d4:	20008638 	.word	0x20008638
 80153d8:	20008632 	.word	0x20008632

080153dc <pmTask>:


/*  */
void pmTask(void *param)	
{
 80153dc:	b580      	push	{r7, lr}
 80153de:	b084      	sub	sp, #16
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		vTaskDelay(100);//100ms
 80153e4:	2064      	movs	r0, #100	; 0x64
 80153e6:	f7f5 fc2b 	bl	800ac40 <vTaskDelay>
		updateBatteryVoltage(0.1);
 80153ea:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80155a0 <pmTask+0x1c4>
 80153ee:	f7ff ffbf 	bl	8015370 <updateBatteryVoltage>
		
		/* battery has just been connected*/
		if (batteryState == BATTERY_NOT_PRESENT && vbat > VBATT_PRESENT_THRESHOLD)
 80153f2:	4b6c      	ldr	r3, [pc, #432]	; (80155a4 <pmTask+0x1c8>)
 80153f4:	781b      	ldrb	r3, [r3, #0]
 80153f6:	2b03      	cmp	r3, #3
 80153f8:	d168      	bne.n	80154cc <pmTask+0xf0>
 80153fa:	4b6b      	ldr	r3, [pc, #428]	; (80155a8 <pmTask+0x1cc>)
 80153fc:	881b      	ldrh	r3, [r3, #0]
 80153fe:	2b64      	cmp	r3, #100	; 0x64
 8015400:	d964      	bls.n	80154cc <pmTask+0xf0>
		{
			/* Actual battery state is calculated below, this is really BATTERY_PRESENT */
			batteryState = BATTERY_OK;
 8015402:	4b68      	ldr	r3, [pc, #416]	; (80155a4 <pmTask+0x1c8>)
 8015404:	2200      	movs	r2, #0
 8015406:	701a      	strb	r2, [r3, #0]
			/* wait for VBatt to stabilise then we can calc number of cells
			(using the filtered value takes a long time to ramp up)
			We only do this on the ground so don't care if we do block, not
			worse than original code anyway*/
			updateBatteryVoltage(0.1);
 8015408:	ed9f 0a65 	vldr	s0, [pc, #404]	; 80155a0 <pmTask+0x1c4>
 801540c:	f7ff ffb0 	bl	8015370 <updateBatteryVoltage>

			unsigned cells = (batteryAdcToVoltage(vbatLatestADC) / VOLTAGE_CELLMAX) + 1;
 8015410:	4b66      	ldr	r3, [pc, #408]	; (80155ac <pmTask+0x1d0>)
 8015412:	881b      	ldrh	r3, [r3, #0]
 8015414:	4618      	mov	r0, r3
 8015416:	f7ff ff87 	bl	8015328 <batteryAdcToVoltage>
 801541a:	4603      	mov	r3, r0
 801541c:	08db      	lsrs	r3, r3, #3
 801541e:	4a64      	ldr	r2, [pc, #400]	; (80155b0 <pmTask+0x1d4>)
 8015420:	fba2 2303 	umull	r2, r3, r2, r3
 8015424:	08db      	lsrs	r3, r3, #3
 8015426:	b29b      	uxth	r3, r3
 8015428:	3301      	adds	r3, #1
 801542a:	60fb      	str	r3, [r7, #12]
			if (cells > 8) cells = 8; // something is wrong, we expect 8 cells maximum (and autodetection will be problematic at 6+ cells)
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	2b08      	cmp	r3, #8
 8015430:	d901      	bls.n	8015436 <pmTask+0x5a>
 8015432:	2308      	movs	r3, #8
 8015434:	60fb      	str	r3, [r7, #12]

			batteryCellCount = cells;
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	b2da      	uxtb	r2, r3
 801543a:	4b5e      	ldr	r3, [pc, #376]	; (80155b4 <pmTask+0x1d8>)
 801543c:	701a      	strb	r2, [r3, #0]
			batteryFullVoltage = batteryCellCount * VOLTAGE_CELLMAX;
 801543e:	4b5d      	ldr	r3, [pc, #372]	; (80155b4 <pmTask+0x1d8>)
 8015440:	781b      	ldrb	r3, [r3, #0]
 8015442:	b29b      	uxth	r3, r3
 8015444:	461a      	mov	r2, r3
 8015446:	0052      	lsls	r2, r2, #1
 8015448:	441a      	add	r2, r3
 801544a:	0092      	lsls	r2, r2, #2
 801544c:	441a      	add	r2, r3
 801544e:	0092      	lsls	r2, r2, #2
 8015450:	4413      	add	r3, r2
 8015452:	00db      	lsls	r3, r3, #3
 8015454:	b29a      	uxth	r2, r3
 8015456:	4b58      	ldr	r3, [pc, #352]	; (80155b8 <pmTask+0x1dc>)
 8015458:	801a      	strh	r2, [r3, #0]
			batteryWarningVoltage = batteryCellCount * VOLTAGE_CELLWARNING;
 801545a:	4b56      	ldr	r3, [pc, #344]	; (80155b4 <pmTask+0x1d8>)
 801545c:	781b      	ldrb	r3, [r3, #0]
 801545e:	b29b      	uxth	r3, r3
 8015460:	461a      	mov	r2, r3
 8015462:	0092      	lsls	r2, r2, #2
 8015464:	4413      	add	r3, r2
 8015466:	461a      	mov	r2, r3
 8015468:	0091      	lsls	r1, r2, #2
 801546a:	461a      	mov	r2, r3
 801546c:	460b      	mov	r3, r1
 801546e:	4413      	add	r3, r2
 8015470:	461a      	mov	r2, r3
 8015472:	00d2      	lsls	r2, r2, #3
 8015474:	1ad3      	subs	r3, r2, r3
 8015476:	005b      	lsls	r3, r3, #1
 8015478:	b29a      	uxth	r2, r3
 801547a:	4b50      	ldr	r3, [pc, #320]	; (80155bc <pmTask+0x1e0>)
 801547c:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = batteryCellCount * VOLTAGE_CELLMIN;
 801547e:	4b4d      	ldr	r3, [pc, #308]	; (80155b4 <pmTask+0x1d8>)
 8015480:	781b      	ldrb	r3, [r3, #0]
 8015482:	b29b      	uxth	r3, r3
 8015484:	461a      	mov	r2, r3
 8015486:	0092      	lsls	r2, r2, #2
 8015488:	4413      	add	r3, r2
 801548a:	461a      	mov	r2, r3
 801548c:	0151      	lsls	r1, r2, #5
 801548e:	461a      	mov	r2, r3
 8015490:	460b      	mov	r3, r1
 8015492:	4413      	add	r3, r2
 8015494:	005b      	lsls	r3, r3, #1
 8015496:	b29a      	uxth	r2, r3
 8015498:	4b49      	ldr	r3, [pc, #292]	; (80155c0 <pmTask+0x1e4>)
 801549a:	801a      	strh	r2, [r3, #0]

			batteryFullWhenPluggedIn = batteryAdcToVoltage(vbatLatestADC) >= (batteryFullVoltage - cells * VBATT_CELL_FULL_MAX_DIFF);
 801549c:	4b43      	ldr	r3, [pc, #268]	; (80155ac <pmTask+0x1d0>)
 801549e:	881b      	ldrh	r3, [r3, #0]
 80154a0:	4618      	mov	r0, r3
 80154a2:	f7ff ff41 	bl	8015328 <batteryAdcToVoltage>
 80154a6:	4603      	mov	r3, r0
 80154a8:	4619      	mov	r1, r3
 80154aa:	4b43      	ldr	r3, [pc, #268]	; (80155b8 <pmTask+0x1dc>)
 80154ac:	881b      	ldrh	r3, [r3, #0]
 80154ae:	4618      	mov	r0, r3
 80154b0:	68fa      	ldr	r2, [r7, #12]
 80154b2:	4613      	mov	r3, r2
 80154b4:	00db      	lsls	r3, r3, #3
 80154b6:	1a9b      	subs	r3, r3, r2
 80154b8:	005b      	lsls	r3, r3, #1
 80154ba:	1ac3      	subs	r3, r0, r3
 80154bc:	4299      	cmp	r1, r3
 80154be:	bf2c      	ite	cs
 80154c0:	2301      	movcs	r3, #1
 80154c2:	2300      	movcc	r3, #0
 80154c4:	b2da      	uxtb	r2, r3
 80154c6:	4b3f      	ldr	r3, [pc, #252]	; (80155c4 <pmTask+0x1e8>)
 80154c8:	701a      	strb	r2, [r3, #0]
		{
 80154ca:	e013      	b.n	80154f4 <pmTask+0x118>
		}
		/* battery has been disconnected - can take a while for filter cap to disharge so we use a threshold of VBATT_PRESENT_THRESHOLD */
		else if (batteryState != BATTERY_NOT_PRESENT && vbat <= VBATT_PRESENT_THRESHOLD) 
 80154cc:	4b35      	ldr	r3, [pc, #212]	; (80155a4 <pmTask+0x1c8>)
 80154ce:	781b      	ldrb	r3, [r3, #0]
 80154d0:	2b03      	cmp	r3, #3
 80154d2:	d00f      	beq.n	80154f4 <pmTask+0x118>
 80154d4:	4b34      	ldr	r3, [pc, #208]	; (80155a8 <pmTask+0x1cc>)
 80154d6:	881b      	ldrh	r3, [r3, #0]
 80154d8:	2b64      	cmp	r3, #100	; 0x64
 80154da:	d80b      	bhi.n	80154f4 <pmTask+0x118>
		{
			batteryState = BATTERY_NOT_PRESENT;
 80154dc:	4b31      	ldr	r3, [pc, #196]	; (80155a4 <pmTask+0x1c8>)
 80154de:	2203      	movs	r2, #3
 80154e0:	701a      	strb	r2, [r3, #0]
			batteryCellCount = 0;
 80154e2:	4b34      	ldr	r3, [pc, #208]	; (80155b4 <pmTask+0x1d8>)
 80154e4:	2200      	movs	r2, #0
 80154e6:	701a      	strb	r2, [r3, #0]
			batteryWarningVoltage = 0;
 80154e8:	4b34      	ldr	r3, [pc, #208]	; (80155bc <pmTask+0x1e0>)
 80154ea:	2200      	movs	r2, #0
 80154ec:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = 0;
 80154ee:	4b34      	ldr	r3, [pc, #208]	; (80155c0 <pmTask+0x1e4>)
 80154f0:	2200      	movs	r2, #0
 80154f2:	801a      	strh	r2, [r3, #0]
		}

		if (batteryState != BATTERY_NOT_PRESENT) 
 80154f4:	4b2b      	ldr	r3, [pc, #172]	; (80155a4 <pmTask+0x1c8>)
 80154f6:	781b      	ldrb	r3, [r3, #0]
 80154f8:	2b03      	cmp	r3, #3
 80154fa:	d038      	beq.n	801556e <pmTask+0x192>
		{
			switch (batteryState)
 80154fc:	4b29      	ldr	r3, [pc, #164]	; (80155a4 <pmTask+0x1c8>)
 80154fe:	781b      	ldrb	r3, [r3, #0]
 8015500:	2b02      	cmp	r3, #2
 8015502:	d028      	beq.n	8015556 <pmTask+0x17a>
 8015504:	2b02      	cmp	r3, #2
 8015506:	dc34      	bgt.n	8015572 <pmTask+0x196>
 8015508:	2b00      	cmp	r3, #0
 801550a:	d002      	beq.n	8015512 <pmTask+0x136>
 801550c:	2b01      	cmp	r3, #1
 801550e:	d00b      	beq.n	8015528 <pmTask+0x14c>
				case BATTERY_CRITICAL:
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
						batteryState = BATTERY_WARNING;
					break;
				default:
					break;
 8015510:	e02f      	b.n	8015572 <pmTask+0x196>
					if (vbat <= (batteryWarningVoltage - VBATT_HYSTERESIS))
 8015512:	4b2a      	ldr	r3, [pc, #168]	; (80155bc <pmTask+0x1e0>)
 8015514:	881b      	ldrh	r3, [r3, #0]
 8015516:	3b09      	subs	r3, #9
 8015518:	4a23      	ldr	r2, [pc, #140]	; (80155a8 <pmTask+0x1cc>)
 801551a:	8812      	ldrh	r2, [r2, #0]
 801551c:	4293      	cmp	r3, r2
 801551e:	dd2a      	ble.n	8015576 <pmTask+0x19a>
						batteryState = BATTERY_WARNING;
 8015520:	4b20      	ldr	r3, [pc, #128]	; (80155a4 <pmTask+0x1c8>)
 8015522:	2201      	movs	r2, #1
 8015524:	701a      	strb	r2, [r3, #0]
					break;
 8015526:	e026      	b.n	8015576 <pmTask+0x19a>
					if (vbat <= (batteryCriticalVoltage - VBATT_HYSTERESIS)) 
 8015528:	4b25      	ldr	r3, [pc, #148]	; (80155c0 <pmTask+0x1e4>)
 801552a:	881b      	ldrh	r3, [r3, #0]
 801552c:	3b09      	subs	r3, #9
 801552e:	4a1e      	ldr	r2, [pc, #120]	; (80155a8 <pmTask+0x1cc>)
 8015530:	8812      	ldrh	r2, [r2, #0]
 8015532:	4293      	cmp	r3, r2
 8015534:	dd03      	ble.n	801553e <pmTask+0x162>
						batteryState = BATTERY_CRITICAL;
 8015536:	4b1b      	ldr	r3, [pc, #108]	; (80155a4 <pmTask+0x1c8>)
 8015538:	2202      	movs	r2, #2
 801553a:	701a      	strb	r2, [r3, #0]
					break;
 801553c:	e01d      	b.n	801557a <pmTask+0x19e>
					} else if (vbat > (batteryWarningVoltage + VBATT_HYSTERESIS))
 801553e:	4b1a      	ldr	r3, [pc, #104]	; (80155a8 <pmTask+0x1cc>)
 8015540:	881b      	ldrh	r3, [r3, #0]
 8015542:	461a      	mov	r2, r3
 8015544:	4b1d      	ldr	r3, [pc, #116]	; (80155bc <pmTask+0x1e0>)
 8015546:	881b      	ldrh	r3, [r3, #0]
 8015548:	330a      	adds	r3, #10
 801554a:	429a      	cmp	r2, r3
 801554c:	dd15      	ble.n	801557a <pmTask+0x19e>
						batteryState = BATTERY_OK;
 801554e:	4b15      	ldr	r3, [pc, #84]	; (80155a4 <pmTask+0x1c8>)
 8015550:	2200      	movs	r2, #0
 8015552:	701a      	strb	r2, [r3, #0]
					break;
 8015554:	e011      	b.n	801557a <pmTask+0x19e>
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
 8015556:	4b14      	ldr	r3, [pc, #80]	; (80155a8 <pmTask+0x1cc>)
 8015558:	881b      	ldrh	r3, [r3, #0]
 801555a:	461a      	mov	r2, r3
 801555c:	4b18      	ldr	r3, [pc, #96]	; (80155c0 <pmTask+0x1e4>)
 801555e:	881b      	ldrh	r3, [r3, #0]
 8015560:	330a      	adds	r3, #10
 8015562:	429a      	cmp	r2, r3
 8015564:	dd0b      	ble.n	801557e <pmTask+0x1a2>
						batteryState = BATTERY_WARNING;
 8015566:	4b0f      	ldr	r3, [pc, #60]	; (80155a4 <pmTask+0x1c8>)
 8015568:	2201      	movs	r2, #1
 801556a:	701a      	strb	r2, [r3, #0]
					break;
 801556c:	e007      	b.n	801557e <pmTask+0x1a2>
			}
		}
 801556e:	bf00      	nop
 8015570:	e006      	b.n	8015580 <pmTask+0x1a4>
					break;
 8015572:	bf00      	nop
 8015574:	e004      	b.n	8015580 <pmTask+0x1a4>
					break;
 8015576:	bf00      	nop
 8015578:	e002      	b.n	8015580 <pmTask+0x1a4>
					break;
 801557a:	bf00      	nop
 801557c:	e000      	b.n	8015580 <pmTask+0x1a4>
					break;
 801557e:	bf00      	nop

		// handle beeper
		switch (batteryState) 
 8015580:	4b08      	ldr	r3, [pc, #32]	; (80155a4 <pmTask+0x1c8>)
 8015582:	781b      	ldrb	r3, [r3, #0]
 8015584:	2b01      	cmp	r3, #1
 8015586:	d002      	beq.n	801558e <pmTask+0x1b2>
 8015588:	2b02      	cmp	r3, #2
 801558a:	d004      	beq.n	8015596 <pmTask+0x1ba>
				break;
			case BATTERY_CRITICAL:
				beeper(BEEPER_BAT_CRIT_LOW);
				break;
			default:
				break;
 801558c:	e007      	b.n	801559e <pmTask+0x1c2>
				beeper(BEEPER_BAT_LOW);
 801558e:	2009      	movs	r0, #9
 8015590:	f7fd ffd2 	bl	8013538 <beeper>
				break;
 8015594:	e003      	b.n	801559e <pmTask+0x1c2>
				beeper(BEEPER_BAT_CRIT_LOW);
 8015596:	2008      	movs	r0, #8
 8015598:	f7fd ffce 	bl	8013538 <beeper>
				break;
 801559c:	bf00      	nop
		vTaskDelay(100);//100ms
 801559e:	e721      	b.n	80153e4 <pmTask+0x8>
 80155a0:	3dcccccd 	.word	0x3dcccccd
 80155a4:	2000b318 	.word	0x2000b318
 80155a8:	20008632 	.word	0x20008632
 80155ac:	20008634 	.word	0x20008634
 80155b0:	26a439f7 	.word	0x26a439f7
 80155b4:	2000016a 	.word	0x2000016a
 80155b8:	2000b31a 	.word	0x2000b31a
 80155bc:	2000b31c 	.word	0x2000b31c
 80155c0:	2000b31e 	.word	0x2000b31e
 80155c4:	20008630 	.word	0x20008630

080155c8 <pmGetBatteryVoltage>:
		}
	}
}

float pmGetBatteryVoltage(void)
{
 80155c8:	b480      	push	{r7}
 80155ca:	af00      	add	r7, sp, #0
	return ((float)vbat/100);
 80155cc:	4b08      	ldr	r3, [pc, #32]	; (80155f0 <pmGetBatteryVoltage+0x28>)
 80155ce:	881b      	ldrh	r3, [r3, #0]
 80155d0:	ee07 3a90 	vmov	s15, r3
 80155d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80155d8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80155f4 <pmGetBatteryVoltage+0x2c>
 80155dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80155e0:	eef0 7a66 	vmov.f32	s15, s13
}
 80155e4:	eeb0 0a67 	vmov.f32	s0, s15
 80155e8:	46bd      	mov	sp, r7
 80155ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ee:	4770      	bx	lr
 80155f0:	20008632 	.word	0x20008632
 80155f4:	42c80000 	.word	0x42c80000

080155f8 <getBatteryState>:

batteryState_e getBatteryState(void)
{
 80155f8:	b480      	push	{r7}
 80155fa:	af00      	add	r7, sp, #0
	return batteryState;
 80155fc:	4b03      	ldr	r3, [pc, #12]	; (801560c <getBatteryState+0x14>)
 80155fe:	781b      	ldrb	r3, [r3, #0]
}
 8015600:	4618      	mov	r0, r3
 8015602:	46bd      	mov	sp, r7
 8015604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015608:	4770      	bx	lr
 801560a:	bf00      	nop
 801560c:	2000b318 	.word	0x2000b318

08015610 <getRcStickPositions>:

stickPositions_e rcStickPositions = (stickPositions_e) 0; //
auxPositions_e   channelPos[CH_NUM];//

stickPositions_e getRcStickPositions(void)
{
 8015610:	b480      	push	{r7}
 8015612:	af00      	add	r7, sp, #0
    return rcStickPositions;
 8015614:	4b03      	ldr	r3, [pc, #12]	; (8015624 <getRcStickPositions+0x14>)
 8015616:	781b      	ldrb	r3, [r3, #0]
}
 8015618:	4618      	mov	r0, r3
 801561a:	46bd      	mov	sp, r7
 801561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015620:	4770      	bx	lr
 8015622:	bf00      	nop
 8015624:	20008644 	.word	0x20008644

08015628 <updateRcStickPositions>:

//
static void updateRcStickPositions(void)
{
 8015628:	b480      	push	{r7}
 801562a:	b083      	sub	sp, #12
 801562c:	af00      	add	r7, sp, #0
	stickPositions_e tmp = (stickPositions_e)0;
 801562e:	2300      	movs	r3, #0
 8015630:	71fb      	strb	r3, [r7, #7]
	
	tmp |= ((rcData[ROLL] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (ROLL * 2);
 8015632:	4b3d      	ldr	r3, [pc, #244]	; (8015728 <updateRcStickPositions+0x100>)
 8015634:	881b      	ldrh	r3, [r3, #0]
 8015636:	f240 424c 	movw	r2, #1100	; 0x44c
 801563a:	4293      	cmp	r3, r2
 801563c:	d901      	bls.n	8015642 <updateRcStickPositions+0x1a>
 801563e:	2202      	movs	r2, #2
 8015640:	e000      	b.n	8015644 <updateRcStickPositions+0x1c>
 8015642:	2200      	movs	r2, #0
 8015644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015648:	4313      	orrs	r3, r2
 801564a:	b25b      	sxtb	r3, r3
 801564c:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[ROLL] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (ROLL * 2);
 801564e:	4b36      	ldr	r3, [pc, #216]	; (8015728 <updateRcStickPositions+0x100>)
 8015650:	881b      	ldrh	r3, [r3, #0]
 8015652:	f240 726b 	movw	r2, #1899	; 0x76b
 8015656:	4293      	cmp	r3, r2
 8015658:	bf94      	ite	ls
 801565a:	2301      	movls	r3, #1
 801565c:	2300      	movhi	r3, #0
 801565e:	b2db      	uxtb	r3, r3
 8015660:	b25a      	sxtb	r2, r3
 8015662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015666:	4313      	orrs	r3, r2
 8015668:	b25b      	sxtb	r3, r3
 801566a:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[PITCH] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (PITCH * 2);
 801566c:	4b2e      	ldr	r3, [pc, #184]	; (8015728 <updateRcStickPositions+0x100>)
 801566e:	885b      	ldrh	r3, [r3, #2]
 8015670:	f240 424c 	movw	r2, #1100	; 0x44c
 8015674:	4293      	cmp	r3, r2
 8015676:	d901      	bls.n	801567c <updateRcStickPositions+0x54>
 8015678:	2208      	movs	r2, #8
 801567a:	e000      	b.n	801567e <updateRcStickPositions+0x56>
 801567c:	2200      	movs	r2, #0
 801567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015682:	4313      	orrs	r3, r2
 8015684:	b25b      	sxtb	r3, r3
 8015686:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[PITCH] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (PITCH * 2);
 8015688:	4b27      	ldr	r3, [pc, #156]	; (8015728 <updateRcStickPositions+0x100>)
 801568a:	885b      	ldrh	r3, [r3, #2]
 801568c:	f240 726b 	movw	r2, #1899	; 0x76b
 8015690:	4293      	cmp	r3, r2
 8015692:	d801      	bhi.n	8015698 <updateRcStickPositions+0x70>
 8015694:	2204      	movs	r2, #4
 8015696:	e000      	b.n	801569a <updateRcStickPositions+0x72>
 8015698:	2200      	movs	r2, #0
 801569a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801569e:	4313      	orrs	r3, r2
 80156a0:	b25b      	sxtb	r3, r3
 80156a2:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[THROTTLE] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (THROTTLE * 2);
 80156a4:	4b20      	ldr	r3, [pc, #128]	; (8015728 <updateRcStickPositions+0x100>)
 80156a6:	889b      	ldrh	r3, [r3, #4]
 80156a8:	f240 424c 	movw	r2, #1100	; 0x44c
 80156ac:	4293      	cmp	r3, r2
 80156ae:	d901      	bls.n	80156b4 <updateRcStickPositions+0x8c>
 80156b0:	2220      	movs	r2, #32
 80156b2:	e000      	b.n	80156b6 <updateRcStickPositions+0x8e>
 80156b4:	2200      	movs	r2, #0
 80156b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156ba:	4313      	orrs	r3, r2
 80156bc:	b25b      	sxtb	r3, r3
 80156be:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[THROTTLE] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (THROTTLE * 2);
 80156c0:	4b19      	ldr	r3, [pc, #100]	; (8015728 <updateRcStickPositions+0x100>)
 80156c2:	889b      	ldrh	r3, [r3, #4]
 80156c4:	f240 726b 	movw	r2, #1899	; 0x76b
 80156c8:	4293      	cmp	r3, r2
 80156ca:	d801      	bhi.n	80156d0 <updateRcStickPositions+0xa8>
 80156cc:	2210      	movs	r2, #16
 80156ce:	e000      	b.n	80156d2 <updateRcStickPositions+0xaa>
 80156d0:	2200      	movs	r2, #0
 80156d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156d6:	4313      	orrs	r3, r2
 80156d8:	b25b      	sxtb	r3, r3
 80156da:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[YAW] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (YAW * 2);
 80156dc:	4b12      	ldr	r3, [pc, #72]	; (8015728 <updateRcStickPositions+0x100>)
 80156de:	88db      	ldrh	r3, [r3, #6]
 80156e0:	f240 424c 	movw	r2, #1100	; 0x44c
 80156e4:	4293      	cmp	r3, r2
 80156e6:	d902      	bls.n	80156ee <updateRcStickPositions+0xc6>
 80156e8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 80156ec:	e000      	b.n	80156f0 <updateRcStickPositions+0xc8>
 80156ee:	2200      	movs	r2, #0
 80156f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156f4:	4313      	orrs	r3, r2
 80156f6:	b25b      	sxtb	r3, r3
 80156f8:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[YAW] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (YAW * 2);
 80156fa:	4b0b      	ldr	r3, [pc, #44]	; (8015728 <updateRcStickPositions+0x100>)
 80156fc:	88db      	ldrh	r3, [r3, #6]
 80156fe:	f240 726b 	movw	r2, #1899	; 0x76b
 8015702:	4293      	cmp	r3, r2
 8015704:	d801      	bhi.n	801570a <updateRcStickPositions+0xe2>
 8015706:	2240      	movs	r2, #64	; 0x40
 8015708:	e000      	b.n	801570c <updateRcStickPositions+0xe4>
 801570a:	2200      	movs	r2, #0
 801570c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015710:	4313      	orrs	r3, r2
 8015712:	b25b      	sxtb	r3, r3
 8015714:	71fb      	strb	r3, [r7, #7]
	
    rcStickPositions = tmp;
 8015716:	4a05      	ldr	r2, [pc, #20]	; (801572c <updateRcStickPositions+0x104>)
 8015718:	79fb      	ldrb	r3, [r7, #7]
 801571a:	7013      	strb	r3, [r2, #0]
}
 801571c:	bf00      	nop
 801571e:	370c      	adds	r7, #12
 8015720:	46bd      	mov	sp, r7
 8015722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015726:	4770      	bx	lr
 8015728:	2000b334 	.word	0x2000b334
 801572c:	20008644 	.word	0x20008644

08015730 <processRcStickPositions>:

//
void processRcStickPositions(void)
{
 8015730:	b580      	push	{r7, lr}
 8015732:	b082      	sub	sp, #8
 8015734:	af00      	add	r7, sp, #0
	static u32 lastTickTimeMs;
	static uint8_t rcDelayCommand;
	static uint32_t rcSticks;
	u32 currentTimeMs = getSysTickCnt();
 8015736:	f7ec fee5 	bl	8002504 <getSysTickCnt>
 801573a:	6078      	str	r0, [r7, #4]
	
    updateRcStickPositions();
 801573c:	f7ff ff74 	bl	8015628 <updateRcStickPositions>
	uint32_t stTmp = getRcStickPositions();
 8015740:	f7ff ff66 	bl	8015610 <getRcStickPositions>
 8015744:	4603      	mov	r3, r0
 8015746:	603b      	str	r3, [r7, #0]
	if(stTmp == rcSticks)
 8015748:	4b34      	ldr	r3, [pc, #208]	; (801581c <processRcStickPositions+0xec>)
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	683a      	ldr	r2, [r7, #0]
 801574e:	429a      	cmp	r2, r3
 8015750:	d113      	bne.n	801577a <processRcStickPositions+0x4a>
	{
		if(rcDelayCommand<250 && (currentTimeMs - lastTickTimeMs) >= RC_PERIOD_MS)
 8015752:	4b33      	ldr	r3, [pc, #204]	; (8015820 <processRcStickPositions+0xf0>)
 8015754:	781b      	ldrb	r3, [r3, #0]
 8015756:	2bf9      	cmp	r3, #249	; 0xf9
 8015758:	d812      	bhi.n	8015780 <processRcStickPositions+0x50>
 801575a:	4b32      	ldr	r3, [pc, #200]	; (8015824 <processRcStickPositions+0xf4>)
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	687a      	ldr	r2, [r7, #4]
 8015760:	1ad3      	subs	r3, r2, r3
 8015762:	2b13      	cmp	r3, #19
 8015764:	d90c      	bls.n	8015780 <processRcStickPositions+0x50>
		{	
			lastTickTimeMs = currentTimeMs;
 8015766:	4a2f      	ldr	r2, [pc, #188]	; (8015824 <processRcStickPositions+0xf4>)
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	6013      	str	r3, [r2, #0]
			rcDelayCommand++;
 801576c:	4b2c      	ldr	r3, [pc, #176]	; (8015820 <processRcStickPositions+0xf0>)
 801576e:	781b      	ldrb	r3, [r3, #0]
 8015770:	3301      	adds	r3, #1
 8015772:	b2da      	uxtb	r2, r3
 8015774:	4b2a      	ldr	r3, [pc, #168]	; (8015820 <processRcStickPositions+0xf0>)
 8015776:	701a      	strb	r2, [r3, #0]
 8015778:	e002      	b.n	8015780 <processRcStickPositions+0x50>
		}
	}
	else
		rcDelayCommand = 0;
 801577a:	4b29      	ldr	r3, [pc, #164]	; (8015820 <processRcStickPositions+0xf0>)
 801577c:	2200      	movs	r2, #0
 801577e:	701a      	strb	r2, [r3, #0]
	
	rcSticks = stTmp;
 8015780:	4a26      	ldr	r2, [pc, #152]	; (801581c <processRcStickPositions+0xec>)
 8015782:	683b      	ldr	r3, [r7, #0]
 8015784:	6013      	str	r3, [r2, #0]
	
	if (rcDelayCommand != 20) return;
 8015786:	4b26      	ldr	r3, [pc, #152]	; (8015820 <processRcStickPositions+0xf0>)
 8015788:	781b      	ldrb	r3, [r3, #0]
 801578a:	2b14      	cmp	r3, #20
 801578c:	d141      	bne.n	8015812 <processRcStickPositions+0xe2>
	
	//
	if (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_CE)
 801578e:	4b23      	ldr	r3, [pc, #140]	; (801581c <processRcStickPositions+0xec>)
 8015790:	681b      	ldr	r3, [r3, #0]
 8015792:	2b5f      	cmp	r3, #95	; 0x5f
 8015794:	d101      	bne.n	801579a <processRcStickPositions+0x6a>
	{
		mwDisarm();
 8015796:	f000 fa29 	bl	8015bec <mwDisarm>
	}
	//
	if (rcSticks == THR_LO + YAW_HI + PIT_CE + ROL_CE)
 801579a:	4b20      	ldr	r3, [pc, #128]	; (801581c <processRcStickPositions+0xec>)
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	2b9f      	cmp	r3, #159	; 0x9f
 80157a0:	d105      	bne.n	80157ae <processRcStickPositions+0x7e>
	{
		if (channelPos[AUX1] == AUX_LO)
 80157a2:	4b21      	ldr	r3, [pc, #132]	; (8015828 <processRcStickPositions+0xf8>)
 80157a4:	791b      	ldrb	r3, [r3, #4]
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d101      	bne.n	80157ae <processRcStickPositions+0x7e>
		{
			mwArm();
 80157aa:	f000 fa35 	bl	8015c18 <mwArm>
		}
	}
	
	//
    if (rcSticks == THR_HI + YAW_CE + PIT_HI + ROL_CE) 
 80157ae:	4b1b      	ldr	r3, [pc, #108]	; (801581c <processRcStickPositions+0xec>)
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	2beb      	cmp	r3, #235	; 0xeb
 80157b4:	d108      	bne.n	80157c8 <processRcStickPositions+0x98>
	{
        applyAndSaveBoardAlignmentDelta(0, -1);
 80157b6:	f04f 31ff 	mov.w	r1, #4294967295
 80157ba:	2000      	movs	r0, #0
 80157bc:	f003 fed2 	bl	8019564 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 80157c0:	4b17      	ldr	r3, [pc, #92]	; (8015820 <processRcStickPositions+0xf0>)
 80157c2:	220a      	movs	r2, #10
 80157c4:	701a      	strb	r2, [r3, #0]
        return;
 80157c6:	e025      	b.n	8015814 <processRcStickPositions+0xe4>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_LO + ROL_CE) 
 80157c8:	4b14      	ldr	r3, [pc, #80]	; (801581c <processRcStickPositions+0xec>)
 80157ca:	681b      	ldr	r3, [r3, #0]
 80157cc:	2be7      	cmp	r3, #231	; 0xe7
 80157ce:	d107      	bne.n	80157e0 <processRcStickPositions+0xb0>
	{
        applyAndSaveBoardAlignmentDelta(0, 1);
 80157d0:	2101      	movs	r1, #1
 80157d2:	2000      	movs	r0, #0
 80157d4:	f003 fec6 	bl	8019564 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 80157d8:	4b11      	ldr	r3, [pc, #68]	; (8015820 <processRcStickPositions+0xf0>)
 80157da:	220a      	movs	r2, #10
 80157dc:	701a      	strb	r2, [r3, #0]
        return;
 80157de:	e019      	b.n	8015814 <processRcStickPositions+0xe4>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_HI) 
 80157e0:	4b0e      	ldr	r3, [pc, #56]	; (801581c <processRcStickPositions+0xec>)
 80157e2:	681b      	ldr	r3, [r3, #0]
 80157e4:	2bee      	cmp	r3, #238	; 0xee
 80157e6:	d108      	bne.n	80157fa <processRcStickPositions+0xca>
	{
        applyAndSaveBoardAlignmentDelta(-1, 0);
 80157e8:	2100      	movs	r1, #0
 80157ea:	f04f 30ff 	mov.w	r0, #4294967295
 80157ee:	f003 feb9 	bl	8019564 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 80157f2:	4b0b      	ldr	r3, [pc, #44]	; (8015820 <processRcStickPositions+0xf0>)
 80157f4:	220a      	movs	r2, #10
 80157f6:	701a      	strb	r2, [r3, #0]
        return;
 80157f8:	e00c      	b.n	8015814 <processRcStickPositions+0xe4>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_LO) 
 80157fa:	4b08      	ldr	r3, [pc, #32]	; (801581c <processRcStickPositions+0xec>)
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	2bed      	cmp	r3, #237	; 0xed
 8015800:	d108      	bne.n	8015814 <processRcStickPositions+0xe4>
	{
        applyAndSaveBoardAlignmentDelta(1, 0);
 8015802:	2100      	movs	r1, #0
 8015804:	2001      	movs	r0, #1
 8015806:	f003 fead 	bl	8019564 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 801580a:	4b05      	ldr	r3, [pc, #20]	; (8015820 <processRcStickPositions+0xf0>)
 801580c:	220a      	movs	r2, #10
 801580e:	701a      	strb	r2, [r3, #0]
        return;
 8015810:	e000      	b.n	8015814 <processRcStickPositions+0xe4>
	if (rcDelayCommand != 20) return;
 8015812:	bf00      	nop
//	}
//	else if (rcSticks == THR_LO + YAW_CE + PIT_LO + ROL_LO)
//	{
//		setLedStripAllwaysIsON(false);
//	}
}
 8015814:	3708      	adds	r7, #8
 8015816:	46bd      	mov	sp, r7
 8015818:	bd80      	pop	{r7, pc}
 801581a:	bf00      	nop
 801581c:	20008648 	.word	0x20008648
 8015820:	2000864c 	.word	0x2000864c
 8015824:	20008650 	.word	0x20008650
 8015828:	2000b320 	.word	0x2000b320

0801582c <processRcAUXPositions>:

//
void processRcAUXPositions(void)
{
 801582c:	b580      	push	{r7, lr}
 801582e:	b082      	sub	sp, #8
 8015830:	af00      	add	r7, sp, #0
	for (int i=AUX1; i<CH_NUM; i++)
 8015832:	2304      	movs	r3, #4
 8015834:	607b      	str	r3, [r7, #4]
 8015836:	e023      	b.n	8015880 <processRcAUXPositions+0x54>
	{
		if (rcData[i] < (RC_MID-200))
 8015838:	4a5c      	ldr	r2, [pc, #368]	; (80159ac <processRcAUXPositions+0x180>)
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015840:	f240 5213 	movw	r2, #1299	; 0x513
 8015844:	4293      	cmp	r3, r2
 8015846:	d805      	bhi.n	8015854 <processRcAUXPositions+0x28>
			channelPos[i] = AUX_LO;
 8015848:	4a59      	ldr	r2, [pc, #356]	; (80159b0 <processRcAUXPositions+0x184>)
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	4413      	add	r3, r2
 801584e:	2200      	movs	r2, #0
 8015850:	701a      	strb	r2, [r3, #0]
 8015852:	e012      	b.n	801587a <processRcAUXPositions+0x4e>
		else if (rcData[i] > (RC_MID+200))
 8015854:	4a55      	ldr	r2, [pc, #340]	; (80159ac <processRcAUXPositions+0x180>)
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801585c:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8015860:	4293      	cmp	r3, r2
 8015862:	d905      	bls.n	8015870 <processRcAUXPositions+0x44>
			channelPos[i] = AUX_HI;
 8015864:	4a52      	ldr	r2, [pc, #328]	; (80159b0 <processRcAUXPositions+0x184>)
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	4413      	add	r3, r2
 801586a:	2202      	movs	r2, #2
 801586c:	701a      	strb	r2, [r3, #0]
 801586e:	e004      	b.n	801587a <processRcAUXPositions+0x4e>
		else
			channelPos[i] = AUX_CE;
 8015870:	4a4f      	ldr	r2, [pc, #316]	; (80159b0 <processRcAUXPositions+0x184>)
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	4413      	add	r3, r2
 8015876:	2201      	movs	r2, #1
 8015878:	701a      	strb	r2, [r3, #0]
	for (int i=AUX1; i<CH_NUM; i++)
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	3301      	adds	r3, #1
 801587e:	607b      	str	r3, [r7, #4]
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	2b0b      	cmp	r3, #11
 8015884:	ddd8      	ble.n	8015838 <processRcAUXPositions+0xc>
	}

	//AUX3
	if(channelPos[AUX3] == AUX_LO)//
 8015886:	4b4a      	ldr	r3, [pc, #296]	; (80159b0 <processRcAUXPositions+0x184>)
 8015888:	799b      	ldrb	r3, [r3, #6]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d11b      	bne.n	80158c6 <processRcAUXPositions+0x9a>
	{
		if (!FLIGHT_MODE(ANGLE_MODE))
 801588e:	4b49      	ldr	r3, [pc, #292]	; (80159b4 <processRcAUXPositions+0x188>)
 8015890:	681b      	ldr	r3, [r3, #0]
 8015892:	f003 0301 	and.w	r3, r3, #1
 8015896:	2b00      	cmp	r3, #0
 8015898:	d102      	bne.n	80158a0 <processRcAUXPositions+0x74>
			ENABLE_FLIGHT_MODE(ANGLE_MODE);
 801589a:	2001      	movs	r0, #1
 801589c:	f000 f8a0 	bl	80159e0 <enableFlightMode>
		
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 80158a0:	4b44      	ldr	r3, [pc, #272]	; (80159b4 <processRcAUXPositions+0x188>)
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	f003 0308 	and.w	r3, r3, #8
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d002      	beq.n	80158b2 <processRcAUXPositions+0x86>
			DISABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 80158ac:	2008      	movs	r0, #8
 80158ae:	f000 f8b5 	bl	8015a1c <disableFlightMode>
	
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 80158b2:	4b40      	ldr	r3, [pc, #256]	; (80159b4 <processRcAUXPositions+0x188>)
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	f003 0320 	and.w	r3, r3, #32
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d029      	beq.n	8015912 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 80158be:	2020      	movs	r0, #32
 80158c0:	f000 f8ac 	bl	8015a1c <disableFlightMode>
 80158c4:	e025      	b.n	8015912 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_CE)//
 80158c6:	4b3a      	ldr	r3, [pc, #232]	; (80159b0 <processRcAUXPositions+0x184>)
 80158c8:	799b      	ldrb	r3, [r3, #6]
 80158ca:	2b01      	cmp	r3, #1
 80158cc:	d114      	bne.n	80158f8 <processRcAUXPositions+0xcc>
	{
		if (!FLIGHT_MODE(NAV_ALTHOLD_MODE))
 80158ce:	4b39      	ldr	r3, [pc, #228]	; (80159b4 <processRcAUXPositions+0x188>)
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	f003 0308 	and.w	r3, r3, #8
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d104      	bne.n	80158e4 <processRcAUXPositions+0xb8>
		{
			ENABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 80158da:	2008      	movs	r0, #8
 80158dc:	f000 f880 	bl	80159e0 <enableFlightMode>
			commanderSetupAltitudeHoldMode();
 80158e0:	f7ff fc7c 	bl	80151dc <commanderSetupAltitudeHoldMode>
		}
		
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 80158e4:	4b33      	ldr	r3, [pc, #204]	; (80159b4 <processRcAUXPositions+0x188>)
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	f003 0320 	and.w	r3, r3, #32
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d010      	beq.n	8015912 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 80158f0:	2020      	movs	r0, #32
 80158f2:	f000 f893 	bl	8015a1c <disableFlightMode>
 80158f6:	e00c      	b.n	8015912 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_HI)//
 80158f8:	4b2d      	ldr	r3, [pc, #180]	; (80159b0 <processRcAUXPositions+0x184>)
 80158fa:	799b      	ldrb	r3, [r3, #6]
 80158fc:	2b02      	cmp	r3, #2
 80158fe:	d108      	bne.n	8015912 <processRcAUXPositions+0xe6>
	{
		if (!FLIGHT_MODE(NAV_POSHOLD_MODE))
 8015900:	4b2c      	ldr	r3, [pc, #176]	; (80159b4 <processRcAUXPositions+0x188>)
 8015902:	681b      	ldr	r3, [r3, #0]
 8015904:	f003 0320 	and.w	r3, r3, #32
 8015908:	2b00      	cmp	r3, #0
 801590a:	d102      	bne.n	8015912 <processRcAUXPositions+0xe6>
			ENABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 801590c:	2020      	movs	r0, #32
 801590e:	f000 f867 	bl	80159e0 <enableFlightMode>
	}
	
	//AUX4
	if(channelPos[AUX4] == AUX_LO)
 8015912:	4b27      	ldr	r3, [pc, #156]	; (80159b0 <processRcAUXPositions+0x184>)
 8015914:	79db      	ldrb	r3, [r3, #7]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d109      	bne.n	801592e <processRcAUXPositions+0x102>
	{
		if (FLIGHT_MODE(HEADFREE_MODE))//
 801591a:	4b26      	ldr	r3, [pc, #152]	; (80159b4 <processRcAUXPositions+0x188>)
 801591c:	681b      	ldr	r3, [r3, #0]
 801591e:	f003 0304 	and.w	r3, r3, #4
 8015922:	2b00      	cmp	r3, #0
 8015924:	d010      	beq.n	8015948 <processRcAUXPositions+0x11c>
			DISABLE_FLIGHT_MODE(HEADFREE_MODE);
 8015926:	2004      	movs	r0, #4
 8015928:	f000 f878 	bl	8015a1c <disableFlightMode>
 801592c:	e00c      	b.n	8015948 <processRcAUXPositions+0x11c>
	}
	else if(channelPos[AUX4] == AUX_HI)
 801592e:	4b20      	ldr	r3, [pc, #128]	; (80159b0 <processRcAUXPositions+0x184>)
 8015930:	79db      	ldrb	r3, [r3, #7]
 8015932:	2b02      	cmp	r3, #2
 8015934:	d108      	bne.n	8015948 <processRcAUXPositions+0x11c>
	{
		if (!FLIGHT_MODE(HEADFREE_MODE))//
 8015936:	4b1f      	ldr	r3, [pc, #124]	; (80159b4 <processRcAUXPositions+0x188>)
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	f003 0304 	and.w	r3, r3, #4
 801593e:	2b00      	cmp	r3, #0
 8015940:	d102      	bne.n	8015948 <processRcAUXPositions+0x11c>
			ENABLE_FLIGHT_MODE(HEADFREE_MODE);
 8015942:	2004      	movs	r0, #4
 8015944:	f000 f84c 	bl	80159e0 <enableFlightMode>
	}
	
	//AUX2
	if(channelPos[AUX2] == AUX_LO)
 8015948:	4b19      	ldr	r3, [pc, #100]	; (80159b0 <processRcAUXPositions+0x184>)
 801594a:	795b      	ldrb	r3, [r3, #5]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d10a      	bne.n	8015966 <processRcAUXPositions+0x13a>
	{
		if (FLIGHT_MODE(BEEPER_ON_MODE))//
 8015950:	4b18      	ldr	r3, [pc, #96]	; (80159b4 <processRcAUXPositions+0x188>)
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015958:	2b00      	cmp	r3, #0
 801595a:	d012      	beq.n	8015982 <processRcAUXPositions+0x156>
			DISABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 801595c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8015960:	f000 f85c 	bl	8015a1c <disableFlightMode>
 8015964:	e00d      	b.n	8015982 <processRcAUXPositions+0x156>
	}
	else if(channelPos[AUX2] == AUX_HI)
 8015966:	4b12      	ldr	r3, [pc, #72]	; (80159b0 <processRcAUXPositions+0x184>)
 8015968:	795b      	ldrb	r3, [r3, #5]
 801596a:	2b02      	cmp	r3, #2
 801596c:	d109      	bne.n	8015982 <processRcAUXPositions+0x156>
	{
		if (!FLIGHT_MODE(BEEPER_ON_MODE))//
 801596e:	4b11      	ldr	r3, [pc, #68]	; (80159b4 <processRcAUXPositions+0x188>)
 8015970:	681b      	ldr	r3, [r3, #0]
 8015972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015976:	2b00      	cmp	r3, #0
 8015978:	d103      	bne.n	8015982 <processRcAUXPositions+0x156>
			ENABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 801597a:	f44f 7000 	mov.w	r0, #512	; 0x200
 801597e:	f000 f82f 	bl	80159e0 <enableFlightMode>
	}
	
	//AUX1
	if(channelPos[AUX1] == AUX_LO)
 8015982:	4b0b      	ldr	r3, [pc, #44]	; (80159b0 <processRcAUXPositions+0x184>)
 8015984:	791b      	ldrb	r3, [r3, #4]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d00b      	beq.n	80159a2 <processRcAUXPositions+0x176>
	{
		
	}
	else if(channelPos[AUX1] == AUX_HI)
 801598a:	4b09      	ldr	r3, [pc, #36]	; (80159b0 <processRcAUXPositions+0x184>)
 801598c:	791b      	ldrb	r3, [r3, #4]
 801598e:	2b02      	cmp	r3, #2
 8015990:	d107      	bne.n	80159a2 <processRcAUXPositions+0x176>
	{
		if(ARMING_FLAG(ARMED))
 8015992:	4b09      	ldr	r3, [pc, #36]	; (80159b8 <processRcAUXPositions+0x18c>)
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	f003 0302 	and.w	r3, r3, #2
 801599a:	2b00      	cmp	r3, #0
 801599c:	d001      	beq.n	80159a2 <processRcAUXPositions+0x176>
		{
			mwDisarm();//
 801599e:	f000 f925 	bl	8015bec <mwDisarm>
		}
	}	
}
 80159a2:	bf00      	nop
 80159a4:	3708      	adds	r7, #8
 80159a6:	46bd      	mov	sp, r7
 80159a8:	bd80      	pop	{r7, pc}
 80159aa:	bf00      	nop
 80159ac:	2000b334 	.word	0x2000b334
 80159b0:	2000b320 	.word	0x2000b320
 80159b4:	2000865c 	.word	0x2000865c
 80159b8:	20008654 	.word	0x20008654

080159bc <calculateThrottleStatus>:

//
throttleStatus_e calculateThrottleStatus(void)
{
 80159bc:	b480      	push	{r7}
 80159be:	af00      	add	r7, sp, #0
    if (rcData[THROTTLE] < RC_COMMANDER_MINCHECK)
 80159c0:	4b06      	ldr	r3, [pc, #24]	; (80159dc <calculateThrottleStatus+0x20>)
 80159c2:	889b      	ldrh	r3, [r3, #4]
 80159c4:	f240 424b 	movw	r2, #1099	; 0x44b
 80159c8:	4293      	cmp	r3, r2
 80159ca:	d801      	bhi.n	80159d0 <calculateThrottleStatus+0x14>
        return THROTTLE_LOW;
 80159cc:	2300      	movs	r3, #0
 80159ce:	e000      	b.n	80159d2 <calculateThrottleStatus+0x16>

    return THROTTLE_HIGH;
 80159d0:	2301      	movs	r3, #1
}
 80159d2:	4618      	mov	r0, r3
 80159d4:	46bd      	mov	sp, r7
 80159d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159da:	4770      	bx	lr
 80159dc:	2000b334 	.word	0x2000b334

080159e0 <enableFlightMode>:
uint32_t flightModeFlags = 0;


//
uint32_t enableFlightMode(flightModeFlags_e mask)
{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b084      	sub	sp, #16
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	4603      	mov	r3, r0
 80159e8:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 80159ea:	4b0b      	ldr	r3, [pc, #44]	; (8015a18 <enableFlightMode+0x38>)
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	60fb      	str	r3, [r7, #12]

    flightModeFlags |= (mask);
 80159f0:	88fa      	ldrh	r2, [r7, #6]
 80159f2:	4b09      	ldr	r3, [pc, #36]	; (8015a18 <enableFlightMode+0x38>)
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	4313      	orrs	r3, r2
 80159f8:	4a07      	ldr	r2, [pc, #28]	; (8015a18 <enableFlightMode+0x38>)
 80159fa:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 80159fc:	4b06      	ldr	r3, [pc, #24]	; (8015a18 <enableFlightMode+0x38>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	68fa      	ldr	r2, [r7, #12]
 8015a02:	429a      	cmp	r2, r3
 8015a04:	d002      	beq.n	8015a0c <enableFlightMode+0x2c>
        beeperConfirmationBeeps(1);
 8015a06:	2001      	movs	r0, #1
 8015a08:	f7fd fde4 	bl	80135d4 <beeperConfirmationBeeps>
    return flightModeFlags;
 8015a0c:	4b02      	ldr	r3, [pc, #8]	; (8015a18 <enableFlightMode+0x38>)
 8015a0e:	681b      	ldr	r3, [r3, #0]
}
 8015a10:	4618      	mov	r0, r3
 8015a12:	3710      	adds	r7, #16
 8015a14:	46bd      	mov	sp, r7
 8015a16:	bd80      	pop	{r7, pc}
 8015a18:	2000865c 	.word	0x2000865c

08015a1c <disableFlightMode>:

//
uint32_t disableFlightMode(flightModeFlags_e mask)
{
 8015a1c:	b580      	push	{r7, lr}
 8015a1e:	b084      	sub	sp, #16
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	4603      	mov	r3, r0
 8015a24:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 8015a26:	4b0c      	ldr	r3, [pc, #48]	; (8015a58 <disableFlightMode+0x3c>)
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	60fb      	str	r3, [r7, #12]

    flightModeFlags &= ~(mask);
 8015a2c:	88fb      	ldrh	r3, [r7, #6]
 8015a2e:	43db      	mvns	r3, r3
 8015a30:	461a      	mov	r2, r3
 8015a32:	4b09      	ldr	r3, [pc, #36]	; (8015a58 <disableFlightMode+0x3c>)
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	4013      	ands	r3, r2
 8015a38:	4a07      	ldr	r2, [pc, #28]	; (8015a58 <disableFlightMode+0x3c>)
 8015a3a:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 8015a3c:	4b06      	ldr	r3, [pc, #24]	; (8015a58 <disableFlightMode+0x3c>)
 8015a3e:	681b      	ldr	r3, [r3, #0]
 8015a40:	68fa      	ldr	r2, [r7, #12]
 8015a42:	429a      	cmp	r2, r3
 8015a44:	d002      	beq.n	8015a4c <disableFlightMode+0x30>
        beeperConfirmationBeeps(1);
 8015a46:	2001      	movs	r0, #1
 8015a48:	f7fd fdc4 	bl	80135d4 <beeperConfirmationBeeps>
    return flightModeFlags;
 8015a4c:	4b02      	ldr	r3, [pc, #8]	; (8015a58 <disableFlightMode+0x3c>)
 8015a4e:	681b      	ldr	r3, [r3, #0]
}
 8015a50:	4618      	mov	r0, r3
 8015a52:	3710      	adds	r7, #16
 8015a54:	46bd      	mov	sp, r7
 8015a56:	bd80      	pop	{r7, pc}
 8015a58:	2000865c 	.word	0x2000865c

08015a5c <isCalibrating>:

//
bool isCalibrating(void)
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	af00      	add	r7, sp, #0
	if (!baroIsCalibrationComplete()) 
 8015a60:	f002 ff8e 	bl	8018980 <baroIsCalibrationComplete>
 8015a64:	4603      	mov	r3, r0
 8015a66:	f083 0301 	eor.w	r3, r3, #1
 8015a6a:	b2db      	uxtb	r3, r3
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d001      	beq.n	8015a74 <isCalibrating+0x18>
	{
		return true;
 8015a70:	2301      	movs	r3, #1
 8015a72:	e01e      	b.n	8015ab2 <isCalibrating+0x56>
	}

	if (!posEstimatorIsCalibrationComplete()) 
 8015a74:	f001 fc80 	bl	8017378 <posEstimatorIsCalibrationComplete>
 8015a78:	4603      	mov	r3, r0
 8015a7a:	f083 0301 	eor.w	r3, r3, #1
 8015a7e:	b2db      	uxtb	r3, r3
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	d001      	beq.n	8015a88 <isCalibrating+0x2c>
	{
		return true;
 8015a84:	2301      	movs	r3, #1
 8015a86:	e014      	b.n	8015ab2 <isCalibrating+0x56>
	}

	if (!accIsCalibrationComplete()) 
 8015a88:	f002 fb04 	bl	8018094 <accIsCalibrationComplete>
 8015a8c:	4603      	mov	r3, r0
 8015a8e:	f083 0301 	eor.w	r3, r3, #1
 8015a92:	b2db      	uxtb	r3, r3
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d001      	beq.n	8015a9c <isCalibrating+0x40>
	{
		return true;
 8015a98:	2301      	movs	r3, #1
 8015a9a:	e00a      	b.n	8015ab2 <isCalibrating+0x56>
	}

	if (!gyroIsCalibrationComplete()) 
 8015a9c:	f003 f91c 	bl	8018cd8 <gyroIsCalibrationComplete>
 8015aa0:	4603      	mov	r3, r0
 8015aa2:	f083 0301 	eor.w	r3, r3, #1
 8015aa6:	b2db      	uxtb	r3, r3
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d001      	beq.n	8015ab0 <isCalibrating+0x54>
	{
		return true;
 8015aac:	2301      	movs	r3, #1
 8015aae:	e000      	b.n	8015ab2 <isCalibrating+0x56>
	}

    return false;
 8015ab0:	2300      	movs	r3, #0
}
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	bd80      	pop	{r7, pc}
	...

08015ab8 <updateArmingStatus>:

//
void updateArmingStatus(void)
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8015abc:	4b47      	ldr	r3, [pc, #284]	; (8015bdc <updateArmingStatus+0x124>)
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	f003 0302 	and.w	r3, r3, #2
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d006      	beq.n	8015ad6 <updateArmingStatus+0x1e>
	{
        LED0_ON;
 8015ac8:	2200      	movs	r2, #0
 8015aca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8015ace:	4844      	ldr	r0, [pc, #272]	; (8015be0 <updateArmingStatus+0x128>)
 8015ad0:	f7ee fe0c 	bl	80046ec <HAL_GPIO_WritePin>
            warningLedON();
        }
		
        warningLedUpdate();
    }
}
 8015ad4:	e07f      	b.n	8015bd6 <updateArmingStatus+0x11e>
		if (isCalibrating()) 
 8015ad6:	f7ff ffc1 	bl	8015a5c <isCalibrating>
 8015ada:	4603      	mov	r3, r0
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d009      	beq.n	8015af4 <updateArmingStatus+0x3c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8015ae0:	4b3e      	ldr	r3, [pc, #248]	; (8015bdc <updateArmingStatus+0x124>)
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	f043 0310 	orr.w	r3, r3, #16
 8015ae8:	4a3c      	ldr	r2, [pc, #240]	; (8015bdc <updateArmingStatus+0x124>)
 8015aea:	6013      	str	r3, [r2, #0]
			calibratingFinishedBeep = false;
 8015aec:	4b3d      	ldr	r3, [pc, #244]	; (8015be4 <updateArmingStatus+0x12c>)
 8015aee:	2200      	movs	r2, #0
 8015af0:	701a      	strb	r2, [r3, #0]
 8015af2:	e012      	b.n	8015b1a <updateArmingStatus+0x62>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8015af4:	4b39      	ldr	r3, [pc, #228]	; (8015bdc <updateArmingStatus+0x124>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	f023 0310 	bic.w	r3, r3, #16
 8015afc:	4a37      	ldr	r2, [pc, #220]	; (8015bdc <updateArmingStatus+0x124>)
 8015afe:	6013      	str	r3, [r2, #0]
			if (!calibratingFinishedBeep) 
 8015b00:	4b38      	ldr	r3, [pc, #224]	; (8015be4 <updateArmingStatus+0x12c>)
 8015b02:	781b      	ldrb	r3, [r3, #0]
 8015b04:	f083 0301 	eor.w	r3, r3, #1
 8015b08:	b2db      	uxtb	r3, r3
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d005      	beq.n	8015b1a <updateArmingStatus+0x62>
				calibratingFinishedBeep = true;
 8015b0e:	4b35      	ldr	r3, [pc, #212]	; (8015be4 <updateArmingStatus+0x12c>)
 8015b10:	2201      	movs	r2, #1
 8015b12:	701a      	strb	r2, [r3, #0]
				beeper(BEEPER_RUNTIME_CALIBRATION_DONE);
 8015b14:	2001      	movs	r0, #1
 8015b16:	f7fd fd0f 	bl	8013538 <beeper>
		if (!STATE(SMALL_ANGLE)) 
 8015b1a:	4b33      	ldr	r3, [pc, #204]	; (8015be8 <updateArmingStatus+0x130>)
 8015b1c:	681b      	ldr	r3, [r3, #0]
 8015b1e:	f003 0310 	and.w	r3, r3, #16
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d106      	bne.n	8015b34 <updateArmingStatus+0x7c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 8015b26:	4b2d      	ldr	r3, [pc, #180]	; (8015bdc <updateArmingStatus+0x124>)
 8015b28:	681b      	ldr	r3, [r3, #0]
 8015b2a:	f043 0308 	orr.w	r3, r3, #8
 8015b2e:	4a2b      	ldr	r2, [pc, #172]	; (8015bdc <updateArmingStatus+0x124>)
 8015b30:	6013      	str	r3, [r2, #0]
 8015b32:	e005      	b.n	8015b40 <updateArmingStatus+0x88>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 8015b34:	4b29      	ldr	r3, [pc, #164]	; (8015bdc <updateArmingStatus+0x124>)
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	f023 0308 	bic.w	r3, r3, #8
 8015b3c:	4a27      	ldr	r2, [pc, #156]	; (8015bdc <updateArmingStatus+0x124>)
 8015b3e:	6013      	str	r3, [r2, #0]
		if (!STATE(ACCELEROMETER_CALIBRATED)) 
 8015b40:	4b29      	ldr	r3, [pc, #164]	; (8015be8 <updateArmingStatus+0x130>)
 8015b42:	681b      	ldr	r3, [r3, #0]
 8015b44:	f003 0302 	and.w	r3, r3, #2
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d106      	bne.n	8015b5a <updateArmingStatus+0xa2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 8015b4c:	4b23      	ldr	r3, [pc, #140]	; (8015bdc <updateArmingStatus+0x124>)
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b54:	4a21      	ldr	r2, [pc, #132]	; (8015bdc <updateArmingStatus+0x124>)
 8015b56:	6013      	str	r3, [r2, #0]
 8015b58:	e005      	b.n	8015b66 <updateArmingStatus+0xae>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 8015b5a:	4b20      	ldr	r3, [pc, #128]	; (8015bdc <updateArmingStatus+0x124>)
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015b62:	4a1e      	ldr	r2, [pc, #120]	; (8015bdc <updateArmingStatus+0x124>)
 8015b64:	6013      	str	r3, [r2, #0]
		if (sensorsIsMagPresent() && !STATE(COMPASS_CALIBRATED)) 
 8015b66:	f001 fee1 	bl	801792c <sensorsIsMagPresent>
 8015b6a:	4603      	mov	r3, r0
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d00c      	beq.n	8015b8a <updateArmingStatus+0xd2>
 8015b70:	4b1d      	ldr	r3, [pc, #116]	; (8015be8 <updateArmingStatus+0x130>)
 8015b72:	681b      	ldr	r3, [r3, #0]
 8015b74:	f003 0304 	and.w	r3, r3, #4
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d106      	bne.n	8015b8a <updateArmingStatus+0xd2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 8015b7c:	4b17      	ldr	r3, [pc, #92]	; (8015bdc <updateArmingStatus+0x124>)
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	f043 0320 	orr.w	r3, r3, #32
 8015b84:	4a15      	ldr	r2, [pc, #84]	; (8015bdc <updateArmingStatus+0x124>)
 8015b86:	6013      	str	r3, [r2, #0]
 8015b88:	e005      	b.n	8015b96 <updateArmingStatus+0xde>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 8015b8a:	4b14      	ldr	r3, [pc, #80]	; (8015bdc <updateArmingStatus+0x124>)
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	f023 0320 	bic.w	r3, r3, #32
 8015b92:	4a12      	ldr	r2, [pc, #72]	; (8015bdc <updateArmingStatus+0x124>)
 8015b94:	6013      	str	r3, [r2, #0]
		if (STATE(FLASH_WRITING))
 8015b96:	4b14      	ldr	r3, [pc, #80]	; (8015be8 <updateArmingStatus+0x130>)
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	f003 0320 	and.w	r3, r3, #32
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d006      	beq.n	8015bb0 <updateArmingStatus+0xf8>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8015ba2:	4b0e      	ldr	r3, [pc, #56]	; (8015bdc <updateArmingStatus+0x124>)
 8015ba4:	681b      	ldr	r3, [r3, #0]
 8015ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015baa:	4a0c      	ldr	r2, [pc, #48]	; (8015bdc <updateArmingStatus+0x124>)
 8015bac:	6013      	str	r3, [r2, #0]
 8015bae:	e005      	b.n	8015bbc <updateArmingStatus+0x104>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8015bb0:	4b0a      	ldr	r3, [pc, #40]	; (8015bdc <updateArmingStatus+0x124>)
 8015bb2:	681b      	ldr	r3, [r3, #0]
 8015bb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015bb8:	4a08      	ldr	r2, [pc, #32]	; (8015bdc <updateArmingStatus+0x124>)
 8015bba:	6013      	str	r3, [r2, #0]
        if (!isArmingDisabled()) 
 8015bbc:	4b07      	ldr	r3, [pc, #28]	; (8015bdc <updateArmingStatus+0x124>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d102      	bne.n	8015bce <updateArmingStatus+0x116>
            warningLedFlash();
 8015bc8:	f7fe f978 	bl	8013ebc <warningLedFlash>
 8015bcc:	e001      	b.n	8015bd2 <updateArmingStatus+0x11a>
            warningLedON();
 8015bce:	f7fe f969 	bl	8013ea4 <warningLedON>
        warningLedUpdate();
 8015bd2:	f7fe f9a7 	bl	8013f24 <warningLedUpdate>
}
 8015bd6:	bf00      	nop
 8015bd8:	bd80      	pop	{r7, pc}
 8015bda:	bf00      	nop
 8015bdc:	20008654 	.word	0x20008654
 8015be0:	40020400 	.word	0x40020400
 8015be4:	20008660 	.word	0x20008660
 8015be8:	20008658 	.word	0x20008658

08015bec <mwDisarm>:

//
void mwDisarm(void)
{
 8015bec:	b580      	push	{r7, lr}
 8015bee:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8015bf0:	4b08      	ldr	r3, [pc, #32]	; (8015c14 <mwDisarm+0x28>)
 8015bf2:	681b      	ldr	r3, [r3, #0]
 8015bf4:	f003 0302 	and.w	r3, r3, #2
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d008      	beq.n	8015c0e <mwDisarm+0x22>
	{
        DISABLE_ARMING_FLAG(ARMED);
 8015bfc:	4b05      	ldr	r3, [pc, #20]	; (8015c14 <mwDisarm+0x28>)
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	f023 0302 	bic.w	r3, r3, #2
 8015c04:	4a03      	ldr	r2, [pc, #12]	; (8015c14 <mwDisarm+0x28>)
 8015c06:	6013      	str	r3, [r2, #0]
        beeper(BEEPER_DISARMING); 
 8015c08:	2005      	movs	r0, #5
 8015c0a:	f7fd fc95 	bl	8013538 <beeper>
    }
}
 8015c0e:	bf00      	nop
 8015c10:	bd80      	pop	{r7, pc}
 8015c12:	bf00      	nop
 8015c14:	20008654 	.word	0x20008654

08015c18 <mwArm>:

//
void mwArm(void)
{
 8015c18:	b580      	push	{r7, lr}
 8015c1a:	af00      	add	r7, sp, #0
    updateArmingStatus();
 8015c1c:	f7ff ff4c 	bl	8015ab8 <updateArmingStatus>

    if (!isArmingDisabled()) 
 8015c20:	4b14      	ldr	r3, [pc, #80]	; (8015c74 <mwArm+0x5c>)
 8015c22:	681b      	ldr	r3, [r3, #0]
 8015c24:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d117      	bne.n	8015c5c <mwArm+0x44>
	{
        if (ARMING_FLAG(ARMED)) 
 8015c2c:	4b11      	ldr	r3, [pc, #68]	; (8015c74 <mwArm+0x5c>)
 8015c2e:	681b      	ldr	r3, [r3, #0]
 8015c30:	f003 0302 	and.w	r3, r3, #2
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d11b      	bne.n	8015c70 <mwArm+0x58>
		{
            return;
        }
		ENABLE_ARMING_FLAG(ARMED);
 8015c38:	4b0e      	ldr	r3, [pc, #56]	; (8015c74 <mwArm+0x5c>)
 8015c3a:	681b      	ldr	r3, [r3, #0]
 8015c3c:	f043 0302 	orr.w	r3, r3, #2
 8015c40:	4a0c      	ldr	r2, [pc, #48]	; (8015c74 <mwArm+0x5c>)
 8015c42:	6013      	str	r3, [r2, #0]
		ENABLE_ARMING_FLAG(WAS_EVER_ARMED);
 8015c44:	4b0b      	ldr	r3, [pc, #44]	; (8015c74 <mwArm+0x5c>)
 8015c46:	681b      	ldr	r3, [r3, #0]
 8015c48:	f043 0304 	orr.w	r3, r3, #4
 8015c4c:	4a09      	ldr	r2, [pc, #36]	; (8015c74 <mwArm+0x5c>)
 8015c4e:	6013      	str	r3, [r2, #0]
		
		stateControlResetYawHolding();//
 8015c50:	f002 f9e4 	bl	801801c <stateControlResetYawHolding>
        beeper(BEEPER_ARMING);
 8015c54:	2006      	movs	r0, #6
 8015c56:	f7fd fc6f 	bl	8013538 <beeper>
        return;
 8015c5a:	e00a      	b.n	8015c72 <mwArm+0x5a>
    }

    if (!ARMING_FLAG(ARMED)) 
 8015c5c:	4b05      	ldr	r3, [pc, #20]	; (8015c74 <mwArm+0x5c>)
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	f003 0302 	and.w	r3, r3, #2
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d104      	bne.n	8015c72 <mwArm+0x5a>
	{
        beeperConfirmationBeeps(1);
 8015c68:	2001      	movs	r0, #1
 8015c6a:	f7fd fcb3 	bl	80135d4 <beeperConfirmationBeeps>
 8015c6e:	e000      	b.n	8015c72 <mwArm+0x5a>
            return;
 8015c70:	bf00      	nop
    }
}
 8015c72:	bd80      	pop	{r7, pc}
 8015c74:	20008654 	.word	0x20008654

08015c78 <rxInit>:
uint16_t rcData[CH_NUM];//PPM
rcLinkState_t rcLinkState;
failsafeState_t  failsafeState;

void rxInit(void)
{
 8015c78:	b580      	push	{r7, lr}
 8015c7a:	af00      	add	r7, sp, #0
	cppmInit();
 8015c7c:	f7fd ffbe 	bl	8013bfc <cppmInit>
}
 8015c80:	bf00      	nop
 8015c82:	bd80      	pop	{r7, pc}

08015c84 <ppmTask>:

void ppmTask(void *param)
{
 8015c84:	b580      	push	{r7, lr}
 8015c86:	b084      	sub	sp, #16
 8015c88:	af00      	add	r7, sp, #0
 8015c8a:	6078      	str	r0, [r7, #4]
	uint16_t ppm;
	uint32_t currentTick;
	while(1)
	{
		currentTick = getSysTickCnt();
 8015c8c:	f7ec fc3a 	bl	8002504 <getSysTickCnt>
 8015c90:	60f8      	str	r0, [r7, #12]
		
		if(cppmGetTimestamp(&ppm) == pdTRUE)//20msPPM
 8015c92:	f107 030a 	add.w	r3, r7, #10
 8015c96:	4618      	mov	r0, r3
 8015c98:	f7fd ffca 	bl	8013c30 <cppmGetTimestamp>
 8015c9c:	4603      	mov	r3, r0
 8015c9e:	2b01      	cmp	r3, #1
 8015ca0:	d137      	bne.n	8015d12 <ppmTask+0x8e>
		{
			if (cppmIsAvailible() && ppm < 2100)//PPM
 8015ca2:	f7fd ffb9 	bl	8013c18 <cppmIsAvailible>
 8015ca6:	4603      	mov	r3, r0
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d016      	beq.n	8015cda <ppmTask+0x56>
 8015cac:	897b      	ldrh	r3, [r7, #10]
 8015cae:	f640 0233 	movw	r2, #2099	; 0x833
 8015cb2:	4293      	cmp	r3, r2
 8015cb4:	d811      	bhi.n	8015cda <ppmTask+0x56>
			{
				if(currChannel < CH_NUM)
 8015cb6:	4b1c      	ldr	r3, [pc, #112]	; (8015d28 <ppmTask+0xa4>)
 8015cb8:	781b      	ldrb	r3, [r3, #0]
 8015cba:	2b0b      	cmp	r3, #11
 8015cbc:	d806      	bhi.n	8015ccc <ppmTask+0x48>
				{
					rcData[currChannel] = ppm;
 8015cbe:	4b1a      	ldr	r3, [pc, #104]	; (8015d28 <ppmTask+0xa4>)
 8015cc0:	781b      	ldrb	r3, [r3, #0]
 8015cc2:	461a      	mov	r2, r3
 8015cc4:	8979      	ldrh	r1, [r7, #10]
 8015cc6:	4b19      	ldr	r3, [pc, #100]	; (8015d2c <ppmTask+0xa8>)
 8015cc8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				}
				currChannel++;
 8015ccc:	4b16      	ldr	r3, [pc, #88]	; (8015d28 <ppmTask+0xa4>)
 8015cce:	781b      	ldrb	r3, [r3, #0]
 8015cd0:	3301      	adds	r3, #1
 8015cd2:	b2da      	uxtb	r2, r3
 8015cd4:	4b14      	ldr	r3, [pc, #80]	; (8015d28 <ppmTask+0xa4>)
 8015cd6:	701a      	strb	r2, [r3, #0]
 8015cd8:	e01b      	b.n	8015d12 <ppmTask+0x8e>
			}
			else//
			{
				currChannel = 0;
 8015cda:	4b13      	ldr	r3, [pc, #76]	; (8015d28 <ppmTask+0xa4>)
 8015cdc:	2200      	movs	r2, #0
 8015cde:	701a      	strb	r2, [r3, #0]
				rcLinkState.linkState = true;
 8015ce0:	4b13      	ldr	r3, [pc, #76]	; (8015d30 <ppmTask+0xac>)
 8015ce2:	2201      	movs	r2, #1
 8015ce4:	711a      	strb	r2, [r3, #4]
				if (rcData[THROTTLE] < 950 || rcData[THROTTLE] > 2100)//
 8015ce6:	4b11      	ldr	r3, [pc, #68]	; (8015d2c <ppmTask+0xa8>)
 8015ce8:	889b      	ldrh	r3, [r3, #4]
 8015cea:	f240 32b5 	movw	r2, #949	; 0x3b5
 8015cee:	4293      	cmp	r3, r2
 8015cf0:	d905      	bls.n	8015cfe <ppmTask+0x7a>
 8015cf2:	4b0e      	ldr	r3, [pc, #56]	; (8015d2c <ppmTask+0xa8>)
 8015cf4:	889b      	ldrh	r3, [r3, #4]
 8015cf6:	f640 0234 	movw	r2, #2100	; 0x834
 8015cfa:	4293      	cmp	r3, r2
 8015cfc:	d903      	bls.n	8015d06 <ppmTask+0x82>
					rcLinkState.invalidPulse = true;
 8015cfe:	4b0c      	ldr	r3, [pc, #48]	; (8015d30 <ppmTask+0xac>)
 8015d00:	2201      	movs	r2, #1
 8015d02:	715a      	strb	r2, [r3, #5]
 8015d04:	e002      	b.n	8015d0c <ppmTask+0x88>
				else
					rcLinkState.invalidPulse = false;
 8015d06:	4b0a      	ldr	r3, [pc, #40]	; (8015d30 <ppmTask+0xac>)
 8015d08:	2200      	movs	r2, #0
 8015d0a:	715a      	strb	r2, [r3, #5]
				rcLinkState.realLinkTime = currentTick;
 8015d0c:	4a08      	ldr	r2, [pc, #32]	; (8015d30 <ppmTask+0xac>)
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	6013      	str	r3, [r2, #0]
			}
		}
		
		if (currentTick - rcLinkState.realLinkTime > 1000)//1S
 8015d12:	4b07      	ldr	r3, [pc, #28]	; (8015d30 <ppmTask+0xac>)
 8015d14:	681b      	ldr	r3, [r3, #0]
 8015d16:	68fa      	ldr	r2, [r7, #12]
 8015d18:	1ad3      	subs	r3, r2, r3
 8015d1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015d1e:	d9b5      	bls.n	8015c8c <ppmTask+0x8>
		{
			rcLinkState.linkState = false;
 8015d20:	4b03      	ldr	r3, [pc, #12]	; (8015d30 <ppmTask+0xac>)
 8015d22:	2200      	movs	r2, #0
 8015d24:	711a      	strb	r2, [r3, #4]
		currentTick = getSysTickCnt();
 8015d26:	e7b1      	b.n	8015c8c <ppmTask+0x8>
 8015d28:	20008661 	.word	0x20008661
 8015d2c:	2000b334 	.word	0x2000b334
 8015d30:	2000b32c 	.word	0x2000b32c

08015d34 <rxTask>:
		}	
	}
}

void rxTask(void *param)
{	
 8015d34:	b580      	push	{r7, lr}
 8015d36:	b086      	sub	sp, #24
 8015d38:	af00      	add	r7, sp, #0
 8015d3a:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	617b      	str	r3, [r7, #20]
	u32 lastWakeTime = getSysTickCnt();
 8015d40:	f7ec fbe0 	bl	8002504 <getSysTickCnt>
 8015d44:	4603      	mov	r3, r0
 8015d46:	60bb      	str	r3, [r7, #8]
	uint32_t currentTick;
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8015d48:	f107 0308 	add.w	r3, r7, #8
 8015d4c:	2101      	movs	r1, #1
 8015d4e:	4618      	mov	r0, r3
 8015d50:	f7f4 fef8 	bl	800ab44 <vTaskDelayUntil>
		
		if (RATE_DO_EXECUTE(RATE_50_HZ, tick))
 8015d54:	6979      	ldr	r1, [r7, #20]
 8015d56:	4b28      	ldr	r3, [pc, #160]	; (8015df8 <rxTask+0xc4>)
 8015d58:	fba3 2301 	umull	r2, r3, r3, r1
 8015d5c:	091a      	lsrs	r2, r3, #4
 8015d5e:	4613      	mov	r3, r2
 8015d60:	009b      	lsls	r3, r3, #2
 8015d62:	4413      	add	r3, r2
 8015d64:	009b      	lsls	r3, r3, #2
 8015d66:	1aca      	subs	r2, r1, r3
 8015d68:	2a00      	cmp	r2, #0
 8015d6a:	d141      	bne.n	8015df0 <rxTask+0xbc>
		{
			currentTick = getSysTickCnt();
 8015d6c:	f7ec fbca 	bl	8002504 <getSysTickCnt>
 8015d70:	6138      	str	r0, [r7, #16]
			
			//
			if (rcLinkState.linkState == true)
 8015d72:	4b22      	ldr	r3, [pc, #136]	; (8015dfc <rxTask+0xc8>)
 8015d74:	791b      	ldrb	r3, [r3, #4]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d003      	beq.n	8015d82 <rxTask+0x4e>
			{
				processRcStickPositions();
 8015d7a:	f7ff fcd9 	bl	8015730 <processRcStickPositions>
				processRcAUXPositions();
 8015d7e:	f7ff fd55 	bl	801582c <processRcAUXPositions>
			}
			
			//
			if (ARMING_FLAG(ARMED))
 8015d82:	4b1f      	ldr	r3, [pc, #124]	; (8015e00 <rxTask+0xcc>)
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	f003 0302 	and.w	r3, r3, #2
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d02d      	beq.n	8015dea <rxTask+0xb6>
			{
				if (rcLinkState.linkState == false || rcLinkState.invalidPulse == true)//
 8015d8e:	4b1b      	ldr	r3, [pc, #108]	; (8015dfc <rxTask+0xc8>)
 8015d90:	791b      	ldrb	r3, [r3, #4]
 8015d92:	f083 0301 	eor.w	r3, r3, #1
 8015d96:	b2db      	uxtb	r3, r3
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d103      	bne.n	8015da4 <rxTask+0x70>
 8015d9c:	4b17      	ldr	r3, [pc, #92]	; (8015dfc <rxTask+0xc8>)
 8015d9e:	795b      	ldrb	r3, [r3, #5]
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d014      	beq.n	8015dce <rxTask+0x9a>
				{
					if (failsafeState.failsafeActive == false)
 8015da4:	4b17      	ldr	r3, [pc, #92]	; (8015e04 <rxTask+0xd0>)
 8015da6:	785b      	ldrb	r3, [r3, #1]
 8015da8:	f083 0301 	eor.w	r3, r3, #1
 8015dac:	b2db      	uxtb	r3, r3
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d01e      	beq.n	8015df0 <rxTask+0xbc>
					{
						if (currentTick > failsafeState.throttleLowPeriod )//5
 8015db2:	4b14      	ldr	r3, [pc, #80]	; (8015e04 <rxTask+0xd0>)
 8015db4:	689b      	ldr	r3, [r3, #8]
 8015db6:	693a      	ldr	r2, [r7, #16]
 8015db8:	429a      	cmp	r2, r3
 8015dba:	d902      	bls.n	8015dc2 <rxTask+0x8e>
						{
							mwDisarm();
 8015dbc:	f7ff ff16 	bl	8015bec <mwDisarm>
					if (failsafeState.failsafeActive == false)
 8015dc0:	e016      	b.n	8015df0 <rxTask+0xbc>
						}
						else 
						{
							failsafeState.failsafeActive = true;
 8015dc2:	4b10      	ldr	r3, [pc, #64]	; (8015e04 <rxTask+0xd0>)
 8015dc4:	2201      	movs	r2, #1
 8015dc6:	705a      	strb	r2, [r3, #1]
							commanderActiveFailsafe();//
 8015dc8:	f7ff fa20 	bl	801520c <commanderActiveFailsafe>
					if (failsafeState.failsafeActive == false)
 8015dcc:	e010      	b.n	8015df0 <rxTask+0xbc>
						}
					}
				}
				else//
				{
					throttleStatus_e throttleStatus = calculateThrottleStatus();
 8015dce:	f7ff fdf5 	bl	80159bc <calculateThrottleStatus>
 8015dd2:	4603      	mov	r3, r0
 8015dd4:	73fb      	strb	r3, [r7, #15]
					if (throttleStatus == THROTTLE_HIGH)
 8015dd6:	7bfb      	ldrb	r3, [r7, #15]
 8015dd8:	2b01      	cmp	r3, #1
 8015dda:	d109      	bne.n	8015df0 <rxTask+0xbc>
					{
						failsafeState.throttleLowPeriod = currentTick + 5000;//50005
 8015ddc:	693b      	ldr	r3, [r7, #16]
 8015dde:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8015de2:	3308      	adds	r3, #8
 8015de4:	4a07      	ldr	r2, [pc, #28]	; (8015e04 <rxTask+0xd0>)
 8015de6:	6093      	str	r3, [r2, #8]
 8015de8:	e002      	b.n	8015df0 <rxTask+0xbc>
					}
				}
			}
			else
			{
				failsafeState.throttleLowPeriod = 0;
 8015dea:	4b06      	ldr	r3, [pc, #24]	; (8015e04 <rxTask+0xd0>)
 8015dec:	2200      	movs	r2, #0
 8015dee:	609a      	str	r2, [r3, #8]
			}
			
		}
		tick++;
 8015df0:	697b      	ldr	r3, [r7, #20]
 8015df2:	3301      	adds	r3, #1
 8015df4:	617b      	str	r3, [r7, #20]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8015df6:	e7a7      	b.n	8015d48 <rxTask+0x14>
 8015df8:	cccccccd 	.word	0xcccccccd
 8015dfc:	2000b32c 	.word	0x2000b32c
 8015e00:	20008654 	.word	0x20008654
 8015e04:	2000b34c 	.word	0x2000b34c

08015e08 <imuComputeRotationMatrix>:
static float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;//
static float rMat[3][3];//
static float smallAngleCosZ;//

static void imuComputeRotationMatrix(void)
{
 8015e08:	b480      	push	{r7}
 8015e0a:	b08b      	sub	sp, #44	; 0x2c
 8015e0c:	af00      	add	r7, sp, #0
    float q1q1 = q1 * q1;
 8015e0e:	4b6a      	ldr	r3, [pc, #424]	; (8015fb8 <imuComputeRotationMatrix+0x1b0>)
 8015e10:	ed93 7a00 	vldr	s14, [r3]
 8015e14:	4b68      	ldr	r3, [pc, #416]	; (8015fb8 <imuComputeRotationMatrix+0x1b0>)
 8015e16:	edd3 7a00 	vldr	s15, [r3]
 8015e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e1e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float q2q2 = q2 * q2;
 8015e22:	4b66      	ldr	r3, [pc, #408]	; (8015fbc <imuComputeRotationMatrix+0x1b4>)
 8015e24:	ed93 7a00 	vldr	s14, [r3]
 8015e28:	4b64      	ldr	r3, [pc, #400]	; (8015fbc <imuComputeRotationMatrix+0x1b4>)
 8015e2a:	edd3 7a00 	vldr	s15, [r3]
 8015e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e32:	edc7 7a08 	vstr	s15, [r7, #32]
    float q3q3 = q3 * q3;
 8015e36:	4b62      	ldr	r3, [pc, #392]	; (8015fc0 <imuComputeRotationMatrix+0x1b8>)
 8015e38:	ed93 7a00 	vldr	s14, [r3]
 8015e3c:	4b60      	ldr	r3, [pc, #384]	; (8015fc0 <imuComputeRotationMatrix+0x1b8>)
 8015e3e:	edd3 7a00 	vldr	s15, [r3]
 8015e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e46:	edc7 7a07 	vstr	s15, [r7, #28]

    float q0q1 = q0 * q1;
 8015e4a:	4b5e      	ldr	r3, [pc, #376]	; (8015fc4 <imuComputeRotationMatrix+0x1bc>)
 8015e4c:	ed93 7a00 	vldr	s14, [r3]
 8015e50:	4b59      	ldr	r3, [pc, #356]	; (8015fb8 <imuComputeRotationMatrix+0x1b0>)
 8015e52:	edd3 7a00 	vldr	s15, [r3]
 8015e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e5a:	edc7 7a06 	vstr	s15, [r7, #24]
    float q0q2 = q0 * q2;
 8015e5e:	4b59      	ldr	r3, [pc, #356]	; (8015fc4 <imuComputeRotationMatrix+0x1bc>)
 8015e60:	ed93 7a00 	vldr	s14, [r3]
 8015e64:	4b55      	ldr	r3, [pc, #340]	; (8015fbc <imuComputeRotationMatrix+0x1b4>)
 8015e66:	edd3 7a00 	vldr	s15, [r3]
 8015e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e6e:	edc7 7a05 	vstr	s15, [r7, #20]
    float q0q3 = q0 * q3;
 8015e72:	4b54      	ldr	r3, [pc, #336]	; (8015fc4 <imuComputeRotationMatrix+0x1bc>)
 8015e74:	ed93 7a00 	vldr	s14, [r3]
 8015e78:	4b51      	ldr	r3, [pc, #324]	; (8015fc0 <imuComputeRotationMatrix+0x1b8>)
 8015e7a:	edd3 7a00 	vldr	s15, [r3]
 8015e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e82:	edc7 7a04 	vstr	s15, [r7, #16]
    float q1q2 = q1 * q2;
 8015e86:	4b4c      	ldr	r3, [pc, #304]	; (8015fb8 <imuComputeRotationMatrix+0x1b0>)
 8015e88:	ed93 7a00 	vldr	s14, [r3]
 8015e8c:	4b4b      	ldr	r3, [pc, #300]	; (8015fbc <imuComputeRotationMatrix+0x1b4>)
 8015e8e:	edd3 7a00 	vldr	s15, [r3]
 8015e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e96:	edc7 7a03 	vstr	s15, [r7, #12]
    float q1q3 = q1 * q3;
 8015e9a:	4b47      	ldr	r3, [pc, #284]	; (8015fb8 <imuComputeRotationMatrix+0x1b0>)
 8015e9c:	ed93 7a00 	vldr	s14, [r3]
 8015ea0:	4b47      	ldr	r3, [pc, #284]	; (8015fc0 <imuComputeRotationMatrix+0x1b8>)
 8015ea2:	edd3 7a00 	vldr	s15, [r3]
 8015ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015eaa:	edc7 7a02 	vstr	s15, [r7, #8]
    float q2q3 = q2 * q3;
 8015eae:	4b43      	ldr	r3, [pc, #268]	; (8015fbc <imuComputeRotationMatrix+0x1b4>)
 8015eb0:	ed93 7a00 	vldr	s14, [r3]
 8015eb4:	4b42      	ldr	r3, [pc, #264]	; (8015fc0 <imuComputeRotationMatrix+0x1b8>)
 8015eb6:	edd3 7a00 	vldr	s15, [r3]
 8015eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015ebe:	edc7 7a01 	vstr	s15, [r7, #4]

    rMat[0][0] = 1.0f - 2.0f * q2q2 - 2.0f * q3q3;
 8015ec2:	edd7 7a08 	vldr	s15, [r7, #32]
 8015ec6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015eca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015ece:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015ed2:	edd7 7a07 	vldr	s15, [r7, #28]
 8015ed6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015eda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ede:	4b3a      	ldr	r3, [pc, #232]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015ee0:	edc3 7a00 	vstr	s15, [r3]
    rMat[0][1] = 2.0f * (q1q2 + -q0q3);
 8015ee4:	ed97 7a03 	vldr	s14, [r7, #12]
 8015ee8:	edd7 7a04 	vldr	s15, [r7, #16]
 8015eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ef0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ef4:	4b34      	ldr	r3, [pc, #208]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015ef6:	edc3 7a01 	vstr	s15, [r3, #4]
    rMat[0][2] = 2.0f * (q1q3 - -q0q2);
 8015efa:	ed97 7a02 	vldr	s14, [r7, #8]
 8015efe:	edd7 7a05 	vldr	s15, [r7, #20]
 8015f02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f0a:	4b2f      	ldr	r3, [pc, #188]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f0c:	edc3 7a02 	vstr	s15, [r3, #8]

    rMat[1][0] = 2.0f * (q1q2 - -q0q3);
 8015f10:	ed97 7a03 	vldr	s14, [r7, #12]
 8015f14:	edd7 7a04 	vldr	s15, [r7, #16]
 8015f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f1c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f20:	4b29      	ldr	r3, [pc, #164]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f22:	edc3 7a03 	vstr	s15, [r3, #12]
    rMat[1][1] = 1.0f - 2.0f * q1q1 - 2.0f * q3q3;
 8015f26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015f2a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015f32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015f36:	edd7 7a07 	vldr	s15, [r7, #28]
 8015f3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f42:	4b21      	ldr	r3, [pc, #132]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f44:	edc3 7a04 	vstr	s15, [r3, #16]
    rMat[1][2] = 2.0f * (q2q3 + -q0q1);
 8015f48:	ed97 7a01 	vldr	s14, [r7, #4]
 8015f4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8015f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f54:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f58:	4b1b      	ldr	r3, [pc, #108]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f5a:	edc3 7a05 	vstr	s15, [r3, #20]

    rMat[2][0] = 2.0f * (q1q3 + -q0q2);
 8015f5e:	ed97 7a02 	vldr	s14, [r7, #8]
 8015f62:	edd7 7a05 	vldr	s15, [r7, #20]
 8015f66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f6a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f6e:	4b16      	ldr	r3, [pc, #88]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f70:	edc3 7a06 	vstr	s15, [r3, #24]
    rMat[2][1] = 2.0f * (q2q3 - -q0q1);
 8015f74:	ed97 7a01 	vldr	s14, [r7, #4]
 8015f78:	edd7 7a06 	vldr	s15, [r7, #24]
 8015f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f80:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f84:	4b10      	ldr	r3, [pc, #64]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015f86:	edc3 7a07 	vstr	s15, [r3, #28]
    rMat[2][2] = 1.0f - 2.0f * q1q1 - 2.0f * q2q2;
 8015f8a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015f8e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015f96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015f9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8015f9e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015fa6:	4b08      	ldr	r3, [pc, #32]	; (8015fc8 <imuComputeRotationMatrix+0x1c0>)
 8015fa8:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8015fac:	bf00      	nop
 8015fae:	372c      	adds	r7, #44	; 0x2c
 8015fb0:	46bd      	mov	sp, r7
 8015fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb6:	4770      	bx	lr
 8015fb8:	20008664 	.word	0x20008664
 8015fbc:	20008668 	.word	0x20008668
 8015fc0:	2000866c 	.word	0x2000866c
 8015fc4:	2000016c 	.word	0x2000016c
 8015fc8:	20008670 	.word	0x20008670

08015fcc <imuInit>:

void imuInit(void)
{
 8015fcc:	b580      	push	{r7, lr}
 8015fce:	af00      	add	r7, sp, #0
	smallAngleCosZ = cos_approx(degreesToRadians(IMU_SMALL_ANGLE));//
 8015fd0:	200f      	movs	r0, #15
 8015fd2:	f7fa fd0f 	bl	80109f4 <degreesToRadians>
 8015fd6:	eef0 7a40 	vmov.f32	s15, s0
 8015fda:	eeb0 0a67 	vmov.f32	s0, s15
 8015fde:	f7fa fad9 	bl	8010594 <cos_approx>
 8015fe2:	eef0 7a40 	vmov.f32	s15, s0
 8015fe6:	4b03      	ldr	r3, [pc, #12]	; (8015ff4 <imuInit+0x28>)
 8015fe8:	edc3 7a00 	vstr	s15, [r3]
    imuComputeRotationMatrix();
 8015fec:	f7ff ff0c 	bl	8015e08 <imuComputeRotationMatrix>
}
 8015ff0:	bf00      	nop
 8015ff2:	bd80      	pop	{r7, pc}
 8015ff4:	20008694 	.word	0x20008694

08015ff8 <imuTransformVectorBodyToEarth>:

void imuTransformVectorBodyToEarth(Axis3f *v)
{
 8015ff8:	b480      	push	{r7}
 8015ffa:	b087      	sub	sp, #28
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	6078      	str	r0, [r7, #4]
    const float x = rMat[0][0] * v->x + rMat[0][1] * v->y + rMat[0][2] * v->z;
 8016000:	4b36      	ldr	r3, [pc, #216]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 8016002:	ed93 7a00 	vldr	s14, [r3]
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	edd3 7a00 	vldr	s15, [r3]
 801600c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016010:	4b32      	ldr	r3, [pc, #200]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 8016012:	edd3 6a01 	vldr	s13, [r3, #4]
 8016016:	687b      	ldr	r3, [r7, #4]
 8016018:	edd3 7a01 	vldr	s15, [r3, #4]
 801601c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016020:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016024:	4b2d      	ldr	r3, [pc, #180]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 8016026:	edd3 6a02 	vldr	s13, [r3, #8]
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	edd3 7a02 	vldr	s15, [r3, #8]
 8016030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016038:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[1][0] * v->x + rMat[1][1] * v->y + rMat[1][2] * v->z;
 801603c:	4b27      	ldr	r3, [pc, #156]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 801603e:	ed93 7a03 	vldr	s14, [r3, #12]
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	edd3 7a00 	vldr	s15, [r3]
 8016048:	ee27 7a27 	vmul.f32	s14, s14, s15
 801604c:	4b23      	ldr	r3, [pc, #140]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 801604e:	edd3 6a04 	vldr	s13, [r3, #16]
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	edd3 7a01 	vldr	s15, [r3, #4]
 8016058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801605c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016060:	4b1e      	ldr	r3, [pc, #120]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 8016062:	edd3 6a05 	vldr	s13, [r3, #20]
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	edd3 7a02 	vldr	s15, [r3, #8]
 801606c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016074:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[2][0] * v->x + rMat[2][1] * v->y + rMat[2][2] * v->z;
 8016078:	4b18      	ldr	r3, [pc, #96]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 801607a:	ed93 7a06 	vldr	s14, [r3, #24]
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	edd3 7a00 	vldr	s15, [r3]
 8016084:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016088:	4b14      	ldr	r3, [pc, #80]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 801608a:	edd3 6a07 	vldr	s13, [r3, #28]
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	edd3 7a01 	vldr	s15, [r3, #4]
 8016094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016098:	ee37 7a27 	vadd.f32	s14, s14, s15
 801609c:	4b0f      	ldr	r3, [pc, #60]	; (80160dc <imuTransformVectorBodyToEarth+0xe4>)
 801609e:	edd3 6a08 	vldr	s13, [r3, #32]
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80160a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80160ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80160b0:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	697a      	ldr	r2, [r7, #20]
 80160b8:	601a      	str	r2, [r3, #0]
    v->y = -y;//
 80160ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80160be:	eef1 7a67 	vneg.f32	s15, s15
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	edc3 7a01 	vstr	s15, [r3, #4]
    v->z = z;
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	68fa      	ldr	r2, [r7, #12]
 80160cc:	609a      	str	r2, [r3, #8]
}
 80160ce:	bf00      	nop
 80160d0:	371c      	adds	r7, #28
 80160d2:	46bd      	mov	sp, r7
 80160d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d8:	4770      	bx	lr
 80160da:	bf00      	nop
 80160dc:	20008670 	.word	0x20008670

080160e0 <imuTransformVectorEarthToBody>:

void imuTransformVectorEarthToBody(Axis3f *v)
{
 80160e0:	b480      	push	{r7}
 80160e2:	b087      	sub	sp, #28
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	6078      	str	r0, [r7, #4]
    v->y = -v->y;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80160ee:	eef1 7a67 	vneg.f32	s15, s15
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	edc3 7a01 	vstr	s15, [r3, #4]

    /* From earth frame to body frame */
    const float x = rMat[0][0] * v->x + rMat[1][0] * v->y + rMat[2][0] * v->z;
 80160f8:	4b34      	ldr	r3, [pc, #208]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 80160fa:	ed93 7a00 	vldr	s14, [r3]
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	edd3 7a00 	vldr	s15, [r3]
 8016104:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016108:	4b30      	ldr	r3, [pc, #192]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 801610a:	edd3 6a03 	vldr	s13, [r3, #12]
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	edd3 7a01 	vldr	s15, [r3, #4]
 8016114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016118:	ee37 7a27 	vadd.f32	s14, s14, s15
 801611c:	4b2b      	ldr	r3, [pc, #172]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 801611e:	edd3 6a06 	vldr	s13, [r3, #24]
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	edd3 7a02 	vldr	s15, [r3, #8]
 8016128:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801612c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016130:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[0][1] * v->x + rMat[1][1] * v->y + rMat[2][1] * v->z;
 8016134:	4b25      	ldr	r3, [pc, #148]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 8016136:	ed93 7a01 	vldr	s14, [r3, #4]
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	edd3 7a00 	vldr	s15, [r3]
 8016140:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016144:	4b21      	ldr	r3, [pc, #132]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 8016146:	edd3 6a04 	vldr	s13, [r3, #16]
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	edd3 7a01 	vldr	s15, [r3, #4]
 8016150:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016154:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016158:	4b1c      	ldr	r3, [pc, #112]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 801615a:	edd3 6a07 	vldr	s13, [r3, #28]
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	edd3 7a02 	vldr	s15, [r3, #8]
 8016164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016168:	ee77 7a27 	vadd.f32	s15, s14, s15
 801616c:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[0][2] * v->x + rMat[1][2] * v->y + rMat[2][2] * v->z;
 8016170:	4b16      	ldr	r3, [pc, #88]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 8016172:	ed93 7a02 	vldr	s14, [r3, #8]
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	edd3 7a00 	vldr	s15, [r3]
 801617c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016180:	4b12      	ldr	r3, [pc, #72]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 8016182:	edd3 6a05 	vldr	s13, [r3, #20]
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	edd3 7a01 	vldr	s15, [r3, #4]
 801618c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016190:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016194:	4b0d      	ldr	r3, [pc, #52]	; (80161cc <imuTransformVectorEarthToBody+0xec>)
 8016196:	edd3 6a08 	vldr	s13, [r3, #32]
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	edd3 7a02 	vldr	s15, [r3, #8]
 80161a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80161a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80161a8:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	697a      	ldr	r2, [r7, #20]
 80161b0:	601a      	str	r2, [r3, #0]
    v->y = y;
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	693a      	ldr	r2, [r7, #16]
 80161b6:	605a      	str	r2, [r3, #4]
    v->z = z;
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	68fa      	ldr	r2, [r7, #12]
 80161bc:	609a      	str	r2, [r3, #8]
}
 80161be:	bf00      	nop
 80161c0:	371c      	adds	r7, #28
 80161c2:	46bd      	mov	sp, r7
 80161c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161c8:	4770      	bx	lr
 80161ca:	bf00      	nop
 80161cc:	20008670 	.word	0x20008670

080161d0 <invSqrt>:

static float invSqrt(float x)
{
 80161d0:	b580      	push	{r7, lr}
 80161d2:	b082      	sub	sp, #8
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1.0f / sqrtf(x);
 80161da:	ed97 0a01 	vldr	s0, [r7, #4]
 80161de:	f006 fc2d 	bl	801ca3c <sqrtf>
 80161e2:	eef0 7a40 	vmov.f32	s15, s0
 80161e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80161ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80161ee:	eef0 7a66 	vmov.f32	s15, s13
}
 80161f2:	eeb0 0a67 	vmov.f32	s0, s15
 80161f6:	3708      	adds	r7, #8
 80161f8:	46bd      	mov	sp, r7
 80161fa:	bd80      	pop	{r7, pc}

080161fc <imuMagFastPGainSaleFactor>:

//
static float imuMagFastPGainSaleFactor(void)
{
 80161fc:	b480      	push	{r7}
 80161fe:	af00      	add	r7, sp, #0
	//
	//100
	static u32 magFastPGainCount = 100;
	
	if (!ARMING_FLAG(ARMED) && (magFastPGainCount--))
 8016200:	4b0c      	ldr	r3, [pc, #48]	; (8016234 <imuMagFastPGainSaleFactor+0x38>)
 8016202:	681b      	ldr	r3, [r3, #0]
 8016204:	f003 0302 	and.w	r3, r3, #2
 8016208:	2b00      	cmp	r3, #0
 801620a:	d108      	bne.n	801621e <imuMagFastPGainSaleFactor+0x22>
 801620c:	4b0a      	ldr	r3, [pc, #40]	; (8016238 <imuMagFastPGainSaleFactor+0x3c>)
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	1e5a      	subs	r2, r3, #1
 8016212:	4909      	ldr	r1, [pc, #36]	; (8016238 <imuMagFastPGainSaleFactor+0x3c>)
 8016214:	600a      	str	r2, [r1, #0]
 8016216:	2b00      	cmp	r3, #0
 8016218:	d001      	beq.n	801621e <imuMagFastPGainSaleFactor+0x22>
		return 10.0f;
 801621a:	4b08      	ldr	r3, [pc, #32]	; (801623c <imuMagFastPGainSaleFactor+0x40>)
 801621c:	e001      	b.n	8016222 <imuMagFastPGainSaleFactor+0x26>
	else
		return 1.0f;
 801621e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8016222:	ee07 3a90 	vmov	s15, r3
}
 8016226:	eeb0 0a67 	vmov.f32	s0, s15
 801622a:	46bd      	mov	sp, r7
 801622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016230:	4770      	bx	lr
 8016232:	bf00      	nop
 8016234:	20008654 	.word	0x20008654
 8016238:	20000170 	.word	0x20000170
 801623c:	41200000 	.word	0x41200000

08016240 <imuMahonyAHRSupdate>:

static void imuMahonyAHRSupdate(float gx, float gy, float gz,
                                float ax, float ay, float az,
                                float mx, float my, float mz,
								bool useMag,float dt)
{
 8016240:	b580      	push	{r7, lr}
 8016242:	b09c      	sub	sp, #112	; 0x70
 8016244:	af00      	add	r7, sp, #0
 8016246:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 801624a:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 801624e:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 8016252:	edc7 1a08 	vstr	s3, [r7, #32]
 8016256:	ed87 2a07 	vstr	s4, [r7, #28]
 801625a:	edc7 2a06 	vstr	s5, [r7, #24]
 801625e:	ed87 3a05 	vstr	s6, [r7, #20]
 8016262:	edc7 3a04 	vstr	s7, [r7, #16]
 8016266:	ed87 4a03 	vstr	s8, [r7, #12]
 801626a:	4603      	mov	r3, r0
 801626c:	edc7 4a01 	vstr	s9, [r7, #4]
 8016270:	72fb      	strb	r3, [r7, #11]
	static float integralAccX = 0.0f,  integralAccY = 0.0f, integralAccZ = 0.0f;    //
	static float integralMagX = 0.0f,  integralMagY = 0.0f, integralMagZ = 0.0f;    //
	float ex, ey, ez;

    //(rad/s)
    const float spin_rate_sq = sq(gx) + sq(gy) + sq(gz);
 8016272:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8016276:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801627a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801627e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016282:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016286:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801628a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801628e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016292:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    //Step 1: Yaw correction
    if (useMag) 
 8016296:	7afb      	ldrb	r3, [r7, #11]
 8016298:	2b00      	cmp	r3, #0
 801629a:	f000 80dc 	beq.w	8016456 <imuMahonyAHRSupdate+0x216>
	{
		const float magMagnitudeSq = mx * mx + my * my + mz * mz;
 801629e:	edd7 7a05 	vldr	s15, [r7, #20]
 80162a2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80162a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80162aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80162ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80162b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80162b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80162ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80162be:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		float kpMag = DCM_KP_MAG * imuMagFastPGainSaleFactor();
 80162c2:	f7ff ff9b 	bl	80161fc <imuMagFastPGainSaleFactor>
 80162c6:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
		
		if (magMagnitudeSq > 0.01f) 
 80162ca:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80162ce:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80163f4 <imuMahonyAHRSupdate+0x1b4>
 80162d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80162d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162da:	f340 808f 	ble.w	80163fc <imuMahonyAHRSupdate+0x1bc>
		{
			//
			const float magRecipNorm = invSqrt(magMagnitudeSq);
 80162de:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 80162e2:	f7ff ff75 	bl	80161d0 <invSqrt>
 80162e6:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
			mx *= magRecipNorm;
 80162ea:	ed97 7a05 	vldr	s14, [r7, #20]
 80162ee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80162f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80162f6:	edc7 7a05 	vstr	s15, [r7, #20]
			my *= magRecipNorm;
 80162fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80162fe:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8016302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016306:	edc7 7a04 	vstr	s15, [r7, #16]
			mz *= magRecipNorm;
 801630a:	ed97 7a03 	vldr	s14, [r7, #12]
 801630e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8016312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016316:	edc7 7a03 	vstr	s15, [r7, #12]
		
			//X\Y
			const float hx = rMat[0][0] * mx + rMat[0][1] * my + rMat[0][2] * mz;
 801631a:	4b37      	ldr	r3, [pc, #220]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 801631c:	ed93 7a00 	vldr	s14, [r3]
 8016320:	edd7 7a05 	vldr	s15, [r7, #20]
 8016324:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016328:	4b33      	ldr	r3, [pc, #204]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 801632a:	edd3 6a01 	vldr	s13, [r3, #4]
 801632e:	edd7 7a04 	vldr	s15, [r7, #16]
 8016332:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016336:	ee37 7a27 	vadd.f32	s14, s14, s15
 801633a:	4b2f      	ldr	r3, [pc, #188]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 801633c:	edd3 6a02 	vldr	s13, [r3, #8]
 8016340:	edd7 7a03 	vldr	s15, [r7, #12]
 8016344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016348:	ee77 7a27 	vadd.f32	s15, s14, s15
 801634c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
			const float hy = rMat[1][0] * mx + rMat[1][1] * my + rMat[1][2] * mz;
 8016350:	4b29      	ldr	r3, [pc, #164]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 8016352:	ed93 7a03 	vldr	s14, [r3, #12]
 8016356:	edd7 7a05 	vldr	s15, [r7, #20]
 801635a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801635e:	4b26      	ldr	r3, [pc, #152]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 8016360:	edd3 6a04 	vldr	s13, [r3, #16]
 8016364:	edd7 7a04 	vldr	s15, [r7, #16]
 8016368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801636c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016370:	4b21      	ldr	r3, [pc, #132]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 8016372:	edd3 6a05 	vldr	s13, [r3, #20]
 8016376:	edd7 7a03 	vldr	s15, [r7, #12]
 801637a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801637e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016382:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
			const float bx = sqrtf(hx * hx + hy * hy);
 8016386:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 801638a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801638e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8016392:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016396:	ee77 7a27 	vadd.f32	s15, s14, s15
 801639a:	eeb0 0a67 	vmov.f32	s0, s15
 801639e:	f006 fb4d 	bl	801ca3c <sqrtf>
 80163a2:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48

			//
			const float ez_ef = -(hy * bx);
 80163a6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80163aa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80163ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163b2:	eef1 7a67 	vneg.f32	s15, s15
 80163b6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

			//
			ex = rMat[2][0] * ez_ef;
 80163ba:	4b0f      	ldr	r3, [pc, #60]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 80163bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80163c0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80163c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163c8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
			ey = rMat[2][1] * ez_ef;
 80163cc:	4b0a      	ldr	r3, [pc, #40]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 80163ce:	edd3 7a07 	vldr	s15, [r3, #28]
 80163d2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80163d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163da:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
			ez = rMat[2][2] * ez_ef;
 80163de:	4b06      	ldr	r3, [pc, #24]	; (80163f8 <imuMahonyAHRSupdate+0x1b8>)
 80163e0:	edd3 7a08 	vldr	s15, [r3, #32]
 80163e4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80163e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163ec:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
 80163f0:	e00d      	b.n	801640e <imuMahonyAHRSupdate+0x1ce>
 80163f2:	bf00      	nop
 80163f4:	3c23d70a 	.word	0x3c23d70a
 80163f8:	20008670 	.word	0x20008670
		}
		else 
		{
			ex = 0;
 80163fc:	f04f 0300 	mov.w	r3, #0
 8016400:	66fb      	str	r3, [r7, #108]	; 0x6c
			ey = 0;
 8016402:	f04f 0300 	mov.w	r3, #0
 8016406:	66bb      	str	r3, [r7, #104]	; 0x68
			ez = 0;
 8016408:	f04f 0300 	mov.w	r3, #0
 801640c:	667b      	str	r3, [r7, #100]	; 0x64
				gz += integralMagZ;
			}
		}
		
		//
		gx += kpMag * ex;
 801640e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8016412:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8016416:	ee67 7a27 	vmul.f32	s15, s14, s15
 801641a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 801641e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016422:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += kpMag * ey;
 8016426:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 801642a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 801642e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016432:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016436:	ee77 7a27 	vadd.f32	s15, s14, s15
 801643a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += kpMag * ez;
 801643e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8016442:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8016446:	ee67 7a27 	vmul.f32	s15, s14, s15
 801644a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801644e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016452:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}

	
    //Step 2: Roll and pitch correction
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8016456:	edd7 7a08 	vldr	s15, [r7, #32]
 801645a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801645e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016462:	d10e      	bne.n	8016482 <imuMahonyAHRSupdate+0x242>
 8016464:	edd7 7a07 	vldr	s15, [r7, #28]
 8016468:	eef5 7a40 	vcmp.f32	s15, #0.0
 801646c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016470:	d107      	bne.n	8016482 <imuMahonyAHRSupdate+0x242>
 8016472:	edd7 7a06 	vldr	s15, [r7, #24]
 8016476:	eef5 7a40 	vcmp.f32	s15, #0.0
 801647a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801647e:	f000 80e2 	beq.w	8016646 <imuMahonyAHRSupdate+0x406>
	{
		//
		const float accRecipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8016482:	edd7 7a08 	vldr	s15, [r7, #32]
 8016486:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801648a:	edd7 7a07 	vldr	s15, [r7, #28]
 801648e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016496:	edd7 7a06 	vldr	s15, [r7, #24]
 801649a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801649e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80164a2:	eeb0 0a67 	vmov.f32	s0, s15
 80164a6:	f7ff fe93 	bl	80161d0 <invSqrt>
 80164aa:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
		ax *= accRecipNorm;
 80164ae:	ed97 7a08 	vldr	s14, [r7, #32]
 80164b2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80164b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80164ba:	edc7 7a08 	vstr	s15, [r7, #32]
		ay *= accRecipNorm;
 80164be:	ed97 7a07 	vldr	s14, [r7, #28]
 80164c2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80164c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80164ca:	edc7 7a07 	vstr	s15, [r7, #28]
		az *= accRecipNorm;
 80164ce:	ed97 7a06 	vldr	s14, [r7, #24]
 80164d2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80164d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80164da:	edc7 7a06 	vstr	s15, [r7, #24]

		//
		ex = (ay * rMat[2][2] - az * rMat[2][1]);
 80164de:	4bdc      	ldr	r3, [pc, #880]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 80164e0:	ed93 7a08 	vldr	s14, [r3, #32]
 80164e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80164e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80164ec:	4bd8      	ldr	r3, [pc, #864]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 80164ee:	edd3 6a07 	vldr	s13, [r3, #28]
 80164f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80164f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80164fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80164fe:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		ey = (az * rMat[2][0] - ax * rMat[2][2]);
 8016502:	4bd3      	ldr	r3, [pc, #844]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 8016504:	ed93 7a06 	vldr	s14, [r3, #24]
 8016508:	edd7 7a06 	vldr	s15, [r7, #24]
 801650c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016510:	4bcf      	ldr	r3, [pc, #828]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 8016512:	edd3 6a08 	vldr	s13, [r3, #32]
 8016516:	edd7 7a08 	vldr	s15, [r7, #32]
 801651a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801651e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016522:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		ez = (ax * rMat[2][1] - ay * rMat[2][0]);
 8016526:	4bca      	ldr	r3, [pc, #808]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 8016528:	ed93 7a07 	vldr	s14, [r3, #28]
 801652c:	edd7 7a08 	vldr	s15, [r7, #32]
 8016530:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016534:	4bc6      	ldr	r3, [pc, #792]	; (8016850 <imuMahonyAHRSupdate+0x610>)
 8016536:	edd3 6a06 	vldr	s13, [r3, #24]
 801653a:	edd7 7a07 	vldr	s15, [r7, #28]
 801653e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016542:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016546:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

		//
		if (DCM_KI_ACC > 0.0f) 
		{
			//
			if (spin_rate_sq < sq(DEGREES_TO_RADIANS(SPIN_RATE_LIMIT)))
 801654a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 801654e:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 8016854 <imuMahonyAHRSupdate+0x614>
 8016552:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801655a:	d550      	bpl.n	80165fe <imuMahonyAHRSupdate+0x3be>
			{
				integralAccX += DCM_KI_ACC * ex * dt;
 801655c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8016560:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8016858 <imuMahonyAHRSupdate+0x618>
 8016564:	ee27 7a87 	vmul.f32	s14, s15, s14
 8016568:	edd7 7a01 	vldr	s15, [r7, #4]
 801656c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016570:	4bba      	ldr	r3, [pc, #744]	; (801685c <imuMahonyAHRSupdate+0x61c>)
 8016572:	edd3 7a00 	vldr	s15, [r3]
 8016576:	ee77 7a27 	vadd.f32	s15, s14, s15
 801657a:	4bb8      	ldr	r3, [pc, #736]	; (801685c <imuMahonyAHRSupdate+0x61c>)
 801657c:	edc3 7a00 	vstr	s15, [r3]
				integralAccY += DCM_KI_ACC * ey * dt;
 8016580:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8016584:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8016858 <imuMahonyAHRSupdate+0x618>
 8016588:	ee27 7a87 	vmul.f32	s14, s15, s14
 801658c:	edd7 7a01 	vldr	s15, [r7, #4]
 8016590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016594:	4bb2      	ldr	r3, [pc, #712]	; (8016860 <imuMahonyAHRSupdate+0x620>)
 8016596:	edd3 7a00 	vldr	s15, [r3]
 801659a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801659e:	4bb0      	ldr	r3, [pc, #704]	; (8016860 <imuMahonyAHRSupdate+0x620>)
 80165a0:	edc3 7a00 	vstr	s15, [r3]
				integralAccZ += DCM_KI_ACC * ez * dt;
 80165a4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80165a8:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8016858 <imuMahonyAHRSupdate+0x618>
 80165ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80165b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80165b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80165b8:	4baa      	ldr	r3, [pc, #680]	; (8016864 <imuMahonyAHRSupdate+0x624>)
 80165ba:	edd3 7a00 	vldr	s15, [r3]
 80165be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165c2:	4ba8      	ldr	r3, [pc, #672]	; (8016864 <imuMahonyAHRSupdate+0x624>)
 80165c4:	edc3 7a00 	vstr	s15, [r3]

				gx += integralAccX;
 80165c8:	4ba4      	ldr	r3, [pc, #656]	; (801685c <imuMahonyAHRSupdate+0x61c>)
 80165ca:	edd3 7a00 	vldr	s15, [r3]
 80165ce:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80165d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165d6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				gy += integralAccY;
 80165da:	4ba1      	ldr	r3, [pc, #644]	; (8016860 <imuMahonyAHRSupdate+0x620>)
 80165dc:	edd3 7a00 	vldr	s15, [r3]
 80165e0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80165e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165e8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				gz += integralAccZ;
 80165ec:	4b9d      	ldr	r3, [pc, #628]	; (8016864 <imuMahonyAHRSupdate+0x624>)
 80165ee:	edd3 7a00 	vldr	s15, [r3]
 80165f2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80165f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165fa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			}
		}

		//
		gx += DCM_KP_ACC * ex;
 80165fe:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8016602:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8016868 <imuMahonyAHRSupdate+0x628>
 8016606:	ee67 7a87 	vmul.f32	s15, s15, s14
 801660a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 801660e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016612:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += DCM_KP_ACC * ey;
 8016616:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 801661a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8016868 <imuMahonyAHRSupdate+0x628>
 801661e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016622:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016626:	ee77 7a27 	vadd.f32	s15, s14, s15
 801662a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += DCM_KP_ACC * ez;
 801662e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8016632:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8016868 <imuMahonyAHRSupdate+0x628>
 8016636:	ee67 7a87 	vmul.f32	s15, s15, s14
 801663a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801663e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016642:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}
	
	//
    gx *= (0.5f * dt);
 8016646:	edd7 7a01 	vldr	s15, [r7, #4]
 801664a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801664e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016652:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016656:	ee67 7a27 	vmul.f32	s15, s14, s15
 801665a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    gy *= (0.5f * dt);
 801665e:	edd7 7a01 	vldr	s15, [r7, #4]
 8016662:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016666:	ee67 7a87 	vmul.f32	s15, s15, s14
 801666a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 801666e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016672:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    gz *= (0.5f * dt);
 8016676:	edd7 7a01 	vldr	s15, [r7, #4]
 801667a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801667e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016682:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8016686:	ee67 7a27 	vmul.f32	s15, s14, s15
 801668a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    const float qa = q0;
 801668e:	4b77      	ldr	r3, [pc, #476]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	63fb      	str	r3, [r7, #60]	; 0x3c
    const float qb = q1;
 8016694:	4b76      	ldr	r3, [pc, #472]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 8016696:	681b      	ldr	r3, [r3, #0]
 8016698:	63bb      	str	r3, [r7, #56]	; 0x38
    const float qc = q2;
 801669a:	4b76      	ldr	r3, [pc, #472]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 801669c:	681b      	ldr	r3, [r3, #0]
 801669e:	637b      	str	r3, [r7, #52]	; 0x34
    q0 += (-qb * gx - qc * gy - q3 * gz);
 80166a0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80166a4:	eeb1 7a67 	vneg.f32	s14, s15
 80166a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80166ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80166b0:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80166b4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80166b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80166c0:	4b6d      	ldr	r3, [pc, #436]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 80166c2:	edd3 6a00 	vldr	s13, [r3]
 80166c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80166ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80166d2:	4b66      	ldr	r3, [pc, #408]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 80166d4:	edd3 7a00 	vldr	s15, [r3]
 80166d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80166dc:	4b63      	ldr	r3, [pc, #396]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 80166de:	edc3 7a00 	vstr	s15, [r3]
    q1 += (qa * gx + qc * gz - q3 * gy);
 80166e2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80166e6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80166ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80166ee:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80166f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80166f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80166fe:	4b5e      	ldr	r3, [pc, #376]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 8016700:	edd3 6a00 	vldr	s13, [r3]
 8016704:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801670c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016710:	4b57      	ldr	r3, [pc, #348]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 8016712:	edd3 7a00 	vldr	s15, [r3]
 8016716:	ee77 7a27 	vadd.f32	s15, s14, s15
 801671a:	4b55      	ldr	r3, [pc, #340]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 801671c:	edc3 7a00 	vstr	s15, [r3]
    q2 += (qa * gy - qb * gz + q3 * gx);
 8016720:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8016724:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016728:	ee27 7a27 	vmul.f32	s14, s14, s15
 801672c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8016730:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016738:	ee37 7a67 	vsub.f32	s14, s14, s15
 801673c:	4b4e      	ldr	r3, [pc, #312]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 801673e:	edd3 6a00 	vldr	s13, [r3]
 8016742:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8016746:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801674a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801674e:	4b49      	ldr	r3, [pc, #292]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 8016750:	edd3 7a00 	vldr	s15, [r3]
 8016754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016758:	4b46      	ldr	r3, [pc, #280]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 801675a:	edc3 7a00 	vstr	s15, [r3]
    q3 += (qa * gz + qb * gy - qc * gx);
 801675e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8016762:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8016766:	ee27 7a27 	vmul.f32	s14, s14, s15
 801676a:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 801676e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016772:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016776:	ee37 7a27 	vadd.f32	s14, s14, s15
 801677a:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 801677e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8016782:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016786:	ee37 7a67 	vsub.f32	s14, s14, s15
 801678a:	4b3b      	ldr	r3, [pc, #236]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 801678c:	edd3 7a00 	vldr	s15, [r3]
 8016790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016794:	4b38      	ldr	r3, [pc, #224]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 8016796:	edc3 7a00 	vstr	s15, [r3]

	//
    const float quatRecipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 801679a:	4b34      	ldr	r3, [pc, #208]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 801679c:	ed93 7a00 	vldr	s14, [r3]
 80167a0:	4b32      	ldr	r3, [pc, #200]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 80167a2:	edd3 7a00 	vldr	s15, [r3]
 80167a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80167aa:	4b31      	ldr	r3, [pc, #196]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 80167ac:	edd3 6a00 	vldr	s13, [r3]
 80167b0:	4b2f      	ldr	r3, [pc, #188]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 80167b2:	edd3 7a00 	vldr	s15, [r3]
 80167b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80167ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80167be:	4b2d      	ldr	r3, [pc, #180]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 80167c0:	edd3 6a00 	vldr	s13, [r3]
 80167c4:	4b2b      	ldr	r3, [pc, #172]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 80167c6:	edd3 7a00 	vldr	s15, [r3]
 80167ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80167ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80167d2:	4b29      	ldr	r3, [pc, #164]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 80167d4:	edd3 6a00 	vldr	s13, [r3]
 80167d8:	4b27      	ldr	r3, [pc, #156]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 80167da:	edd3 7a00 	vldr	s15, [r3]
 80167de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80167e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80167e6:	eeb0 0a67 	vmov.f32	s0, s15
 80167ea:	f7ff fcf1 	bl	80161d0 <invSqrt>
 80167ee:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
    q0 *= quatRecipNorm;
 80167f2:	4b1e      	ldr	r3, [pc, #120]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 80167f4:	ed93 7a00 	vldr	s14, [r3]
 80167f8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80167fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016800:	4b1a      	ldr	r3, [pc, #104]	; (801686c <imuMahonyAHRSupdate+0x62c>)
 8016802:	edc3 7a00 	vstr	s15, [r3]
    q1 *= quatRecipNorm;
 8016806:	4b1a      	ldr	r3, [pc, #104]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 8016808:	ed93 7a00 	vldr	s14, [r3]
 801680c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8016810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016814:	4b16      	ldr	r3, [pc, #88]	; (8016870 <imuMahonyAHRSupdate+0x630>)
 8016816:	edc3 7a00 	vstr	s15, [r3]
    q2 *= quatRecipNorm;
 801681a:	4b16      	ldr	r3, [pc, #88]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 801681c:	ed93 7a00 	vldr	s14, [r3]
 8016820:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8016824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016828:	4b12      	ldr	r3, [pc, #72]	; (8016874 <imuMahonyAHRSupdate+0x634>)
 801682a:	edc3 7a00 	vstr	s15, [r3]
    q3 *= quatRecipNorm;
 801682e:	4b12      	ldr	r3, [pc, #72]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 8016830:	ed93 7a00 	vldr	s14, [r3]
 8016834:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8016838:	ee67 7a27 	vmul.f32	s15, s14, s15
 801683c:	4b0e      	ldr	r3, [pc, #56]	; (8016878 <imuMahonyAHRSupdate+0x638>)
 801683e:	edc3 7a00 	vstr	s15, [r3]

    //
    imuComputeRotationMatrix();
 8016842:	f7ff fae1 	bl	8015e08 <imuComputeRotationMatrix>
}
 8016846:	bf00      	nop
 8016848:	3770      	adds	r7, #112	; 0x70
 801684a:	46bd      	mov	sp, r7
 801684c:	bd80      	pop	{r7, pc}
 801684e:	bf00      	nop
 8016850:	20008670 	.word	0x20008670
 8016854:	3df98ae6 	.word	0x3df98ae6
 8016858:	3ba3d70a 	.word	0x3ba3d70a
 801685c:	20008698 	.word	0x20008698
 8016860:	2000869c 	.word	0x2000869c
 8016864:	200086a0 	.word	0x200086a0
 8016868:	3f19999a 	.word	0x3f19999a
 801686c:	2000016c 	.word	0x2000016c
 8016870:	20008664 	.word	0x20008664
 8016874:	20008668 	.word	0x20008668
 8016878:	2000866c 	.word	0x2000866c

0801687c <imuUpdateEulerAngles>:

float imuAttitudeYaw;//-180~180-180~180

//
static void imuUpdateEulerAngles(attitude_t *attitude)
{
 801687c:	b580      	push	{r7, lr}
 801687e:	b082      	sub	sp, #8
 8016880:	af00      	add	r7, sp, #0
 8016882:	6078      	str	r0, [r7, #4]
	attitude->roll = RADIANS_TO_DEGREES(atan2_approx(rMat[2][1], rMat[2][2]));
 8016884:	4b38      	ldr	r3, [pc, #224]	; (8016968 <imuUpdateEulerAngles+0xec>)
 8016886:	edd3 7a07 	vldr	s15, [r3, #28]
 801688a:	4b37      	ldr	r3, [pc, #220]	; (8016968 <imuUpdateEulerAngles+0xec>)
 801688c:	ed93 7a08 	vldr	s14, [r3, #32]
 8016890:	eef0 0a47 	vmov.f32	s1, s14
 8016894:	eeb0 0a67 	vmov.f32	s0, s15
 8016898:	f7f9 fe94 	bl	80105c4 <atan2_approx>
 801689c:	eeb0 7a40 	vmov.f32	s14, s0
 80168a0:	eddf 6a32 	vldr	s13, [pc, #200]	; 801696c <imuUpdateEulerAngles+0xf0>
 80168a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude->pitch = RADIANS_TO_DEGREES((0.5f * M_PIf) - acos_approx(-rMat[2][0]));//arcsin = 0.5PI - arccos
 80168ae:	4b2e      	ldr	r3, [pc, #184]	; (8016968 <imuUpdateEulerAngles+0xec>)
 80168b0:	edd3 7a06 	vldr	s15, [r3, #24]
 80168b4:	eef1 7a67 	vneg.f32	s15, s15
 80168b8:	eeb0 0a67 	vmov.f32	s0, s15
 80168bc:	f7f9 ff44 	bl	8010748 <acos_approx>
 80168c0:	eef0 7a40 	vmov.f32	s15, s0
 80168c4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8016970 <imuUpdateEulerAngles+0xf4>
 80168c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80168cc:	eddf 6a27 	vldr	s13, [pc, #156]	; 801696c <imuUpdateEulerAngles+0xf0>
 80168d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	edc3 7a02 	vstr	s15, [r3, #8]
	attitude->yaw = RADIANS_TO_DEGREES(atan2_approx(rMat[1][0], rMat[0][0]));
 80168da:	4b23      	ldr	r3, [pc, #140]	; (8016968 <imuUpdateEulerAngles+0xec>)
 80168dc:	edd3 7a03 	vldr	s15, [r3, #12]
 80168e0:	4b21      	ldr	r3, [pc, #132]	; (8016968 <imuUpdateEulerAngles+0xec>)
 80168e2:	ed93 7a00 	vldr	s14, [r3]
 80168e6:	eef0 0a47 	vmov.f32	s1, s14
 80168ea:	eeb0 0a67 	vmov.f32	s0, s15
 80168ee:	f7f9 fe69 	bl	80105c4 <atan2_approx>
 80168f2:	eeb0 7a40 	vmov.f32	s14, s0
 80168f6:	eddf 6a1d 	vldr	s13, [pc, #116]	; 801696c <imuUpdateEulerAngles+0xf0>
 80168fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	edc3 7a03 	vstr	s15, [r3, #12]

	imuAttitudeYaw = attitude->yaw;
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	68db      	ldr	r3, [r3, #12]
 8016908:	4a1a      	ldr	r2, [pc, #104]	; (8016974 <imuUpdateEulerAngles+0xf8>)
 801690a:	6013      	str	r3, [r2, #0]

	if (attitude->yaw < 0.0f)//0~360
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	edd3 7a03 	vldr	s15, [r3, #12]
 8016912:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801691a:	d509      	bpl.n	8016930 <imuUpdateEulerAngles+0xb4>
		attitude->yaw += 360.0f;
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	edd3 7a03 	vldr	s15, [r3, #12]
 8016922:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8016978 <imuUpdateEulerAngles+0xfc>
 8016926:	ee77 7a87 	vadd.f32	s15, s15, s14
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	edc3 7a03 	vstr	s15, [r3, #12]

	//
	if (rMat[2][2] > smallAngleCosZ) 
 8016930:	4b0d      	ldr	r3, [pc, #52]	; (8016968 <imuUpdateEulerAngles+0xec>)
 8016932:	ed93 7a08 	vldr	s14, [r3, #32]
 8016936:	4b11      	ldr	r3, [pc, #68]	; (801697c <imuUpdateEulerAngles+0x100>)
 8016938:	edd3 7a00 	vldr	s15, [r3]
 801693c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8016940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016944:	dd06      	ble.n	8016954 <imuUpdateEulerAngles+0xd8>
		ENABLE_STATE(SMALL_ANGLE);
 8016946:	4b0e      	ldr	r3, [pc, #56]	; (8016980 <imuUpdateEulerAngles+0x104>)
 8016948:	681b      	ldr	r3, [r3, #0]
 801694a:	f043 0310 	orr.w	r3, r3, #16
 801694e:	4a0c      	ldr	r2, [pc, #48]	; (8016980 <imuUpdateEulerAngles+0x104>)
 8016950:	6013      	str	r3, [r2, #0]
	else 
		DISABLE_STATE(SMALL_ANGLE);
}
 8016952:	e005      	b.n	8016960 <imuUpdateEulerAngles+0xe4>
		DISABLE_STATE(SMALL_ANGLE);
 8016954:	4b0a      	ldr	r3, [pc, #40]	; (8016980 <imuUpdateEulerAngles+0x104>)
 8016956:	681b      	ldr	r3, [r3, #0]
 8016958:	f023 0310 	bic.w	r3, r3, #16
 801695c:	4a08      	ldr	r2, [pc, #32]	; (8016980 <imuUpdateEulerAngles+0x104>)
 801695e:	6013      	str	r3, [r2, #0]
}
 8016960:	bf00      	nop
 8016962:	3708      	adds	r7, #8
 8016964:	46bd      	mov	sp, r7
 8016966:	bd80      	pop	{r7, pc}
 8016968:	20008670 	.word	0x20008670
 801696c:	3c8efa35 	.word	0x3c8efa35
 8016970:	3fc90fdb 	.word	0x3fc90fdb
 8016974:	2000b358 	.word	0x2000b358
 8016978:	43b40000 	.word	0x43b40000
 801697c:	20008694 	.word	0x20008694
 8016980:	20008658 	.word	0x20008658

08016984 <imuUpdateAttitude>:

void imuUpdateAttitude(const sensorData_t *sensorData, state_t *state, float dt)
{
 8016984:	b580      	push	{r7, lr}
 8016986:	b08e      	sub	sp, #56	; 0x38
 8016988:	af00      	add	r7, sp, #0
 801698a:	60f8      	str	r0, [r7, #12]
 801698c:	60b9      	str	r1, [r7, #8]
 801698e:	ed87 0a01 	vstr	s0, [r7, #4]
	bool useMag = compassIsHealthy();
 8016992:	f002 f94d 	bl	8018c30 <compassIsHealthy>
 8016996:	4603      	mov	r3, r0
 8016998:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	
	Axis3f gyro = sensorData->gyro;
 801699c:	68fa      	ldr	r2, [r7, #12]
 801699e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80169a2:	320c      	adds	r2, #12
 80169a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80169a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f acc  = sensorData->acc;
 80169aa:	68fa      	ldr	r2, [r7, #12]
 80169ac:	f107 031c 	add.w	r3, r7, #28
 80169b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80169b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f mag  = sensorData->mag;
 80169b6:	68fa      	ldr	r2, [r7, #12]
 80169b8:	f107 0310 	add.w	r3, r7, #16
 80169bc:	3218      	adds	r2, #24
 80169be:	ca07      	ldmia	r2, {r0, r1, r2}
 80169c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	
	//
	gyro.x = gyro.x * DEG2RAD;
 80169c4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80169c8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8016a50 <imuUpdateAttitude+0xcc>
 80169cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80169d0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	gyro.y = gyro.y * DEG2RAD;
 80169d4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80169d8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8016a50 <imuUpdateAttitude+0xcc>
 80169dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80169e0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	gyro.z = gyro.z * DEG2RAD;
 80169e4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80169e8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8016a50 <imuUpdateAttitude+0xcc>
 80169ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80169f0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	
	//
    imuMahonyAHRSupdate(gyro.x, gyro.y, gyro.z,
 80169f4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80169f8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80169fc:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8016a00:	ed97 6a07 	vldr	s12, [r7, #28]
 8016a04:	edd7 5a08 	vldr	s11, [r7, #32]
 8016a08:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 8016a0c:	ed97 3a04 	vldr	s6, [r7, #16]
 8016a10:	edd7 3a05 	vldr	s7, [r7, #20]
 8016a14:	ed97 4a06 	vldr	s8, [r7, #24]
 8016a18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016a1c:	edd7 4a01 	vldr	s9, [r7, #4]
 8016a20:	4618      	mov	r0, r3
 8016a22:	eef0 2a45 	vmov.f32	s5, s10
 8016a26:	eeb0 2a65 	vmov.f32	s4, s11
 8016a2a:	eef0 1a46 	vmov.f32	s3, s12
 8016a2e:	eeb0 1a66 	vmov.f32	s2, s13
 8016a32:	eef0 0a47 	vmov.f32	s1, s14
 8016a36:	eeb0 0a67 	vmov.f32	s0, s15
 8016a3a:	f7ff fc01 	bl	8016240 <imuMahonyAHRSupdate>
                        acc.x, acc.y, acc.z,
                        mag.x, mag.y, mag.z,
						useMag,dt);
	
    //
    imuUpdateEulerAngles(&state->attitude);
 8016a3e:	68bb      	ldr	r3, [r7, #8]
 8016a40:	4618      	mov	r0, r3
 8016a42:	f7ff ff1b 	bl	801687c <imuUpdateEulerAngles>
}
 8016a46:	bf00      	nop
 8016a48:	3738      	adds	r7, #56	; 0x38
 8016a4a:	46bd      	mov	sp, r7
 8016a4c:	bd80      	pop	{r7, pc}
 8016a4e:	bf00      	nop
 8016a50:	3c8efa35 	.word	0x3c8efa35

08016a54 <pidInit>:
#include "pid.h"
#include "maths.h"

void pidInit(PidObject* pid, float kp, float ki, float kd, float iLimit, float outputLimit, float dt, bool enableDFilter, float cutoffFreq)
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b08a      	sub	sp, #40	; 0x28
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	6278      	str	r0, [r7, #36]	; 0x24
 8016a5c:	ed87 0a08 	vstr	s0, [r7, #32]
 8016a60:	edc7 0a07 	vstr	s1, [r7, #28]
 8016a64:	ed87 1a06 	vstr	s2, [r7, #24]
 8016a68:	edc7 1a05 	vstr	s3, [r7, #20]
 8016a6c:	ed87 2a04 	vstr	s4, [r7, #16]
 8016a70:	edc7 2a03 	vstr	s5, [r7, #12]
 8016a74:	460b      	mov	r3, r1
 8016a76:	ed87 3a01 	vstr	s6, [r7, #4]
 8016a7a:	72fb      	strb	r3, [r7, #11]
	pid->desired   = 0;
 8016a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a7e:	f04f 0200 	mov.w	r2, #0
 8016a82:	601a      	str	r2, [r3, #0]
	pid->error     = 0;
 8016a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a86:	f04f 0200 	mov.w	r2, #0
 8016a8a:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;	
 8016a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a8e:	f04f 0200 	mov.w	r2, #0
 8016a92:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8016a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a96:	f04f 0200 	mov.w	r2, #0
 8016a9a:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 8016a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a9e:	f04f 0200 	mov.w	r2, #0
 8016aa2:	611a      	str	r2, [r3, #16]
	pid->kp 	   = kp;
 8016aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aa6:	6a3a      	ldr	r2, [r7, #32]
 8016aa8:	615a      	str	r2, [r3, #20]
	pid->ki        = ki;
 8016aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aac:	69fa      	ldr	r2, [r7, #28]
 8016aae:	619a      	str	r2, [r3, #24]
	pid->kd        = kd;
 8016ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ab2:	69ba      	ldr	r2, [r7, #24]
 8016ab4:	61da      	str	r2, [r3, #28]
	pid->outP      = 0;
 8016ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ab8:	f04f 0200 	mov.w	r2, #0
 8016abc:	621a      	str	r2, [r3, #32]
	pid->outI      = 0;
 8016abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ac0:	f04f 0200 	mov.w	r2, #0
 8016ac4:	625a      	str	r2, [r3, #36]	; 0x24
	pid->outD      = 0;
 8016ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ac8:	f04f 0200 	mov.w	r2, #0
 8016acc:	629a      	str	r2, [r3, #40]	; 0x28
	pid->iLimit    = iLimit;
 8016ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ad0:	697a      	ldr	r2, [r7, #20]
 8016ad2:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->outputLimit = outputLimit;
 8016ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ad6:	693a      	ldr	r2, [r7, #16]
 8016ad8:	631a      	str	r2, [r3, #48]	; 0x30
	pid->dt        = dt;
 8016ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016adc:	68fa      	ldr	r2, [r7, #12]
 8016ade:	635a      	str	r2, [r3, #52]	; 0x34
	pid->enableDFilter = enableDFilter;
 8016ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ae2:	7afa      	ldrb	r2, [r7, #11]
 8016ae4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (pid->enableDFilter)
 8016ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d016      	beq.n	8016b20 <pidInit+0xcc>
	{
		biquadFilterInitLPF(&pid->dFilter, (1.0f/dt), cutoffFreq);
 8016af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016af4:	333c      	adds	r3, #60	; 0x3c
 8016af6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8016afa:	ed97 7a03 	vldr	s14, [r7, #12]
 8016afe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016b02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016b06:	ee17 2a90 	vmov	r2, s15
 8016b0a:	b291      	uxth	r1, r2
 8016b0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8016b10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016b14:	ee17 2a90 	vmov	r2, s15
 8016b18:	b292      	uxth	r2, r2
 8016b1a:	4618      	mov	r0, r3
 8016b1c:	f7f9 fb2a 	bl	8010174 <biquadFilterInitLPF>
	}
}
 8016b20:	bf00      	nop
 8016b22:	3728      	adds	r7, #40	; 0x28
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd80      	pop	{r7, pc}

08016b28 <pidUpdate>:

float pidUpdate(PidObject* pid, float error)//error = desired - measured 
{
 8016b28:	b580      	push	{r7, lr}
 8016b2a:	b084      	sub	sp, #16
 8016b2c:	af00      	add	r7, sp, #0
 8016b2e:	6078      	str	r0, [r7, #4]
 8016b30:	ed87 0a00 	vstr	s0, [r7]
	float output = 0.0f;
 8016b34:	f04f 0300 	mov.w	r3, #0
 8016b38:	60fb      	str	r3, [r7, #12]
	
	pid->error = error;
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	683a      	ldr	r2, [r7, #0]
 8016b3e:	605a      	str	r2, [r3, #4]

	pid->integ += pid->error * pid->dt;
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	ed93 7a03 	vldr	s14, [r3, #12]
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	edd3 6a01 	vldr	s13, [r3, #4]
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8016b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	edc3 7a03 	vstr	s15, [r3, #12]
	
	//
	if (pid->iLimit != 0)
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8016b66:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b6e:	d017      	beq.n	8016ba0 <pidUpdate+0x78>
	{
		pid->integ = constrainf(pid->integ, -pid->iLimit, pid->iLimit);
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	ed93 7a03 	vldr	s14, [r3, #12]
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8016b7c:	eef1 7a67 	vneg.f32	s15, s15
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8016b86:	eeb0 1a66 	vmov.f32	s2, s13
 8016b8a:	eef0 0a67 	vmov.f32	s1, s15
 8016b8e:	eeb0 0a47 	vmov.f32	s0, s14
 8016b92:	f7f9 fe6b 	bl	801086c <constrainf>
 8016b96:	eef0 7a40 	vmov.f32	s15, s0
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	
	pid->deriv = (pid->error - pid->prevError) / pid->dt;
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	ed93 7a01 	vldr	s14, [r3, #4]
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	edd3 7a02 	vldr	s15, [r3, #8]
 8016bac:	ee77 6a67 	vsub.f32	s13, s14, s15
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8016bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	edc3 7a04 	vstr	s15, [r3, #16]
	if (pid->enableDFilter)
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d00f      	beq.n	8016bea <pidUpdate+0xc2>
	{
		pid->deriv = biquadFilterApply(&pid->dFilter, pid->deriv);
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	edd3 7a04 	vldr	s15, [r3, #16]
 8016bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8016bda:	4610      	mov	r0, r2
 8016bdc:	f7f9 fbc0 	bl	8010360 <biquadFilterApply>
 8016be0:	eef0 7a40 	vmov.f32	s15, s0
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	
	pid->outP = pid->kp * pid->error;
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	ed93 7a05 	vldr	s14, [r3, #20]
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	edd3 7a01 	vldr	s15, [r3, #4]
 8016bf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	edc3 7a08 	vstr	s15, [r3, #32]
	pid->outI = pid->ki * pid->integ;
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	ed93 7a06 	vldr	s14, [r3, #24]
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	edd3 7a03 	vldr	s15, [r3, #12]
 8016c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	pid->outD = pid->kd * pid->deriv;
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	ed93 7a07 	vldr	s14, [r3, #28]
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8016c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	output = pid->outP + pid->outI + pid->outD;
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	ed93 7a08 	vldr	s14, [r3, #32]
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8016c38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8016c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016c46:	edc7 7a03 	vstr	s15, [r7, #12]
	
	//
	if (pid->outputLimit != 0)
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8016c50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c58:	d011      	beq.n	8016c7e <pidUpdate+0x156>
	{
		output = constrainf(output, -pid->outputLimit, pid->outputLimit);
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8016c60:	eef1 7a67 	vneg.f32	s15, s15
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8016c6a:	eeb0 1a47 	vmov.f32	s2, s14
 8016c6e:	eef0 0a67 	vmov.f32	s1, s15
 8016c72:	ed97 0a03 	vldr	s0, [r7, #12]
 8016c76:	f7f9 fdf9 	bl	801086c <constrainf>
 8016c7a:	ed87 0a03 	vstr	s0, [r7, #12]
	}
	
	pid->prevError = pid->error;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	685a      	ldr	r2, [r3, #4]
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	609a      	str	r2, [r3, #8]

	return output;
 8016c86:	68fb      	ldr	r3, [r7, #12]
 8016c88:	ee07 3a90 	vmov	s15, r3
}
 8016c8c:	eeb0 0a67 	vmov.f32	s0, s15
 8016c90:	3710      	adds	r7, #16
 8016c92:	46bd      	mov	sp, r7
 8016c94:	bd80      	pop	{r7, pc}

08016c96 <pidReset>:

void pidReset(PidObject* pid)
{
 8016c96:	b480      	push	{r7}
 8016c98:	b083      	sub	sp, #12
 8016c9a:	af00      	add	r7, sp, #0
 8016c9c:	6078      	str	r0, [r7, #4]
	pid->error     = 0;
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	f04f 0200 	mov.w	r2, #0
 8016ca4:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	f04f 0200 	mov.w	r2, #0
 8016cac:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	f04f 0200 	mov.w	r2, #0
 8016cb4:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	f04f 0200 	mov.w	r2, #0
 8016cbc:	611a      	str	r2, [r3, #16]
}
 8016cbe:	bf00      	nop
 8016cc0:	370c      	adds	r7, #12
 8016cc2:	46bd      	mov	sp, r7
 8016cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cc8:	4770      	bx	lr

08016cca <pidResetIntegral>:

void pidResetIntegral(PidObject* pid)
{
 8016cca:	b480      	push	{r7}
 8016ccc:	b083      	sub	sp, #12
 8016cce:	af00      	add	r7, sp, #0
 8016cd0:	6078      	str	r0, [r7, #4]
	pid->integ     = 0;
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	f04f 0200 	mov.w	r2, #0
 8016cd8:	60da      	str	r2, [r3, #12]
}
 8016cda:	bf00      	nop
 8016cdc:	370c      	adds	r7, #12
 8016cde:	46bd      	mov	sp, r7
 8016ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ce4:	4770      	bx	lr

08016ce6 <pidSetIntegral>:

void pidSetIntegral(PidObject* pid, float integ)
{
 8016ce6:	b480      	push	{r7}
 8016ce8:	b083      	sub	sp, #12
 8016cea:	af00      	add	r7, sp, #0
 8016cec:	6078      	str	r0, [r7, #4]
 8016cee:	ed87 0a00 	vstr	s0, [r7]
	pid->integ     = integ;
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	683a      	ldr	r2, [r7, #0]
 8016cf6:	60da      	str	r2, [r3, #12]
}
 8016cf8:	bf00      	nop
 8016cfa:	370c      	adds	r7, #12
 8016cfc:	46bd      	mov	sp, r7
 8016cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d02:	4770      	bx	lr

08016d04 <posAndVelocityPredict>:
posEstimator_t posEstimator;


//
static void posAndVelocityPredict(int axis, float dt, float acc)
{
 8016d04:	b480      	push	{r7}
 8016d06:	b085      	sub	sp, #20
 8016d08:	af00      	add	r7, sp, #0
 8016d0a:	60f8      	str	r0, [r7, #12]
 8016d0c:	ed87 0a02 	vstr	s0, [r7, #8]
 8016d10:	edc7 0a01 	vstr	s1, [r7, #4]
    posEstimator.est.pos.axis[axis] += posEstimator.est.vel.axis[axis] * dt + acc * dt * dt / 2.0f;
 8016d14:	4a25      	ldr	r2, [pc, #148]	; (8016dac <posAndVelocityPredict+0xa8>)
 8016d16:	68fb      	ldr	r3, [r7, #12]
 8016d18:	3308      	adds	r3, #8
 8016d1a:	009b      	lsls	r3, r3, #2
 8016d1c:	4413      	add	r3, r2
 8016d1e:	3304      	adds	r3, #4
 8016d20:	ed93 7a00 	vldr	s14, [r3]
 8016d24:	4a21      	ldr	r2, [pc, #132]	; (8016dac <posAndVelocityPredict+0xa8>)
 8016d26:	68fb      	ldr	r3, [r7, #12]
 8016d28:	330a      	adds	r3, #10
 8016d2a:	009b      	lsls	r3, r3, #2
 8016d2c:	4413      	add	r3, r2
 8016d2e:	3308      	adds	r3, #8
 8016d30:	edd3 6a00 	vldr	s13, [r3]
 8016d34:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d38:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8016d3c:	ed97 6a01 	vldr	s12, [r7, #4]
 8016d40:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8016d48:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d4c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8016d50:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8016d54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016d58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d60:	4a12      	ldr	r2, [pc, #72]	; (8016dac <posAndVelocityPredict+0xa8>)
 8016d62:	68fb      	ldr	r3, [r7, #12]
 8016d64:	3308      	adds	r3, #8
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	4413      	add	r3, r2
 8016d6a:	3304      	adds	r3, #4
 8016d6c:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += acc * dt;
 8016d70:	4a0e      	ldr	r2, [pc, #56]	; (8016dac <posAndVelocityPredict+0xa8>)
 8016d72:	68fb      	ldr	r3, [r7, #12]
 8016d74:	330a      	adds	r3, #10
 8016d76:	009b      	lsls	r3, r3, #2
 8016d78:	4413      	add	r3, r2
 8016d7a:	3308      	adds	r3, #8
 8016d7c:	ed93 7a00 	vldr	s14, [r3]
 8016d80:	edd7 6a01 	vldr	s13, [r7, #4]
 8016d84:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d90:	4a06      	ldr	r2, [pc, #24]	; (8016dac <posAndVelocityPredict+0xa8>)
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	330a      	adds	r3, #10
 8016d96:	009b      	lsls	r3, r3, #2
 8016d98:	4413      	add	r3, r2
 8016d9a:	3308      	adds	r3, #8
 8016d9c:	edc3 7a00 	vstr	s15, [r3]
}
 8016da0:	bf00      	nop
 8016da2:	3714      	adds	r7, #20
 8016da4:	46bd      	mov	sp, r7
 8016da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016daa:	4770      	bx	lr
 8016dac:	2000b35c 	.word	0x2000b35c

08016db0 <posAndVelocityCorrect>:

//
static void posAndVelocityCorrect(int axis, float dt, float e, float w)
{
 8016db0:	b480      	push	{r7}
 8016db2:	b087      	sub	sp, #28
 8016db4:	af00      	add	r7, sp, #0
 8016db6:	60f8      	str	r0, [r7, #12]
 8016db8:	ed87 0a02 	vstr	s0, [r7, #8]
 8016dbc:	edc7 0a01 	vstr	s1, [r7, #4]
 8016dc0:	ed87 1a00 	vstr	s2, [r7]
    float ewdt = e * w * dt;
 8016dc4:	ed97 7a01 	vldr	s14, [r7, #4]
 8016dc8:	edd7 7a00 	vldr	s15, [r7]
 8016dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016dd0:	ed97 7a02 	vldr	s14, [r7, #8]
 8016dd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016dd8:	edc7 7a05 	vstr	s15, [r7, #20]
    posEstimator.est.pos.axis[axis] += ewdt;
 8016ddc:	4a18      	ldr	r2, [pc, #96]	; (8016e40 <posAndVelocityCorrect+0x90>)
 8016dde:	68fb      	ldr	r3, [r7, #12]
 8016de0:	3308      	adds	r3, #8
 8016de2:	009b      	lsls	r3, r3, #2
 8016de4:	4413      	add	r3, r2
 8016de6:	3304      	adds	r3, #4
 8016de8:	ed93 7a00 	vldr	s14, [r3]
 8016dec:	edd7 7a05 	vldr	s15, [r7, #20]
 8016df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016df4:	4a12      	ldr	r2, [pc, #72]	; (8016e40 <posAndVelocityCorrect+0x90>)
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	3308      	adds	r3, #8
 8016dfa:	009b      	lsls	r3, r3, #2
 8016dfc:	4413      	add	r3, r2
 8016dfe:	3304      	adds	r3, #4
 8016e00:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += w * ewdt;
 8016e04:	4a0e      	ldr	r2, [pc, #56]	; (8016e40 <posAndVelocityCorrect+0x90>)
 8016e06:	68fb      	ldr	r3, [r7, #12]
 8016e08:	330a      	adds	r3, #10
 8016e0a:	009b      	lsls	r3, r3, #2
 8016e0c:	4413      	add	r3, r2
 8016e0e:	3308      	adds	r3, #8
 8016e10:	ed93 7a00 	vldr	s14, [r3]
 8016e14:	edd7 6a00 	vldr	s13, [r7]
 8016e18:	edd7 7a05 	vldr	s15, [r7, #20]
 8016e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e24:	4a06      	ldr	r2, [pc, #24]	; (8016e40 <posAndVelocityCorrect+0x90>)
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	330a      	adds	r3, #10
 8016e2a:	009b      	lsls	r3, r3, #2
 8016e2c:	4413      	add	r3, r2
 8016e2e:	3308      	adds	r3, #8
 8016e30:	edc3 7a00 	vstr	s15, [r3]
}
 8016e34:	bf00      	nop
 8016e36:	371c      	adds	r7, #28
 8016e38:	46bd      	mov	sp, r7
 8016e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e3e:	4770      	bx	lr
 8016e40:	2000b35c 	.word	0x2000b35c

08016e44 <updateBaroTopic>:
    posEstimator.est.vel.axis[axis] += e * w * dt;
}

//
static void updateBaroTopic(float newBaroAlt)
{
 8016e44:	b580      	push	{r7, lr}
 8016e46:	b082      	sub	sp, #8
 8016e48:	af00      	add	r7, sp, #0
 8016e4a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (baroIsCalibrationComplete()) 
 8016e4e:	f001 fd97 	bl	8018980 <baroIsCalibrationComplete>
 8016e52:	4603      	mov	r3, r0
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d003      	beq.n	8016e60 <updateBaroTopic+0x1c>
	{
		posEstimator.baro.alt = newBaroAlt;
 8016e58:	4a05      	ldr	r2, [pc, #20]	; (8016e70 <updateBaroTopic+0x2c>)
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	6013      	str	r3, [r2, #0]
	}
	else
	{
		posEstimator.baro.alt = 0.0f;
	}
}
 8016e5e:	e003      	b.n	8016e68 <updateBaroTopic+0x24>
		posEstimator.baro.alt = 0.0f;
 8016e60:	4b03      	ldr	r3, [pc, #12]	; (8016e70 <updateBaroTopic+0x2c>)
 8016e62:	f04f 0200 	mov.w	r2, #0
 8016e66:	601a      	str	r2, [r3, #0]
}
 8016e68:	bf00      	nop
 8016e6a:	3708      	adds	r7, #8
 8016e6c:	46bd      	mov	sp, r7
 8016e6e:	bd80      	pop	{r7, pc}
 8016e70:	2000b35c 	.word	0x2000b35c

08016e74 <updateIMUTopic>:

//NEU
//accBF
static void updateIMUTopic(const Axis3f accBF)
{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b08a      	sub	sp, #40	; 0x28
 8016e78:	af00      	add	r7, sp, #0
 8016e7a:	eef0 6a40 	vmov.f32	s13, s0
 8016e7e:	eeb0 7a60 	vmov.f32	s14, s1
 8016e82:	eef0 7a41 	vmov.f32	s15, s2
 8016e86:	edc7 6a01 	vstr	s13, [r7, #4]
 8016e8a:	ed87 7a02 	vstr	s14, [r7, #8]
 8016e8e:	edc7 7a03 	vstr	s15, [r7, #12]
    static float calibratedGravityCMSS = GRAVITY_CMSS;
    static u32 gravityCalibrationTimeout = 0;
	Axis3f accelCMSS;

	//cm/ss
	accelCMSS.x = accBF.x * GRAVITY_CMSS;
 8016e92:	edd7 7a01 	vldr	s15, [r7, #4]
 8016e96:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8017070 <updateIMUTopic+0x1fc>
 8016e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016e9e:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y = accBF.y * GRAVITY_CMSS;
 8016ea2:	edd7 7a02 	vldr	s15, [r7, #8]
 8016ea6:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8017070 <updateIMUTopic+0x1fc>
 8016eaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016eae:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z = accBF.z * GRAVITY_CMSS;
 8016eb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8016eb6:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8017070 <updateIMUTopic+0x1fc>
 8016eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016ebe:	edc7 7a07 	vstr	s15, [r7, #28]

	//
	accelCMSS.x -= posEstimator.imu.accelBias.x;
 8016ec2:	ed97 7a05 	vldr	s14, [r7, #20]
 8016ec6:	4b6b      	ldr	r3, [pc, #428]	; (8017074 <updateIMUTopic+0x200>)
 8016ec8:	edd3 7a05 	vldr	s15, [r3, #20]
 8016ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ed0:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y -= posEstimator.imu.accelBias.y;
 8016ed4:	ed97 7a06 	vldr	s14, [r7, #24]
 8016ed8:	4b66      	ldr	r3, [pc, #408]	; (8017074 <updateIMUTopic+0x200>)
 8016eda:	edd3 7a06 	vldr	s15, [r3, #24]
 8016ede:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ee2:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z -= posEstimator.imu.accelBias.z;
 8016ee6:	ed97 7a07 	vldr	s14, [r7, #28]
 8016eea:	4b62      	ldr	r3, [pc, #392]	; (8017074 <updateIMUTopic+0x200>)
 8016eec:	edd3 7a07 	vldr	s15, [r3, #28]
 8016ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ef4:	edc7 7a07 	vstr	s15, [r7, #28]

	//NEU
	imuTransformVectorBodyToEarth(&accelCMSS);
 8016ef8:	f107 0314 	add.w	r3, r7, #20
 8016efc:	4618      	mov	r0, r3
 8016efe:	f7ff f87b 	bl	8015ff8 <imuTransformVectorBodyToEarth>
	
	//
	if (!posEstimator.imu.gravityCalibrationComplete && STATE(SMALL_ANGLE)) 
 8016f02:	4b5c      	ldr	r3, [pc, #368]	; (8017074 <updateIMUTopic+0x200>)
 8016f04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016f08:	f083 0301 	eor.w	r3, r3, #1
 8016f0c:	b2db      	uxtb	r3, r3
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d052      	beq.n	8016fb8 <updateIMUTopic+0x144>
 8016f12:	4b59      	ldr	r3, [pc, #356]	; (8017078 <updateIMUTopic+0x204>)
 8016f14:	681b      	ldr	r3, [r3, #0]
 8016f16:	f003 0310 	and.w	r3, r3, #16
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d04c      	beq.n	8016fb8 <updateIMUTopic+0x144>
	{
		//
		const float gravityOffsetError = accelCMSS.z - calibratedGravityCMSS;
 8016f1e:	ed97 7a07 	vldr	s14, [r7, #28]
 8016f22:	4b56      	ldr	r3, [pc, #344]	; (801707c <updateIMUTopic+0x208>)
 8016f24:	edd3 7a00 	vldr	s15, [r3]
 8016f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016f2c:	edc7 7a08 	vstr	s15, [r7, #32]
		calibratedGravityCMSS += gravityOffsetError * 0.0025f;
 8016f30:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f34:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8017080 <updateIMUTopic+0x20c>
 8016f38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8016f3c:	4b4f      	ldr	r3, [pc, #316]	; (801707c <updateIMUTopic+0x208>)
 8016f3e:	edd3 7a00 	vldr	s15, [r3]
 8016f42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016f46:	4b4d      	ldr	r3, [pc, #308]	; (801707c <updateIMUTopic+0x208>)
 8016f48:	edc3 7a00 	vstr	s15, [r3]

		if (ABS(gravityOffsetError) < 5)//5cm/ss
 8016f4c:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f58:	d50e      	bpl.n	8016f78 <updateIMUTopic+0x104>
 8016f5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f5e:	eef1 7a67 	vneg.f32	s15, s15
 8016f62:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8016f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f6e:	bf4c      	ite	mi
 8016f70:	2301      	movmi	r3, #1
 8016f72:	2300      	movpl	r3, #0
 8016f74:	b2db      	uxtb	r3, r3
 8016f76:	e00b      	b.n	8016f90 <updateIMUTopic+0x11c>
 8016f78:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f7c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8016f80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f88:	bf4c      	ite	mi
 8016f8a:	2301      	movmi	r3, #1
 8016f8c:	2300      	movpl	r3, #0
 8016f8e:	b2db      	uxtb	r3, r3
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d00c      	beq.n	8016fae <updateIMUTopic+0x13a>
		{
			if ((getSysTickCnt() - gravityCalibrationTimeout) > 250) 
 8016f94:	f7eb fab6 	bl	8002504 <getSysTickCnt>
 8016f98:	4602      	mov	r2, r0
 8016f9a:	4b3a      	ldr	r3, [pc, #232]	; (8017084 <updateIMUTopic+0x210>)
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	1ad3      	subs	r3, r2, r3
 8016fa0:	2bfa      	cmp	r3, #250	; 0xfa
 8016fa2:	d909      	bls.n	8016fb8 <updateIMUTopic+0x144>
			{
				posEstimator.imu.gravityCalibrationComplete = true;
 8016fa4:	4b33      	ldr	r3, [pc, #204]	; (8017074 <updateIMUTopic+0x200>)
 8016fa6:	2201      	movs	r2, #1
 8016fa8:	f883 2020 	strb.w	r2, [r3, #32]
 8016fac:	e004      	b.n	8016fb8 <updateIMUTopic+0x144>
			}
		}
		else 
		{
			gravityCalibrationTimeout = getSysTickCnt();
 8016fae:	f7eb faa9 	bl	8002504 <getSysTickCnt>
 8016fb2:	4603      	mov	r3, r0
 8016fb4:	4a33      	ldr	r2, [pc, #204]	; (8017084 <updateIMUTopic+0x210>)
 8016fb6:	6013      	str	r3, [r2, #0]
		}
	}
	
	//NEU
	if (posEstimator.imu.gravityCalibrationComplete) 
 8016fb8:	4b2e      	ldr	r3, [pc, #184]	; (8017074 <updateIMUTopic+0x200>)
 8016fba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d046      	beq.n	8017050 <updateIMUTopic+0x1dc>
	{
		accelCMSS.z -= calibratedGravityCMSS;//
 8016fc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8016fc6:	4b2d      	ldr	r3, [pc, #180]	; (801707c <updateIMUTopic+0x208>)
 8016fc8:	edd3 7a00 	vldr	s15, [r3]
 8016fcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016fd0:	edc7 7a07 	vstr	s15, [r7, #28]
		for (int axis = 0; axis < 3; axis++)
 8016fd4:	2300      	movs	r3, #0
 8016fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8016fd8:	e036      	b.n	8017048 <updateIMUTopic+0x1d4>
		{
			applyDeadband(accelCMSS.axis[axis], 4);//4(cm/ss)
 8016fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fdc:	009b      	lsls	r3, r3, #2
 8016fde:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8016fe2:	4413      	add	r3, r2
 8016fe4:	3b14      	subs	r3, #20
 8016fe6:	edd3 7a00 	vldr	s15, [r3]
 8016fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016fee:	2104      	movs	r1, #4
 8016ff0:	ee17 0a90 	vmov	r0, s15
 8016ff4:	f7f9 fbfc 	bl	80107f0 <applyDeadband>
			posEstimator.imu.accelNEU.axis[axis] += (accelCMSS.axis[axis] - posEstimator.imu.accelNEU.axis[axis]) * 0.3f;//
 8016ff8:	4a1e      	ldr	r2, [pc, #120]	; (8017074 <updateIMUTopic+0x200>)
 8016ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ffc:	3302      	adds	r3, #2
 8016ffe:	009b      	lsls	r3, r3, #2
 8017000:	4413      	add	r3, r2
 8017002:	ed93 7a00 	vldr	s14, [r3]
 8017006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017008:	009b      	lsls	r3, r3, #2
 801700a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801700e:	4413      	add	r3, r2
 8017010:	3b14      	subs	r3, #20
 8017012:	edd3 6a00 	vldr	s13, [r3]
 8017016:	4a17      	ldr	r2, [pc, #92]	; (8017074 <updateIMUTopic+0x200>)
 8017018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801701a:	3302      	adds	r3, #2
 801701c:	009b      	lsls	r3, r3, #2
 801701e:	4413      	add	r3, r2
 8017020:	edd3 7a00 	vldr	s15, [r3]
 8017024:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8017028:	eddf 6a17 	vldr	s13, [pc, #92]	; 8017088 <updateIMUTopic+0x214>
 801702c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017034:	4a0f      	ldr	r2, [pc, #60]	; (8017074 <updateIMUTopic+0x200>)
 8017036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017038:	3302      	adds	r3, #2
 801703a:	009b      	lsls	r3, r3, #2
 801703c:	4413      	add	r3, r2
 801703e:	edc3 7a00 	vstr	s15, [r3]
		for (int axis = 0; axis < 3; axis++)
 8017042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017044:	3301      	adds	r3, #1
 8017046:	627b      	str	r3, [r7, #36]	; 0x24
 8017048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801704a:	2b02      	cmp	r3, #2
 801704c:	ddc5      	ble.n	8016fda <updateIMUTopic+0x166>
	{
		posEstimator.imu.accelNEU.x = 0;
		posEstimator.imu.accelNEU.y = 0;
		posEstimator.imu.accelNEU.z = 0;
	}
}
 801704e:	e00b      	b.n	8017068 <updateIMUTopic+0x1f4>
		posEstimator.imu.accelNEU.x = 0;
 8017050:	4b08      	ldr	r3, [pc, #32]	; (8017074 <updateIMUTopic+0x200>)
 8017052:	f04f 0200 	mov.w	r2, #0
 8017056:	609a      	str	r2, [r3, #8]
		posEstimator.imu.accelNEU.y = 0;
 8017058:	4b06      	ldr	r3, [pc, #24]	; (8017074 <updateIMUTopic+0x200>)
 801705a:	f04f 0200 	mov.w	r2, #0
 801705e:	60da      	str	r2, [r3, #12]
		posEstimator.imu.accelNEU.z = 0;
 8017060:	4b04      	ldr	r3, [pc, #16]	; (8017074 <updateIMUTopic+0x200>)
 8017062:	f04f 0200 	mov.w	r2, #0
 8017066:	611a      	str	r2, [r3, #16]
}
 8017068:	bf00      	nop
 801706a:	3728      	adds	r7, #40	; 0x28
 801706c:	46bd      	mov	sp, r7
 801706e:	bd80      	pop	{r7, pc}
 8017070:	44752a8f 	.word	0x44752a8f
 8017074:	2000b35c 	.word	0x2000b35c
 8017078:	20008658 	.word	0x20008658
 801707c:	20000174 	.word	0x20000174
 8017080:	3b23d70a 	.word	0x3b23d70a
 8017084:	200086a4 	.word	0x200086a4
 8017088:	3e99999a 	.word	0x3e99999a

0801708c <updateEstimatedTopic>:

//
static void updateEstimatedTopic(float dt)
{
 801708c:	b580      	push	{r7, lr}
 801708e:	b088      	sub	sp, #32
 8017090:	af00      	add	r7, sp, #0
 8017092:	ed87 0a01 	vstr	s0, [r7, #4]
	//
	posAndVelocityPredict(Z, dt, posEstimator.imu.accelNEU.z);
 8017096:	4b57      	ldr	r3, [pc, #348]	; (80171f4 <updateEstimatedTopic+0x168>)
 8017098:	edd3 7a04 	vldr	s15, [r3, #16]
 801709c:	eef0 0a67 	vmov.f32	s1, s15
 80170a0:	ed97 0a01 	vldr	s0, [r7, #4]
 80170a4:	2002      	movs	r0, #2
 80170a6:	f7ff fe2d 	bl	8016d04 <posAndVelocityPredict>
	posAndVelocityPredict(Y, dt, posEstimator.imu.accelNEU.y);
 80170aa:	4b52      	ldr	r3, [pc, #328]	; (80171f4 <updateEstimatedTopic+0x168>)
 80170ac:	edd3 7a03 	vldr	s15, [r3, #12]
 80170b0:	eef0 0a67 	vmov.f32	s1, s15
 80170b4:	ed97 0a01 	vldr	s0, [r7, #4]
 80170b8:	2001      	movs	r0, #1
 80170ba:	f7ff fe23 	bl	8016d04 <posAndVelocityPredict>
	posAndVelocityPredict(X, dt, posEstimator.imu.accelNEU.x);
 80170be:	4b4d      	ldr	r3, [pc, #308]	; (80171f4 <updateEstimatedTopic+0x168>)
 80170c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80170c4:	eef0 0a67 	vmov.f32	s1, s15
 80170c8:	ed97 0a01 	vldr	s0, [r7, #4]
 80170cc:	2000      	movs	r0, #0
 80170ce:	f7ff fe19 	bl	8016d04 <posAndVelocityPredict>
	
    //
    const bool updateAccBias = (W_ACC_BIAS > 0);
 80170d2:	2301      	movs	r3, #1
 80170d4:	77fb      	strb	r3, [r7, #31]
    Axis3f accelBiasCorr = { { 0, 0, 0} };
 80170d6:	f04f 0300 	mov.w	r3, #0
 80170da:	60bb      	str	r3, [r7, #8]
 80170dc:	f04f 0300 	mov.w	r3, #0
 80170e0:	60fb      	str	r3, [r7, #12]
 80170e2:	f04f 0300 	mov.w	r3, #0
 80170e6:	613b      	str	r3, [r7, #16]

	//Z
	const float baroResidual =   posEstimator.baro.alt - posEstimator.est.pos.z;
 80170e8:	4b42      	ldr	r3, [pc, #264]	; (80171f4 <updateEstimatedTopic+0x168>)
 80170ea:	ed93 7a00 	vldr	s14, [r3]
 80170ee:	4b41      	ldr	r3, [pc, #260]	; (80171f4 <updateEstimatedTopic+0x168>)
 80170f0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80170f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80170f8:	edc7 7a06 	vstr	s15, [r7, #24]
	posAndVelocityCorrect(Z, dt, baroResidual, W_Z_BARO_P);
 80170fc:	ed9f 1a3e 	vldr	s2, [pc, #248]	; 80171f8 <updateEstimatedTopic+0x16c>
 8017100:	edd7 0a06 	vldr	s1, [r7, #24]
 8017104:	ed97 0a01 	vldr	s0, [r7, #4]
 8017108:	2002      	movs	r0, #2
 801710a:	f7ff fe51 	bl	8016db0 <posAndVelocityCorrect>
	if (updateAccBias) 
 801710e:	7ffb      	ldrb	r3, [r7, #31]
 8017110:	2b00      	cmp	r3, #0
 8017112:	d00b      	beq.n	801712c <updateEstimatedTopic+0xa0>
	{
		accelBiasCorr.z -= baroResidual * sq(W_Z_BARO_P);
 8017114:	ed97 7a04 	vldr	s14, [r7, #16]
 8017118:	edd7 7a06 	vldr	s15, [r7, #24]
 801711c:	eddf 6a37 	vldr	s13, [pc, #220]	; 80171fc <updateEstimatedTopic+0x170>
 8017120:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8017124:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017128:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	//
    if (updateAccBias) 
 801712c:	7ffb      	ldrb	r3, [r7, #31]
 801712e:	2b00      	cmp	r3, #0
 8017130:	d05c      	beq.n	80171ec <updateEstimatedTopic+0x160>
	{
        const float accelBiasCorrMagnitudeSq = sq(accelBiasCorr.x) + sq(accelBiasCorr.y) + sq(accelBiasCorr.z);
 8017132:	ed97 7a02 	vldr	s14, [r7, #8]
 8017136:	edd7 7a02 	vldr	s15, [r7, #8]
 801713a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801713e:	edd7 6a03 	vldr	s13, [r7, #12]
 8017142:	edd7 7a03 	vldr	s15, [r7, #12]
 8017146:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801714a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801714e:	edd7 6a04 	vldr	s13, [r7, #16]
 8017152:	edd7 7a04 	vldr	s15, [r7, #16]
 8017156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801715a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801715e:	edc7 7a05 	vstr	s15, [r7, #20]
        if (accelBiasCorrMagnitudeSq < sq(GRAVITY_CMSS * 0.25f))//0.25G 
 8017162:	edd7 7a05 	vldr	s15, [r7, #20]
 8017166:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8017200 <updateEstimatedTopic+0x174>
 801716a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801716e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017172:	d400      	bmi.n	8017176 <updateEstimatedTopic+0xea>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
        }
    }
}
 8017174:	e03a      	b.n	80171ec <updateEstimatedTopic+0x160>
            imuTransformVectorEarthToBody(&accelBiasCorr);
 8017176:	f107 0308 	add.w	r3, r7, #8
 801717a:	4618      	mov	r0, r3
 801717c:	f7fe ffb0 	bl	80160e0 <imuTransformVectorEarthToBody>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
 8017180:	4b1c      	ldr	r3, [pc, #112]	; (80171f4 <updateEstimatedTopic+0x168>)
 8017182:	ed93 7a05 	vldr	s14, [r3, #20]
 8017186:	edd7 7a02 	vldr	s15, [r7, #8]
 801718a:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8017204 <updateEstimatedTopic+0x178>
 801718e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8017192:	edd7 7a01 	vldr	s15, [r7, #4]
 8017196:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801719a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801719e:	4b15      	ldr	r3, [pc, #84]	; (80171f4 <updateEstimatedTopic+0x168>)
 80171a0:	edc3 7a05 	vstr	s15, [r3, #20]
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
 80171a4:	4b13      	ldr	r3, [pc, #76]	; (80171f4 <updateEstimatedTopic+0x168>)
 80171a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80171aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80171ae:	eddf 6a15 	vldr	s13, [pc, #84]	; 8017204 <updateEstimatedTopic+0x178>
 80171b2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80171b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80171ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80171be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80171c2:	4b0c      	ldr	r3, [pc, #48]	; (80171f4 <updateEstimatedTopic+0x168>)
 80171c4:	edc3 7a06 	vstr	s15, [r3, #24]
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
 80171c8:	4b0a      	ldr	r3, [pc, #40]	; (80171f4 <updateEstimatedTopic+0x168>)
 80171ca:	ed93 7a07 	vldr	s14, [r3, #28]
 80171ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80171d2:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8017204 <updateEstimatedTopic+0x178>
 80171d6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80171da:	edd7 7a01 	vldr	s15, [r7, #4]
 80171de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80171e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80171e6:	4b03      	ldr	r3, [pc, #12]	; (80171f4 <updateEstimatedTopic+0x168>)
 80171e8:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80171ec:	bf00      	nop
 80171ee:	3720      	adds	r7, #32
 80171f0:	46bd      	mov	sp, r7
 80171f2:	bd80      	pop	{r7, pc}
 80171f4:	2000b35c 	.word	0x2000b35c
 80171f8:	3e8f5c29 	.word	0x3e8f5c29
 80171fc:	3da0902e 	.word	0x3da0902e
 8017200:	476aca7d 	.word	0x476aca7d
 8017204:	3c23d70a 	.word	0x3c23d70a

08017208 <initializePositionEstimator>:

//
static void initializePositionEstimator(void)
{
 8017208:	b480      	push	{r7}
 801720a:	b083      	sub	sp, #12
 801720c:	af00      	add	r7, sp, #0
    posEstimator.imu.gravityCalibrationComplete = false;
 801720e:	4b17      	ldr	r3, [pc, #92]	; (801726c <initializePositionEstimator+0x64>)
 8017210:	2200      	movs	r2, #0
 8017212:	f883 2020 	strb.w	r2, [r3, #32]
	
    for (int axis = 0; axis < 3; axis++) 
 8017216:	2300      	movs	r3, #0
 8017218:	607b      	str	r3, [r7, #4]
 801721a:	e01d      	b.n	8017258 <initializePositionEstimator+0x50>
	{
        posEstimator.imu.accelBias.axis[axis] = 0;
 801721c:	4a13      	ldr	r2, [pc, #76]	; (801726c <initializePositionEstimator+0x64>)
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	3304      	adds	r3, #4
 8017222:	009b      	lsls	r3, r3, #2
 8017224:	4413      	add	r3, r2
 8017226:	3304      	adds	r3, #4
 8017228:	f04f 0200 	mov.w	r2, #0
 801722c:	601a      	str	r2, [r3, #0]
        posEstimator.est.pos.axis[axis] = 0;
 801722e:	4a0f      	ldr	r2, [pc, #60]	; (801726c <initializePositionEstimator+0x64>)
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	3308      	adds	r3, #8
 8017234:	009b      	lsls	r3, r3, #2
 8017236:	4413      	add	r3, r2
 8017238:	3304      	adds	r3, #4
 801723a:	f04f 0200 	mov.w	r2, #0
 801723e:	601a      	str	r2, [r3, #0]
        posEstimator.est.vel.axis[axis] = 0;
 8017240:	4a0a      	ldr	r2, [pc, #40]	; (801726c <initializePositionEstimator+0x64>)
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	330a      	adds	r3, #10
 8017246:	009b      	lsls	r3, r3, #2
 8017248:	4413      	add	r3, r2
 801724a:	3308      	adds	r3, #8
 801724c:	f04f 0200 	mov.w	r2, #0
 8017250:	601a      	str	r2, [r3, #0]
    for (int axis = 0; axis < 3; axis++) 
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	3301      	adds	r3, #1
 8017256:	607b      	str	r3, [r7, #4]
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	2b02      	cmp	r3, #2
 801725c:	ddde      	ble.n	801721c <initializePositionEstimator+0x14>
    }
}
 801725e:	bf00      	nop
 8017260:	bf00      	nop
 8017262:	370c      	adds	r7, #12
 8017264:	46bd      	mov	sp, r7
 8017266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801726a:	4770      	bx	lr
 801726c:	2000b35c 	.word	0x2000b35c

08017270 <publishEstimatedTopic>:

//
static void publishEstimatedTopic(state_t *state)
{
 8017270:	b580      	push	{r7, lr}
 8017272:	b082      	sub	sp, #8
 8017274:	af00      	add	r7, sp, #0
 8017276:	6078      	str	r0, [r7, #4]
	static u32 publishTime;
	
	//
	state->acc.x = posEstimator.imu.accelNEU.x;
 8017278:	4b20      	ldr	r3, [pc, #128]	; (80172fc <publishEstimatedTopic+0x8c>)
 801727a:	689a      	ldr	r2, [r3, #8]
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	635a      	str	r2, [r3, #52]	; 0x34
	state->acc.y = posEstimator.imu.accelNEU.y;
 8017280:	4b1e      	ldr	r3, [pc, #120]	; (80172fc <publishEstimatedTopic+0x8c>)
 8017282:	68da      	ldr	r2, [r3, #12]
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	639a      	str	r2, [r3, #56]	; 0x38
	state->acc.z = posEstimator.imu.accelNEU.z;
 8017288:	4b1c      	ldr	r3, [pc, #112]	; (80172fc <publishEstimatedTopic+0x8c>)
 801728a:	691a      	ldr	r2, [r3, #16]
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	63da      	str	r2, [r3, #60]	; 0x3c
	
	//10ms->100Hz
	if ((getSysTickCnt() - publishTime) >= 10)
 8017290:	f7eb f938 	bl	8002504 <getSysTickCnt>
 8017294:	4602      	mov	r2, r0
 8017296:	4b1a      	ldr	r3, [pc, #104]	; (8017300 <publishEstimatedTopic+0x90>)
 8017298:	681b      	ldr	r3, [r3, #0]
 801729a:	1ad3      	subs	r3, r2, r3
 801729c:	2b09      	cmp	r3, #9
 801729e:	d928      	bls.n	80172f2 <publishEstimatedTopic+0x82>
	{
		state->position.x = posEstimator.est.pos.x;
 80172a0:	4b16      	ldr	r3, [pc, #88]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	615a      	str	r2, [r3, #20]
		state->position.y = posEstimator.est.pos.y;
 80172a8:	4b14      	ldr	r3, [pc, #80]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	619a      	str	r2, [r3, #24]
		state->position.z = posEstimator.est.pos.z;
 80172b0:	4b12      	ldr	r3, [pc, #72]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	61da      	str	r2, [r3, #28]
		
		state->velocity.x = posEstimator.est.vel.x;
 80172b8:	4b10      	ldr	r3, [pc, #64]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	625a      	str	r2, [r3, #36]	; 0x24
		state->velocity.y = posEstimator.est.vel.y;
 80172c0:	4b0e      	ldr	r3, [pc, #56]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	629a      	str	r2, [r3, #40]	; 0x28
		state->velocity.z = constrainf(posEstimator.est.vel.z, -150.0f, 150.0f);//Z150cm/s
 80172c8:	4b0c      	ldr	r3, [pc, #48]	; (80172fc <publishEstimatedTopic+0x8c>)
 80172ca:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80172ce:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 8017304 <publishEstimatedTopic+0x94>
 80172d2:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8017308 <publishEstimatedTopic+0x98>
 80172d6:	eeb0 0a67 	vmov.f32	s0, s15
 80172da:	f7f9 fac7 	bl	801086c <constrainf>
 80172de:	eef0 7a40 	vmov.f32	s15, s0
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		
		publishTime = getSysTickCnt();
 80172e8:	f7eb f90c 	bl	8002504 <getSysTickCnt>
 80172ec:	4603      	mov	r3, r0
 80172ee:	4a04      	ldr	r2, [pc, #16]	; (8017300 <publishEstimatedTopic+0x90>)
 80172f0:	6013      	str	r3, [r2, #0]
	}
}
 80172f2:	bf00      	nop
 80172f4:	3708      	adds	r7, #8
 80172f6:	46bd      	mov	sp, r7
 80172f8:	bd80      	pop	{r7, pc}
 80172fa:	bf00      	nop
 80172fc:	2000b35c 	.word	0x2000b35c
 8017300:	200086a8 	.word	0x200086a8
 8017304:	43160000 	.word	0x43160000
 8017308:	c3160000 	.word	0xc3160000

0801730c <updatePositionEstimator>:

//
void updatePositionEstimator(const sensorData_t *sensorData, state_t *state, float dt)
{
 801730c:	b580      	push	{r7, lr}
 801730e:	b084      	sub	sp, #16
 8017310:	af00      	add	r7, sp, #0
 8017312:	60f8      	str	r0, [r7, #12]
 8017314:	60b9      	str	r1, [r7, #8]
 8017316:	ed87 0a01 	vstr	s0, [r7, #4]
    static bool isInitialized = false;
	
	//
	if (!isInitialized) 
 801731a:	4b16      	ldr	r3, [pc, #88]	; (8017374 <updatePositionEstimator+0x68>)
 801731c:	781b      	ldrb	r3, [r3, #0]
 801731e:	f083 0301 	eor.w	r3, r3, #1
 8017322:	b2db      	uxtb	r3, r3
 8017324:	2b00      	cmp	r3, #0
 8017326:	d004      	beq.n	8017332 <updatePositionEstimator+0x26>
	{
		initializePositionEstimator();
 8017328:	f7ff ff6e 	bl	8017208 <initializePositionEstimator>
		isInitialized = true;
 801732c:	4b11      	ldr	r3, [pc, #68]	; (8017374 <updatePositionEstimator+0x68>)
 801732e:	2201      	movs	r2, #1
 8017330:	701a      	strb	r2, [r3, #0]
	}
	
	//
	updateBaroTopic(sensorData->baro.asl);
 8017332:	68fb      	ldr	r3, [r7, #12]
 8017334:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8017338:	eeb0 0a67 	vmov.f32	s0, s15
 801733c:	f7ff fd82 	bl	8016e44 <updateBaroTopic>
	
    //
    updateIMUTopic(sensorData->acc);
 8017340:	68fb      	ldr	r3, [r7, #12]
 8017342:	edd3 6a00 	vldr	s13, [r3]
 8017346:	ed93 7a01 	vldr	s14, [r3, #4]
 801734a:	edd3 7a02 	vldr	s15, [r3, #8]
 801734e:	eeb0 0a66 	vmov.f32	s0, s13
 8017352:	eef0 0a47 	vmov.f32	s1, s14
 8017356:	eeb0 1a67 	vmov.f32	s2, s15
 801735a:	f7ff fd8b 	bl	8016e74 <updateIMUTopic>
	
    //
    updateEstimatedTopic(dt);
 801735e:	ed97 0a01 	vldr	s0, [r7, #4]
 8017362:	f7ff fe93 	bl	801708c <updateEstimatedTopic>

    //
    publishEstimatedTopic(state);
 8017366:	68b8      	ldr	r0, [r7, #8]
 8017368:	f7ff ff82 	bl	8017270 <publishEstimatedTopic>
}
 801736c:	bf00      	nop
 801736e:	3710      	adds	r7, #16
 8017370:	46bd      	mov	sp, r7
 8017372:	bd80      	pop	{r7, pc}
 8017374:	200086ac 	.word	0x200086ac

08017378 <posEstimatorIsCalibrationComplete>:

bool posEstimatorIsCalibrationComplete(void)
{
 8017378:	b480      	push	{r7}
 801737a:	af00      	add	r7, sp, #0
    return posEstimator.imu.gravityCalibrationComplete;
 801737c:	4b03      	ldr	r3, [pc, #12]	; (801738c <posEstimatorIsCalibrationComplete+0x14>)
 801737e:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8017382:	4618      	mov	r0, r3
 8017384:	46bd      	mov	sp, r7
 8017386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801738a:	4770      	bx	lr
 801738c:	2000b35c 	.word	0x2000b35c

08017390 <posEstimatorReset>:

void posEstimatorReset(void)
{
 8017390:	b480      	push	{r7}
 8017392:	b083      	sub	sp, #12
 8017394:	af00      	add	r7, sp, #0
	for (int axis = 0; axis < 3; axis++) 
 8017396:	2300      	movs	r3, #0
 8017398:	607b      	str	r3, [r7, #4]
 801739a:	e01d      	b.n	80173d8 <posEstimatorReset+0x48>
	{
		posEstimator.imu.accelBias.axis[axis] = 0;
 801739c:	4a15      	ldr	r2, [pc, #84]	; (80173f4 <posEstimatorReset+0x64>)
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	3304      	adds	r3, #4
 80173a2:	009b      	lsls	r3, r3, #2
 80173a4:	4413      	add	r3, r2
 80173a6:	3304      	adds	r3, #4
 80173a8:	f04f 0200 	mov.w	r2, #0
 80173ac:	601a      	str	r2, [r3, #0]
		posEstimator.est.pos.axis[axis] = 0;
 80173ae:	4a11      	ldr	r2, [pc, #68]	; (80173f4 <posEstimatorReset+0x64>)
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	3308      	adds	r3, #8
 80173b4:	009b      	lsls	r3, r3, #2
 80173b6:	4413      	add	r3, r2
 80173b8:	3304      	adds	r3, #4
 80173ba:	f04f 0200 	mov.w	r2, #0
 80173be:	601a      	str	r2, [r3, #0]
		posEstimator.est.vel.axis[axis] = 0;
 80173c0:	4a0c      	ldr	r2, [pc, #48]	; (80173f4 <posEstimatorReset+0x64>)
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	330a      	adds	r3, #10
 80173c6:	009b      	lsls	r3, r3, #2
 80173c8:	4413      	add	r3, r2
 80173ca:	3308      	adds	r3, #8
 80173cc:	f04f 0200 	mov.w	r2, #0
 80173d0:	601a      	str	r2, [r3, #0]
	for (int axis = 0; axis < 3; axis++) 
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	3301      	adds	r3, #1
 80173d6:	607b      	str	r3, [r7, #4]
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	2b02      	cmp	r3, #2
 80173dc:	ddde      	ble.n	801739c <posEstimatorReset+0xc>
	}
	posEstimator.est.pos.z = posEstimator.baro.alt;
 80173de:	4b05      	ldr	r3, [pc, #20]	; (80173f4 <posEstimatorReset+0x64>)
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	4a04      	ldr	r2, [pc, #16]	; (80173f4 <posEstimatorReset+0x64>)
 80173e4:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80173e6:	bf00      	nop
 80173e8:	370c      	adds	r7, #12
 80173ea:	46bd      	mov	sp, r7
 80173ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173f0:	4770      	bx	lr
 80173f2:	bf00      	nop
 80173f4:	2000b35c 	.word	0x2000b35c

080173f8 <powerControlInit>:
#include "commander.h"

motorPWM_t motorPWM;

void powerControlInit(void)
{
 80173f8:	b580      	push	{r7, lr}
 80173fa:	af00      	add	r7, sp, #0
	motorsInit();
 80173fc:	f7fc fdc4 	bl	8013f88 <motorsInit>
}
 8017400:	bf00      	nop
 8017402:	bd80      	pop	{r7, pc}

08017404 <powerControl>:

void powerControl(control_t *control)
{
 8017404:	b580      	push	{r7, lr}
 8017406:	b082      	sub	sp, #8
 8017408:	af00      	add	r7, sp, #0
 801740a:	6078      	str	r0, [r7, #4]
	if(ARMING_FLAG(ARMED))//
 801740c:	4b8f      	ldr	r3, [pc, #572]	; (801764c <powerControl+0x248>)
 801740e:	681b      	ldr	r3, [r3, #0]
 8017410:	f003 0302 	and.w	r3, r3, #2
 8017414:	2b00      	cmp	r3, #0
 8017416:	f000 80a5 	beq.w	8017564 <powerControl+0x160>
	{
		motorPWM.m1 = control->thrust - control->roll + control->pitch + control->yaw;
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	ed93 7a03 	vldr	s14, [r3, #12]
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	edd3 7a00 	vldr	s15, [r3]
 8017426:	ee37 7a67 	vsub.f32	s14, s14, s15
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	edd3 7a01 	vldr	s15, [r3, #4]
 8017430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	edd3 7a02 	vldr	s15, [r3, #8]
 801743a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801743e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017442:	ee17 3a90 	vmov	r3, s15
 8017446:	b29a      	uxth	r2, r3
 8017448:	4b81      	ldr	r3, [pc, #516]	; (8017650 <powerControl+0x24c>)
 801744a:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = control->thrust - control->roll - control->pitch - control->yaw;
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	ed93 7a03 	vldr	s14, [r3, #12]
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	edd3 7a00 	vldr	s15, [r3]
 8017458:	ee37 7a67 	vsub.f32	s14, s14, s15
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	edd3 7a01 	vldr	s15, [r3, #4]
 8017462:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	edd3 7a02 	vldr	s15, [r3, #8]
 801746c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017474:	ee17 3a90 	vmov	r3, s15
 8017478:	b29a      	uxth	r2, r3
 801747a:	4b75      	ldr	r3, [pc, #468]	; (8017650 <powerControl+0x24c>)
 801747c:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = control->thrust + control->roll + control->pitch - control->yaw;
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	ed93 7a03 	vldr	s14, [r3, #12]
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	edd3 7a00 	vldr	s15, [r3]
 801748a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	edd3 7a01 	vldr	s15, [r3, #4]
 8017494:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	edd3 7a02 	vldr	s15, [r3, #8]
 801749e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80174a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80174a6:	ee17 3a90 	vmov	r3, s15
 80174aa:	b29a      	uxth	r2, r3
 80174ac:	4b68      	ldr	r3, [pc, #416]	; (8017650 <powerControl+0x24c>)
 80174ae:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = control->thrust + control->roll - control->pitch + control->yaw;
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	ed93 7a03 	vldr	s14, [r3, #12]
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	edd3 7a00 	vldr	s15, [r3]
 80174bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80174c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80174d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80174d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80174d8:	ee17 3a90 	vmov	r3, s15
 80174dc:	b29a      	uxth	r2, r3
 80174de:	4b5c      	ldr	r3, [pc, #368]	; (8017650 <powerControl+0x24c>)
 80174e0:	80da      	strh	r2, [r3, #6]
		
		motorPWM.m1 = constrain(motorPWM.m1, MINTHROTTLE, MAXTHROTTLE) - 1000;//10000-1000
 80174e2:	4b5b      	ldr	r3, [pc, #364]	; (8017650 <powerControl+0x24c>)
 80174e4:	881b      	ldrh	r3, [r3, #0]
 80174e6:	f240 723a 	movw	r2, #1850	; 0x73a
 80174ea:	f240 414c 	movw	r1, #1100	; 0x44c
 80174ee:	4618      	mov	r0, r3
 80174f0:	f7f9 f9a3 	bl	801083a <constrain>
 80174f4:	4603      	mov	r3, r0
 80174f6:	b29b      	uxth	r3, r3
 80174f8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80174fc:	b29a      	uxth	r2, r3
 80174fe:	4b54      	ldr	r3, [pc, #336]	; (8017650 <powerControl+0x24c>)
 8017500:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(motorPWM.m2, MINTHROTTLE, MAXTHROTTLE) - 1000;
 8017502:	4b53      	ldr	r3, [pc, #332]	; (8017650 <powerControl+0x24c>)
 8017504:	885b      	ldrh	r3, [r3, #2]
 8017506:	f240 723a 	movw	r2, #1850	; 0x73a
 801750a:	f240 414c 	movw	r1, #1100	; 0x44c
 801750e:	4618      	mov	r0, r3
 8017510:	f7f9 f993 	bl	801083a <constrain>
 8017514:	4603      	mov	r3, r0
 8017516:	b29b      	uxth	r3, r3
 8017518:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801751c:	b29a      	uxth	r2, r3
 801751e:	4b4c      	ldr	r3, [pc, #304]	; (8017650 <powerControl+0x24c>)
 8017520:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(motorPWM.m3, MINTHROTTLE, MAXTHROTTLE) - 1000;
 8017522:	4b4b      	ldr	r3, [pc, #300]	; (8017650 <powerControl+0x24c>)
 8017524:	889b      	ldrh	r3, [r3, #4]
 8017526:	f240 723a 	movw	r2, #1850	; 0x73a
 801752a:	f240 414c 	movw	r1, #1100	; 0x44c
 801752e:	4618      	mov	r0, r3
 8017530:	f7f9 f983 	bl	801083a <constrain>
 8017534:	4603      	mov	r3, r0
 8017536:	b29b      	uxth	r3, r3
 8017538:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801753c:	b29a      	uxth	r2, r3
 801753e:	4b44      	ldr	r3, [pc, #272]	; (8017650 <powerControl+0x24c>)
 8017540:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(motorPWM.m4, MINTHROTTLE, MAXTHROTTLE) - 1000;
 8017542:	4b43      	ldr	r3, [pc, #268]	; (8017650 <powerControl+0x24c>)
 8017544:	88db      	ldrh	r3, [r3, #6]
 8017546:	f240 723a 	movw	r2, #1850	; 0x73a
 801754a:	f240 414c 	movw	r1, #1100	; 0x44c
 801754e:	4618      	mov	r0, r3
 8017550:	f7f9 f973 	bl	801083a <constrain>
 8017554:	4603      	mov	r3, r0
 8017556:	b29b      	uxth	r3, r3
 8017558:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801755c:	b29a      	uxth	r2, r3
 801755e:	4b3c      	ldr	r3, [pc, #240]	; (8017650 <powerControl+0x24c>)
 8017560:	80da      	strh	r2, [r3, #6]
 8017562:	e056      	b.n	8017612 <powerControl+0x20e>
	}
	else if (ARMING_FLAG(ARMING_DISABLED_PID_BYPASS))//PID
 8017564:	4b39      	ldr	r3, [pc, #228]	; (801764c <powerControl+0x248>)
 8017566:	681b      	ldr	r3, [r3, #0]
 8017568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801756c:	2b00      	cmp	r3, #0
 801756e:	d044      	beq.n	80175fa <powerControl+0x1f6>
	{
		motorPWM.m1 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;//10000-1000
 8017570:	4b38      	ldr	r3, [pc, #224]	; (8017654 <powerControl+0x250>)
 8017572:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017576:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 801757a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801757e:	4618      	mov	r0, r3
 8017580:	f7f9 f95b 	bl	801083a <constrain>
 8017584:	4603      	mov	r3, r0
 8017586:	b29b      	uxth	r3, r3
 8017588:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801758c:	b29a      	uxth	r2, r3
 801758e:	4b30      	ldr	r3, [pc, #192]	; (8017650 <powerControl+0x24c>)
 8017590:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 8017592:	4b30      	ldr	r3, [pc, #192]	; (8017654 <powerControl+0x250>)
 8017594:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017598:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 801759c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80175a0:	4618      	mov	r0, r3
 80175a2:	f7f9 f94a 	bl	801083a <constrain>
 80175a6:	4603      	mov	r3, r0
 80175a8:	b29b      	uxth	r3, r3
 80175aa:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80175ae:	b29a      	uxth	r2, r3
 80175b0:	4b27      	ldr	r3, [pc, #156]	; (8017650 <powerControl+0x24c>)
 80175b2:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 80175b4:	4b27      	ldr	r3, [pc, #156]	; (8017654 <powerControl+0x250>)
 80175b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80175ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80175be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80175c2:	4618      	mov	r0, r3
 80175c4:	f7f9 f939 	bl	801083a <constrain>
 80175c8:	4603      	mov	r3, r0
 80175ca:	b29b      	uxth	r3, r3
 80175cc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80175d0:	b29a      	uxth	r2, r3
 80175d2:	4b1f      	ldr	r3, [pc, #124]	; (8017650 <powerControl+0x24c>)
 80175d4:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 80175d6:	4b1f      	ldr	r3, [pc, #124]	; (8017654 <powerControl+0x250>)
 80175d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80175dc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80175e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80175e4:	4618      	mov	r0, r3
 80175e6:	f7f9 f928 	bl	801083a <constrain>
 80175ea:	4603      	mov	r3, r0
 80175ec:	b29b      	uxth	r3, r3
 80175ee:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80175f2:	b29a      	uxth	r2, r3
 80175f4:	4b16      	ldr	r3, [pc, #88]	; (8017650 <powerControl+0x24c>)
 80175f6:	80da      	strh	r2, [r3, #6]
 80175f8:	e00b      	b.n	8017612 <powerControl+0x20e>
	}
	else
	{
		motorPWM.m1 = 0;
 80175fa:	4b15      	ldr	r3, [pc, #84]	; (8017650 <powerControl+0x24c>)
 80175fc:	2200      	movs	r2, #0
 80175fe:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = 0;
 8017600:	4b13      	ldr	r3, [pc, #76]	; (8017650 <powerControl+0x24c>)
 8017602:	2200      	movs	r2, #0
 8017604:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = 0;
 8017606:	4b12      	ldr	r3, [pc, #72]	; (8017650 <powerControl+0x24c>)
 8017608:	2200      	movs	r2, #0
 801760a:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = 0;
 801760c:	4b10      	ldr	r3, [pc, #64]	; (8017650 <powerControl+0x24c>)
 801760e:	2200      	movs	r2, #0
 8017610:	80da      	strh	r2, [r3, #6]
	}
	
	motorsSetRatio(MOTOR_M1, motorPWM.m1);
 8017612:	4b0f      	ldr	r3, [pc, #60]	; (8017650 <powerControl+0x24c>)
 8017614:	881b      	ldrh	r3, [r3, #0]
 8017616:	4619      	mov	r1, r3
 8017618:	2000      	movs	r0, #0
 801761a:	f7fc fcdf 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, motorPWM.m2);
 801761e:	4b0c      	ldr	r3, [pc, #48]	; (8017650 <powerControl+0x24c>)
 8017620:	885b      	ldrh	r3, [r3, #2]
 8017622:	4619      	mov	r1, r3
 8017624:	2001      	movs	r0, #1
 8017626:	f7fc fcd9 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, motorPWM.m3);
 801762a:	4b09      	ldr	r3, [pc, #36]	; (8017650 <powerControl+0x24c>)
 801762c:	889b      	ldrh	r3, [r3, #4]
 801762e:	4619      	mov	r1, r3
 8017630:	2002      	movs	r0, #2
 8017632:	f7fc fcd3 	bl	8013fdc <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, motorPWM.m4);
 8017636:	4b06      	ldr	r3, [pc, #24]	; (8017650 <powerControl+0x24c>)
 8017638:	88db      	ldrh	r3, [r3, #6]
 801763a:	4619      	mov	r1, r3
 801763c:	2003      	movs	r0, #3
 801763e:	f7fc fccd 	bl	8013fdc <motorsSetRatio>
}
 8017642:	bf00      	nop
 8017644:	3708      	adds	r7, #8
 8017646:	46bd      	mov	sp, r7
 8017648:	bd80      	pop	{r7, pc}
 801764a:	bf00      	nop
 801764c:	20008654 	.word	0x20008654
 8017650:	2000b3a0 	.word	0x2000b3a0
 8017654:	2000b310 	.word	0x2000b310

08017658 <sensorsReadGyro>:

extern I2C_HandleTypeDef hi2c1;

/**/
bool sensorsReadGyro(Axis3f *gyro)
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b082      	sub	sp, #8
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 8017660:	4b08      	ldr	r3, [pc, #32]	; (8017684 <sensorsReadGyro+0x2c>)
 8017662:	681b      	ldr	r3, [r3, #0]
 8017664:	2200      	movs	r2, #0
 8017666:	6879      	ldr	r1, [r7, #4]
 8017668:	4618      	mov	r0, r3
 801766a:	f7f2 fd21 	bl	800a0b0 <xQueueReceive>
 801766e:	4603      	mov	r3, r0
 8017670:	2b01      	cmp	r3, #1
 8017672:	bf0c      	ite	eq
 8017674:	2301      	moveq	r3, #1
 8017676:	2300      	movne	r3, #0
 8017678:	b2db      	uxtb	r3, r3
}
 801767a:	4618      	mov	r0, r3
 801767c:	3708      	adds	r7, #8
 801767e:	46bd      	mov	sp, r7
 8017680:	bd80      	pop	{r7, pc}
 8017682:	bf00      	nop
 8017684:	200086b8 	.word	0x200086b8

08017688 <sensorsReadAcc>:
/**/
bool sensorsReadAcc(Axis3f *acc)
{
 8017688:	b580      	push	{r7, lr}
 801768a:	b082      	sub	sp, #8
 801768c:	af00      	add	r7, sp, #0
 801768e:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 8017690:	4b08      	ldr	r3, [pc, #32]	; (80176b4 <sensorsReadAcc+0x2c>)
 8017692:	681b      	ldr	r3, [r3, #0]
 8017694:	2200      	movs	r2, #0
 8017696:	6879      	ldr	r1, [r7, #4]
 8017698:	4618      	mov	r0, r3
 801769a:	f7f2 fd09 	bl	800a0b0 <xQueueReceive>
 801769e:	4603      	mov	r3, r0
 80176a0:	2b01      	cmp	r3, #1
 80176a2:	bf0c      	ite	eq
 80176a4:	2301      	moveq	r3, #1
 80176a6:	2300      	movne	r3, #0
 80176a8:	b2db      	uxtb	r3, r3
}
 80176aa:	4618      	mov	r0, r3
 80176ac:	3708      	adds	r7, #8
 80176ae:	46bd      	mov	sp, r7
 80176b0:	bd80      	pop	{r7, pc}
 80176b2:	bf00      	nop
 80176b4:	200086b4 	.word	0x200086b4

080176b8 <sensorsReadMag>:
/**/
bool sensorsReadMag(Axis3f *mag)
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b082      	sub	sp, #8
 80176bc:	af00      	add	r7, sp, #0
 80176be:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 80176c0:	4b08      	ldr	r3, [pc, #32]	; (80176e4 <sensorsReadMag+0x2c>)
 80176c2:	681b      	ldr	r3, [r3, #0]
 80176c4:	2200      	movs	r2, #0
 80176c6:	6879      	ldr	r1, [r7, #4]
 80176c8:	4618      	mov	r0, r3
 80176ca:	f7f2 fcf1 	bl	800a0b0 <xQueueReceive>
 80176ce:	4603      	mov	r3, r0
 80176d0:	2b01      	cmp	r3, #1
 80176d2:	bf0c      	ite	eq
 80176d4:	2301      	moveq	r3, #1
 80176d6:	2300      	movne	r3, #0
 80176d8:	b2db      	uxtb	r3, r3
}
 80176da:	4618      	mov	r0, r3
 80176dc:	3708      	adds	r7, #8
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}
 80176e2:	bf00      	nop
 80176e4:	200086bc 	.word	0x200086bc

080176e8 <sensorsReadBaro>:
/**/
bool sensorsReadBaro(baro_t *baro)
{
 80176e8:	b580      	push	{r7, lr}
 80176ea:	b082      	sub	sp, #8
 80176ec:	af00      	add	r7, sp, #0
 80176ee:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(barometerDataQueue, baro, 0));
 80176f0:	4b08      	ldr	r3, [pc, #32]	; (8017714 <sensorsReadBaro+0x2c>)
 80176f2:	681b      	ldr	r3, [r3, #0]
 80176f4:	2200      	movs	r2, #0
 80176f6:	6879      	ldr	r1, [r7, #4]
 80176f8:	4618      	mov	r0, r3
 80176fa:	f7f2 fcd9 	bl	800a0b0 <xQueueReceive>
 80176fe:	4603      	mov	r3, r0
 8017700:	2b01      	cmp	r3, #1
 8017702:	bf0c      	ite	eq
 8017704:	2301      	moveq	r3, #1
 8017706:	2300      	movne	r3, #0
 8017708:	b2db      	uxtb	r3, r3
}
 801770a:	4618      	mov	r0, r3
 801770c:	3708      	adds	r7, #8
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}
 8017712:	bf00      	nop
 8017714:	200086c0 	.word	0x200086c0

08017718 <sensorsInit>:

/*  */
void sensorsInit(void)
{
 8017718:	b580      	push	{r7, lr}
 801771a:	af00      	add	r7, sp, #0
	if (isInit) return;
 801771c:	4b25      	ldr	r3, [pc, #148]	; (80177b4 <sensorsInit+0x9c>)
 801771e:	781b      	ldrb	r3, [r3, #0]
 8017720:	2b00      	cmp	r3, #0
 8017722:	d145      	bne.n	80177b0 <sensorsInit+0x98>
	
	initBoardAlignment();
 8017724:	f001 fccc 	bl	80190c0 <initBoardAlignment>

	isMPUPresent = gyroInit(GYRO_UPDATE_RATE);
 8017728:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80177b8 <sensorsInit+0xa0>
 801772c:	f001 fbac 	bl	8018e88 <gyroInit>
 8017730:	4603      	mov	r3, r0
 8017732:	461a      	mov	r2, r3
 8017734:	4b21      	ldr	r3, [pc, #132]	; (80177bc <sensorsInit+0xa4>)
 8017736:	701a      	strb	r2, [r3, #0]
	isMPUPresent &= accInit(ACC_UPDATE_RATE);
 8017738:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 80177b8 <sensorsInit+0xa0>
 801773c:	f000 ffe6 	bl	801870c <accInit>
 8017740:	4603      	mov	r3, r0
 8017742:	4619      	mov	r1, r3
 8017744:	4b1d      	ldr	r3, [pc, #116]	; (80177bc <sensorsInit+0xa4>)
 8017746:	781b      	ldrb	r3, [r3, #0]
 8017748:	461a      	mov	r2, r3
 801774a:	460b      	mov	r3, r1
 801774c:	4013      	ands	r3, r2
 801774e:	2b00      	cmp	r3, #0
 8017750:	bf14      	ite	ne
 8017752:	2301      	movne	r3, #1
 8017754:	2300      	moveq	r3, #0
 8017756:	b2da      	uxtb	r2, r3
 8017758:	4b18      	ldr	r3, [pc, #96]	; (80177bc <sensorsInit+0xa4>)
 801775a:	701a      	strb	r2, [r3, #0]
	isBaroPresent = baroInit();
 801775c:	f001 f908 	bl	8018970 <baroInit>
 8017760:	4603      	mov	r3, r0
 8017762:	461a      	mov	r2, r3
 8017764:	4b16      	ldr	r3, [pc, #88]	; (80177c0 <sensorsInit+0xa8>)
 8017766:	701a      	strb	r2, [r3, #0]
	//isMagPresent  = qmc5883lInit();
	
	/**/
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8017768:	2200      	movs	r2, #0
 801776a:	210c      	movs	r1, #12
 801776c:	2001      	movs	r0, #1
 801776e:	f7f2 f9e9 	bl	8009b44 <xQueueGenericCreate>
 8017772:	4603      	mov	r3, r0
 8017774:	4a13      	ldr	r2, [pc, #76]	; (80177c4 <sensorsInit+0xac>)
 8017776:	6013      	str	r3, [r2, #0]
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8017778:	2200      	movs	r2, #0
 801777a:	210c      	movs	r1, #12
 801777c:	2001      	movs	r0, #1
 801777e:	f7f2 f9e1 	bl	8009b44 <xQueueGenericCreate>
 8017782:	4603      	mov	r3, r0
 8017784:	4a10      	ldr	r2, [pc, #64]	; (80177c8 <sensorsInit+0xb0>)
 8017786:	6013      	str	r3, [r2, #0]
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8017788:	2200      	movs	r2, #0
 801778a:	210c      	movs	r1, #12
 801778c:	2001      	movs	r0, #1
 801778e:	f7f2 f9d9 	bl	8009b44 <xQueueGenericCreate>
 8017792:	4603      	mov	r3, r0
 8017794:	4a0d      	ldr	r2, [pc, #52]	; (80177cc <sensorsInit+0xb4>)
 8017796:	6013      	str	r3, [r2, #0]
	barometerDataQueue = xQueueCreate(1, sizeof(baro_t));
 8017798:	2200      	movs	r2, #0
 801779a:	2110      	movs	r1, #16
 801779c:	2001      	movs	r0, #1
 801779e:	f7f2 f9d1 	bl	8009b44 <xQueueGenericCreate>
 80177a2:	4603      	mov	r3, r0
 80177a4:	4a0a      	ldr	r2, [pc, #40]	; (80177d0 <sensorsInit+0xb8>)
 80177a6:	6013      	str	r3, [r2, #0]
	
	isInit = true;
 80177a8:	4b02      	ldr	r3, [pc, #8]	; (80177b4 <sensorsInit+0x9c>)
 80177aa:	2201      	movs	r2, #1
 80177ac:	701a      	strb	r2, [r3, #0]
 80177ae:	e000      	b.n	80177b2 <sensorsInit+0x9a>
	if (isInit) return;
 80177b0:	bf00      	nop
}
 80177b2:	bd80      	pop	{r7, pc}
 80177b4:	200086ad 	.word	0x200086ad
 80177b8:	43fa0000 	.word	0x43fa0000
 80177bc:	200086ae 	.word	0x200086ae
 80177c0:	200086b0 	.word	0x200086b0
 80177c4:	200086b4 	.word	0x200086b4
 80177c8:	200086b8 	.word	0x200086b8
 80177cc:	200086bc 	.word	0x200086bc
 80177d0:	200086c0 	.word	0x200086c0

080177d4 <sensorsTask>:

/**/
void sensorsTask(void *param)
{	
 80177d4:	b580      	push	{r7, lr}
 80177d6:	b084      	sub	sp, #16
 80177d8:	af00      	add	r7, sp, #0
 80177da:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 80177dc:	2300      	movs	r3, #0
 80177de:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 80177e0:	f7ea fe90 	bl	8002504 <getSysTickCnt>
 80177e4:	4603      	mov	r3, r0
 80177e6:	60bb      	str	r3, [r7, #8]
	sensorsInit();		//
 80177e8:	f7ff ff96 	bl	8017718 <sensorsInit>
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 80177ec:	f107 0308 	add.w	r3, r7, #8
 80177f0:	2101      	movs	r1, #1
 80177f2:	4618      	mov	r0, r3
 80177f4:	f7f3 f9a6 	bl	800ab44 <vTaskDelayUntil>
		if (isMPUPresent && RATE_DO_EXECUTE(GYRO_UPDATE_RATE, tick))
 80177f8:	4b31      	ldr	r3, [pc, #196]	; (80178c0 <sensorsTask+0xec>)
 80177fa:	781b      	ldrb	r3, [r3, #0]
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d007      	beq.n	8017810 <sensorsTask+0x3c>
 8017800:	68fb      	ldr	r3, [r7, #12]
 8017802:	f003 0301 	and.w	r3, r3, #1
 8017806:	2b00      	cmp	r3, #0
 8017808:	d102      	bne.n	8017810 <sensorsTask+0x3c>
		{
			gyroUpdate(&sensors.gyro);
 801780a:	482e      	ldr	r0, [pc, #184]	; (80178c4 <sensorsTask+0xf0>)
 801780c:	f001 fb72 	bl	8018ef4 <gyroUpdate>
		}

		if (isMPUPresent && RATE_DO_EXECUTE(ACC_UPDATE_RATE, tick))
 8017810:	4b2b      	ldr	r3, [pc, #172]	; (80178c0 <sensorsTask+0xec>)
 8017812:	781b      	ldrb	r3, [r3, #0]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d007      	beq.n	8017828 <sensorsTask+0x54>
 8017818:	68fb      	ldr	r3, [r7, #12]
 801781a:	f003 0301 	and.w	r3, r3, #1
 801781e:	2b00      	cmp	r3, #0
 8017820:	d102      	bne.n	8017828 <sensorsTask+0x54>
		{
			accUpdate(&sensors.acc);
 8017822:	4829      	ldr	r0, [pc, #164]	; (80178c8 <sensorsTask+0xf4>)
 8017824:	f000 ffd6 	bl	80187d4 <accUpdate>
		}
		
		if (isMagPresent && RATE_DO_EXECUTE(MAG_UPDATE_RATE, tick))
 8017828:	4b28      	ldr	r3, [pc, #160]	; (80178cc <sensorsTask+0xf8>)
 801782a:	781b      	ldrb	r3, [r3, #0]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d008      	beq.n	8017842 <sensorsTask+0x6e>
 8017830:	68fa      	ldr	r2, [r7, #12]
 8017832:	4b27      	ldr	r3, [pc, #156]	; (80178d0 <sensorsTask+0xfc>)
 8017834:	fba3 1302 	umull	r1, r3, r3, r2
 8017838:	095b      	lsrs	r3, r3, #5
 801783a:	2164      	movs	r1, #100	; 0x64
 801783c:	fb01 f303 	mul.w	r3, r1, r3
 8017840:	1ad3      	subs	r3, r2, r3
		{
			//compassUpdate(&sensors.mag);
		}
		
		if (isBaroPresent && RATE_DO_EXECUTE(BARO_UPDATE_RATE, tick))
 8017842:	4b24      	ldr	r3, [pc, #144]	; (80178d4 <sensorsTask+0x100>)
 8017844:	781b      	ldrb	r3, [r3, #0]
 8017846:	2b00      	cmp	r3, #0
 8017848:	d00e      	beq.n	8017868 <sensorsTask+0x94>
 801784a:	68f9      	ldr	r1, [r7, #12]
 801784c:	4b22      	ldr	r3, [pc, #136]	; (80178d8 <sensorsTask+0x104>)
 801784e:	fba3 2301 	umull	r2, r3, r3, r1
 8017852:	091a      	lsrs	r2, r3, #4
 8017854:	4613      	mov	r3, r2
 8017856:	009b      	lsls	r3, r3, #2
 8017858:	4413      	add	r3, r2
 801785a:	009b      	lsls	r3, r3, #2
 801785c:	1aca      	subs	r2, r1, r3
 801785e:	2a00      	cmp	r2, #0
 8017860:	d102      	bne.n	8017868 <sensorsTask+0x94>
		{
			baroUpdate(&sensors.baro);
 8017862:	481e      	ldr	r0, [pc, #120]	; (80178dc <sensorsTask+0x108>)
 8017864:	f001 f988 	bl	8018b78 <baroUpdate>
		}
		
		vTaskSuspendAll();	/**/
 8017868:	f7f3 fa80 	bl	800ad6c <vTaskSuspendAll>
		xQueueOverwrite(accelerometerDataQueue, &sensors.acc);
 801786c:	4b1c      	ldr	r3, [pc, #112]	; (80178e0 <sensorsTask+0x10c>)
 801786e:	6818      	ldr	r0, [r3, #0]
 8017870:	2302      	movs	r3, #2
 8017872:	2200      	movs	r2, #0
 8017874:	4914      	ldr	r1, [pc, #80]	; (80178c8 <sensorsTask+0xf4>)
 8017876:	f7f2 f9f5 	bl	8009c64 <xQueueGenericSend>
		xQueueOverwrite(gyroDataQueue, &sensors.gyro);
 801787a:	4b1a      	ldr	r3, [pc, #104]	; (80178e4 <sensorsTask+0x110>)
 801787c:	6818      	ldr	r0, [r3, #0]
 801787e:	2302      	movs	r3, #2
 8017880:	2200      	movs	r2, #0
 8017882:	4910      	ldr	r1, [pc, #64]	; (80178c4 <sensorsTask+0xf0>)
 8017884:	f7f2 f9ee 	bl	8009c64 <xQueueGenericSend>
		if (isMagPresent)
 8017888:	4b10      	ldr	r3, [pc, #64]	; (80178cc <sensorsTask+0xf8>)
 801788a:	781b      	ldrb	r3, [r3, #0]
 801788c:	2b00      	cmp	r3, #0
 801788e:	d006      	beq.n	801789e <sensorsTask+0xca>
		{
			xQueueOverwrite(magnetometerDataQueue, &sensors.mag);
 8017890:	4b15      	ldr	r3, [pc, #84]	; (80178e8 <sensorsTask+0x114>)
 8017892:	6818      	ldr	r0, [r3, #0]
 8017894:	2302      	movs	r3, #2
 8017896:	2200      	movs	r2, #0
 8017898:	4914      	ldr	r1, [pc, #80]	; (80178ec <sensorsTask+0x118>)
 801789a:	f7f2 f9e3 	bl	8009c64 <xQueueGenericSend>
		}
		if (isBaroPresent)
 801789e:	4b0d      	ldr	r3, [pc, #52]	; (80178d4 <sensorsTask+0x100>)
 80178a0:	781b      	ldrb	r3, [r3, #0]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d006      	beq.n	80178b4 <sensorsTask+0xe0>
		{
			xQueueOverwrite(barometerDataQueue, &sensors.baro);
 80178a6:	4b12      	ldr	r3, [pc, #72]	; (80178f0 <sensorsTask+0x11c>)
 80178a8:	6818      	ldr	r0, [r3, #0]
 80178aa:	2302      	movs	r3, #2
 80178ac:	2200      	movs	r2, #0
 80178ae:	490b      	ldr	r1, [pc, #44]	; (80178dc <sensorsTask+0x108>)
 80178b0:	f7f2 f9d8 	bl	8009c64 <xQueueGenericSend>
		}
		xTaskResumeAll();
 80178b4:	f7f3 fa68 	bl	800ad88 <xTaskResumeAll>

		tick++;
 80178b8:	68fb      	ldr	r3, [r7, #12]
 80178ba:	3301      	adds	r3, #1
 80178bc:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 80178be:	e795      	b.n	80177ec <sensorsTask+0x18>
 80178c0:	200086ae 	.word	0x200086ae
 80178c4:	2000b3b4 	.word	0x2000b3b4
 80178c8:	2000b3a8 	.word	0x2000b3a8
 80178cc:	200086af 	.word	0x200086af
 80178d0:	51eb851f 	.word	0x51eb851f
 80178d4:	200086b0 	.word	0x200086b0
 80178d8:	cccccccd 	.word	0xcccccccd
 80178dc:	2000b3cc 	.word	0x2000b3cc
 80178e0:	200086b4 	.word	0x200086b4
 80178e4:	200086b8 	.word	0x200086b8
 80178e8:	200086bc 	.word	0x200086bc
 80178ec:	2000b3c0 	.word	0x2000b3c0
 80178f0:	200086c0 	.word	0x200086c0

080178f4 <sensorsAcquire>:
	}	
}

/**/
void sensorsAcquire(sensorData_t *sensors, const u32 tick)
{
 80178f4:	b580      	push	{r7, lr}
 80178f6:	b082      	sub	sp, #8
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	6078      	str	r0, [r7, #4]
 80178fc:	6039      	str	r1, [r7, #0]
	sensorsReadGyro(&sensors->gyro);
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	330c      	adds	r3, #12
 8017902:	4618      	mov	r0, r3
 8017904:	f7ff fea8 	bl	8017658 <sensorsReadGyro>
	sensorsReadAcc(&sensors->acc);
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	4618      	mov	r0, r3
 801790c:	f7ff febc 	bl	8017688 <sensorsReadAcc>
	sensorsReadMag(&sensors->mag);
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	3318      	adds	r3, #24
 8017914:	4618      	mov	r0, r3
 8017916:	f7ff fecf 	bl	80176b8 <sensorsReadMag>
	sensorsReadBaro(&sensors->baro);
 801791a:	687b      	ldr	r3, [r7, #4]
 801791c:	3324      	adds	r3, #36	; 0x24
 801791e:	4618      	mov	r0, r3
 8017920:	f7ff fee2 	bl	80176e8 <sensorsReadBaro>
}
 8017924:	bf00      	nop
 8017926:	3708      	adds	r7, #8
 8017928:	46bd      	mov	sp, r7
 801792a:	bd80      	pop	{r7, pc}

0801792c <sensorsIsMagPresent>:

bool sensorsIsMagPresent(void)
{
 801792c:	b480      	push	{r7}
 801792e:	af00      	add	r7, sp, #0
	return isMagPresent;
 8017930:	4b03      	ldr	r3, [pc, #12]	; (8017940 <sensorsIsMagPresent+0x14>)
 8017932:	781b      	ldrb	r3, [r3, #0]
}
 8017934:	4618      	mov	r0, r3
 8017936:	46bd      	mov	sp, r7
 8017938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801793c:	4770      	bx	lr
 801793e:	bf00      	nop
 8017940:	200086af 	.word	0x200086af

08017944 <stabilizerInit>:
state_t 		state;		/**/
control_t 		control;	/**/


void stabilizerInit(void)
{
 8017944:	b580      	push	{r7, lr}
 8017946:	af00      	add	r7, sp, #0
	if(isInit) return;
 8017948:	4b07      	ldr	r3, [pc, #28]	; (8017968 <stabilizerInit+0x24>)
 801794a:	781b      	ldrb	r3, [r3, #0]
 801794c:	2b00      	cmp	r3, #0
 801794e:	d109      	bne.n	8017964 <stabilizerInit+0x20>
	
	stateControlInit();		/*PID*/
 8017950:	f000 f9ea 	bl	8017d28 <stateControlInit>
	powerControlInit();		/**/
 8017954:	f7ff fd50 	bl	80173f8 <powerControlInit>
	imuInit();				/**/
 8017958:	f7fe fb38 	bl	8015fcc <imuInit>
	isInit = true;
 801795c:	4b02      	ldr	r3, [pc, #8]	; (8017968 <stabilizerInit+0x24>)
 801795e:	2201      	movs	r2, #1
 8017960:	701a      	strb	r2, [r3, #0]
 8017962:	e000      	b.n	8017966 <stabilizerInit+0x22>
	if(isInit) return;
 8017964:	bf00      	nop
}
 8017966:	bd80      	pop	{r7, pc}
 8017968:	200086c4 	.word	0x200086c4

0801796c <stabilizerTask>:

void stabilizerTask(void* param)
{
 801796c:	b580      	push	{r7, lr}
 801796e:	b086      	sub	sp, #24
 8017970:	af02      	add	r7, sp, #8
 8017972:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8017974:	2300      	movs	r3, #0
 8017976:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 8017978:	f7ea fdc4 	bl	8002504 <getSysTickCnt>
 801797c:	4603      	mov	r3, r0
 801797e:	60bb      	str	r3, [r7, #8]
	
	//
	while(!gyroIsCalibrationComplete())
 8017980:	e005      	b.n	801798e <stabilizerTask+0x22>
	{
		vTaskDelayUntil(&lastWakeTime, M2T(1));
 8017982:	f107 0308 	add.w	r3, r7, #8
 8017986:	2101      	movs	r1, #1
 8017988:	4618      	mov	r0, r3
 801798a:	f7f3 f8db 	bl	800ab44 <vTaskDelayUntil>
	while(!gyroIsCalibrationComplete())
 801798e:	f001 f9a3 	bl	8018cd8 <gyroIsCalibrationComplete>
 8017992:	4603      	mov	r3, r0
 8017994:	f083 0301 	eor.w	r3, r3, #1
 8017998:	b2db      	uxtb	r3, r3
 801799a:	2b00      	cmp	r3, #0
 801799c:	d1f1      	bne.n	8017982 <stabilizerTask+0x16>
	}
	
	while(1) 
	{
		//1KHz
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 801799e:	f107 0308 	add.w	r3, r7, #8
 80179a2:	2101      	movs	r1, #1
 80179a4:	4618      	mov	r0, r3
 80179a6:	f7f3 f8cd 	bl	800ab44 <vTaskDelayUntil>
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 80179aa:	68fb      	ldr	r3, [r7, #12]
 80179ac:	f003 0301 	and.w	r3, r3, #1
 80179b0:	2b00      	cmp	r3, #0
 80179b2:	d103      	bne.n	80179bc <stabilizerTask+0x50>
		{
			sensorsAcquire(&sensorData, tick);				
 80179b4:	68f9      	ldr	r1, [r7, #12]
 80179b6:	481c      	ldr	r0, [pc, #112]	; (8017a28 <stabilizerTask+0xbc>)
 80179b8:	f7ff ff9c 	bl	80178f4 <sensorsAcquire>
		}
		
		//
		if (RATE_DO_EXECUTE(ATTITUDE_ESTIMAT_RATE, tick))
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	f003 0301 	and.w	r3, r3, #1
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d105      	bne.n	80179d2 <stabilizerTask+0x66>
		{
			imuUpdateAttitude(&sensorData, &state, ATTITUDE_ESTIMAT_DT);				
 80179c6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8017a2c <stabilizerTask+0xc0>
 80179ca:	4919      	ldr	r1, [pc, #100]	; (8017a30 <stabilizerTask+0xc4>)
 80179cc:	4816      	ldr	r0, [pc, #88]	; (8017a28 <stabilizerTask+0xbc>)
 80179ce:	f7fe ffd9 	bl	8016984 <imuUpdateAttitude>
		}
		
		//
		if (RATE_DO_EXECUTE(POSITION_ESTIMAT_RATE, tick))
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	f003 0301 	and.w	r3, r3, #1
 80179d8:	2b00      	cmp	r3, #0
 80179da:	d105      	bne.n	80179e8 <stabilizerTask+0x7c>
		{  	
			updatePositionEstimator(&sensorData, &state, POSITION_ESTIMAT_DT);
 80179dc:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8017a2c <stabilizerTask+0xc0>
 80179e0:	4913      	ldr	r1, [pc, #76]	; (8017a30 <stabilizerTask+0xc4>)
 80179e2:	4811      	ldr	r0, [pc, #68]	; (8017a28 <stabilizerTask+0xbc>)
 80179e4:	f7ff fc92 	bl	801730c <updatePositionEstimator>
		}
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	f003 0301 	and.w	r3, r3, #1
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d105      	bne.n	80179fe <stabilizerTask+0x92>
		{
			commanderGetSetpoint(&state, &setpoint);
 80179f2:	4910      	ldr	r1, [pc, #64]	; (8017a34 <stabilizerTask+0xc8>)
 80179f4:	480e      	ldr	r0, [pc, #56]	; (8017a30 <stabilizerTask+0xc4>)
 80179f6:	f7fd fa0b 	bl	8014e10 <commanderGetSetpoint>
			updateArmingStatus();
 80179fa:	f7fe f85d 	bl	8015ab8 <updateArmingStatus>
		}
		
		//PID
		stateControl(&sensorData, &state, &setpoint, &control, tick);
 80179fe:	68fb      	ldr	r3, [r7, #12]
 8017a00:	9300      	str	r3, [sp, #0]
 8017a02:	4b0d      	ldr	r3, [pc, #52]	; (8017a38 <stabilizerTask+0xcc>)
 8017a04:	4a0b      	ldr	r2, [pc, #44]	; (8017a34 <stabilizerTask+0xc8>)
 8017a06:	490a      	ldr	r1, [pc, #40]	; (8017a30 <stabilizerTask+0xc4>)
 8017a08:	4807      	ldr	r0, [pc, #28]	; (8017a28 <stabilizerTask+0xbc>)
 8017a0a:	f000 f993 	bl	8017d34 <stateControl>
		
		//500Hz
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	f003 0301 	and.w	r3, r3, #1
 8017a14:	2b00      	cmp	r3, #0
 8017a16:	d102      	bne.n	8017a1e <stabilizerTask+0xb2>
		{
			powerControl(&control);
 8017a18:	4807      	ldr	r0, [pc, #28]	; (8017a38 <stabilizerTask+0xcc>)
 8017a1a:	f7ff fcf3 	bl	8017404 <powerControl>
		}
		
		tick++;
 8017a1e:	68fb      	ldr	r3, [r7, #12]
 8017a20:	3301      	adds	r3, #1
 8017a22:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 8017a24:	e7bb      	b.n	801799e <stabilizerTask+0x32>
 8017a26:	bf00      	nop
 8017a28:	2000b478 	.word	0x2000b478
 8017a2c:	3b03126f 	.word	0x3b03126f
 8017a30:	2000b438 	.word	0x2000b438
 8017a34:	2000b3ec 	.word	0x2000b3ec
 8017a38:	2000b3dc 	.word	0x2000b3dc

08017a3c <allPidInit>:
attitude_t rateDesired;

PidObject pid[PID_NUM];

static void allPidInit(void)
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b0a0      	sub	sp, #128	; 0x80
 8017a40:	af00      	add	r7, sp, #0
	//pid
	pidInit_t pidParam[PID_NUM];
	for (int i = 0; i < PID_NUM; i++)
 8017a42:	2300      	movs	r3, #0
 8017a44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8017a46:	e04d      	b.n	8017ae4 <allPidInit+0xa8>
	{
		pidParam[i].kp = configParam.pid[i].kp / 100.0f;
 8017a48:	49a2      	ldr	r1, [pc, #648]	; (8017cd4 <allPidInit+0x298>)
 8017a4a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a4c:	4613      	mov	r3, r2
 8017a4e:	005b      	lsls	r3, r3, #1
 8017a50:	4413      	add	r3, r2
 8017a52:	009b      	lsls	r3, r3, #2
 8017a54:	440b      	add	r3, r1
 8017a56:	3304      	adds	r3, #4
 8017a58:	ed93 7a00 	vldr	s14, [r3]
 8017a5c:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8017cd8 <allPidInit+0x29c>
 8017a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017a64:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a66:	4613      	mov	r3, r2
 8017a68:	005b      	lsls	r3, r3, #1
 8017a6a:	4413      	add	r3, r2
 8017a6c:	009b      	lsls	r3, r3, #2
 8017a6e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017a72:	4413      	add	r3, r2
 8017a74:	3b7c      	subs	r3, #124	; 0x7c
 8017a76:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].ki = configParam.pid[i].ki / 100.0f;
 8017a7a:	4996      	ldr	r1, [pc, #600]	; (8017cd4 <allPidInit+0x298>)
 8017a7c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a7e:	4613      	mov	r3, r2
 8017a80:	005b      	lsls	r3, r3, #1
 8017a82:	4413      	add	r3, r2
 8017a84:	009b      	lsls	r3, r3, #2
 8017a86:	440b      	add	r3, r1
 8017a88:	3308      	adds	r3, #8
 8017a8a:	ed93 7a00 	vldr	s14, [r3]
 8017a8e:	eddf 6a92 	vldr	s13, [pc, #584]	; 8017cd8 <allPidInit+0x29c>
 8017a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017a96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a98:	4613      	mov	r3, r2
 8017a9a:	005b      	lsls	r3, r3, #1
 8017a9c:	4413      	add	r3, r2
 8017a9e:	009b      	lsls	r3, r3, #2
 8017aa0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017aa4:	4413      	add	r3, r2
 8017aa6:	3b78      	subs	r3, #120	; 0x78
 8017aa8:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].kd = configParam.pid[i].kd / 1000.0f;
 8017aac:	4989      	ldr	r1, [pc, #548]	; (8017cd4 <allPidInit+0x298>)
 8017aae:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017ab0:	4613      	mov	r3, r2
 8017ab2:	005b      	lsls	r3, r3, #1
 8017ab4:	4413      	add	r3, r2
 8017ab6:	009b      	lsls	r3, r3, #2
 8017ab8:	440b      	add	r3, r1
 8017aba:	330c      	adds	r3, #12
 8017abc:	ed93 7a00 	vldr	s14, [r3]
 8017ac0:	eddf 6a86 	vldr	s13, [pc, #536]	; 8017cdc <allPidInit+0x2a0>
 8017ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017ac8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017aca:	4613      	mov	r3, r2
 8017acc:	005b      	lsls	r3, r3, #1
 8017ace:	4413      	add	r3, r2
 8017ad0:	009b      	lsls	r3, r3, #2
 8017ad2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017ad6:	4413      	add	r3, r2
 8017ad8:	3b74      	subs	r3, #116	; 0x74
 8017ada:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < PID_NUM; i++)
 8017ade:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017ae0:	3301      	adds	r3, #1
 8017ae2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8017ae4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017ae6:	2b09      	cmp	r3, #9
 8017ae8:	ddae      	ble.n	8017a48 <allPidInit+0xc>
	}
	
	//PIDroll\pitch\yaw
	pidInit(&pid[RATE_ROLL], pidParam[RATE_ROLL].kp, pidParam[RATE_ROLL].ki, pidParam[RATE_ROLL].kd, 
 8017aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8017aee:	ed97 7a02 	vldr	s14, [r7, #8]
 8017af2:	edd7 6a03 	vldr	s13, [r7, #12]
 8017af6:	ed9f 3a7a 	vldr	s6, [pc, #488]	; 8017ce0 <allPidInit+0x2a4>
 8017afa:	2101      	movs	r1, #1
 8017afc:	eddf 2a79 	vldr	s5, [pc, #484]	; 8017ce4 <allPidInit+0x2a8>
 8017b00:	ed9f 2a79 	vldr	s4, [pc, #484]	; 8017ce8 <allPidInit+0x2ac>
 8017b04:	eddf 1a79 	vldr	s3, [pc, #484]	; 8017cec <allPidInit+0x2b0>
 8017b08:	eeb0 1a66 	vmov.f32	s2, s13
 8017b0c:	eef0 0a47 	vmov.f32	s1, s14
 8017b10:	eeb0 0a67 	vmov.f32	s0, s15
 8017b14:	4876      	ldr	r0, [pc, #472]	; (8017cf0 <allPidInit+0x2b4>)
 8017b16:	f7fe ff9d 	bl	8016a54 <pidInit>
		PID_RATE_ROLL_INTEGRATION_LIMIT, PID_RATE_ROLL_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_PITCH], pidParam[RATE_PITCH].kp, pidParam[RATE_PITCH].ki, pidParam[RATE_PITCH].kd, 
 8017b1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8017b1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8017b22:	edd7 6a06 	vldr	s13, [r7, #24]
 8017b26:	ed9f 3a6e 	vldr	s6, [pc, #440]	; 8017ce0 <allPidInit+0x2a4>
 8017b2a:	2101      	movs	r1, #1
 8017b2c:	eddf 2a6d 	vldr	s5, [pc, #436]	; 8017ce4 <allPidInit+0x2a8>
 8017b30:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8017ce8 <allPidInit+0x2ac>
 8017b34:	eddf 1a6d 	vldr	s3, [pc, #436]	; 8017cec <allPidInit+0x2b0>
 8017b38:	eeb0 1a66 	vmov.f32	s2, s13
 8017b3c:	eef0 0a47 	vmov.f32	s1, s14
 8017b40:	eeb0 0a67 	vmov.f32	s0, s15
 8017b44:	486b      	ldr	r0, [pc, #428]	; (8017cf4 <allPidInit+0x2b8>)
 8017b46:	f7fe ff85 	bl	8016a54 <pidInit>
		PID_RATE_PITCH_INTEGRATION_LIMIT, PID_RATE_PITCH_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_YAW], pidParam[RATE_YAW].kp, pidParam[RATE_YAW].ki, pidParam[RATE_YAW].kd, 
 8017b4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8017b4e:	ed97 7a08 	vldr	s14, [r7, #32]
 8017b52:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8017b56:	ed9f 3a62 	vldr	s6, [pc, #392]	; 8017ce0 <allPidInit+0x2a4>
 8017b5a:	2101      	movs	r1, #1
 8017b5c:	eddf 2a61 	vldr	s5, [pc, #388]	; 8017ce4 <allPidInit+0x2a8>
 8017b60:	ed9f 2a65 	vldr	s4, [pc, #404]	; 8017cf8 <allPidInit+0x2bc>
 8017b64:	eddf 1a5c 	vldr	s3, [pc, #368]	; 8017cd8 <allPidInit+0x29c>
 8017b68:	eeb0 1a66 	vmov.f32	s2, s13
 8017b6c:	eef0 0a47 	vmov.f32	s1, s14
 8017b70:	eeb0 0a67 	vmov.f32	s0, s15
 8017b74:	4861      	ldr	r0, [pc, #388]	; (8017cfc <allPidInit+0x2c0>)
 8017b76:	f7fe ff6d 	bl	8016a54 <pidInit>
		PID_RATE_YAW_INTEGRATION_LIMIT, PID_RATE_YAW_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	
	//PIDroll\pitch\yaw
	pidInit(&pid[ANGLE_ROLL], pidParam[ANGLE_ROLL].kp, pidParam[ANGLE_ROLL].ki, pidParam[ANGLE_ROLL].kd, 
 8017b7a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8017b7e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017b82:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8017b86:	ed9f 3a5e 	vldr	s6, [pc, #376]	; 8017d00 <allPidInit+0x2c4>
 8017b8a:	2100      	movs	r1, #0
 8017b8c:	eddf 2a55 	vldr	s5, [pc, #340]	; 8017ce4 <allPidInit+0x2a8>
 8017b90:	ed9f 2a59 	vldr	s4, [pc, #356]	; 8017cf8 <allPidInit+0x2bc>
 8017b94:	eddf 1a5a 	vldr	s3, [pc, #360]	; 8017d00 <allPidInit+0x2c4>
 8017b98:	eeb0 1a66 	vmov.f32	s2, s13
 8017b9c:	eef0 0a47 	vmov.f32	s1, s14
 8017ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8017ba4:	4857      	ldr	r0, [pc, #348]	; (8017d04 <allPidInit+0x2c8>)
 8017ba6:	f7fe ff55 	bl	8016a54 <pidInit>
		0, PID_ANGLE_ROLL_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_PITCH], pidParam[ANGLE_PITCH].kp, pidParam[ANGLE_PITCH].ki, pidParam[ANGLE_PITCH].kd, 
 8017baa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8017bae:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8017bb2:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8017bb6:	ed9f 3a52 	vldr	s6, [pc, #328]	; 8017d00 <allPidInit+0x2c4>
 8017bba:	2100      	movs	r1, #0
 8017bbc:	eddf 2a49 	vldr	s5, [pc, #292]	; 8017ce4 <allPidInit+0x2a8>
 8017bc0:	ed9f 2a4d 	vldr	s4, [pc, #308]	; 8017cf8 <allPidInit+0x2bc>
 8017bc4:	eddf 1a4e 	vldr	s3, [pc, #312]	; 8017d00 <allPidInit+0x2c4>
 8017bc8:	eeb0 1a66 	vmov.f32	s2, s13
 8017bcc:	eef0 0a47 	vmov.f32	s1, s14
 8017bd0:	eeb0 0a67 	vmov.f32	s0, s15
 8017bd4:	484c      	ldr	r0, [pc, #304]	; (8017d08 <allPidInit+0x2cc>)
 8017bd6:	f7fe ff3d 	bl	8016a54 <pidInit>
		0, PID_ANGLE_PITCH_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_YAW], pidParam[ANGLE_YAW].kp, pidParam[ANGLE_YAW].ki, pidParam[ANGLE_YAW].kd, 
 8017bda:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8017bde:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8017be2:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8017be6:	ed9f 3a46 	vldr	s6, [pc, #280]	; 8017d00 <allPidInit+0x2c4>
 8017bea:	2100      	movs	r1, #0
 8017bec:	eddf 2a3d 	vldr	s5, [pc, #244]	; 8017ce4 <allPidInit+0x2a8>
 8017bf0:	ed9f 2a46 	vldr	s4, [pc, #280]	; 8017d0c <allPidInit+0x2d0>
 8017bf4:	eddf 1a42 	vldr	s3, [pc, #264]	; 8017d00 <allPidInit+0x2c4>
 8017bf8:	eeb0 1a66 	vmov.f32	s2, s13
 8017bfc:	eef0 0a47 	vmov.f32	s1, s14
 8017c00:	eeb0 0a67 	vmov.f32	s0, s15
 8017c04:	4842      	ldr	r0, [pc, #264]	; (8017d10 <allPidInit+0x2d4>)
 8017c06:	f7fe ff25 	bl	8016a54 <pidInit>
		0, PID_ANGLE_YAW_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	
	//ZPID
	pidInit(&pid[VELOCITY_Z], pidParam[VELOCITY_Z].kp, pidParam[VELOCITY_Z].ki, pidParam[VELOCITY_Z].kd,
 8017c0a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8017c0e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8017c12:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8017c16:	eeb2 3a0e 	vmov.f32	s6, #46	; 0x41700000  15.0
 8017c1a:	2101      	movs	r1, #1
 8017c1c:	eddf 2a31 	vldr	s5, [pc, #196]	; 8017ce4 <allPidInit+0x2a8>
 8017c20:	ed9f 2a3c 	vldr	s4, [pc, #240]	; 8017d14 <allPidInit+0x2d8>
 8017c24:	eddf 1a30 	vldr	s3, [pc, #192]	; 8017ce8 <allPidInit+0x2ac>
 8017c28:	eeb0 1a66 	vmov.f32	s2, s13
 8017c2c:	eef0 0a47 	vmov.f32	s1, s14
 8017c30:	eeb0 0a67 	vmov.f32	s0, s15
 8017c34:	4838      	ldr	r0, [pc, #224]	; (8017d18 <allPidInit+0x2dc>)
 8017c36:	f7fe ff0d 	bl	8016a54 <pidInit>
		PID_VZ_INTEGRATION_LIMIT, PID_VZ_OUTPUT_LIMIT, VELOCITY_PID_DT, true, PID_VZ_LPF_CUTOFF_FREQ);
	//ZPID
	pidInit(&pid[POSHOLD_Z], pidParam[POSHOLD_Z].kp, pidParam[POSHOLD_Z].ki, pidParam[POSHOLD_Z].kd, 
 8017c3a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8017c3e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8017c42:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8017c46:	ed9f 3a2e 	vldr	s6, [pc, #184]	; 8017d00 <allPidInit+0x2c4>
 8017c4a:	2100      	movs	r1, #0
 8017c4c:	eddf 2a25 	vldr	s5, [pc, #148]	; 8017ce4 <allPidInit+0x2a8>
 8017c50:	ed9f 2a2e 	vldr	s4, [pc, #184]	; 8017d0c <allPidInit+0x2d0>
 8017c54:	eddf 1a2a 	vldr	s3, [pc, #168]	; 8017d00 <allPidInit+0x2c4>
 8017c58:	eeb0 1a66 	vmov.f32	s2, s13
 8017c5c:	eef0 0a47 	vmov.f32	s1, s14
 8017c60:	eeb0 0a67 	vmov.f32	s0, s15
 8017c64:	482d      	ldr	r0, [pc, #180]	; (8017d1c <allPidInit+0x2e0>)
 8017c66:	f7fe fef5 	bl	8016a54 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
		
	//XYPID
	pidInit(&pid[VELOCITY_XY], pidParam[VELOCITY_XY].kp, pidParam[VELOCITY_XY].ki, pidParam[VELOCITY_XY].kd, 
 8017c6a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8017c6e:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8017c72:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8017c76:	ed9f 3a22 	vldr	s6, [pc, #136]	; 8017d00 <allPidInit+0x2c4>
 8017c7a:	2100      	movs	r1, #0
 8017c7c:	eddf 2a19 	vldr	s5, [pc, #100]	; 8017ce4 <allPidInit+0x2a8>
 8017c80:	eeb3 2a0e 	vmov.f32	s4, #62	; 0x41f00000  30.0
 8017c84:	eddf 1a1c 	vldr	s3, [pc, #112]	; 8017cf8 <allPidInit+0x2bc>
 8017c88:	eeb0 1a66 	vmov.f32	s2, s13
 8017c8c:	eef0 0a47 	vmov.f32	s1, s14
 8017c90:	eeb0 0a67 	vmov.f32	s0, s15
 8017c94:	4822      	ldr	r0, [pc, #136]	; (8017d20 <allPidInit+0x2e4>)
 8017c96:	f7fe fedd 	bl	8016a54 <pidInit>
		PID_VXY_INTEGRATION_LIMIT, PID_VXY_OUTPUT_LIMIT, VELOCITY_PID_DT, false, 0);
	//XYPID 
	pidInit(&pid[POSHOLD_XY], pidParam[POSHOLD_XY].kp, pidParam[POSHOLD_XY].ki, pidParam[POSHOLD_XY].kd, 
 8017c9a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8017c9e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8017ca2:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8017ca6:	ed9f 3a16 	vldr	s6, [pc, #88]	; 8017d00 <allPidInit+0x2c4>
 8017caa:	2100      	movs	r1, #0
 8017cac:	eddf 2a0d 	vldr	s5, [pc, #52]	; 8017ce4 <allPidInit+0x2a8>
 8017cb0:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8017d0c <allPidInit+0x2d0>
 8017cb4:	eddf 1a12 	vldr	s3, [pc, #72]	; 8017d00 <allPidInit+0x2c4>
 8017cb8:	eeb0 1a66 	vmov.f32	s2, s13
 8017cbc:	eef0 0a47 	vmov.f32	s1, s14
 8017cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8017cc4:	4817      	ldr	r0, [pc, #92]	; (8017d24 <allPidInit+0x2e8>)
 8017cc6:	f7fe fec5 	bl	8016a54 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
}
 8017cca:	bf00      	nop
 8017ccc:	3780      	adds	r7, #128	; 0x80
 8017cce:	46bd      	mov	sp, r7
 8017cd0:	bd80      	pop	{r7, pc}
 8017cd2:	bf00      	nop
 8017cd4:	2000b16c 	.word	0x2000b16c
 8017cd8:	42c80000 	.word	0x42c80000
 8017cdc:	447a0000 	.word	0x447a0000
 8017ce0:	42a00000 	.word	0x42a00000
 8017ce4:	3b03126f 	.word	0x3b03126f
 8017ce8:	43fa0000 	.word	0x43fa0000
 8017cec:	43480000 	.word	0x43480000
 8017cf0:	2000b4bc 	.word	0x2000b4bc
 8017cf4:	2000b514 	.word	0x2000b514
 8017cf8:	43960000 	.word	0x43960000
 8017cfc:	2000b56c 	.word	0x2000b56c
 8017d00:	00000000 	.word	0x00000000
 8017d04:	2000b5c4 	.word	0x2000b5c4
 8017d08:	2000b61c 	.word	0x2000b61c
 8017d0c:	43160000 	.word	0x43160000
 8017d10:	2000b674 	.word	0x2000b674
 8017d14:	44480000 	.word	0x44480000
 8017d18:	2000b6cc 	.word	0x2000b6cc
 8017d1c:	2000b724 	.word	0x2000b724
 8017d20:	2000b77c 	.word	0x2000b77c
 8017d24:	2000b7d4 	.word	0x2000b7d4

08017d28 <stateControlInit>:

void stateControlInit(void)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	af00      	add	r7, sp, #0
	allPidInit();
 8017d2c:	f7ff fe86 	bl	8017a3c <allPidInit>
}
 8017d30:	bf00      	nop
 8017d32:	bd80      	pop	{r7, pc}

08017d34 <stateControl>:

//
void stateControl(const sensorData_t *sensorData, const state_t *state, setpoint_t *setpoint, control_t *control, const u32 tick)
{
 8017d34:	b580      	push	{r7, lr}
 8017d36:	b086      	sub	sp, #24
 8017d38:	af00      	add	r7, sp, #0
 8017d3a:	60f8      	str	r0, [r7, #12]
 8017d3c:	60b9      	str	r1, [r7, #8]
 8017d3e:	607a      	str	r2, [r7, #4]
 8017d40:	603b      	str	r3, [r7, #0]
	//PID
	if (RATE_DO_EXECUTE(POSITION_PID_RATE, tick))
 8017d42:	6a3b      	ldr	r3, [r7, #32]
 8017d44:	f003 0301 	and.w	r3, r3, #1
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d116      	bne.n	8017d7a <stateControl+0x46>
	{
		//Z
		if (setpoint->mode.z == modeAbs)
 8017d4c:	687b      	ldr	r3, [r7, #4]
 8017d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017d52:	2b01      	cmp	r3, #1
 8017d54:	d111      	bne.n	8017d7a <stateControl+0x46>
		{
			setpoint->velocity.z = pidUpdate(&pid[POSHOLD_Z], setpoint->position.z - state->position.z);
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8017d5c:	68bb      	ldr	r3, [r7, #8]
 8017d5e:	edd3 7a07 	vldr	s15, [r3, #28]
 8017d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017d66:	eeb0 0a67 	vmov.f32	s0, s15
 8017d6a:	489c      	ldr	r0, [pc, #624]	; (8017fdc <stateControl+0x2a8>)
 8017d6c:	f7fe fedc 	bl	8016b28 <pidUpdate>
 8017d70:	eef0 7a40 	vmov.f32	s15, s0
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(VELOCITY_PID_RATE, tick))
 8017d7a:	6a3b      	ldr	r3, [r7, #32]
 8017d7c:	f003 0301 	and.w	r3, r3, #1
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d125      	bne.n	8017dd0 <stateControl+0x9c>
	{
		//Z
		if (setpoint->mode.z != modeDisable)
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d020      	beq.n	8017dd0 <stateControl+0x9c>
		{
			altThrustAdj = pidUpdate(&pid[VELOCITY_Z], setpoint->velocity.z - state->velocity.z);
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8017d94:	68bb      	ldr	r3, [r7, #8]
 8017d96:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8017d9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8017da2:	488f      	ldr	r0, [pc, #572]	; (8017fe0 <stateControl+0x2ac>)
 8017da4:	f7fe fec0 	bl	8016b28 <pidUpdate>
 8017da8:	eef0 7a40 	vmov.f32	s15, s0
 8017dac:	4b8d      	ldr	r3, [pc, #564]	; (8017fe4 <stateControl+0x2b0>)
 8017dae:	edc3 7a00 	vstr	s15, [r3]
			
			altHoldThrust = altThrustAdj + commanderGetALtHoldThrottle();
 8017db2:	f7fd fa1f 	bl	80151f4 <commanderGetALtHoldThrottle>
 8017db6:	4603      	mov	r3, r0
 8017db8:	ee07 3a90 	vmov	s15, r3
 8017dbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017dc0:	4b88      	ldr	r3, [pc, #544]	; (8017fe4 <stateControl+0x2b0>)
 8017dc2:	edd3 7a00 	vldr	s15, [r3]
 8017dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017dca:	4b87      	ldr	r3, [pc, #540]	; (8017fe8 <stateControl+0x2b4>)
 8017dcc:	edc3 7a00 	vstr	s15, [r3]
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(ANGLE_PID_RATE, tick))
 8017dd0:	6a3b      	ldr	r3, [r7, #32]
 8017dd2:	f003 0301 	and.w	r3, r3, #1
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	f040 8089 	bne.w	8017eee <stateControl+0x1ba>
	{
		if (setpoint->mode.x == modeDisable || setpoint->mode.y == modeDisable) 
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	d004      	beq.n	8017df0 <stateControl+0xbc>
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d107      	bne.n	8017e00 <stateControl+0xcc>
		{
			attitudeDesired.roll = setpoint->attitude.roll;
 8017df0:	687b      	ldr	r3, [r7, #4]
 8017df2:	685b      	ldr	r3, [r3, #4]
 8017df4:	4a7d      	ldr	r2, [pc, #500]	; (8017fec <stateControl+0x2b8>)
 8017df6:	6053      	str	r3, [r2, #4]
			attitudeDesired.pitch = setpoint->attitude.pitch;
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	689b      	ldr	r3, [r3, #8]
 8017dfc:	4a7b      	ldr	r2, [pc, #492]	; (8017fec <stateControl+0x2b8>)
 8017dfe:	6093      	str	r3, [r2, #8]
		}
		rateDesired.roll = pidUpdate(&pid[ANGLE_ROLL], attitudeDesired.roll - state->attitude.roll);
 8017e00:	4b7a      	ldr	r3, [pc, #488]	; (8017fec <stateControl+0x2b8>)
 8017e02:	ed93 7a01 	vldr	s14, [r3, #4]
 8017e06:	68bb      	ldr	r3, [r7, #8]
 8017e08:	edd3 7a01 	vldr	s15, [r3, #4]
 8017e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017e10:	eeb0 0a67 	vmov.f32	s0, s15
 8017e14:	4876      	ldr	r0, [pc, #472]	; (8017ff0 <stateControl+0x2bc>)
 8017e16:	f7fe fe87 	bl	8016b28 <pidUpdate>
 8017e1a:	eef0 7a40 	vmov.f32	s15, s0
 8017e1e:	4b75      	ldr	r3, [pc, #468]	; (8017ff4 <stateControl+0x2c0>)
 8017e20:	edc3 7a01 	vstr	s15, [r3, #4]
		rateDesired.pitch = pidUpdate(&pid[ANGLE_PITCH], attitudeDesired.pitch - state->attitude.pitch);
 8017e24:	4b71      	ldr	r3, [pc, #452]	; (8017fec <stateControl+0x2b8>)
 8017e26:	ed93 7a02 	vldr	s14, [r3, #8]
 8017e2a:	68bb      	ldr	r3, [r7, #8]
 8017e2c:	edd3 7a02 	vldr	s15, [r3, #8]
 8017e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017e34:	eeb0 0a67 	vmov.f32	s0, s15
 8017e38:	486f      	ldr	r0, [pc, #444]	; (8017ff8 <stateControl+0x2c4>)
 8017e3a:	f7fe fe75 	bl	8016b28 <pidUpdate>
 8017e3e:	eef0 7a40 	vmov.f32	s15, s0
 8017e42:	4b6c      	ldr	r3, [pc, #432]	; (8017ff4 <stateControl+0x2c0>)
 8017e44:	edc3 7a02 	vstr	s15, [r3, #8]
		
		if (setpoint->attitudeRate.yaw == 0)//yaw
 8017e48:	687b      	ldr	r3, [r7, #4]
 8017e4a:	edd3 7a07 	vldr	s15, [r3, #28]
 8017e4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e56:	d142      	bne.n	8017ede <stateControl+0x1aa>
		{
			if (attitudeDesired.yaw == 0)//yaw
 8017e58:	4b64      	ldr	r3, [pc, #400]	; (8017fec <stateControl+0x2b8>)
 8017e5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8017e5e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e66:	d103      	bne.n	8017e70 <stateControl+0x13c>
			{
				attitudeDesired.yaw = state->attitude.yaw;//
 8017e68:	68bb      	ldr	r3, [r7, #8]
 8017e6a:	68db      	ldr	r3, [r3, #12]
 8017e6c:	4a5f      	ldr	r2, [pc, #380]	; (8017fec <stateControl+0x2b8>)
 8017e6e:	60d3      	str	r3, [r2, #12]
			}
			float yawError = attitudeDesired.yaw - state->attitude.yaw;
 8017e70:	4b5e      	ldr	r3, [pc, #376]	; (8017fec <stateControl+0x2b8>)
 8017e72:	ed93 7a03 	vldr	s14, [r3, #12]
 8017e76:	68bb      	ldr	r3, [r7, #8]
 8017e78:	edd3 7a03 	vldr	s15, [r3, #12]
 8017e7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017e80:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError >= +180)
 8017e84:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e88:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8017ffc <stateControl+0x2c8>
 8017e8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e94:	db07      	blt.n	8017ea6 <stateControl+0x172>
				yawError -= 360;
 8017e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e9a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8018000 <stateControl+0x2cc>
 8017e9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ea2:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError <= -180)
 8017ea6:	edd7 7a05 	vldr	s15, [r7, #20]
 8017eaa:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8018004 <stateControl+0x2d0>
 8017eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017eb6:	d807      	bhi.n	8017ec8 <stateControl+0x194>
				yawError += 360;
 8017eb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8017ebc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8018000 <stateControl+0x2cc>
 8017ec0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017ec4:	edc7 7a05 	vstr	s15, [r7, #20]
			rateDesired.yaw = pidUpdate(&pid[ANGLE_YAW], yawError);
 8017ec8:	ed97 0a05 	vldr	s0, [r7, #20]
 8017ecc:	484e      	ldr	r0, [pc, #312]	; (8018008 <stateControl+0x2d4>)
 8017ece:	f7fe fe2b 	bl	8016b28 <pidUpdate>
 8017ed2:	eef0 7a40 	vmov.f32	s15, s0
 8017ed6:	4b47      	ldr	r3, [pc, #284]	; (8017ff4 <stateControl+0x2c0>)
 8017ed8:	edc3 7a03 	vstr	s15, [r3, #12]
 8017edc:	e007      	b.n	8017eee <stateControl+0x1ba>
		} 
		else//
		{
			attitudeDesired.yaw = 0;
 8017ede:	4b43      	ldr	r3, [pc, #268]	; (8017fec <stateControl+0x2b8>)
 8017ee0:	f04f 0200 	mov.w	r2, #0
 8017ee4:	60da      	str	r2, [r3, #12]
			rateDesired.yaw = setpoint->attitudeRate.yaw;
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	69db      	ldr	r3, [r3, #28]
 8017eea:	4a42      	ldr	r2, [pc, #264]	; (8017ff4 <stateControl+0x2c0>)
 8017eec:	60d3      	str	r3, [r2, #12]
		}
	}
	
	//PID
	if (RATE_DO_EXECUTE(RATE_PID_RATE, tick))
 8017eee:	6a3b      	ldr	r3, [r7, #32]
 8017ef0:	f003 0301 	and.w	r3, r3, #1
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d15f      	bne.n	8017fb8 <stateControl+0x284>
	{
		//
		if (setpoint->mode.roll == modeVelocity || setpoint->mode.pitch == modeVelocity)
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017efe:	2b02      	cmp	r3, #2
 8017f00:	d004      	beq.n	8017f0c <stateControl+0x1d8>
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017f08:	2b02      	cmp	r3, #2
 8017f0a:	d10d      	bne.n	8017f28 <stateControl+0x1f4>
		{
			rateDesired.roll = setpoint->attitudeRate.roll;
 8017f0c:	687b      	ldr	r3, [r7, #4]
 8017f0e:	695b      	ldr	r3, [r3, #20]
 8017f10:	4a38      	ldr	r2, [pc, #224]	; (8017ff4 <stateControl+0x2c0>)
 8017f12:	6053      	str	r3, [r2, #4]
			rateDesired.pitch = setpoint->attitudeRate.pitch;
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	699b      	ldr	r3, [r3, #24]
 8017f18:	4a36      	ldr	r2, [pc, #216]	; (8017ff4 <stateControl+0x2c0>)
 8017f1a:	6093      	str	r3, [r2, #8]
			pidReset(&pid[ANGLE_ROLL]);
 8017f1c:	4834      	ldr	r0, [pc, #208]	; (8017ff0 <stateControl+0x2bc>)
 8017f1e:	f7fe feba 	bl	8016c96 <pidReset>
			pidReset(&pid[ANGLE_PITCH]);
 8017f22:	4835      	ldr	r0, [pc, #212]	; (8017ff8 <stateControl+0x2c4>)
 8017f24:	f7fe feb7 	bl	8016c96 <pidReset>
		}
		
		//MINCHECKPID
		if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8017f28:	4b38      	ldr	r3, [pc, #224]	; (801800c <stateControl+0x2d8>)
 8017f2a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017f2e:	f240 424c 	movw	r2, #1100	; 0x44c
 8017f32:	4293      	cmp	r3, r2
 8017f34:	dc0a      	bgt.n	8017f4c <stateControl+0x218>
		{
			pidResetIntegral(&pid[RATE_ROLL]);
 8017f36:	4836      	ldr	r0, [pc, #216]	; (8018010 <stateControl+0x2dc>)
 8017f38:	f7fe fec7 	bl	8016cca <pidResetIntegral>
			pidResetIntegral(&pid[RATE_PITCH]);
 8017f3c:	4835      	ldr	r0, [pc, #212]	; (8018014 <stateControl+0x2e0>)
 8017f3e:	f7fe fec4 	bl	8016cca <pidResetIntegral>
			pidResetIntegral(&pid[RATE_YAW]);
 8017f42:	4835      	ldr	r0, [pc, #212]	; (8018018 <stateControl+0x2e4>)
 8017f44:	f7fe fec1 	bl	8016cca <pidResetIntegral>
			stateControlResetYawHolding();//
 8017f48:	f000 f868 	bl	801801c <stateControlResetYawHolding>
		}
		
		control->roll = pidUpdate(&pid[RATE_ROLL], rateDesired.roll - sensorData->gyro.x);
 8017f4c:	4b29      	ldr	r3, [pc, #164]	; (8017ff4 <stateControl+0x2c0>)
 8017f4e:	ed93 7a01 	vldr	s14, [r3, #4]
 8017f52:	68fb      	ldr	r3, [r7, #12]
 8017f54:	edd3 7a03 	vldr	s15, [r3, #12]
 8017f58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8017f60:	482b      	ldr	r0, [pc, #172]	; (8018010 <stateControl+0x2dc>)
 8017f62:	f7fe fde1 	bl	8016b28 <pidUpdate>
 8017f66:	eef0 7a40 	vmov.f32	s15, s0
 8017f6a:	683b      	ldr	r3, [r7, #0]
 8017f6c:	edc3 7a00 	vstr	s15, [r3]
		control->pitch = pidUpdate(&pid[RATE_PITCH], rateDesired.pitch - sensorData->gyro.y);
 8017f70:	4b20      	ldr	r3, [pc, #128]	; (8017ff4 <stateControl+0x2c0>)
 8017f72:	ed93 7a02 	vldr	s14, [r3, #8]
 8017f76:	68fb      	ldr	r3, [r7, #12]
 8017f78:	edd3 7a04 	vldr	s15, [r3, #16]
 8017f7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017f80:	eeb0 0a67 	vmov.f32	s0, s15
 8017f84:	4823      	ldr	r0, [pc, #140]	; (8018014 <stateControl+0x2e0>)
 8017f86:	f7fe fdcf 	bl	8016b28 <pidUpdate>
 8017f8a:	eef0 7a40 	vmov.f32	s15, s0
 8017f8e:	683b      	ldr	r3, [r7, #0]
 8017f90:	edc3 7a01 	vstr	s15, [r3, #4]
		control->yaw = pidUpdate(&pid[RATE_YAW], rateDesired.yaw - sensorData->gyro.z);
 8017f94:	4b17      	ldr	r3, [pc, #92]	; (8017ff4 <stateControl+0x2c0>)
 8017f96:	ed93 7a03 	vldr	s14, [r3, #12]
 8017f9a:	68fb      	ldr	r3, [r7, #12]
 8017f9c:	edd3 7a05 	vldr	s15, [r3, #20]
 8017fa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8017fa8:	481b      	ldr	r0, [pc, #108]	; (8018018 <stateControl+0x2e4>)
 8017faa:	f7fe fdbd 	bl	8016b28 <pidUpdate>
 8017fae:	eef0 7a40 	vmov.f32	s15, s0
 8017fb2:	683b      	ldr	r3, [r7, #0]
 8017fb4:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	
	//
	if (setpoint->mode.z == modeDisable)
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d104      	bne.n	8017fcc <stateControl+0x298>
	{
		control->thrust = setpoint->thrust;
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8017fc6:	683b      	ldr	r3, [r7, #0]
 8017fc8:	60da      	str	r2, [r3, #12]
	}
	else
	{
		control->thrust = altHoldThrust;
	}
}
 8017fca:	e003      	b.n	8017fd4 <stateControl+0x2a0>
		control->thrust = altHoldThrust;
 8017fcc:	4b06      	ldr	r3, [pc, #24]	; (8017fe8 <stateControl+0x2b4>)
 8017fce:	681a      	ldr	r2, [r3, #0]
 8017fd0:	683b      	ldr	r3, [r7, #0]
 8017fd2:	60da      	str	r2, [r3, #12]
}
 8017fd4:	bf00      	nop
 8017fd6:	3718      	adds	r7, #24
 8017fd8:	46bd      	mov	sp, r7
 8017fda:	bd80      	pop	{r7, pc}
 8017fdc:	2000b724 	.word	0x2000b724
 8017fe0:	2000b6cc 	.word	0x2000b6cc
 8017fe4:	2000b840 	.word	0x2000b840
 8017fe8:	2000b82c 	.word	0x2000b82c
 8017fec:	2000b830 	.word	0x2000b830
 8017ff0:	2000b5c4 	.word	0x2000b5c4
 8017ff4:	2000b4ac 	.word	0x2000b4ac
 8017ff8:	2000b61c 	.word	0x2000b61c
 8017ffc:	43340000 	.word	0x43340000
 8018000:	43b40000 	.word	0x43b40000
 8018004:	c3340000 	.word	0xc3340000
 8018008:	2000b674 	.word	0x2000b674
 801800c:	2000b310 	.word	0x2000b310
 8018010:	2000b4bc 	.word	0x2000b4bc
 8018014:	2000b514 	.word	0x2000b514
 8018018:	2000b56c 	.word	0x2000b56c

0801801c <stateControlResetYawHolding>:

//
void stateControlResetYawHolding(void)
{
 801801c:	b480      	push	{r7}
 801801e:	af00      	add	r7, sp, #0
	attitudeDesired.yaw = state.attitude.yaw;
 8018020:	4b04      	ldr	r3, [pc, #16]	; (8018034 <stateControlResetYawHolding+0x18>)
 8018022:	68db      	ldr	r3, [r3, #12]
 8018024:	4a04      	ldr	r2, [pc, #16]	; (8018038 <stateControlResetYawHolding+0x1c>)
 8018026:	60d3      	str	r3, [r2, #12]
}
 8018028:	bf00      	nop
 801802a:	46bd      	mov	sp, r7
 801802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018030:	4770      	bx	lr
 8018032:	bf00      	nop
 8018034:	2000b438 	.word	0x2000b438
 8018038:	2000b830 	.word	0x2000b830

0801803c <stateControlSetVelocityZPIDIntegration>:

//ZPID
void stateControlSetVelocityZPIDIntegration(float integ)
{
 801803c:	b580      	push	{r7, lr}
 801803e:	b082      	sub	sp, #8
 8018040:	af00      	add	r7, sp, #0
 8018042:	ed87 0a01 	vstr	s0, [r7, #4]
	pidSetIntegral(&pid[VELOCITY_Z], integ / pid[VELOCITY_Z].ki);
 8018046:	4b08      	ldr	r3, [pc, #32]	; (8018068 <stateControlSetVelocityZPIDIntegration+0x2c>)
 8018048:	edd3 7a8a 	vldr	s15, [r3, #552]	; 0x228
 801804c:	ed97 7a01 	vldr	s14, [r7, #4]
 8018050:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8018054:	eeb0 0a66 	vmov.f32	s0, s13
 8018058:	4804      	ldr	r0, [pc, #16]	; (801806c <stateControlSetVelocityZPIDIntegration+0x30>)
 801805a:	f7fe fe44 	bl	8016ce6 <pidSetIntegral>
}
 801805e:	bf00      	nop
 8018060:	3708      	adds	r7, #8
 8018062:	46bd      	mov	sp, r7
 8018064:	bd80      	pop	{r7, pc}
 8018066:	bf00      	nop
 8018068:	2000b4bc 	.word	0x2000b4bc
 801806c:	2000b6cc 	.word	0x2000b6cc

08018070 <accSetCalibrationCycles>:
static accCalibration_t accCalibration;	//

biquadFilter_t accFilterLPF[XYZ_AXIS_COUNT];//

void accSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8018070:	b480      	push	{r7}
 8018072:	b083      	sub	sp, #12
 8018074:	af00      	add	r7, sp, #0
 8018076:	4603      	mov	r3, r0
 8018078:	80fb      	strh	r3, [r7, #6]
    accCalibration.cycleCount = calibrationCyclesRequired;
 801807a:	4a05      	ldr	r2, [pc, #20]	; (8018090 <accSetCalibrationCycles+0x20>)
 801807c:	88fb      	ldrh	r3, [r7, #6]
 801807e:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52
}
 8018082:	bf00      	nop
 8018084:	370c      	adds	r7, #12
 8018086:	46bd      	mov	sp, r7
 8018088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801808c:	4770      	bx	lr
 801808e:	bf00      	nop
 8018090:	200086c8 	.word	0x200086c8

08018094 <accIsCalibrationComplete>:

bool accIsCalibrationComplete(void)
{
 8018094:	b480      	push	{r7}
 8018096:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 0;
 8018098:	4b06      	ldr	r3, [pc, #24]	; (80180b4 <accIsCalibrationComplete+0x20>)
 801809a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801809e:	2b00      	cmp	r3, #0
 80180a0:	bf0c      	ite	eq
 80180a2:	2301      	moveq	r3, #1
 80180a4:	2300      	movne	r3, #0
 80180a6:	b2db      	uxtb	r3, r3
}
 80180a8:	4618      	mov	r0, r3
 80180aa:	46bd      	mov	sp, r7
 80180ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180b0:	4770      	bx	lr
 80180b2:	bf00      	nop
 80180b4:	200086c8 	.word	0x200086c8

080180b8 <isOnFinalAccelerationCalibrationCycle>:

static bool isOnFinalAccelerationCalibrationCycle(void)
{
 80180b8:	b480      	push	{r7}
 80180ba:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 1;
 80180bc:	4b06      	ldr	r3, [pc, #24]	; (80180d8 <isOnFinalAccelerationCalibrationCycle+0x20>)
 80180be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80180c2:	2b01      	cmp	r3, #1
 80180c4:	bf0c      	ite	eq
 80180c6:	2301      	moveq	r3, #1
 80180c8:	2300      	movne	r3, #0
 80180ca:	b2db      	uxtb	r3, r3
}
 80180cc:	4618      	mov	r0, r3
 80180ce:	46bd      	mov	sp, r7
 80180d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180d4:	4770      	bx	lr
 80180d6:	bf00      	nop
 80180d8:	200086c8 	.word	0x200086c8

080180dc <isOnFirstAccelerationCalibrationCycle>:

static bool isOnFirstAccelerationCalibrationCycle(void)
{
 80180dc:	b480      	push	{r7}
 80180de:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == CALIBRATING_ACC_CYCLES;
 80180e0:	4b06      	ldr	r3, [pc, #24]	; (80180fc <isOnFirstAccelerationCalibrationCycle+0x20>)
 80180e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80180e6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80180ea:	bf0c      	ite	eq
 80180ec:	2301      	moveq	r3, #1
 80180ee:	2300      	movne	r3, #0
 80180f0:	b2db      	uxtb	r3, r3
}
 80180f2:	4618      	mov	r0, r3
 80180f4:	46bd      	mov	sp, r7
 80180f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180fa:	4770      	bx	lr
 80180fc:	200086c8 	.word	0x200086c8

08018100 <getPrimaryAxisIndex>:

//
static int getPrimaryAxisIndex(Axis3i16 accADCSample)
{
 8018100:	b480      	push	{r7}
 8018102:	b083      	sub	sp, #12
 8018104:	af00      	add	r7, sp, #0
 8018106:	463b      	mov	r3, r7
 8018108:	e883 0003 	stmia.w	r3, {r0, r1}
    // Tolerate up to atan(1 / 1.5) = 33 deg tilt (in worst case 66 deg separation between points)
    if ((ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.y)) 
 801810c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018110:	2b00      	cmp	r3, #0
 8018112:	da07      	bge.n	8018124 <getPrimaryAxisIndex+0x24>
 8018114:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018118:	425b      	negs	r3, r3
 801811a:	ee07 3a90 	vmov	s15, r3
 801811e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018122:	e005      	b.n	8018130 <getPrimaryAxisIndex+0x30>
 8018124:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018128:	ee07 3a90 	vmov	s15, r3
 801812c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018130:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018134:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018138:	f9b7 3000 	ldrsh.w	r3, [r7]
 801813c:	2b00      	cmp	r3, #0
 801813e:	da07      	bge.n	8018150 <getPrimaryAxisIndex+0x50>
 8018140:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018144:	425b      	negs	r3, r3
 8018146:	ee07 3a90 	vmov	s15, r3
 801814a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801814e:	e005      	b.n	801815c <getPrimaryAxisIndex+0x5c>
 8018150:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018154:	ee07 3a90 	vmov	s15, r3
 8018158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801815c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018164:	d534      	bpl.n	80181d0 <getPrimaryAxisIndex+0xd0>
 8018166:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801816a:	2b00      	cmp	r3, #0
 801816c:	da07      	bge.n	801817e <getPrimaryAxisIndex+0x7e>
 801816e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018172:	425b      	negs	r3, r3
 8018174:	ee07 3a90 	vmov	s15, r3
 8018178:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801817c:	e005      	b.n	801818a <getPrimaryAxisIndex+0x8a>
 801817e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018182:	ee07 3a90 	vmov	s15, r3
 8018186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801818a:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 801818e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018192:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018196:	2b00      	cmp	r3, #0
 8018198:	da07      	bge.n	80181aa <getPrimaryAxisIndex+0xaa>
 801819a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801819e:	425b      	negs	r3, r3
 80181a0:	ee07 3a90 	vmov	s15, r3
 80181a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181a8:	e005      	b.n	80181b6 <getPrimaryAxisIndex+0xb6>
 80181aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80181ae:	ee07 3a90 	vmov	s15, r3
 80181b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80181ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181be:	d507      	bpl.n	80181d0 <getPrimaryAxisIndex+0xd0>
	{
        //Z-axis
        return (accADCSample.z > 0) ? 0 : 1;
 80181c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80181c4:	2b00      	cmp	r3, #0
 80181c6:	bfd4      	ite	le
 80181c8:	2301      	movle	r3, #1
 80181ca:	2300      	movgt	r3, #0
 80181cc:	b2db      	uxtb	r3, r3
 80181ce:	e0c5      	b.n	801835c <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.y) && (ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.z)) 
 80181d0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	da07      	bge.n	80181e8 <getPrimaryAxisIndex+0xe8>
 80181d8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181dc:	425b      	negs	r3, r3
 80181de:	ee07 3a90 	vmov	s15, r3
 80181e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181e6:	e005      	b.n	80181f4 <getPrimaryAxisIndex+0xf4>
 80181e8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181ec:	ee07 3a90 	vmov	s15, r3
 80181f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181f4:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80181f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80181fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018200:	2b00      	cmp	r3, #0
 8018202:	da07      	bge.n	8018214 <getPrimaryAxisIndex+0x114>
 8018204:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018208:	425b      	negs	r3, r3
 801820a:	ee07 3a90 	vmov	s15, r3
 801820e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018212:	e005      	b.n	8018220 <getPrimaryAxisIndex+0x120>
 8018214:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018218:	ee07 3a90 	vmov	s15, r3
 801821c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018220:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018228:	d534      	bpl.n	8018294 <getPrimaryAxisIndex+0x194>
 801822a:	f9b7 3000 	ldrsh.w	r3, [r7]
 801822e:	2b00      	cmp	r3, #0
 8018230:	da07      	bge.n	8018242 <getPrimaryAxisIndex+0x142>
 8018232:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018236:	425b      	negs	r3, r3
 8018238:	ee07 3a90 	vmov	s15, r3
 801823c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018240:	e005      	b.n	801824e <getPrimaryAxisIndex+0x14e>
 8018242:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018246:	ee07 3a90 	vmov	s15, r3
 801824a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801824e:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018252:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018256:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801825a:	2b00      	cmp	r3, #0
 801825c:	da07      	bge.n	801826e <getPrimaryAxisIndex+0x16e>
 801825e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018262:	425b      	negs	r3, r3
 8018264:	ee07 3a90 	vmov	s15, r3
 8018268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801826c:	e005      	b.n	801827a <getPrimaryAxisIndex+0x17a>
 801826e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018272:	ee07 3a90 	vmov	s15, r3
 8018276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801827a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801827e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018282:	d507      	bpl.n	8018294 <getPrimaryAxisIndex+0x194>
	{
        //X-axis
        return (accADCSample.x > 0) ? 2 : 3;
 8018284:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018288:	2b00      	cmp	r3, #0
 801828a:	dd01      	ble.n	8018290 <getPrimaryAxisIndex+0x190>
 801828c:	2302      	movs	r3, #2
 801828e:	e065      	b.n	801835c <getPrimaryAxisIndex+0x25c>
 8018290:	2303      	movs	r3, #3
 8018292:	e063      	b.n	801835c <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.z)) 
 8018294:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018298:	2b00      	cmp	r3, #0
 801829a:	da07      	bge.n	80182ac <getPrimaryAxisIndex+0x1ac>
 801829c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182a0:	425b      	negs	r3, r3
 80182a2:	ee07 3a90 	vmov	s15, r3
 80182a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182aa:	e005      	b.n	80182b8 <getPrimaryAxisIndex+0x1b8>
 80182ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182b0:	ee07 3a90 	vmov	s15, r3
 80182b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182b8:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80182bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80182c0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	da07      	bge.n	80182d8 <getPrimaryAxisIndex+0x1d8>
 80182c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80182cc:	425b      	negs	r3, r3
 80182ce:	ee07 3a90 	vmov	s15, r3
 80182d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182d6:	e005      	b.n	80182e4 <getPrimaryAxisIndex+0x1e4>
 80182d8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80182dc:	ee07 3a90 	vmov	s15, r3
 80182e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80182e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80182ec:	d534      	bpl.n	8018358 <getPrimaryAxisIndex+0x258>
 80182ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182f2:	2b00      	cmp	r3, #0
 80182f4:	da07      	bge.n	8018306 <getPrimaryAxisIndex+0x206>
 80182f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182fa:	425b      	negs	r3, r3
 80182fc:	ee07 3a90 	vmov	s15, r3
 8018300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018304:	e005      	b.n	8018312 <getPrimaryAxisIndex+0x212>
 8018306:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801830a:	ee07 3a90 	vmov	s15, r3
 801830e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018312:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018316:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801831a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801831e:	2b00      	cmp	r3, #0
 8018320:	da07      	bge.n	8018332 <getPrimaryAxisIndex+0x232>
 8018322:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018326:	425b      	negs	r3, r3
 8018328:	ee07 3a90 	vmov	s15, r3
 801832c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018330:	e005      	b.n	801833e <getPrimaryAxisIndex+0x23e>
 8018332:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018336:	ee07 3a90 	vmov	s15, r3
 801833a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801833e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018346:	d507      	bpl.n	8018358 <getPrimaryAxisIndex+0x258>
	{
        //Y-axis
        return (accADCSample.y > 0) ? 4 : 5;
 8018348:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801834c:	2b00      	cmp	r3, #0
 801834e:	dd01      	ble.n	8018354 <getPrimaryAxisIndex+0x254>
 8018350:	2304      	movs	r3, #4
 8018352:	e003      	b.n	801835c <getPrimaryAxisIndex+0x25c>
 8018354:	2305      	movs	r3, #5
 8018356:	e001      	b.n	801835c <getPrimaryAxisIndex+0x25c>
    }
    else
        return -1;
 8018358:	f04f 33ff 	mov.w	r3, #4294967295
}
 801835c:	4618      	mov	r0, r3
 801835e:	370c      	adds	r7, #12
 8018360:	46bd      	mov	sp, r7
 8018362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018366:	4770      	bx	lr

08018368 <performAcclerationCalibration>:

//
static void performAcclerationCalibration(Axis3i16 accADCSample)
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b0a2      	sub	sp, #136	; 0x88
 801836c:	af00      	add	r7, sp, #0
 801836e:	463b      	mov	r3, r7
 8018370:	e883 0003 	stmia.w	r3, {r0, r1}
    int positionIndex = getPrimaryAxisIndex(accADCSample);
 8018374:	463b      	mov	r3, r7
 8018376:	e893 0003 	ldmia.w	r3, {r0, r1}
 801837a:	f7ff fec1 	bl	8018100 <getPrimaryAxisIndex>
 801837e:	6738      	str	r0, [r7, #112]	; 0x70

    if (positionIndex < 0) 
 8018380:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018382:	2b00      	cmp	r3, #0
 8018384:	f2c0 81b8 	blt.w	80186f8 <performAcclerationCalibration+0x390>
	{
        return;
    }

    //
    if (positionIndex == 0 && isOnFirstAccelerationCalibrationCycle()) 
 8018388:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801838a:	2b00      	cmp	r3, #0
 801838c:	d141      	bne.n	8018412 <performAcclerationCalibration+0xaa>
 801838e:	f7ff fea5 	bl	80180dc <isOnFirstAccelerationCalibrationCycle>
 8018392:	4603      	mov	r3, r0
 8018394:	2b00      	cmp	r3, #0
 8018396:	d03c      	beq.n	8018412 <performAcclerationCalibration+0xaa>
	{
        for (int axis = 0; axis < 6; axis++) 
 8018398:	2300      	movs	r3, #0
 801839a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801839e:	e02b      	b.n	80183f8 <performAcclerationCalibration+0x90>
		{
            accCalibration.calibratedAxis[axis] = false;
 80183a0:	4ab8      	ldr	r2, [pc, #736]	; (8018684 <performAcclerationCalibration+0x31c>)
 80183a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80183a6:	4413      	add	r3, r2
 80183a8:	334c      	adds	r3, #76	; 0x4c
 80183aa:	2200      	movs	r2, #0
 80183ac:	701a      	strb	r2, [r3, #0]
            accCalibration.accSamples[axis][X] = 0;
 80183ae:	49b5      	ldr	r1, [pc, #724]	; (8018684 <performAcclerationCalibration+0x31c>)
 80183b0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80183b4:	4613      	mov	r3, r2
 80183b6:	005b      	lsls	r3, r3, #1
 80183b8:	4413      	add	r3, r2
 80183ba:	009b      	lsls	r3, r3, #2
 80183bc:	440b      	add	r3, r1
 80183be:	2200      	movs	r2, #0
 80183c0:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Y] = 0;
 80183c2:	49b0      	ldr	r1, [pc, #704]	; (8018684 <performAcclerationCalibration+0x31c>)
 80183c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80183c8:	4613      	mov	r3, r2
 80183ca:	005b      	lsls	r3, r3, #1
 80183cc:	4413      	add	r3, r2
 80183ce:	009b      	lsls	r3, r3, #2
 80183d0:	440b      	add	r3, r1
 80183d2:	3304      	adds	r3, #4
 80183d4:	2200      	movs	r2, #0
 80183d6:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Z] = 0;
 80183d8:	49aa      	ldr	r1, [pc, #680]	; (8018684 <performAcclerationCalibration+0x31c>)
 80183da:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80183de:	4613      	mov	r3, r2
 80183e0:	005b      	lsls	r3, r3, #1
 80183e2:	4413      	add	r3, r2
 80183e4:	009b      	lsls	r3, r3, #2
 80183e6:	440b      	add	r3, r1
 80183e8:	3308      	adds	r3, #8
 80183ea:	2200      	movs	r2, #0
 80183ec:	601a      	str	r2, [r3, #0]
        for (int axis = 0; axis < 6; axis++) 
 80183ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80183f2:	3301      	adds	r3, #1
 80183f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80183f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80183fc:	2b05      	cmp	r3, #5
 80183fe:	ddcf      	ble.n	80183a0 <performAcclerationCalibration+0x38>
        }
        accCalibration.calibratedAxisCount = 0;
 8018400:	4ba0      	ldr	r3, [pc, #640]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018402:	2200      	movs	r2, #0
 8018404:	649a      	str	r2, [r3, #72]	; 0x48
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 8018406:	4ba0      	ldr	r3, [pc, #640]	; (8018688 <performAcclerationCalibration+0x320>)
 8018408:	681b      	ldr	r3, [r3, #0]
 801840a:	f023 0302 	bic.w	r3, r3, #2
 801840e:	4a9e      	ldr	r2, [pc, #632]	; (8018688 <performAcclerationCalibration+0x320>)
 8018410:	6013      	str	r3, [r2, #0]
    }
	
	//
    if (!accCalibration.calibratedAxis[positionIndex]) 
 8018412:	4a9c      	ldr	r2, [pc, #624]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018414:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018416:	4413      	add	r3, r2
 8018418:	334c      	adds	r3, #76	; 0x4c
 801841a:	781b      	ldrb	r3, [r3, #0]
 801841c:	f083 0301 	eor.w	r3, r3, #1
 8018420:	b2db      	uxtb	r3, r3
 8018422:	2b00      	cmp	r3, #0
 8018424:	f000 8093 	beq.w	801854e <performAcclerationCalibration+0x1e6>
	{
        accCalibration.accSamples[positionIndex][X] += accADCSample.x;
 8018428:	4996      	ldr	r1, [pc, #600]	; (8018684 <performAcclerationCalibration+0x31c>)
 801842a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801842c:	4613      	mov	r3, r2
 801842e:	005b      	lsls	r3, r3, #1
 8018430:	4413      	add	r3, r2
 8018432:	009b      	lsls	r3, r3, #2
 8018434:	440b      	add	r3, r1
 8018436:	681b      	ldr	r3, [r3, #0]
 8018438:	f9b7 2000 	ldrsh.w	r2, [r7]
 801843c:	1899      	adds	r1, r3, r2
 801843e:	4891      	ldr	r0, [pc, #580]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018440:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018442:	4613      	mov	r3, r2
 8018444:	005b      	lsls	r3, r3, #1
 8018446:	4413      	add	r3, r2
 8018448:	009b      	lsls	r3, r3, #2
 801844a:	4403      	add	r3, r0
 801844c:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Y] += accADCSample.y;
 801844e:	498d      	ldr	r1, [pc, #564]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018450:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018452:	4613      	mov	r3, r2
 8018454:	005b      	lsls	r3, r3, #1
 8018456:	4413      	add	r3, r2
 8018458:	009b      	lsls	r3, r3, #2
 801845a:	440b      	add	r3, r1
 801845c:	3304      	adds	r3, #4
 801845e:	681b      	ldr	r3, [r3, #0]
 8018460:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8018464:	1899      	adds	r1, r3, r2
 8018466:	4887      	ldr	r0, [pc, #540]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018468:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801846a:	4613      	mov	r3, r2
 801846c:	005b      	lsls	r3, r3, #1
 801846e:	4413      	add	r3, r2
 8018470:	009b      	lsls	r3, r3, #2
 8018472:	4403      	add	r3, r0
 8018474:	3304      	adds	r3, #4
 8018476:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Z] += accADCSample.z;
 8018478:	4982      	ldr	r1, [pc, #520]	; (8018684 <performAcclerationCalibration+0x31c>)
 801847a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801847c:	4613      	mov	r3, r2
 801847e:	005b      	lsls	r3, r3, #1
 8018480:	4413      	add	r3, r2
 8018482:	009b      	lsls	r3, r3, #2
 8018484:	440b      	add	r3, r1
 8018486:	3308      	adds	r3, #8
 8018488:	681b      	ldr	r3, [r3, #0]
 801848a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 801848e:	1899      	adds	r1, r3, r2
 8018490:	487c      	ldr	r0, [pc, #496]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018492:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018494:	4613      	mov	r3, r2
 8018496:	005b      	lsls	r3, r3, #1
 8018498:	4413      	add	r3, r2
 801849a:	009b      	lsls	r3, r3, #2
 801849c:	4403      	add	r3, r0
 801849e:	3308      	adds	r3, #8
 80184a0:	6019      	str	r1, [r3, #0]

        if (isOnFinalAccelerationCalibrationCycle()) 
 80184a2:	f7ff fe09 	bl	80180b8 <isOnFinalAccelerationCalibrationCycle>
 80184a6:	4603      	mov	r3, r0
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d050      	beq.n	801854e <performAcclerationCalibration+0x1e6>
		{
            accCalibration.calibratedAxis[positionIndex] = true;
 80184ac:	4a75      	ldr	r2, [pc, #468]	; (8018684 <performAcclerationCalibration+0x31c>)
 80184ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80184b0:	4413      	add	r3, r2
 80184b2:	334c      	adds	r3, #76	; 0x4c
 80184b4:	2201      	movs	r2, #1
 80184b6:	701a      	strb	r2, [r3, #0]
			
			accCalibration.accSamples[positionIndex][X] = accCalibration.accSamples[positionIndex][X] / CALIBRATING_ACC_CYCLES;
 80184b8:	4972      	ldr	r1, [pc, #456]	; (8018684 <performAcclerationCalibration+0x31c>)
 80184ba:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184bc:	4613      	mov	r3, r2
 80184be:	005b      	lsls	r3, r3, #1
 80184c0:	4413      	add	r3, r2
 80184c2:	009b      	lsls	r3, r3, #2
 80184c4:	440b      	add	r3, r1
 80184c6:	681b      	ldr	r3, [r3, #0]
 80184c8:	4a70      	ldr	r2, [pc, #448]	; (801868c <performAcclerationCalibration+0x324>)
 80184ca:	fb82 1203 	smull	r1, r2, r2, r3
 80184ce:	11d2      	asrs	r2, r2, #7
 80184d0:	17db      	asrs	r3, r3, #31
 80184d2:	1ad1      	subs	r1, r2, r3
 80184d4:	486b      	ldr	r0, [pc, #428]	; (8018684 <performAcclerationCalibration+0x31c>)
 80184d6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184d8:	4613      	mov	r3, r2
 80184da:	005b      	lsls	r3, r3, #1
 80184dc:	4413      	add	r3, r2
 80184de:	009b      	lsls	r3, r3, #2
 80184e0:	4403      	add	r3, r0
 80184e2:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Y] = accCalibration.accSamples[positionIndex][Y] / CALIBRATING_ACC_CYCLES;
 80184e4:	4967      	ldr	r1, [pc, #412]	; (8018684 <performAcclerationCalibration+0x31c>)
 80184e6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184e8:	4613      	mov	r3, r2
 80184ea:	005b      	lsls	r3, r3, #1
 80184ec:	4413      	add	r3, r2
 80184ee:	009b      	lsls	r3, r3, #2
 80184f0:	440b      	add	r3, r1
 80184f2:	3304      	adds	r3, #4
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	4a65      	ldr	r2, [pc, #404]	; (801868c <performAcclerationCalibration+0x324>)
 80184f8:	fb82 1203 	smull	r1, r2, r2, r3
 80184fc:	11d2      	asrs	r2, r2, #7
 80184fe:	17db      	asrs	r3, r3, #31
 8018500:	1ad1      	subs	r1, r2, r3
 8018502:	4860      	ldr	r0, [pc, #384]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018504:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018506:	4613      	mov	r3, r2
 8018508:	005b      	lsls	r3, r3, #1
 801850a:	4413      	add	r3, r2
 801850c:	009b      	lsls	r3, r3, #2
 801850e:	4403      	add	r3, r0
 8018510:	3304      	adds	r3, #4
 8018512:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Z] = accCalibration.accSamples[positionIndex][Z] / CALIBRATING_ACC_CYCLES;
 8018514:	495b      	ldr	r1, [pc, #364]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018516:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018518:	4613      	mov	r3, r2
 801851a:	005b      	lsls	r3, r3, #1
 801851c:	4413      	add	r3, r2
 801851e:	009b      	lsls	r3, r3, #2
 8018520:	440b      	add	r3, r1
 8018522:	3308      	adds	r3, #8
 8018524:	681b      	ldr	r3, [r3, #0]
 8018526:	4a59      	ldr	r2, [pc, #356]	; (801868c <performAcclerationCalibration+0x324>)
 8018528:	fb82 1203 	smull	r1, r2, r2, r3
 801852c:	11d2      	asrs	r2, r2, #7
 801852e:	17db      	asrs	r3, r3, #31
 8018530:	1ad1      	subs	r1, r2, r3
 8018532:	4854      	ldr	r0, [pc, #336]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018534:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018536:	4613      	mov	r3, r2
 8018538:	005b      	lsls	r3, r3, #1
 801853a:	4413      	add	r3, r2
 801853c:	009b      	lsls	r3, r3, #2
 801853e:	4403      	add	r3, r0
 8018540:	3308      	adds	r3, #8
 8018542:	6019      	str	r1, [r3, #0]
			
            accCalibration.calibratedAxisCount++;
 8018544:	4b4f      	ldr	r3, [pc, #316]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018548:	3301      	adds	r3, #1
 801854a:	4a4e      	ldr	r2, [pc, #312]	; (8018684 <performAcclerationCalibration+0x31c>)
 801854c:	6493      	str	r3, [r2, #72]	; 0x48
            //beeperConfirmationBeeps(2);
        }
    }
	
	//
    if (accCalibration.calibratedAxisCount == 6) 
 801854e:	4b4d      	ldr	r3, [pc, #308]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018552:	2b06      	cmp	r3, #6
 8018554:	f040 80c7 	bne.w	80186e6 <performAcclerationCalibration+0x37e>
	{
		sensorCalibrationState_t calState;
        float accTmp[3];

        //
		sensorCalibrationResetState(&calState);
 8018558:	f107 0308 	add.w	r3, r7, #8
 801855c:	4618      	mov	r0, r3
 801855e:	f7f8 fb89 	bl	8010c74 <sensorCalibrationResetState>
		for (int axis = 0; axis < 6; axis++) 
 8018562:	2300      	movs	r3, #0
 8018564:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8018568:	e012      	b.n	8018590 <performAcclerationCalibration+0x228>
		{
			sensorCalibrationPushSampleForOffsetCalculation(&calState, accCalibration.accSamples[axis]);
 801856a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801856e:	4613      	mov	r3, r2
 8018570:	005b      	lsls	r3, r3, #1
 8018572:	4413      	add	r3, r2
 8018574:	009b      	lsls	r3, r3, #2
 8018576:	4a43      	ldr	r2, [pc, #268]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018578:	441a      	add	r2, r3
 801857a:	f107 0308 	add.w	r3, r7, #8
 801857e:	4611      	mov	r1, r2
 8018580:	4618      	mov	r0, r3
 8018582:	f7f8 fba6 	bl	8010cd2 <sensorCalibrationPushSampleForOffsetCalculation>
		for (int axis = 0; axis < 6; axis++) 
 8018586:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801858a:	3301      	adds	r3, #1
 801858c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8018590:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8018594:	2b05      	cmp	r3, #5
 8018596:	dde8      	ble.n	801856a <performAcclerationCalibration+0x202>
		}
        sensorCalibrationSolveForOffset(&calState, accTmp);
 8018598:	f107 0264 	add.w	r2, r7, #100	; 0x64
 801859c:	f107 0308 	add.w	r3, r7, #8
 80185a0:	4611      	mov	r1, r2
 80185a2:	4618      	mov	r0, r3
 80185a4:	f7f8 ff4e 	bl	8011444 <sensorCalibrationSolveForOffset>
        for (int axis = 0; axis < 3; axis++) 
 80185a8:	2300      	movs	r3, #0
 80185aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80185ac:	e017      	b.n	80185de <performAcclerationCalibration+0x276>
		{
            configParam.accBias.accZero[axis] = lrintf(accTmp[axis]);
 80185ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80185b0:	009b      	lsls	r3, r3, #2
 80185b2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80185b6:	4413      	add	r3, r2
 80185b8:	3b24      	subs	r3, #36	; 0x24
 80185ba:	edd3 7a00 	vldr	s15, [r3]
 80185be:	eeb0 0a67 	vmov.f32	s0, s15
 80185c2:	f004 f921 	bl	801c808 <lrintf>
 80185c6:	4603      	mov	r3, r0
 80185c8:	b219      	sxth	r1, r3
 80185ca:	4a31      	ldr	r2, [pc, #196]	; (8018690 <performAcclerationCalibration+0x328>)
 80185cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80185ce:	333c      	adds	r3, #60	; 0x3c
 80185d0:	005b      	lsls	r3, r3, #1
 80185d2:	4413      	add	r3, r2
 80185d4:	460a      	mov	r2, r1
 80185d6:	809a      	strh	r2, [r3, #4]
        for (int axis = 0; axis < 3; axis++) 
 80185d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80185da:	3301      	adds	r3, #1
 80185dc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80185de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80185e0:	2b02      	cmp	r3, #2
 80185e2:	dde4      	ble.n	80185ae <performAcclerationCalibration+0x246>
        }
		
        //
        sensorCalibrationResetState(&calState);
 80185e4:	f107 0308 	add.w	r3, r7, #8
 80185e8:	4618      	mov	r0, r3
 80185ea:	f7f8 fb43 	bl	8010c74 <sensorCalibrationResetState>
        for (int axis = 0; axis < 6; axis++) 
 80185ee:	2300      	movs	r3, #0
 80185f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80185f2:	e038      	b.n	8018666 <performAcclerationCalibration+0x2fe>
		{
			int32_t accSample[3];
			
            accSample[X] = accCalibration.accSamples[axis][X] - configParam.accBias.accZero[X];
 80185f4:	4923      	ldr	r1, [pc, #140]	; (8018684 <performAcclerationCalibration+0x31c>)
 80185f6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80185f8:	4613      	mov	r3, r2
 80185fa:	005b      	lsls	r3, r3, #1
 80185fc:	4413      	add	r3, r2
 80185fe:	009b      	lsls	r3, r3, #2
 8018600:	440b      	add	r3, r1
 8018602:	681b      	ldr	r3, [r3, #0]
 8018604:	4a22      	ldr	r2, [pc, #136]	; (8018690 <performAcclerationCalibration+0x328>)
 8018606:	f9b2 207c 	ldrsh.w	r2, [r2, #124]	; 0x7c
 801860a:	1a9b      	subs	r3, r3, r2
 801860c:	65bb      	str	r3, [r7, #88]	; 0x58
            accSample[Y] = accCalibration.accSamples[axis][Y] - configParam.accBias.accZero[Y];
 801860e:	491d      	ldr	r1, [pc, #116]	; (8018684 <performAcclerationCalibration+0x31c>)
 8018610:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8018612:	4613      	mov	r3, r2
 8018614:	005b      	lsls	r3, r3, #1
 8018616:	4413      	add	r3, r2
 8018618:	009b      	lsls	r3, r3, #2
 801861a:	440b      	add	r3, r1
 801861c:	3304      	adds	r3, #4
 801861e:	681b      	ldr	r3, [r3, #0]
 8018620:	4a1b      	ldr	r2, [pc, #108]	; (8018690 <performAcclerationCalibration+0x328>)
 8018622:	f9b2 207e 	ldrsh.w	r2, [r2, #126]	; 0x7e
 8018626:	1a9b      	subs	r3, r3, r2
 8018628:	65fb      	str	r3, [r7, #92]	; 0x5c
            accSample[Z] = accCalibration.accSamples[axis][Z] - configParam.accBias.accZero[Z];
 801862a:	4916      	ldr	r1, [pc, #88]	; (8018684 <performAcclerationCalibration+0x31c>)
 801862c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801862e:	4613      	mov	r3, r2
 8018630:	005b      	lsls	r3, r3, #1
 8018632:	4413      	add	r3, r2
 8018634:	009b      	lsls	r3, r3, #2
 8018636:	440b      	add	r3, r1
 8018638:	3308      	adds	r3, #8
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	4a14      	ldr	r2, [pc, #80]	; (8018690 <performAcclerationCalibration+0x328>)
 801863e:	f9b2 2080 	ldrsh.w	r2, [r2, #128]	; 0x80
 8018642:	1a9b      	subs	r3, r3, r2
 8018644:	663b      	str	r3, [r7, #96]	; 0x60

            sensorCalibrationPushSampleForScaleCalculation(&calState, axis / 2, accSample, ACC_1G_ADC);
 8018646:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8018648:	0fda      	lsrs	r2, r3, #31
 801864a:	4413      	add	r3, r2
 801864c:	105b      	asrs	r3, r3, #1
 801864e:	4619      	mov	r1, r3
 8018650:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8018654:	f107 0008 	add.w	r0, r7, #8
 8018658:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801865c:	f7f8 fcee 	bl	801103c <sensorCalibrationPushSampleForScaleCalculation>
        for (int axis = 0; axis < 6; axis++) 
 8018660:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8018662:	3301      	adds	r3, #1
 8018664:	67bb      	str	r3, [r7, #120]	; 0x78
 8018666:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8018668:	2b05      	cmp	r3, #5
 801866a:	ddc3      	ble.n	80185f4 <performAcclerationCalibration+0x28c>
        }
        sensorCalibrationSolveForScale(&calState, accTmp);
 801866c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8018670:	f107 0308 	add.w	r3, r7, #8
 8018674:	4611      	mov	r1, r2
 8018676:	4618      	mov	r0, r3
 8018678:	f7f8 ff11 	bl	801149e <sensorCalibrationSolveForScale>
        for (int axis = 0; axis < 3; axis++) 
 801867c:	2300      	movs	r3, #0
 801867e:	677b      	str	r3, [r7, #116]	; 0x74
 8018680:	e026      	b.n	80186d0 <performAcclerationCalibration+0x368>
 8018682:	bf00      	nop
 8018684:	200086c8 	.word	0x200086c8
 8018688:	20008658 	.word	0x20008658
 801868c:	51eb851f 	.word	0x51eb851f
 8018690:	2000b16c 	.word	0x2000b16c
 8018694:	45800000 	.word	0x45800000
		{
            configParam.accBias.accGain[axis] = lrintf(accTmp[axis] * 4096);
 8018698:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801869a:	009b      	lsls	r3, r3, #2
 801869c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80186a0:	4413      	add	r3, r2
 80186a2:	3b24      	subs	r3, #36	; 0x24
 80186a4:	edd3 7a00 	vldr	s15, [r3]
 80186a8:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8018694 <performAcclerationCalibration+0x32c>
 80186ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80186b0:	eeb0 0a67 	vmov.f32	s0, s15
 80186b4:	f004 f8a8 	bl	801c808 <lrintf>
 80186b8:	4603      	mov	r3, r0
 80186ba:	b219      	sxth	r1, r3
 80186bc:	4a10      	ldr	r2, [pc, #64]	; (8018700 <performAcclerationCalibration+0x398>)
 80186be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80186c0:	333c      	adds	r3, #60	; 0x3c
 80186c2:	005b      	lsls	r3, r3, #1
 80186c4:	4413      	add	r3, r2
 80186c6:	460a      	mov	r2, r1
 80186c8:	815a      	strh	r2, [r3, #10]
        for (int axis = 0; axis < 3; axis++) 
 80186ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80186cc:	3301      	adds	r3, #1
 80186ce:	677b      	str	r3, [r7, #116]	; 0x74
 80186d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80186d2:	2b02      	cmp	r3, #2
 80186d4:	dde0      	ble.n	8018698 <performAcclerationCalibration+0x330>
        }
		
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 80186d6:	4b0b      	ldr	r3, [pc, #44]	; (8018704 <performAcclerationCalibration+0x39c>)
 80186d8:	681b      	ldr	r3, [r3, #0]
 80186da:	f043 0302 	orr.w	r3, r3, #2
 80186de:	4a09      	ldr	r2, [pc, #36]	; (8018704 <performAcclerationCalibration+0x39c>)
 80186e0:	6013      	str	r3, [r2, #0]
		//
		saveConfigAndNotify();
 80186e2:	f7fa feb5 	bl	8013450 <saveConfigAndNotify>
    }

    accCalibration.cycleCount--;
 80186e6:	4b08      	ldr	r3, [pc, #32]	; (8018708 <performAcclerationCalibration+0x3a0>)
 80186e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80186ec:	3b01      	subs	r3, #1
 80186ee:	b29a      	uxth	r2, r3
 80186f0:	4b05      	ldr	r3, [pc, #20]	; (8018708 <performAcclerationCalibration+0x3a0>)
 80186f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 80186f6:	e000      	b.n	80186fa <performAcclerationCalibration+0x392>
        return;
 80186f8:	bf00      	nop
}
 80186fa:	3788      	adds	r7, #136	; 0x88
 80186fc:	46bd      	mov	sp, r7
 80186fe:	bd80      	pop	{r7, pc}
 8018700:	2000b16c 	.word	0x2000b16c
 8018704:	20008658 	.word	0x20008658
 8018708:	200086c8 	.word	0x200086c8

0801870c <accInit>:

bool accInit(float accUpdateRate)
{
 801870c:	b580      	push	{r7, lr}
 801870e:	b084      	sub	sp, #16
 8018710:	af00      	add	r7, sp, #0
 8018712:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 8018716:	f7fb fda9 	bl	801426c <mpu6000Init>
 801871a:	4603      	mov	r3, r0
 801871c:	f083 0301 	eor.w	r3, r3, #1
 8018720:	b2db      	uxtb	r3, r3
 8018722:	2b00      	cmp	r3, #0
 8018724:	d001      	beq.n	801872a <accInit+0x1e>
		return false;
 8018726:	2300      	movs	r3, #0
 8018728:	e049      	b.n	80187be <accInit+0xb2>
	
	//
	for (int axis = 0; axis < 3; axis++)
 801872a:	2300      	movs	r3, #0
 801872c:	60fb      	str	r3, [r7, #12]
 801872e:	e014      	b.n	801875a <accInit+0x4e>
	{
		biquadFilterInitLPF(&accFilterLPF[axis], accUpdateRate, ACCEL_LPF_CUTOFF_FREQ);
 8018730:	68fa      	ldr	r2, [r7, #12]
 8018732:	4613      	mov	r3, r2
 8018734:	00db      	lsls	r3, r3, #3
 8018736:	1a9b      	subs	r3, r3, r2
 8018738:	009b      	lsls	r3, r3, #2
 801873a:	4a23      	ldr	r2, [pc, #140]	; (80187c8 <accInit+0xbc>)
 801873c:	4413      	add	r3, r2
 801873e:	edd7 7a01 	vldr	s15, [r7, #4]
 8018742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018746:	ee17 2a90 	vmov	r2, s15
 801874a:	b291      	uxth	r1, r2
 801874c:	220f      	movs	r2, #15
 801874e:	4618      	mov	r0, r3
 8018750:	f7f7 fd10 	bl	8010174 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 8018754:	68fb      	ldr	r3, [r7, #12]
 8018756:	3301      	adds	r3, #1
 8018758:	60fb      	str	r3, [r7, #12]
 801875a:	68fb      	ldr	r3, [r7, #12]
 801875c:	2b02      	cmp	r3, #2
 801875e:	dde7      	ble.n	8018730 <accInit+0x24>
	}

	//
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8018760:	4b1a      	ldr	r3, [pc, #104]	; (80187cc <accInit+0xc0>)
 8018762:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8018766:	2b00      	cmp	r3, #0
 8018768:	d122      	bne.n	80187b0 <accInit+0xa4>
 801876a:	4b18      	ldr	r3, [pc, #96]	; (80187cc <accInit+0xc0>)
 801876c:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8018770:	2b00      	cmp	r3, #0
 8018772:	d11d      	bne.n	80187b0 <accInit+0xa4>
 8018774:	4b15      	ldr	r3, [pc, #84]	; (80187cc <accInit+0xc0>)
 8018776:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 801877a:	2b00      	cmp	r3, #0
 801877c:	d118      	bne.n	80187b0 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 801877e:	4b13      	ldr	r3, [pc, #76]	; (80187cc <accInit+0xc0>)
 8018780:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8018784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018788:	d112      	bne.n	80187b0 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 801878a:	4b10      	ldr	r3, [pc, #64]	; (80187cc <accInit+0xc0>)
 801878c:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
 8018790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018794:	d10c      	bne.n	80187b0 <accInit+0xa4>
 8018796:	4b0d      	ldr	r3, [pc, #52]	; (80187cc <accInit+0xc0>)
 8018798:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 801879c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80187a0:	d106      	bne.n	80187b0 <accInit+0xa4>
	{
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 80187a2:	4b0b      	ldr	r3, [pc, #44]	; (80187d0 <accInit+0xc4>)
 80187a4:	681b      	ldr	r3, [r3, #0]
 80187a6:	f023 0302 	bic.w	r3, r3, #2
 80187aa:	4a09      	ldr	r2, [pc, #36]	; (80187d0 <accInit+0xc4>)
 80187ac:	6013      	str	r3, [r2, #0]
 80187ae:	e005      	b.n	80187bc <accInit+0xb0>
	}
	else
	{
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 80187b0:	4b07      	ldr	r3, [pc, #28]	; (80187d0 <accInit+0xc4>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	f043 0302 	orr.w	r3, r3, #2
 80187b8:	4a05      	ldr	r2, [pc, #20]	; (80187d0 <accInit+0xc4>)
 80187ba:	6013      	str	r3, [r2, #0]
	}
	
	return true;
 80187bc:	2301      	movs	r3, #1
}
 80187be:	4618      	mov	r0, r3
 80187c0:	3710      	adds	r7, #16
 80187c2:	46bd      	mov	sp, r7
 80187c4:	bd80      	pop	{r7, pc}
 80187c6:	bf00      	nop
 80187c8:	2000b860 	.word	0x2000b860
 80187cc:	2000b16c 	.word	0x2000b16c
 80187d0:	20008658 	.word	0x20008658

080187d4 <accUpdate>:

void accUpdate(Axis3f *acc)
{
 80187d4:	b580      	push	{r7, lr}
 80187d6:	b084      	sub	sp, #16
 80187d8:	af00      	add	r7, sp, #0
 80187da:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000AccRead(&accADCRaw))
 80187dc:	485e      	ldr	r0, [pc, #376]	; (8018958 <accUpdate+0x184>)
 80187de:	f7fb fe1f 	bl	8014420 <mpu6000AccRead>
 80187e2:	4603      	mov	r3, r0
 80187e4:	f083 0301 	eor.w	r3, r3, #1
 80187e8:	b2db      	uxtb	r3, r3
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	f040 80af 	bne.w	801894e <accUpdate+0x17a>
	{
		return;
	}
	
	//
	applySensorAlignment(accADCRaw.axis, accADCRaw.axis, ACCEL_ALIGN);
 80187f0:	2204      	movs	r2, #4
 80187f2:	4959      	ldr	r1, [pc, #356]	; (8018958 <accUpdate+0x184>)
 80187f4:	4858      	ldr	r0, [pc, #352]	; (8018958 <accUpdate+0x184>)
 80187f6:	f000 fe05 	bl	8019404 <applySensorAlignment>
	
	//
	if (!accIsCalibrationComplete()) 
 80187fa:	f7ff fc4b 	bl	8018094 <accIsCalibrationComplete>
 80187fe:	4603      	mov	r3, r0
 8018800:	f083 0301 	eor.w	r3, r3, #1
 8018804:	b2db      	uxtb	r3, r3
 8018806:	2b00      	cmp	r3, #0
 8018808:	d00c      	beq.n	8018824 <accUpdate+0x50>
	{
		performAcclerationCalibration(accADCRaw);
 801880a:	4b53      	ldr	r3, [pc, #332]	; (8018958 <accUpdate+0x184>)
 801880c:	681a      	ldr	r2, [r3, #0]
 801880e:	2100      	movs	r1, #0
 8018810:	4611      	mov	r1, r2
 8018812:	889a      	ldrh	r2, [r3, #4]
 8018814:	2300      	movs	r3, #0
 8018816:	f362 030f 	bfi	r3, r2, #0, #16
 801881a:	4608      	mov	r0, r1
 801881c:	4619      	mov	r1, r3
 801881e:	f7ff fda3 	bl	8018368 <performAcclerationCalibration>
		return;
 8018822:	e095      	b.n	8018950 <accUpdate+0x17c>
	}
	
	//accADC
	accADC.x = (accADCRaw.x - configParam.accBias.accZero[X]) * configParam.accBias.accGain[X] / 4096;
 8018824:	4b4c      	ldr	r3, [pc, #304]	; (8018958 <accUpdate+0x184>)
 8018826:	f9b3 3000 	ldrsh.w	r3, [r3]
 801882a:	461a      	mov	r2, r3
 801882c:	4b4b      	ldr	r3, [pc, #300]	; (801895c <accUpdate+0x188>)
 801882e:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8018832:	1ad3      	subs	r3, r2, r3
 8018834:	4a49      	ldr	r2, [pc, #292]	; (801895c <accUpdate+0x188>)
 8018836:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 801883a:	fb02 f303 	mul.w	r3, r2, r3
 801883e:	2b00      	cmp	r3, #0
 8018840:	da01      	bge.n	8018846 <accUpdate+0x72>
 8018842:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8018846:	131b      	asrs	r3, r3, #12
 8018848:	b21a      	sxth	r2, r3
 801884a:	4b45      	ldr	r3, [pc, #276]	; (8018960 <accUpdate+0x18c>)
 801884c:	801a      	strh	r2, [r3, #0]
	accADC.y = (accADCRaw.y - configParam.accBias.accZero[Y]) * configParam.accBias.accGain[X] / 4096;
 801884e:	4b42      	ldr	r3, [pc, #264]	; (8018958 <accUpdate+0x184>)
 8018850:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018854:	461a      	mov	r2, r3
 8018856:	4b41      	ldr	r3, [pc, #260]	; (801895c <accUpdate+0x188>)
 8018858:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 801885c:	1ad3      	subs	r3, r2, r3
 801885e:	4a3f      	ldr	r2, [pc, #252]	; (801895c <accUpdate+0x188>)
 8018860:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 8018864:	fb02 f303 	mul.w	r3, r2, r3
 8018868:	2b00      	cmp	r3, #0
 801886a:	da01      	bge.n	8018870 <accUpdate+0x9c>
 801886c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8018870:	131b      	asrs	r3, r3, #12
 8018872:	b21a      	sxth	r2, r3
 8018874:	4b3a      	ldr	r3, [pc, #232]	; (8018960 <accUpdate+0x18c>)
 8018876:	805a      	strh	r2, [r3, #2]
	accADC.z = (accADCRaw.z - configParam.accBias.accZero[Z]) * configParam.accBias.accGain[X] / 4096;
 8018878:	4b37      	ldr	r3, [pc, #220]	; (8018958 <accUpdate+0x184>)
 801887a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801887e:	461a      	mov	r2, r3
 8018880:	4b36      	ldr	r3, [pc, #216]	; (801895c <accUpdate+0x188>)
 8018882:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8018886:	1ad3      	subs	r3, r2, r3
 8018888:	4a34      	ldr	r2, [pc, #208]	; (801895c <accUpdate+0x188>)
 801888a:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 801888e:	fb02 f303 	mul.w	r3, r2, r3
 8018892:	2b00      	cmp	r3, #0
 8018894:	da01      	bge.n	801889a <accUpdate+0xc6>
 8018896:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 801889a:	131b      	asrs	r3, r3, #12
 801889c:	b21a      	sxth	r2, r3
 801889e:	4b30      	ldr	r3, [pc, #192]	; (8018960 <accUpdate+0x18c>)
 80188a0:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(accADC.axis);
 80188a2:	482f      	ldr	r0, [pc, #188]	; (8018960 <accUpdate+0x18c>)
 80188a4:	f000 fd0a 	bl	80192bc <applyBoardAlignment>
	
	// g (9.8m/s^2)
	accf.x = (float)accADC.x / ACC_1G_ADC;
 80188a8:	4b2d      	ldr	r3, [pc, #180]	; (8018960 <accUpdate+0x18c>)
 80188aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80188ae:	ee07 3a90 	vmov	s15, r3
 80188b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80188b6:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8018964 <accUpdate+0x190>
 80188ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80188be:	4b2a      	ldr	r3, [pc, #168]	; (8018968 <accUpdate+0x194>)
 80188c0:	edc3 7a00 	vstr	s15, [r3]
	accf.y = (float)accADC.y / ACC_1G_ADC;
 80188c4:	4b26      	ldr	r3, [pc, #152]	; (8018960 <accUpdate+0x18c>)
 80188c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80188ca:	ee07 3a90 	vmov	s15, r3
 80188ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80188d2:	eddf 6a24 	vldr	s13, [pc, #144]	; 8018964 <accUpdate+0x190>
 80188d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80188da:	4b23      	ldr	r3, [pc, #140]	; (8018968 <accUpdate+0x194>)
 80188dc:	edc3 7a01 	vstr	s15, [r3, #4]
	accf.z = (float)accADC.z / ACC_1G_ADC;
 80188e0:	4b1f      	ldr	r3, [pc, #124]	; (8018960 <accUpdate+0x18c>)
 80188e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80188e6:	ee07 3a90 	vmov	s15, r3
 80188ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80188ee:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8018964 <accUpdate+0x190>
 80188f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80188f6:	4b1c      	ldr	r3, [pc, #112]	; (8018968 <accUpdate+0x194>)
 80188f8:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 80188fc:	2300      	movs	r3, #0
 80188fe:	60fb      	str	r3, [r7, #12]
 8018900:	e01c      	b.n	801893c <accUpdate+0x168>
	{
		accf.axis[axis] = biquadFilterApply(&accFilterLPF[axis], accf.axis[axis]);
 8018902:	68fa      	ldr	r2, [r7, #12]
 8018904:	4613      	mov	r3, r2
 8018906:	00db      	lsls	r3, r3, #3
 8018908:	1a9b      	subs	r3, r3, r2
 801890a:	009b      	lsls	r3, r3, #2
 801890c:	4a17      	ldr	r2, [pc, #92]	; (801896c <accUpdate+0x198>)
 801890e:	441a      	add	r2, r3
 8018910:	4915      	ldr	r1, [pc, #84]	; (8018968 <accUpdate+0x194>)
 8018912:	68fb      	ldr	r3, [r7, #12]
 8018914:	009b      	lsls	r3, r3, #2
 8018916:	440b      	add	r3, r1
 8018918:	edd3 7a00 	vldr	s15, [r3]
 801891c:	eeb0 0a67 	vmov.f32	s0, s15
 8018920:	4610      	mov	r0, r2
 8018922:	f7f7 fd1d 	bl	8010360 <biquadFilterApply>
 8018926:	eef0 7a40 	vmov.f32	s15, s0
 801892a:	4a0f      	ldr	r2, [pc, #60]	; (8018968 <accUpdate+0x194>)
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	009b      	lsls	r3, r3, #2
 8018930:	4413      	add	r3, r2
 8018932:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 8018936:	68fb      	ldr	r3, [r7, #12]
 8018938:	3301      	adds	r3, #1
 801893a:	60fb      	str	r3, [r7, #12]
 801893c:	68fb      	ldr	r3, [r7, #12]
 801893e:	2b02      	cmp	r3, #2
 8018940:	dddf      	ble.n	8018902 <accUpdate+0x12e>
	}
	
	*acc = accf;
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	4a08      	ldr	r2, [pc, #32]	; (8018968 <accUpdate+0x194>)
 8018946:	ca07      	ldmia	r2, {r0, r1, r2}
 8018948:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801894c:	e000      	b.n	8018950 <accUpdate+0x17c>
		return;
 801894e:	bf00      	nop
}
 8018950:	3710      	adds	r7, #16
 8018952:	46bd      	mov	sp, r7
 8018954:	bd80      	pop	{r7, pc}
 8018956:	bf00      	nop
 8018958:	2000b858 	.word	0x2000b858
 801895c:	2000b16c 	.word	0x2000b16c
 8018960:	2000b844 	.word	0x2000b844
 8018964:	45800000 	.word	0x45800000
 8018968:	2000b84c 	.word	0x2000b84c
 801896c:	2000b860 	.word	0x2000b860

08018970 <baroInit>:
float baroAltitude = 0;
static float baroGroundAltitude = 0;
static float baroGroundPressure = 101325.0f; // 101325 pascal, 1 standard atmosphere

bool baroInit(void)
{
 8018970:	b580      	push	{r7, lr}
 8018972:	af00      	add	r7, sp, #0
	return bmp280Init();
 8018974:	f7fa fe5c 	bl	8013630 <bmp280Init>
 8018978:	4603      	mov	r3, r0
}
 801897a:	4618      	mov	r0, r3
 801897c:	bd80      	pop	{r7, pc}
	...

08018980 <baroIsCalibrationComplete>:

bool baroIsCalibrationComplete(void)
{
 8018980:	b480      	push	{r7}
 8018982:	af00      	add	r7, sp, #0
    return baroCalibrationFinished;
 8018984:	4b03      	ldr	r3, [pc, #12]	; (8018994 <baroIsCalibrationComplete+0x14>)
 8018986:	781b      	ldrb	r3, [r3, #0]
}
 8018988:	4618      	mov	r0, r3
 801898a:	46bd      	mov	sp, r7
 801898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018990:	4770      	bx	lr
 8018992:	bf00      	nop
 8018994:	20008720 	.word	0x20008720

08018998 <pressureToAltitude>:
	baroCalibrationFinished = false;
}

//
static float pressureToAltitude(const float pressure)
{
 8018998:	b580      	push	{r7, lr}
 801899a:	b082      	sub	sp, #8
 801899c:	af00      	add	r7, sp, #0
 801899e:	ed87 0a01 	vstr	s0, [r7, #4]
    return (1.0f - powf(pressure / 101325.0f, 0.190295f)) * 4433000.0f;
 80189a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80189a6:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80189d8 <pressureToAltitude+0x40>
 80189aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80189ae:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80189dc <pressureToAltitude+0x44>
 80189b2:	eeb0 0a47 	vmov.f32	s0, s14
 80189b6:	f003 ffa9 	bl	801c90c <powf>
 80189ba:	eef0 7a40 	vmov.f32	s15, s0
 80189be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80189c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80189c6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80189e0 <pressureToAltitude+0x48>
 80189ca:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80189ce:	eeb0 0a67 	vmov.f32	s0, s15
 80189d2:	3708      	adds	r7, #8
 80189d4:	46bd      	mov	sp, r7
 80189d6:	bd80      	pop	{r7, pc}
 80189d8:	47c5e680 	.word	0x47c5e680
 80189dc:	3e42dcb1 	.word	0x3e42dcb1
 80189e0:	4a8748d0 	.word	0x4a8748d0

080189e4 <performBaroCalibrationCycle>:

//1
static void performBaroCalibrationCycle(float baroPressureSamp)
{
 80189e4:	b580      	push	{r7, lr}
 80189e6:	b084      	sub	sp, #16
 80189e8:	af00      	add	r7, sp, #0
 80189ea:	ed87 0a01 	vstr	s0, [r7, #4]
	//
    const float baroGroundPressureError = baroPressureSamp - baroGroundPressure;
 80189ee:	4b29      	ldr	r3, [pc, #164]	; (8018a94 <performBaroCalibrationCycle+0xb0>)
 80189f0:	edd3 7a00 	vldr	s15, [r3]
 80189f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80189f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80189fc:	edc7 7a03 	vstr	s15, [r7, #12]
    baroGroundPressure += baroGroundPressureError * 0.15f;
 8018a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8018a04:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8018a98 <performBaroCalibrationCycle+0xb4>
 8018a08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8018a0c:	4b21      	ldr	r3, [pc, #132]	; (8018a94 <performBaroCalibrationCycle+0xb0>)
 8018a0e:	edd3 7a00 	vldr	s15, [r3]
 8018a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8018a16:	4b1f      	ldr	r3, [pc, #124]	; (8018a94 <performBaroCalibrationCycle+0xb0>)
 8018a18:	edc3 7a00 	vstr	s15, [r3]

    if (ABS(baroGroundPressureError) < (baroGroundPressure * 0.00005f))  // 0.005% calibration error (should give c. 10cm calibration error)
 8018a1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8018a20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8018a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a28:	d504      	bpl.n	8018a34 <performBaroCalibrationCycle+0x50>
 8018a2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8018a2e:	eef1 7a67 	vneg.f32	s15, s15
 8018a32:	e001      	b.n	8018a38 <performBaroCalibrationCycle+0x54>
 8018a34:	edd7 7a03 	vldr	s15, [r7, #12]
 8018a38:	4b16      	ldr	r3, [pc, #88]	; (8018a94 <performBaroCalibrationCycle+0xb0>)
 8018a3a:	ed93 7a00 	vldr	s14, [r3]
 8018a3e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8018a9c <performBaroCalibrationCycle+0xb8>
 8018a42:	ee27 7a26 	vmul.f32	s14, s14, s13
 8018a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a4e:	d517      	bpl.n	8018a80 <performBaroCalibrationCycle+0x9c>
	{   
        if ((getSysTickCnt() - baroCalibrationTimeout) > 250) 
 8018a50:	f7e9 fd58 	bl	8002504 <getSysTickCnt>
 8018a54:	4602      	mov	r2, r0
 8018a56:	4b12      	ldr	r3, [pc, #72]	; (8018aa0 <performBaroCalibrationCycle+0xbc>)
 8018a58:	681b      	ldr	r3, [r3, #0]
 8018a5a:	1ad3      	subs	r3, r2, r3
 8018a5c:	2bfa      	cmp	r3, #250	; 0xfa
 8018a5e:	d914      	bls.n	8018a8a <performBaroCalibrationCycle+0xa6>
		{
            baroGroundAltitude = pressureToAltitude(baroGroundPressure);
 8018a60:	4b0c      	ldr	r3, [pc, #48]	; (8018a94 <performBaroCalibrationCycle+0xb0>)
 8018a62:	edd3 7a00 	vldr	s15, [r3]
 8018a66:	eeb0 0a67 	vmov.f32	s0, s15
 8018a6a:	f7ff ff95 	bl	8018998 <pressureToAltitude>
 8018a6e:	eef0 7a40 	vmov.f32	s15, s0
 8018a72:	4b0c      	ldr	r3, [pc, #48]	; (8018aa4 <performBaroCalibrationCycle+0xc0>)
 8018a74:	edc3 7a00 	vstr	s15, [r3]
            baroCalibrationFinished = true;
 8018a78:	4b0b      	ldr	r3, [pc, #44]	; (8018aa8 <performBaroCalibrationCycle+0xc4>)
 8018a7a:	2201      	movs	r2, #1
 8018a7c:	701a      	strb	r2, [r3, #0]
    }
    else 
	{
        baroCalibrationTimeout = getSysTickCnt();
    }
}
 8018a7e:	e004      	b.n	8018a8a <performBaroCalibrationCycle+0xa6>
        baroCalibrationTimeout = getSysTickCnt();
 8018a80:	f7e9 fd40 	bl	8002504 <getSysTickCnt>
 8018a84:	4603      	mov	r3, r0
 8018a86:	4a06      	ldr	r2, [pc, #24]	; (8018aa0 <performBaroCalibrationCycle+0xbc>)
 8018a88:	6013      	str	r3, [r2, #0]
}
 8018a8a:	bf00      	nop
 8018a8c:	3710      	adds	r7, #16
 8018a8e:	46bd      	mov	sp, r7
 8018a90:	bd80      	pop	{r7, pc}
 8018a92:	bf00      	nop
 8018a94:	20000178 	.word	0x20000178
 8018a98:	3e19999a 	.word	0x3e19999a
 8018a9c:	3851b717 	.word	0x3851b717
 8018aa0:	2000871c 	.word	0x2000871c
 8018aa4:	20008728 	.word	0x20008728
 8018aa8:	20008720 	.word	0x20008720

08018aac <applyBarometerMedianFilter>:
So set glitch threshold at 1000 - this represents an altitude change of approximately 100m.
*/
#define PRESSURE_DELTA_GLITCH_THRESHOLD 1000

static int32_t applyBarometerMedianFilter(int32_t newPressureReading)
{
 8018aac:	b580      	push	{r7, lr}
 8018aae:	b086      	sub	sp, #24
 8018ab0:	af00      	add	r7, sp, #0
 8018ab2:	6078      	str	r0, [r7, #4]
    static int32_t barometerFilterSamples[PRESSURE_SAMPLES_MEDIAN];
    static int currentFilterSampleIndex = 0;
    static bool medianFilterReady = false;

    int nextSampleIndex = currentFilterSampleIndex + 1;
 8018ab4:	4b2d      	ldr	r3, [pc, #180]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018ab6:	681b      	ldr	r3, [r3, #0]
 8018ab8:	3301      	adds	r3, #1
 8018aba:	617b      	str	r3, [r7, #20]
    if (nextSampleIndex == PRESSURE_SAMPLES_MEDIAN) 
 8018abc:	697b      	ldr	r3, [r7, #20]
 8018abe:	2b03      	cmp	r3, #3
 8018ac0:	d104      	bne.n	8018acc <applyBarometerMedianFilter+0x20>
	{
        nextSampleIndex = 0;
 8018ac2:	2300      	movs	r3, #0
 8018ac4:	617b      	str	r3, [r7, #20]
        medianFilterReady = true;
 8018ac6:	4b2a      	ldr	r3, [pc, #168]	; (8018b70 <applyBarometerMedianFilter+0xc4>)
 8018ac8:	2201      	movs	r2, #1
 8018aca:	701a      	strb	r2, [r3, #0]
    }
    int previousSampleIndex = currentFilterSampleIndex - 1;
 8018acc:	4b27      	ldr	r3, [pc, #156]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018ace:	681b      	ldr	r3, [r3, #0]
 8018ad0:	3b01      	subs	r3, #1
 8018ad2:	613b      	str	r3, [r7, #16]
    if (previousSampleIndex < 0) 
 8018ad4:	693b      	ldr	r3, [r7, #16]
 8018ad6:	2b00      	cmp	r3, #0
 8018ad8:	da01      	bge.n	8018ade <applyBarometerMedianFilter+0x32>
	{
        previousSampleIndex = PRESSURE_SAMPLES_MEDIAN - 1;
 8018ada:	2302      	movs	r3, #2
 8018adc:	613b      	str	r3, [r7, #16]
    }
    const int previousPressureReading = barometerFilterSamples[previousSampleIndex];
 8018ade:	4a25      	ldr	r2, [pc, #148]	; (8018b74 <applyBarometerMedianFilter+0xc8>)
 8018ae0:	693b      	ldr	r3, [r7, #16]
 8018ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018ae6:	60fb      	str	r3, [r7, #12]

    if (medianFilterReady) 
 8018ae8:	4b21      	ldr	r3, [pc, #132]	; (8018b70 <applyBarometerMedianFilter+0xc4>)
 8018aea:	781b      	ldrb	r3, [r3, #0]
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d02f      	beq.n	8018b50 <applyBarometerMedianFilter+0xa4>
	{
        if (ABS(previousPressureReading - newPressureReading) < PRESSURE_DELTA_GLITCH_THRESHOLD) 
 8018af0:	68fa      	ldr	r2, [r7, #12]
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	1ad3      	subs	r3, r2, r3
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	da0b      	bge.n	8018b12 <applyBarometerMedianFilter+0x66>
 8018afa:	68fb      	ldr	r3, [r7, #12]
 8018afc:	425a      	negs	r2, r3
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	1ad3      	subs	r3, r2, r3
 8018b02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8018b06:	4293      	cmp	r3, r2
 8018b08:	bfd4      	ite	le
 8018b0a:	2301      	movle	r3, #1
 8018b0c:	2300      	movgt	r3, #0
 8018b0e:	b2db      	uxtb	r3, r3
 8018b10:	e009      	b.n	8018b26 <applyBarometerMedianFilter+0x7a>
 8018b12:	68fa      	ldr	r2, [r7, #12]
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	1ad3      	subs	r3, r2, r3
 8018b18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8018b1c:	4293      	cmp	r3, r2
 8018b1e:	bfd4      	ite	le
 8018b20:	2301      	movle	r3, #1
 8018b22:	2300      	movgt	r3, #0
 8018b24:	b2db      	uxtb	r3, r3
 8018b26:	2b00      	cmp	r3, #0
 8018b28:	d00d      	beq.n	8018b46 <applyBarometerMedianFilter+0x9a>
		{
            barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 8018b2a:	4b10      	ldr	r3, [pc, #64]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018b2c:	681b      	ldr	r3, [r3, #0]
 8018b2e:	4911      	ldr	r1, [pc, #68]	; (8018b74 <applyBarometerMedianFilter+0xc8>)
 8018b30:	687a      	ldr	r2, [r7, #4]
 8018b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            currentFilterSampleIndex = nextSampleIndex;
 8018b36:	4a0d      	ldr	r2, [pc, #52]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018b38:	697b      	ldr	r3, [r7, #20]
 8018b3a:	6013      	str	r3, [r2, #0]
            return quickMedianFilter3(barometerFilterSamples);
 8018b3c:	480d      	ldr	r0, [pc, #52]	; (8018b74 <applyBarometerMedianFilter+0xc8>)
 8018b3e:	f7f8 f86b 	bl	8010c18 <quickMedianFilter3>
 8018b42:	4603      	mov	r3, r0
 8018b44:	e00e      	b.n	8018b64 <applyBarometerMedianFilter+0xb8>
        } 
		else
		{
            // glitch threshold exceeded, so just return previous reading and don't add the glitched reading to the filter array
            return barometerFilterSamples[previousSampleIndex];
 8018b46:	4a0b      	ldr	r2, [pc, #44]	; (8018b74 <applyBarometerMedianFilter+0xc8>)
 8018b48:	693b      	ldr	r3, [r7, #16]
 8018b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b4e:	e009      	b.n	8018b64 <applyBarometerMedianFilter+0xb8>
        }
    } 
	else 
	{
        barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 8018b50:	4b06      	ldr	r3, [pc, #24]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	4907      	ldr	r1, [pc, #28]	; (8018b74 <applyBarometerMedianFilter+0xc8>)
 8018b56:	687a      	ldr	r2, [r7, #4]
 8018b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        currentFilterSampleIndex = nextSampleIndex;
 8018b5c:	4a03      	ldr	r2, [pc, #12]	; (8018b6c <applyBarometerMedianFilter+0xc0>)
 8018b5e:	697b      	ldr	r3, [r7, #20]
 8018b60:	6013      	str	r3, [r2, #0]
        return newPressureReading;
 8018b62:	687b      	ldr	r3, [r7, #4]
    }
}
 8018b64:	4618      	mov	r0, r3
 8018b66:	3718      	adds	r7, #24
 8018b68:	46bd      	mov	sp, r7
 8018b6a:	bd80      	pop	{r7, pc}
 8018b6c:	2000872c 	.word	0x2000872c
 8018b70:	20008730 	.word	0x20008730
 8018b74:	20008734 	.word	0x20008734

08018b78 <baroUpdate>:


void baroUpdate(baro_t *baro)
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b082      	sub	sp, #8
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
	//bmp280GetData(&baroPressure, &baroTemperature);
	bmp280GetDat();
 8018b80:	f7fb f80a 	bl	8013b98 <bmp280GetDat>
	//
	baroPressure = applyBarometerMedianFilter(baroPressure * 10) / 10.0f;
 8018b84:	4b26      	ldr	r3, [pc, #152]	; (8018c20 <baroUpdate+0xa8>)
 8018b86:	edd3 7a00 	vldr	s15, [r3]
 8018b8a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8018b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018b96:	ee17 0a90 	vmov	r0, s15
 8018b9a:	f7ff ff87 	bl	8018aac <applyBarometerMedianFilter>
 8018b9e:	ee07 0a90 	vmov	s15, r0
 8018ba2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018ba6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8018baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018bae:	4b1c      	ldr	r3, [pc, #112]	; (8018c20 <baroUpdate+0xa8>)
 8018bb0:	edc3 7a00 	vstr	s15, [r3]

	baro->pressure = baroPressure;
 8018bb4:	4b1a      	ldr	r3, [pc, #104]	; (8018c20 <baroUpdate+0xa8>)
 8018bb6:	681a      	ldr	r2, [r3, #0]
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	605a      	str	r2, [r3, #4]
	baro->temperature = baroTemperature;
 8018bbc:	4b19      	ldr	r3, [pc, #100]	; (8018c24 <baroUpdate+0xac>)
 8018bbe:	681a      	ldr	r2, [r3, #0]
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	609a      	str	r2, [r3, #8]
	if (!baroIsCalibrationComplete())
 8018bc4:	f7ff fedc 	bl	8018980 <baroIsCalibrationComplete>
 8018bc8:	4603      	mov	r3, r0
 8018bca:	f083 0301 	eor.w	r3, r3, #1
 8018bce:	b2db      	uxtb	r3, r3
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	d00b      	beq.n	8018bec <baroUpdate+0x74>
	{
		performBaroCalibrationCycle(baroPressure);
 8018bd4:	4b12      	ldr	r3, [pc, #72]	; (8018c20 <baroUpdate+0xa8>)
 8018bd6:	edd3 7a00 	vldr	s15, [r3]
 8018bda:	eeb0 0a67 	vmov.f32	s0, s15
 8018bde:	f7ff ff01 	bl	80189e4 <performBaroCalibrationCycle>
		baro->asl = 0.0f;
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	f04f 0200 	mov.w	r2, #0
 8018be8:	60da      	str	r2, [r3, #12]
 8018bea:	e010      	b.n	8018c0e <baroUpdate+0x96>
	}
	else
	{
		//
        baro->asl = pressureToAltitude(baroPressure) - baroGroundAltitude;
 8018bec:	4b0c      	ldr	r3, [pc, #48]	; (8018c20 <baroUpdate+0xa8>)
 8018bee:	edd3 7a00 	vldr	s15, [r3]
 8018bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8018bf6:	f7ff fecf 	bl	8018998 <pressureToAltitude>
 8018bfa:	eeb0 7a40 	vmov.f32	s14, s0
 8018bfe:	4b0a      	ldr	r3, [pc, #40]	; (8018c28 <baroUpdate+0xb0>)
 8018c00:	edd3 7a00 	vldr	s15, [r3]
 8018c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	baroAltitude = baro->asl;
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	68db      	ldr	r3, [r3, #12]
 8018c12:	4a06      	ldr	r2, [pc, #24]	; (8018c2c <baroUpdate+0xb4>)
 8018c14:	6013      	str	r3, [r2, #0]
}
 8018c16:	bf00      	nop
 8018c18:	3708      	adds	r7, #8
 8018c1a:	46bd      	mov	sp, r7
 8018c1c:	bd80      	pop	{r7, pc}
 8018c1e:	bf00      	nop
 8018c20:	2000b214 	.word	0x2000b214
 8018c24:	2000b208 	.word	0x2000b208
 8018c28:	20008728 	.word	0x20008728
 8018c2c:	20008724 	.word	0x20008724

08018c30 <compassIsHealthy>:
static uint32_t calStartTime = 0;
static Axis3i16 magPrev;
static sensorCalibrationState_t calState;

bool compassIsHealthy(void)
{
 8018c30:	b480      	push	{r7}
 8018c32:	af00      	add	r7, sp, #0
    return (magADC.x != 0) || (magADC.y != 0) || (magADC.z != 0);
 8018c34:	4b0c      	ldr	r3, [pc, #48]	; (8018c68 <compassIsHealthy+0x38>)
 8018c36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d109      	bne.n	8018c52 <compassIsHealthy+0x22>
 8018c3e:	4b0a      	ldr	r3, [pc, #40]	; (8018c68 <compassIsHealthy+0x38>)
 8018c40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d104      	bne.n	8018c52 <compassIsHealthy+0x22>
 8018c48:	4b07      	ldr	r3, [pc, #28]	; (8018c68 <compassIsHealthy+0x38>)
 8018c4a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d001      	beq.n	8018c56 <compassIsHealthy+0x26>
 8018c52:	2301      	movs	r3, #1
 8018c54:	e000      	b.n	8018c58 <compassIsHealthy+0x28>
 8018c56:	2300      	movs	r3, #0
 8018c58:	f003 0301 	and.w	r3, r3, #1
 8018c5c:	b2db      	uxtb	r3, r3
}
 8018c5e:	4618      	mov	r0, r3
 8018c60:	46bd      	mov	sp, r7
 8018c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c66:	4770      	bx	lr
 8018c68:	2000b8bc 	.word	0x2000b8bc

08018c6c <compassSetCalibrationStart>:
{
    return magUpdatedAtLeastOnce;
}

void compassSetCalibrationStart(void)
{
 8018c6c:	b580      	push	{r7, lr}
 8018c6e:	af00      	add	r7, sp, #0
	if (isInit)
 8018c70:	4b0c      	ldr	r3, [pc, #48]	; (8018ca4 <compassSetCalibrationStart+0x38>)
 8018c72:	781b      	ldrb	r3, [r3, #0]
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d013      	beq.n	8018ca0 <compassSetCalibrationStart+0x34>
	{
		calStartTime = getSysTickCnt();
 8018c78:	f7e9 fc44 	bl	8002504 <getSysTickCnt>
 8018c7c:	4603      	mov	r3, r0
 8018c7e:	4a0a      	ldr	r2, [pc, #40]	; (8018ca8 <compassSetCalibrationStart+0x3c>)
 8018c80:	6013      	str	r3, [r2, #0]

		magPrev.x = 0;
 8018c82:	4b0a      	ldr	r3, [pc, #40]	; (8018cac <compassSetCalibrationStart+0x40>)
 8018c84:	2200      	movs	r2, #0
 8018c86:	801a      	strh	r2, [r3, #0]
		magPrev.y = 0;
 8018c88:	4b08      	ldr	r3, [pc, #32]	; (8018cac <compassSetCalibrationStart+0x40>)
 8018c8a:	2200      	movs	r2, #0
 8018c8c:	805a      	strh	r2, [r3, #2]
		magPrev.z = 0;
 8018c8e:	4b07      	ldr	r3, [pc, #28]	; (8018cac <compassSetCalibrationStart+0x40>)
 8018c90:	2200      	movs	r2, #0
 8018c92:	809a      	strh	r2, [r3, #4]

		beeper(BEEPER_ACTION_SUCCESS);
 8018c94:	200c      	movs	r0, #12
 8018c96:	f7fa fc4f 	bl	8013538 <beeper>
		sensorCalibrationResetState(&calState);
 8018c9a:	4805      	ldr	r0, [pc, #20]	; (8018cb0 <compassSetCalibrationStart+0x44>)
 8018c9c:	f7f7 ffea 	bl	8010c74 <sensorCalibrationResetState>
	}
}
 8018ca0:	bf00      	nop
 8018ca2:	bd80      	pop	{r7, pc}
 8018ca4:	20008740 	.word	0x20008740
 8018ca8:	20008744 	.word	0x20008744
 8018cac:	20008748 	.word	0x20008748
 8018cb0:	20008750 	.word	0x20008750

08018cb4 <gyroSetCalibrationCycles>:
Axis3f gyrof;			///s

biquadFilter_t gyroFilterLPF[XYZ_AXIS_COUNT];//

void gyroSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8018cb4:	b480      	push	{r7}
 8018cb6:	b083      	sub	sp, #12
 8018cb8:	af00      	add	r7, sp, #0
 8018cba:	4603      	mov	r3, r0
 8018cbc:	80fb      	strh	r3, [r7, #6]
    gyroCalibration.cycleCount = calibrationCyclesRequired;
 8018cbe:	4a05      	ldr	r2, [pc, #20]	; (8018cd4 <gyroSetCalibrationCycles+0x20>)
 8018cc0:	88fb      	ldrh	r3, [r7, #6]
 8018cc2:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
}
 8018cc6:	bf00      	nop
 8018cc8:	370c      	adds	r7, #12
 8018cca:	46bd      	mov	sp, r7
 8018ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cd0:	4770      	bx	lr
 8018cd2:	bf00      	nop
 8018cd4:	2000017c 	.word	0x2000017c

08018cd8 <gyroIsCalibrationComplete>:

bool gyroIsCalibrationComplete(void)
{
 8018cd8:	b480      	push	{r7}
 8018cda:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 0;
 8018cdc:	4b06      	ldr	r3, [pc, #24]	; (8018cf8 <gyroIsCalibrationComplete+0x20>)
 8018cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	bf0c      	ite	eq
 8018ce6:	2301      	moveq	r3, #1
 8018ce8:	2300      	movne	r3, #0
 8018cea:	b2db      	uxtb	r3, r3
}
 8018cec:	4618      	mov	r0, r3
 8018cee:	46bd      	mov	sp, r7
 8018cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cf4:	4770      	bx	lr
 8018cf6:	bf00      	nop
 8018cf8:	2000017c 	.word	0x2000017c

08018cfc <isOnFinalGyroCalibrationCycle>:

static bool isOnFinalGyroCalibrationCycle(void)
{
 8018cfc:	b480      	push	{r7}
 8018cfe:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 1;
 8018d00:	4b06      	ldr	r3, [pc, #24]	; (8018d1c <isOnFinalGyroCalibrationCycle+0x20>)
 8018d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018d06:	2b01      	cmp	r3, #1
 8018d08:	bf0c      	ite	eq
 8018d0a:	2301      	moveq	r3, #1
 8018d0c:	2300      	movne	r3, #0
 8018d0e:	b2db      	uxtb	r3, r3
}
 8018d10:	4618      	mov	r0, r3
 8018d12:	46bd      	mov	sp, r7
 8018d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d18:	4770      	bx	lr
 8018d1a:	bf00      	nop
 8018d1c:	2000017c 	.word	0x2000017c

08018d20 <isOnFirstGyroCalibrationCycle>:

static bool isOnFirstGyroCalibrationCycle(void)
{
 8018d20:	b480      	push	{r7}
 8018d22:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == CALIBRATING_GYRO_CYCLES;
 8018d24:	4b06      	ldr	r3, [pc, #24]	; (8018d40 <isOnFirstGyroCalibrationCycle+0x20>)
 8018d26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018d2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8018d2e:	bf0c      	ite	eq
 8018d30:	2301      	moveq	r3, #1
 8018d32:	2300      	movne	r3, #0
 8018d34:	b2db      	uxtb	r3, r3
}
 8018d36:	4618      	mov	r0, r3
 8018d38:	46bd      	mov	sp, r7
 8018d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d3e:	4770      	bx	lr
 8018d40:	2000017c 	.word	0x2000017c

08018d44 <performGyroCalibration>:

void performGyroCalibration(Axis3i16 gyroADCSample)
{
 8018d44:	b580      	push	{r7, lr}
 8018d46:	b084      	sub	sp, #16
 8018d48:	af00      	add	r7, sp, #0
 8018d4a:	463b      	mov	r3, r7
 8018d4c:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int axis = 0; axis < 3; axis++) 
 8018d50:	2300      	movs	r3, #0
 8018d52:	60fb      	str	r3, [r7, #12]
 8018d54:	e084      	b.n	8018e60 <performGyroCalibration+0x11c>
	{
        //
        if (isOnFirstGyroCalibrationCycle()) 
 8018d56:	f7ff ffe3 	bl	8018d20 <isOnFirstGyroCalibrationCycle>
 8018d5a:	4603      	mov	r3, r0
 8018d5c:	2b00      	cmp	r3, #0
 8018d5e:	d010      	beq.n	8018d82 <performGyroCalibration+0x3e>
		{
            gyroCalibration.gyroSum.axis[axis] = 0;
 8018d60:	4a47      	ldr	r2, [pc, #284]	; (8018e80 <performGyroCalibration+0x13c>)
 8018d62:	68fb      	ldr	r3, [r7, #12]
 8018d64:	2100      	movs	r1, #0
 8018d66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            devClear(&gyroCalibration.var[axis]);
 8018d6a:	68fa      	ldr	r2, [r7, #12]
 8018d6c:	4613      	mov	r3, r2
 8018d6e:	009b      	lsls	r3, r3, #2
 8018d70:	4413      	add	r3, r2
 8018d72:	009b      	lsls	r3, r3, #2
 8018d74:	3310      	adds	r3, #16
 8018d76:	4a42      	ldr	r2, [pc, #264]	; (8018e80 <performGyroCalibration+0x13c>)
 8018d78:	4413      	add	r3, r2
 8018d7a:	3304      	adds	r3, #4
 8018d7c:	4618      	mov	r0, r3
 8018d7e:	f7f7 fd9e 	bl	80108be <devClear>
        }

        //
        gyroCalibration.gyroSum.axis[axis] += gyroADCSample.axis[axis];
 8018d82:	4a3f      	ldr	r2, [pc, #252]	; (8018e80 <performGyroCalibration+0x13c>)
 8018d84:	68fb      	ldr	r3, [r7, #12]
 8018d86:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8018d8a:	68fb      	ldr	r3, [r7, #12]
 8018d8c:	005b      	lsls	r3, r3, #1
 8018d8e:	f107 0110 	add.w	r1, r7, #16
 8018d92:	440b      	add	r3, r1
 8018d94:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8018d98:	441a      	add	r2, r3
 8018d9a:	4939      	ldr	r1, [pc, #228]	; (8018e80 <performGyroCalibration+0x13c>)
 8018d9c:	68fb      	ldr	r3, [r7, #12]
 8018d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        devPush(&gyroCalibration.var[axis], gyroADCSample.axis[axis]);
 8018da2:	68fa      	ldr	r2, [r7, #12]
 8018da4:	4613      	mov	r3, r2
 8018da6:	009b      	lsls	r3, r3, #2
 8018da8:	4413      	add	r3, r2
 8018daa:	009b      	lsls	r3, r3, #2
 8018dac:	3310      	adds	r3, #16
 8018dae:	4a34      	ldr	r2, [pc, #208]	; (8018e80 <performGyroCalibration+0x13c>)
 8018db0:	4413      	add	r3, r2
 8018db2:	1d1a      	adds	r2, r3, #4
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	005b      	lsls	r3, r3, #1
 8018db8:	f107 0110 	add.w	r1, r7, #16
 8018dbc:	440b      	add	r3, r1
 8018dbe:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8018dc2:	ee07 3a90 	vmov	s15, r3
 8018dc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018dca:	eeb0 0a67 	vmov.f32	s0, s15
 8018dce:	4610      	mov	r0, r2
 8018dd0:	f7f7 fd82 	bl	80108d8 <devPush>

        // 
        gyroCalibration.gyroZero.axis[axis] = 0;
 8018dd4:	4a2a      	ldr	r2, [pc, #168]	; (8018e80 <performGyroCalibration+0x13c>)
 8018dd6:	68fb      	ldr	r3, [r7, #12]
 8018dd8:	3304      	adds	r3, #4
 8018dda:	005b      	lsls	r3, r3, #1
 8018ddc:	4413      	add	r3, r2
 8018dde:	2200      	movs	r2, #0
 8018de0:	809a      	strh	r2, [r3, #4]

        if (isOnFinalGyroCalibrationCycle()) 
 8018de2:	f7ff ff8b 	bl	8018cfc <isOnFinalGyroCalibrationCycle>
 8018de6:	4603      	mov	r3, r0
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d036      	beq.n	8018e5a <performGyroCalibration+0x116>
		{
            const float stddev = devStandardDeviation(&gyroCalibration.var[axis]);
 8018dec:	68fa      	ldr	r2, [r7, #12]
 8018dee:	4613      	mov	r3, r2
 8018df0:	009b      	lsls	r3, r3, #2
 8018df2:	4413      	add	r3, r2
 8018df4:	009b      	lsls	r3, r3, #2
 8018df6:	3310      	adds	r3, #16
 8018df8:	4a21      	ldr	r2, [pc, #132]	; (8018e80 <performGyroCalibration+0x13c>)
 8018dfa:	4413      	add	r3, r2
 8018dfc:	3304      	adds	r3, #4
 8018dfe:	4618      	mov	r0, r3
 8018e00:	f7f7 fde4 	bl	80109cc <devStandardDeviation>
 8018e04:	ed87 0a02 	vstr	s0, [r7, #8]
			
            //
			//
            if ((stddev > GYRO_CALIBRATION_THRESHOLD) || (stddev == 0)) 
 8018e08:	edd7 7a02 	vldr	s15, [r7, #8]
 8018e0c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8018e10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018e18:	dc06      	bgt.n	8018e28 <performGyroCalibration+0xe4>
 8018e1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8018e1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8018e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018e26:	d104      	bne.n	8018e32 <performGyroCalibration+0xee>
			{
                gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8018e28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8018e2c:	f7ff ff42 	bl	8018cb4 <gyroSetCalibrationCycles>
                return;
 8018e30:	e022      	b.n	8018e78 <performGyroCalibration+0x134>
            }
			
            //
            gyroCalibration.gyroZero.axis[axis] = (gyroCalibration.gyroSum.axis[axis] + (CALIBRATING_GYRO_CYCLES / 2)) / CALIBRATING_GYRO_CYCLES;
 8018e32:	4a13      	ldr	r2, [pc, #76]	; (8018e80 <performGyroCalibration+0x13c>)
 8018e34:	68fb      	ldr	r3, [r7, #12]
 8018e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018e3a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8018e3e:	4a11      	ldr	r2, [pc, #68]	; (8018e84 <performGyroCalibration+0x140>)
 8018e40:	fb82 1203 	smull	r1, r2, r2, r3
 8018e44:	1192      	asrs	r2, r2, #6
 8018e46:	17db      	asrs	r3, r3, #31
 8018e48:	1ad3      	subs	r3, r2, r3
 8018e4a:	b219      	sxth	r1, r3
 8018e4c:	4a0c      	ldr	r2, [pc, #48]	; (8018e80 <performGyroCalibration+0x13c>)
 8018e4e:	68fb      	ldr	r3, [r7, #12]
 8018e50:	3304      	adds	r3, #4
 8018e52:	005b      	lsls	r3, r3, #1
 8018e54:	4413      	add	r3, r2
 8018e56:	460a      	mov	r2, r1
 8018e58:	809a      	strh	r2, [r3, #4]
    for (int axis = 0; axis < 3; axis++) 
 8018e5a:	68fb      	ldr	r3, [r7, #12]
 8018e5c:	3301      	adds	r3, #1
 8018e5e:	60fb      	str	r3, [r7, #12]
 8018e60:	68fb      	ldr	r3, [r7, #12]
 8018e62:	2b02      	cmp	r3, #2
 8018e64:	f77f af77 	ble.w	8018d56 <performGyroCalibration+0x12>
        }
    }
	
    gyroCalibration.cycleCount--;
 8018e68:	4b05      	ldr	r3, [pc, #20]	; (8018e80 <performGyroCalibration+0x13c>)
 8018e6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018e6e:	3b01      	subs	r3, #1
 8018e70:	b29a      	uxth	r2, r3
 8018e72:	4b03      	ldr	r3, [pc, #12]	; (8018e80 <performGyroCalibration+0x13c>)
 8018e74:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8018e78:	3710      	adds	r7, #16
 8018e7a:	46bd      	mov	sp, r7
 8018e7c:	bd80      	pop	{r7, pc}
 8018e7e:	bf00      	nop
 8018e80:	2000017c 	.word	0x2000017c
 8018e84:	10624dd3 	.word	0x10624dd3

08018e88 <gyroInit>:

bool gyroInit(float gyroUpdateRate)
{
 8018e88:	b580      	push	{r7, lr}
 8018e8a:	b084      	sub	sp, #16
 8018e8c:	af00      	add	r7, sp, #0
 8018e8e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 8018e92:	f7fb f9eb 	bl	801426c <mpu6000Init>
 8018e96:	4603      	mov	r3, r0
 8018e98:	f083 0301 	eor.w	r3, r3, #1
 8018e9c:	b2db      	uxtb	r3, r3
 8018e9e:	2b00      	cmp	r3, #0
 8018ea0:	d001      	beq.n	8018ea6 <gyroInit+0x1e>
		return false;
 8018ea2:	2300      	movs	r3, #0
 8018ea4:	e01f      	b.n	8018ee6 <gyroInit+0x5e>
	
	//
	gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8018ea6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8018eaa:	f7ff ff03 	bl	8018cb4 <gyroSetCalibrationCycles>
	
	//
	for (int axis = 0; axis < 3; axis++)
 8018eae:	2300      	movs	r3, #0
 8018eb0:	60fb      	str	r3, [r7, #12]
 8018eb2:	e014      	b.n	8018ede <gyroInit+0x56>
	{
		biquadFilterInitLPF(&gyroFilterLPF[axis], gyroUpdateRate, GYRO_LPF_CUTOFF_FREQ);
 8018eb4:	68fa      	ldr	r2, [r7, #12]
 8018eb6:	4613      	mov	r3, r2
 8018eb8:	00db      	lsls	r3, r3, #3
 8018eba:	1a9b      	subs	r3, r3, r2
 8018ebc:	009b      	lsls	r3, r3, #2
 8018ebe:	4a0c      	ldr	r2, [pc, #48]	; (8018ef0 <gyroInit+0x68>)
 8018ec0:	4413      	add	r3, r2
 8018ec2:	edd7 7a01 	vldr	s15, [r7, #4]
 8018ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018eca:	ee17 2a90 	vmov	r2, s15
 8018ece:	b291      	uxth	r1, r2
 8018ed0:	2250      	movs	r2, #80	; 0x50
 8018ed2:	4618      	mov	r0, r3
 8018ed4:	f7f7 f94e 	bl	8010174 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 8018ed8:	68fb      	ldr	r3, [r7, #12]
 8018eda:	3301      	adds	r3, #1
 8018edc:	60fb      	str	r3, [r7, #12]
 8018ede:	68fb      	ldr	r3, [r7, #12]
 8018ee0:	2b02      	cmp	r3, #2
 8018ee2:	dde7      	ble.n	8018eb4 <gyroInit+0x2c>
	}
	return true;
 8018ee4:	2301      	movs	r3, #1
}
 8018ee6:	4618      	mov	r0, r3
 8018ee8:	3710      	adds	r7, #16
 8018eea:	46bd      	mov	sp, r7
 8018eec:	bd80      	pop	{r7, pc}
 8018eee:	bf00      	nop
 8018ef0:	2000b8d8 	.word	0x2000b8d8

08018ef4 <gyroUpdate>:


void gyroUpdate(Axis3f *gyro)
{
 8018ef4:	b580      	push	{r7, lr}
 8018ef6:	b084      	sub	sp, #16
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000GyroRead(&gyroADCRaw))
 8018efc:	485a      	ldr	r0, [pc, #360]	; (8019068 <gyroUpdate+0x174>)
 8018efe:	f7fb fa53 	bl	80143a8 <mpu6000GyroRead>
 8018f02:	4603      	mov	r3, r0
 8018f04:	f083 0301 	eor.w	r3, r3, #1
 8018f08:	b2db      	uxtb	r3, r3
 8018f0a:	2b00      	cmp	r3, #0
 8018f0c:	f040 80a8 	bne.w	8019060 <gyroUpdate+0x16c>
	{
		return;
	}
	
	//
	applySensorAlignment(gyroADCRaw.axis, gyroADCRaw.axis, GYRO_ALIGN);
 8018f10:	2204      	movs	r2, #4
 8018f12:	4955      	ldr	r1, [pc, #340]	; (8019068 <gyroUpdate+0x174>)
 8018f14:	4854      	ldr	r0, [pc, #336]	; (8019068 <gyroUpdate+0x174>)
 8018f16:	f000 fa75 	bl	8019404 <applySensorAlignment>
	
	//
	if (!gyroIsCalibrationComplete()) 
 8018f1a:	f7ff fedd 	bl	8018cd8 <gyroIsCalibrationComplete>
 8018f1e:	4603      	mov	r3, r0
 8018f20:	f083 0301 	eor.w	r3, r3, #1
 8018f24:	b2db      	uxtb	r3, r3
 8018f26:	2b00      	cmp	r3, #0
 8018f28:	d01d      	beq.n	8018f66 <gyroUpdate+0x72>
	{
		performGyroCalibration(gyroADCRaw);
 8018f2a:	4b4f      	ldr	r3, [pc, #316]	; (8019068 <gyroUpdate+0x174>)
 8018f2c:	681a      	ldr	r2, [r3, #0]
 8018f2e:	2100      	movs	r1, #0
 8018f30:	4611      	mov	r1, r2
 8018f32:	889a      	ldrh	r2, [r3, #4]
 8018f34:	2300      	movs	r3, #0
 8018f36:	f362 030f 	bfi	r3, r2, #0, #16
 8018f3a:	4608      	mov	r0, r1
 8018f3c:	4619      	mov	r1, r3
 8018f3e:	f7ff ff01 	bl	8018d44 <performGyroCalibration>
		gyrof.x = 0.0f;
 8018f42:	4b4a      	ldr	r3, [pc, #296]	; (801906c <gyroUpdate+0x178>)
 8018f44:	f04f 0200 	mov.w	r2, #0
 8018f48:	601a      	str	r2, [r3, #0]
		gyrof.y = 0.0f;
 8018f4a:	4b48      	ldr	r3, [pc, #288]	; (801906c <gyroUpdate+0x178>)
 8018f4c:	f04f 0200 	mov.w	r2, #0
 8018f50:	605a      	str	r2, [r3, #4]
		gyrof.z = 0.0f;
 8018f52:	4b46      	ldr	r3, [pc, #280]	; (801906c <gyroUpdate+0x178>)
 8018f54:	f04f 0200 	mov.w	r2, #0
 8018f58:	609a      	str	r2, [r3, #8]
		*gyro = gyrof;
 8018f5a:	687b      	ldr	r3, [r7, #4]
 8018f5c:	4a43      	ldr	r2, [pc, #268]	; (801906c <gyroUpdate+0x178>)
 8018f5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8018f60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		return;
 8018f64:	e07d      	b.n	8019062 <gyroUpdate+0x16e>
	}

	//gyroADC
	gyroADC.x = gyroADCRaw.x - gyroCalibration.gyroZero.x;
 8018f66:	4b40      	ldr	r3, [pc, #256]	; (8019068 <gyroUpdate+0x174>)
 8018f68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018f6c:	b29a      	uxth	r2, r3
 8018f6e:	4b40      	ldr	r3, [pc, #256]	; (8019070 <gyroUpdate+0x17c>)
 8018f70:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8018f74:	b29b      	uxth	r3, r3
 8018f76:	1ad3      	subs	r3, r2, r3
 8018f78:	b29b      	uxth	r3, r3
 8018f7a:	b21a      	sxth	r2, r3
 8018f7c:	4b3d      	ldr	r3, [pc, #244]	; (8019074 <gyroUpdate+0x180>)
 8018f7e:	801a      	strh	r2, [r3, #0]
	gyroADC.y = gyroADCRaw.y - gyroCalibration.gyroZero.y;
 8018f80:	4b39      	ldr	r3, [pc, #228]	; (8019068 <gyroUpdate+0x174>)
 8018f82:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018f86:	b29a      	uxth	r2, r3
 8018f88:	4b39      	ldr	r3, [pc, #228]	; (8019070 <gyroUpdate+0x17c>)
 8018f8a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8018f8e:	b29b      	uxth	r3, r3
 8018f90:	1ad3      	subs	r3, r2, r3
 8018f92:	b29b      	uxth	r3, r3
 8018f94:	b21a      	sxth	r2, r3
 8018f96:	4b37      	ldr	r3, [pc, #220]	; (8019074 <gyroUpdate+0x180>)
 8018f98:	805a      	strh	r2, [r3, #2]
	gyroADC.z = gyroADCRaw.z - gyroCalibration.gyroZero.z;
 8018f9a:	4b33      	ldr	r3, [pc, #204]	; (8019068 <gyroUpdate+0x174>)
 8018f9c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018fa0:	b29a      	uxth	r2, r3
 8018fa2:	4b33      	ldr	r3, [pc, #204]	; (8019070 <gyroUpdate+0x17c>)
 8018fa4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8018fa8:	b29b      	uxth	r3, r3
 8018faa:	1ad3      	subs	r3, r2, r3
 8018fac:	b29b      	uxth	r3, r3
 8018fae:	b21a      	sxth	r2, r3
 8018fb0:	4b30      	ldr	r3, [pc, #192]	; (8019074 <gyroUpdate+0x180>)
 8018fb2:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(gyroADC.axis);
 8018fb4:	482f      	ldr	r0, [pc, #188]	; (8019074 <gyroUpdate+0x180>)
 8018fb6:	f000 f981 	bl	80192bc <applyBoardAlignment>
	
	// /s 
	gyrof.x = (float)gyroADC.x / GYRO_SCALE;
 8018fba:	4b2e      	ldr	r3, [pc, #184]	; (8019074 <gyroUpdate+0x180>)
 8018fbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018fc0:	ee07 3a90 	vmov	s15, r3
 8018fc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018fc8:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8019078 <gyroUpdate+0x184>
 8018fcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018fd0:	4b26      	ldr	r3, [pc, #152]	; (801906c <gyroUpdate+0x178>)
 8018fd2:	edc3 7a00 	vstr	s15, [r3]
	gyrof.y = (float)gyroADC.y / GYRO_SCALE;
 8018fd6:	4b27      	ldr	r3, [pc, #156]	; (8019074 <gyroUpdate+0x180>)
 8018fd8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018fdc:	ee07 3a90 	vmov	s15, r3
 8018fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018fe4:	eddf 6a24 	vldr	s13, [pc, #144]	; 8019078 <gyroUpdate+0x184>
 8018fe8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018fec:	4b1f      	ldr	r3, [pc, #124]	; (801906c <gyroUpdate+0x178>)
 8018fee:	edc3 7a01 	vstr	s15, [r3, #4]
	gyrof.z = (float)gyroADC.z / GYRO_SCALE;
 8018ff2:	4b20      	ldr	r3, [pc, #128]	; (8019074 <gyroUpdate+0x180>)
 8018ff4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018ff8:	ee07 3a90 	vmov	s15, r3
 8018ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019000:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8019078 <gyroUpdate+0x184>
 8019004:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019008:	4b18      	ldr	r3, [pc, #96]	; (801906c <gyroUpdate+0x178>)
 801900a:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 801900e:	2300      	movs	r3, #0
 8019010:	60fb      	str	r3, [r7, #12]
 8019012:	e01c      	b.n	801904e <gyroUpdate+0x15a>
	{
		gyrof.axis[axis] = biquadFilterApply(&gyroFilterLPF[axis], gyrof.axis[axis]);
 8019014:	68fa      	ldr	r2, [r7, #12]
 8019016:	4613      	mov	r3, r2
 8019018:	00db      	lsls	r3, r3, #3
 801901a:	1a9b      	subs	r3, r3, r2
 801901c:	009b      	lsls	r3, r3, #2
 801901e:	4a17      	ldr	r2, [pc, #92]	; (801907c <gyroUpdate+0x188>)
 8019020:	441a      	add	r2, r3
 8019022:	4912      	ldr	r1, [pc, #72]	; (801906c <gyroUpdate+0x178>)
 8019024:	68fb      	ldr	r3, [r7, #12]
 8019026:	009b      	lsls	r3, r3, #2
 8019028:	440b      	add	r3, r1
 801902a:	edd3 7a00 	vldr	s15, [r3]
 801902e:	eeb0 0a67 	vmov.f32	s0, s15
 8019032:	4610      	mov	r0, r2
 8019034:	f7f7 f994 	bl	8010360 <biquadFilterApply>
 8019038:	eef0 7a40 	vmov.f32	s15, s0
 801903c:	4a0b      	ldr	r2, [pc, #44]	; (801906c <gyroUpdate+0x178>)
 801903e:	68fb      	ldr	r3, [r7, #12]
 8019040:	009b      	lsls	r3, r3, #2
 8019042:	4413      	add	r3, r2
 8019044:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 8019048:	68fb      	ldr	r3, [r7, #12]
 801904a:	3301      	adds	r3, #1
 801904c:	60fb      	str	r3, [r7, #12]
 801904e:	68fb      	ldr	r3, [r7, #12]
 8019050:	2b02      	cmp	r3, #2
 8019052:	dddf      	ble.n	8019014 <gyroUpdate+0x120>
	}
	
	*gyro = gyrof;
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	4a05      	ldr	r2, [pc, #20]	; (801906c <gyroUpdate+0x178>)
 8019058:	ca07      	ldmia	r2, {r0, r1, r2}
 801905a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801905e:	e000      	b.n	8019062 <gyroUpdate+0x16e>
		return;
 8019060:	bf00      	nop
}
 8019062:	3710      	adds	r7, #16
 8019064:	46bd      	mov	sp, r7
 8019066:	bd80      	pop	{r7, pc}
 8019068:	2000b92c 	.word	0x2000b92c
 801906c:	2000b8c4 	.word	0x2000b8c4
 8019070:	2000017c 	.word	0x2000017c
 8019074:	2000b8d0 	.word	0x2000b8d0
 8019078:	41833333 	.word	0x41833333
 801907c:	2000b8d8 	.word	0x2000b8d8

08019080 <isBoardAlignmentStandard>:
static bool standardBoardAlignment = true;     
static float boardRotation[3][3];//


static bool isBoardAlignmentStandard(const boardAlignment_t *boardAlignment)
{
 8019080:	b480      	push	{r7}
 8019082:	b083      	sub	sp, #12
 8019084:	af00      	add	r7, sp, #0
 8019086:	6078      	str	r0, [r7, #4]
    return !boardAlignment->rollDeciDegrees && !boardAlignment->pitchDeciDegrees && !boardAlignment->yawDeciDegrees;
 8019088:	687b      	ldr	r3, [r7, #4]
 801908a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801908e:	2b00      	cmp	r3, #0
 8019090:	d10b      	bne.n	80190aa <isBoardAlignmentStandard+0x2a>
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8019098:	2b00      	cmp	r3, #0
 801909a:	d106      	bne.n	80190aa <isBoardAlignmentStandard+0x2a>
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80190a2:	2b00      	cmp	r3, #0
 80190a4:	d101      	bne.n	80190aa <isBoardAlignmentStandard+0x2a>
 80190a6:	2301      	movs	r3, #1
 80190a8:	e000      	b.n	80190ac <isBoardAlignmentStandard+0x2c>
 80190aa:	2300      	movs	r3, #0
 80190ac:	f003 0301 	and.w	r3, r3, #1
 80190b0:	b2db      	uxtb	r3, r3
}
 80190b2:	4618      	mov	r0, r3
 80190b4:	370c      	adds	r7, #12
 80190b6:	46bd      	mov	sp, r7
 80190b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190bc:	4770      	bx	lr
	...

080190c0 <initBoardAlignment>:

void initBoardAlignment(void)
{
 80190c0:	b580      	push	{r7, lr}
 80190c2:	b084      	sub	sp, #16
 80190c4:	af00      	add	r7, sp, #0
	if (isBoardAlignmentStandard(&configParam.boardAlign)) 
 80190c6:	4824      	ldr	r0, [pc, #144]	; (8019158 <initBoardAlignment+0x98>)
 80190c8:	f7ff ffda 	bl	8019080 <isBoardAlignmentStandard>
 80190cc:	4603      	mov	r3, r0
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d003      	beq.n	80190da <initBoardAlignment+0x1a>
	{
		standardBoardAlignment = true;
 80190d2:	4b22      	ldr	r3, [pc, #136]	; (801915c <initBoardAlignment+0x9c>)
 80190d4:	2201      	movs	r2, #1
 80190d6:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );

		buildRotationMatrix(&rotationAngles, boardRotation);
	}
}
 80190d8:	e03a      	b.n	8019150 <initBoardAlignment+0x90>
		standardBoardAlignment = false;
 80190da:	4b20      	ldr	r3, [pc, #128]	; (801915c <initBoardAlignment+0x9c>)
 80190dc:	2200      	movs	r2, #0
 80190de:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.roll  = DECIDEGREES_TO_RADIANS(configParam.boardAlign.rollDeciDegrees );
 80190e0:	4b1f      	ldr	r3, [pc, #124]	; (8019160 <initBoardAlignment+0xa0>)
 80190e2:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 80190e6:	ee07 3a90 	vmov	s15, r3
 80190ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80190ee:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80190f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80190f6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8019164 <initBoardAlignment+0xa4>
 80190fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80190fe:	edc7 7a01 	vstr	s15, [r7, #4]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
 8019102:	4b17      	ldr	r3, [pc, #92]	; (8019160 <initBoardAlignment+0xa0>)
 8019104:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8019108:	ee07 3a90 	vmov	s15, r3
 801910c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019110:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8019114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019118:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8019164 <initBoardAlignment+0xa4>
 801911c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019120:	edc7 7a02 	vstr	s15, [r7, #8]
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );
 8019124:	4b0e      	ldr	r3, [pc, #56]	; (8019160 <initBoardAlignment+0xa0>)
 8019126:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 801912a:	ee07 3a90 	vmov	s15, r3
 801912e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019132:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8019136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801913a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8019164 <initBoardAlignment+0xa4>
 801913e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019142:	edc7 7a03 	vstr	s15, [r7, #12]
		buildRotationMatrix(&rotationAngles, boardRotation);
 8019146:	1d3b      	adds	r3, r7, #4
 8019148:	4907      	ldr	r1, [pc, #28]	; (8019168 <initBoardAlignment+0xa8>)
 801914a:	4618      	mov	r0, r3
 801914c:	f7f7 fca0 	bl	8010a90 <buildRotationMatrix>
}
 8019150:	bf00      	nop
 8019152:	3710      	adds	r7, #16
 8019154:	46bd      	mov	sp, r7
 8019156:	bd80      	pop	{r7, pc}
 8019158:	2000b1fa 	.word	0x2000b1fa
 801915c:	200001d0 	.word	0x200001d0
 8019160:	2000b16c 	.word	0x2000b16c
 8019164:	3c8efa35 	.word	0x3c8efa35
 8019168:	200087a0 	.word	0x200087a0

0801916c <updateBoardAlignment>:

void updateBoardAlignment(int16_t roll, int16_t pitch)
{
 801916c:	b580      	push	{r7, lr}
 801916e:	b084      	sub	sp, #16
 8019170:	af00      	add	r7, sp, #0
 8019172:	4603      	mov	r3, r0
 8019174:	460a      	mov	r2, r1
 8019176:	80fb      	strh	r3, [r7, #6]
 8019178:	4613      	mov	r3, r2
 801917a:	80bb      	strh	r3, [r7, #4]
    const float sinAlignYaw = sin_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 801917c:	4b4d      	ldr	r3, [pc, #308]	; (80192b4 <updateBoardAlignment+0x148>)
 801917e:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8019182:	ee07 3a90 	vmov	s15, r3
 8019186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801918a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 801918e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019192:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80192b8 <updateBoardAlignment+0x14c>
 8019196:	ee67 7a87 	vmul.f32	s15, s15, s14
 801919a:	eeb0 0a67 	vmov.f32	s0, s15
 801919e:	f7f7 f94d 	bl	801043c <sin_approx>
 80191a2:	ed87 0a03 	vstr	s0, [r7, #12]
    const float cosAlignYaw = cos_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 80191a6:	4b43      	ldr	r3, [pc, #268]	; (80192b4 <updateBoardAlignment+0x148>)
 80191a8:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 80191ac:	ee07 3a90 	vmov	s15, r3
 80191b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80191b4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80191b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80191bc:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80192b8 <updateBoardAlignment+0x14c>
 80191c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80191c4:	eeb0 0a67 	vmov.f32	s0, s15
 80191c8:	f7f7 f9e4 	bl	8010594 <cos_approx>
 80191cc:	ed87 0a02 	vstr	s0, [r7, #8]
	
    configParam.boardAlign.rollDeciDegrees += -sinAlignYaw * pitch + cosAlignYaw * roll;
 80191d0:	4b38      	ldr	r3, [pc, #224]	; (80192b4 <updateBoardAlignment+0x148>)
 80191d2:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 80191d6:	ee07 3a90 	vmov	s15, r3
 80191da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80191de:	edd7 7a03 	vldr	s15, [r7, #12]
 80191e2:	eef1 6a67 	vneg.f32	s13, s15
 80191e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80191ea:	ee07 3a90 	vmov	s15, r3
 80191ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80191f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80191f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80191fa:	ee07 3a90 	vmov	s15, r3
 80191fe:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8019202:	edd7 7a02 	vldr	s15, [r7, #8]
 8019206:	ee66 7a27 	vmul.f32	s15, s12, s15
 801920a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801920e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019212:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019216:	ee17 3a90 	vmov	r3, s15
 801921a:	b21a      	sxth	r2, r3
 801921c:	4b25      	ldr	r3, [pc, #148]	; (80192b4 <updateBoardAlignment+0x148>)
 801921e:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	configParam.boardAlign.rollDeciDegrees = constrain(configParam.boardAlign.rollDeciDegrees, -30, 30);//-3~3
 8019222:	4b24      	ldr	r3, [pc, #144]	; (80192b4 <updateBoardAlignment+0x148>)
 8019224:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8019228:	221e      	movs	r2, #30
 801922a:	f06f 011d 	mvn.w	r1, #29
 801922e:	4618      	mov	r0, r3
 8019230:	f7f7 fb03 	bl	801083a <constrain>
 8019234:	4603      	mov	r3, r0
 8019236:	b21a      	sxth	r2, r3
 8019238:	4b1e      	ldr	r3, [pc, #120]	; (80192b4 <updateBoardAlignment+0x148>)
 801923a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	
    configParam.boardAlign.pitchDeciDegrees += cosAlignYaw * pitch + sinAlignYaw * roll;
 801923e:	4b1d      	ldr	r3, [pc, #116]	; (80192b4 <updateBoardAlignment+0x148>)
 8019240:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8019244:	ee07 3a90 	vmov	s15, r3
 8019248:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801924c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8019250:	ee07 3a90 	vmov	s15, r3
 8019254:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8019258:	edd7 7a02 	vldr	s15, [r7, #8]
 801925c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8019260:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019264:	ee07 3a90 	vmov	s15, r3
 8019268:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 801926c:	edd7 7a03 	vldr	s15, [r7, #12]
 8019270:	ee66 7a27 	vmul.f32	s15, s12, s15
 8019274:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019278:	ee77 7a27 	vadd.f32	s15, s14, s15
 801927c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019280:	ee17 3a90 	vmov	r3, s15
 8019284:	b21a      	sxth	r2, r3
 8019286:	4b0b      	ldr	r3, [pc, #44]	; (80192b4 <updateBoardAlignment+0x148>)
 8019288:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	configParam.boardAlign.pitchDeciDegrees = constrain(configParam.boardAlign.pitchDeciDegrees, -30, 30);//-3~3
 801928c:	4b09      	ldr	r3, [pc, #36]	; (80192b4 <updateBoardAlignment+0x148>)
 801928e:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8019292:	221e      	movs	r2, #30
 8019294:	f06f 011d 	mvn.w	r1, #29
 8019298:	4618      	mov	r0, r3
 801929a:	f7f7 face 	bl	801083a <constrain>
 801929e:	4603      	mov	r3, r0
 80192a0:	b21a      	sxth	r2, r3
 80192a2:	4b04      	ldr	r3, [pc, #16]	; (80192b4 <updateBoardAlignment+0x148>)
 80192a4:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	
    initBoardAlignment();
 80192a8:	f7ff ff0a 	bl	80190c0 <initBoardAlignment>
}
 80192ac:	bf00      	nop
 80192ae:	3710      	adds	r7, #16
 80192b0:	46bd      	mov	sp, r7
 80192b2:	bd80      	pop	{r7, pc}
 80192b4:	2000b16c 	.word	0x2000b16c
 80192b8:	3c8efa35 	.word	0x3c8efa35

080192bc <applyBoardAlignment>:

void applyBoardAlignment(int16_t *vec)
{
 80192bc:	b580      	push	{r7, lr}
 80192be:	b084      	sub	sp, #16
 80192c0:	af00      	add	r7, sp, #0
 80192c2:	6078      	str	r0, [r7, #4]
	if (standardBoardAlignment) 
 80192c4:	4b4d      	ldr	r3, [pc, #308]	; (80193fc <applyBoardAlignment+0x140>)
 80192c6:	781b      	ldrb	r3, [r3, #0]
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	f040 8093 	bne.w	80193f4 <applyBoardAlignment+0x138>
	{
		return;
	}

	int16_t x = vec[X];
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	881b      	ldrh	r3, [r3, #0]
 80192d2:	81fb      	strh	r3, [r7, #14]
	int16_t y = vec[Y];
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	885b      	ldrh	r3, [r3, #2]
 80192d8:	81bb      	strh	r3, [r7, #12]
	int16_t z = vec[Z];
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	889b      	ldrh	r3, [r3, #4]
 80192de:	817b      	strh	r3, [r7, #10]

	vec[X] = lrintf(boardRotation[0][X] * x + boardRotation[1][X] * y + boardRotation[2][X] * z);
 80192e0:	4b47      	ldr	r3, [pc, #284]	; (8019400 <applyBoardAlignment+0x144>)
 80192e2:	ed93 7a00 	vldr	s14, [r3]
 80192e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80192ea:	ee07 3a90 	vmov	s15, r3
 80192ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80192f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80192f6:	4b42      	ldr	r3, [pc, #264]	; (8019400 <applyBoardAlignment+0x144>)
 80192f8:	edd3 6a03 	vldr	s13, [r3, #12]
 80192fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8019300:	ee07 3a90 	vmov	s15, r3
 8019304:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019308:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801930c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019310:	4b3b      	ldr	r3, [pc, #236]	; (8019400 <applyBoardAlignment+0x144>)
 8019312:	edd3 6a06 	vldr	s13, [r3, #24]
 8019316:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801931a:	ee07 3a90 	vmov	s15, r3
 801931e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019322:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019326:	ee77 7a27 	vadd.f32	s15, s14, s15
 801932a:	eeb0 0a67 	vmov.f32	s0, s15
 801932e:	f003 fa6b 	bl	801c808 <lrintf>
 8019332:	4603      	mov	r3, r0
 8019334:	b21a      	sxth	r2, r3
 8019336:	687b      	ldr	r3, [r7, #4]
 8019338:	801a      	strh	r2, [r3, #0]
	vec[Y] = lrintf(boardRotation[0][Y] * x + boardRotation[1][Y] * y + boardRotation[2][Y] * z);
 801933a:	4b31      	ldr	r3, [pc, #196]	; (8019400 <applyBoardAlignment+0x144>)
 801933c:	ed93 7a01 	vldr	s14, [r3, #4]
 8019340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8019344:	ee07 3a90 	vmov	s15, r3
 8019348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801934c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019350:	4b2b      	ldr	r3, [pc, #172]	; (8019400 <applyBoardAlignment+0x144>)
 8019352:	edd3 6a04 	vldr	s13, [r3, #16]
 8019356:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801935a:	ee07 3a90 	vmov	s15, r3
 801935e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019366:	ee37 7a27 	vadd.f32	s14, s14, s15
 801936a:	4b25      	ldr	r3, [pc, #148]	; (8019400 <applyBoardAlignment+0x144>)
 801936c:	edd3 6a07 	vldr	s13, [r3, #28]
 8019370:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8019374:	ee07 3a90 	vmov	s15, r3
 8019378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801937c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019384:	eeb0 0a67 	vmov.f32	s0, s15
 8019388:	f003 fa3e 	bl	801c808 <lrintf>
 801938c:	4602      	mov	r2, r0
 801938e:	687b      	ldr	r3, [r7, #4]
 8019390:	3302      	adds	r3, #2
 8019392:	b212      	sxth	r2, r2
 8019394:	801a      	strh	r2, [r3, #0]
	vec[Z] = lrintf(boardRotation[0][Z] * x + boardRotation[1][Z] * y + boardRotation[2][Z] * z);
 8019396:	4b1a      	ldr	r3, [pc, #104]	; (8019400 <applyBoardAlignment+0x144>)
 8019398:	ed93 7a02 	vldr	s14, [r3, #8]
 801939c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80193a0:	ee07 3a90 	vmov	s15, r3
 80193a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80193ac:	4b14      	ldr	r3, [pc, #80]	; (8019400 <applyBoardAlignment+0x144>)
 80193ae:	edd3 6a05 	vldr	s13, [r3, #20]
 80193b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80193b6:	ee07 3a90 	vmov	s15, r3
 80193ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80193c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80193c6:	4b0e      	ldr	r3, [pc, #56]	; (8019400 <applyBoardAlignment+0x144>)
 80193c8:	edd3 6a08 	vldr	s13, [r3, #32]
 80193cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80193d0:	ee07 3a90 	vmov	s15, r3
 80193d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80193dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80193e0:	eeb0 0a67 	vmov.f32	s0, s15
 80193e4:	f003 fa10 	bl	801c808 <lrintf>
 80193e8:	4602      	mov	r2, r0
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	3304      	adds	r3, #4
 80193ee:	b212      	sxth	r2, r2
 80193f0:	801a      	strh	r2, [r3, #0]
 80193f2:	e000      	b.n	80193f6 <applyBoardAlignment+0x13a>
		return;
 80193f4:	bf00      	nop
}
 80193f6:	3710      	adds	r7, #16
 80193f8:	46bd      	mov	sp, r7
 80193fa:	bd80      	pop	{r7, pc}
 80193fc:	200001d0 	.word	0x200001d0
 8019400:	200087a0 	.word	0x200087a0

08019404 <applySensorAlignment>:


void applySensorAlignment(int16_t * dest, int16_t * src, uint8_t rotation)
{
 8019404:	b480      	push	{r7}
 8019406:	b087      	sub	sp, #28
 8019408:	af00      	add	r7, sp, #0
 801940a:	60f8      	str	r0, [r7, #12]
 801940c:	60b9      	str	r1, [r7, #8]
 801940e:	4613      	mov	r3, r2
 8019410:	71fb      	strb	r3, [r7, #7]
    const int16_t x = src[X];
 8019412:	68bb      	ldr	r3, [r7, #8]
 8019414:	881b      	ldrh	r3, [r3, #0]
 8019416:	82fb      	strh	r3, [r7, #22]
    const int16_t y = src[Y];
 8019418:	68bb      	ldr	r3, [r7, #8]
 801941a:	885b      	ldrh	r3, [r3, #2]
 801941c:	82bb      	strh	r3, [r7, #20]
    const int16_t z = src[Z];
 801941e:	68bb      	ldr	r3, [r7, #8]
 8019420:	889b      	ldrh	r3, [r3, #4]
 8019422:	827b      	strh	r3, [r7, #18]

    switch (rotation) {
 8019424:	79fb      	ldrb	r3, [r7, #7]
 8019426:	3b02      	subs	r3, #2
 8019428:	2b06      	cmp	r3, #6
 801942a:	d811      	bhi.n	8019450 <applySensorAlignment+0x4c>
 801942c:	a201      	add	r2, pc, #4	; (adr r2, 8019434 <applySensorAlignment+0x30>)
 801942e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019432:	bf00      	nop
 8019434:	08019469 	.word	0x08019469
 8019438:	08019487 	.word	0x08019487
 801943c:	080194ab 	.word	0x080194ab
 8019440:	080194c9 	.word	0x080194c9
 8019444:	080194ed 	.word	0x080194ed
 8019448:	0801950b 	.word	0x0801950b
 801944c:	0801952f 	.word	0x0801952f
    default:
    case CW0_DEG:
        dest[X] = x;
 8019450:	68fb      	ldr	r3, [r7, #12]
 8019452:	8afa      	ldrh	r2, [r7, #22]
 8019454:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 8019456:	68fb      	ldr	r3, [r7, #12]
 8019458:	3302      	adds	r3, #2
 801945a:	8aba      	ldrh	r2, [r7, #20]
 801945c:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 801945e:	68fb      	ldr	r3, [r7, #12]
 8019460:	3304      	adds	r3, #4
 8019462:	8a7a      	ldrh	r2, [r7, #18]
 8019464:	801a      	strh	r2, [r3, #0]
        break;
 8019466:	e077      	b.n	8019558 <applySensorAlignment+0x154>
    case CW90_DEG:
        dest[X] = y;
 8019468:	68fb      	ldr	r3, [r7, #12]
 801946a:	8aba      	ldrh	r2, [r7, #20]
 801946c:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 801946e:	8afb      	ldrh	r3, [r7, #22]
 8019470:	425b      	negs	r3, r3
 8019472:	b29a      	uxth	r2, r3
 8019474:	68fb      	ldr	r3, [r7, #12]
 8019476:	3302      	adds	r3, #2
 8019478:	b212      	sxth	r2, r2
 801947a:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 801947c:	68fb      	ldr	r3, [r7, #12]
 801947e:	3304      	adds	r3, #4
 8019480:	8a7a      	ldrh	r2, [r7, #18]
 8019482:	801a      	strh	r2, [r3, #0]
        break;
 8019484:	e068      	b.n	8019558 <applySensorAlignment+0x154>
    case CW180_DEG:
        dest[X] = -x;
 8019486:	8afb      	ldrh	r3, [r7, #22]
 8019488:	425b      	negs	r3, r3
 801948a:	b29b      	uxth	r3, r3
 801948c:	b21a      	sxth	r2, r3
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 8019492:	8abb      	ldrh	r3, [r7, #20]
 8019494:	425b      	negs	r3, r3
 8019496:	b29a      	uxth	r2, r3
 8019498:	68fb      	ldr	r3, [r7, #12]
 801949a:	3302      	adds	r3, #2
 801949c:	b212      	sxth	r2, r2
 801949e:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	3304      	adds	r3, #4
 80194a4:	8a7a      	ldrh	r2, [r7, #18]
 80194a6:	801a      	strh	r2, [r3, #0]
        break;
 80194a8:	e056      	b.n	8019558 <applySensorAlignment+0x154>
    case CW270_DEG:
        dest[X] = -y;
 80194aa:	8abb      	ldrh	r3, [r7, #20]
 80194ac:	425b      	negs	r3, r3
 80194ae:	b29b      	uxth	r3, r3
 80194b0:	b21a      	sxth	r2, r3
 80194b2:	68fb      	ldr	r3, [r7, #12]
 80194b4:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 80194b6:	68fb      	ldr	r3, [r7, #12]
 80194b8:	3302      	adds	r3, #2
 80194ba:	8afa      	ldrh	r2, [r7, #22]
 80194bc:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 80194be:	68fb      	ldr	r3, [r7, #12]
 80194c0:	3304      	adds	r3, #4
 80194c2:	8a7a      	ldrh	r2, [r7, #18]
 80194c4:	801a      	strh	r2, [r3, #0]
        break;
 80194c6:	e047      	b.n	8019558 <applySensorAlignment+0x154>
    case CW0_DEG_FLIP:
        dest[X] = -x;
 80194c8:	8afb      	ldrh	r3, [r7, #22]
 80194ca:	425b      	negs	r3, r3
 80194cc:	b29b      	uxth	r3, r3
 80194ce:	b21a      	sxth	r2, r3
 80194d0:	68fb      	ldr	r3, [r7, #12]
 80194d2:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 80194d4:	68fb      	ldr	r3, [r7, #12]
 80194d6:	3302      	adds	r3, #2
 80194d8:	8aba      	ldrh	r2, [r7, #20]
 80194da:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80194dc:	8a7b      	ldrh	r3, [r7, #18]
 80194de:	425b      	negs	r3, r3
 80194e0:	b29a      	uxth	r2, r3
 80194e2:	68fb      	ldr	r3, [r7, #12]
 80194e4:	3304      	adds	r3, #4
 80194e6:	b212      	sxth	r2, r2
 80194e8:	801a      	strh	r2, [r3, #0]
        break;
 80194ea:	e035      	b.n	8019558 <applySensorAlignment+0x154>
    case CW90_DEG_FLIP:
        dest[X] = y;
 80194ec:	68fb      	ldr	r3, [r7, #12]
 80194ee:	8aba      	ldrh	r2, [r7, #20]
 80194f0:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 80194f2:	68fb      	ldr	r3, [r7, #12]
 80194f4:	3302      	adds	r3, #2
 80194f6:	8afa      	ldrh	r2, [r7, #22]
 80194f8:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80194fa:	8a7b      	ldrh	r3, [r7, #18]
 80194fc:	425b      	negs	r3, r3
 80194fe:	b29a      	uxth	r2, r3
 8019500:	68fb      	ldr	r3, [r7, #12]
 8019502:	3304      	adds	r3, #4
 8019504:	b212      	sxth	r2, r2
 8019506:	801a      	strh	r2, [r3, #0]
        break;
 8019508:	e026      	b.n	8019558 <applySensorAlignment+0x154>
    case CW180_DEG_FLIP:
        dest[X] = x;
 801950a:	68fb      	ldr	r3, [r7, #12]
 801950c:	8afa      	ldrh	r2, [r7, #22]
 801950e:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 8019510:	8abb      	ldrh	r3, [r7, #20]
 8019512:	425b      	negs	r3, r3
 8019514:	b29a      	uxth	r2, r3
 8019516:	68fb      	ldr	r3, [r7, #12]
 8019518:	3302      	adds	r3, #2
 801951a:	b212      	sxth	r2, r2
 801951c:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 801951e:	8a7b      	ldrh	r3, [r7, #18]
 8019520:	425b      	negs	r3, r3
 8019522:	b29a      	uxth	r2, r3
 8019524:	68fb      	ldr	r3, [r7, #12]
 8019526:	3304      	adds	r3, #4
 8019528:	b212      	sxth	r2, r2
 801952a:	801a      	strh	r2, [r3, #0]
        break;
 801952c:	e014      	b.n	8019558 <applySensorAlignment+0x154>
    case CW270_DEG_FLIP:
        dest[X] = -y;
 801952e:	8abb      	ldrh	r3, [r7, #20]
 8019530:	425b      	negs	r3, r3
 8019532:	b29b      	uxth	r3, r3
 8019534:	b21a      	sxth	r2, r3
 8019536:	68fb      	ldr	r3, [r7, #12]
 8019538:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 801953a:	8afb      	ldrh	r3, [r7, #22]
 801953c:	425b      	negs	r3, r3
 801953e:	b29a      	uxth	r2, r3
 8019540:	68fb      	ldr	r3, [r7, #12]
 8019542:	3302      	adds	r3, #2
 8019544:	b212      	sxth	r2, r2
 8019546:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 8019548:	8a7b      	ldrh	r3, [r7, #18]
 801954a:	425b      	negs	r3, r3
 801954c:	b29a      	uxth	r2, r3
 801954e:	68fb      	ldr	r3, [r7, #12]
 8019550:	3304      	adds	r3, #4
 8019552:	b212      	sxth	r2, r2
 8019554:	801a      	strh	r2, [r3, #0]
        break;
 8019556:	bf00      	nop
    }
}
 8019558:	bf00      	nop
 801955a:	371c      	adds	r7, #28
 801955c:	46bd      	mov	sp, r7
 801955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019562:	4770      	bx	lr

08019564 <applyAndSaveBoardAlignmentDelta>:

void applyAndSaveBoardAlignmentDelta(int16_t roll, int16_t pitch)
{
 8019564:	b580      	push	{r7, lr}
 8019566:	b082      	sub	sp, #8
 8019568:	af00      	add	r7, sp, #0
 801956a:	4603      	mov	r3, r0
 801956c:	460a      	mov	r2, r1
 801956e:	80fb      	strh	r3, [r7, #6]
 8019570:	4613      	mov	r3, r2
 8019572:	80bb      	strh	r3, [r7, #4]
    updateBoardAlignment(roll, pitch);
 8019574:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8019578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801957c:	4611      	mov	r1, r2
 801957e:	4618      	mov	r0, r3
 8019580:	f7ff fdf4 	bl	801916c <updateBoardAlignment>
    saveConfigAndNotify();
 8019584:	f7f9 ff64 	bl	8013450 <saveConfigAndNotify>
}
 8019588:	bf00      	nop
 801958a:	3708      	adds	r7, #8
 801958c:	46bd      	mov	sp, r7
 801958e:	bd80      	pop	{r7, pc}

08019590 <USB_OTG_BSP_Init>:
#include "stm32f4xx.h"



void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8019590:	b580      	push	{r7, lr}
 8019592:	b08a      	sub	sp, #40	; 0x28
 8019594:	af00      	add	r7, sp, #0
 8019596:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8019598:	2300      	movs	r3, #0
 801959a:	613b      	str	r3, [r7, #16]
 801959c:	4b1e      	ldr	r3, [pc, #120]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 801959e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80195a0:	4a1d      	ldr	r2, [pc, #116]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195a2:	f043 0301 	orr.w	r3, r3, #1
 80195a6:	6313      	str	r3, [r2, #48]	; 0x30
 80195a8:	4b1b      	ldr	r3, [pc, #108]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80195ac:	f003 0301 	and.w	r3, r3, #1
 80195b0:	613b      	str	r3, [r7, #16]
 80195b2:	693b      	ldr	r3, [r7, #16]

	/* Configure SOF ID DM DP Pins */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80195b4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80195b8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80195ba:	2302      	movs	r3, #2
 80195bc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80195be:	2300      	movs	r3, #0
 80195c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80195c2:	2303      	movs	r3, #3
 80195c4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80195c6:	230a      	movs	r3, #10
 80195c8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80195ca:	f107 0314 	add.w	r3, r7, #20
 80195ce:	4619      	mov	r1, r3
 80195d0:	4812      	ldr	r0, [pc, #72]	; (801961c <USB_OTG_BSP_Init+0x8c>)
 80195d2:	f7ea fdf3 	bl	80041bc <HAL_GPIO_Init>

    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80195d6:	4b10      	ldr	r3, [pc, #64]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80195da:	4a0f      	ldr	r2, [pc, #60]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80195e0:	6353      	str	r3, [r2, #52]	; 0x34
 80195e2:	2300      	movs	r3, #0
 80195e4:	60fb      	str	r3, [r7, #12]
 80195e6:	4b0c      	ldr	r3, [pc, #48]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80195ea:	4a0b      	ldr	r2, [pc, #44]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80195f0:	6453      	str	r3, [r2, #68]	; 0x44
 80195f2:	4b09      	ldr	r3, [pc, #36]	; (8019618 <USB_OTG_BSP_Init+0x88>)
 80195f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80195f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80195fa:	60fb      	str	r3, [r7, #12]
 80195fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80195fe:	2200      	movs	r2, #0
 8019600:	2100      	movs	r1, #0
 8019602:	2043      	movs	r0, #67	; 0x43
 8019604:	f7e9 fefa 	bl	80033fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019608:	2043      	movs	r0, #67	; 0x43
 801960a:	f7e9 ff13 	bl	8003434 <HAL_NVIC_EnableIRQ>
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

//	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
//	RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
}
 801960e:	bf00      	nop
 8019610:	3728      	adds	r7, #40	; 0x28
 8019612:	46bd      	mov	sp, r7
 8019614:	bd80      	pop	{r7, pc}
 8019616:	bf00      	nop
 8019618:	40023800 	.word	0x40023800
 801961c:	40020000 	.word	0x40020000

08019620 <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 8019620:	b580      	push	{r7, lr}
 8019622:	b082      	sub	sp, #8
 8019624:	af00      	add	r7, sp, #0
 8019626:	6078      	str	r0, [r7, #4]
	//NVIC_InitTypeDef NVIC_InitStructure;

	HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 8019628:	2200      	movs	r2, #0
 801962a:	2107      	movs	r1, #7
 801962c:	2043      	movs	r0, #67	; 0x43
 801962e:	f7e9 fee5 	bl	80033fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019632:	2043      	movs	r0, #67	; 0x43
 8019634:	f7e9 fefe 	bl	8003434 <HAL_NVIC_EnableIRQ>
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = NVIC_MID_PRI;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
#endif
}
 8019638:	bf00      	nop
 801963a:	3708      	adds	r7, #8
 801963c:	46bd      	mov	sp, r7
 801963e:	bd80      	pop	{r7, pc}

08019640 <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 8019640:	b480      	push	{r7}
 8019642:	b085      	sub	sp, #20
 8019644:	af00      	add	r7, sp, #0
 8019646:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8019648:	2300      	movs	r3, #0
 801964a:	60fb      	str	r3, [r7, #12]
  const uint32_t utime = (120 * usec / 7);
 801964c:	687a      	ldr	r2, [r7, #4]
 801964e:	4613      	mov	r3, r2
 8019650:	011b      	lsls	r3, r3, #4
 8019652:	1a9b      	subs	r3, r3, r2
 8019654:	00db      	lsls	r3, r3, #3
 8019656:	461a      	mov	r2, r3
 8019658:	4b0a      	ldr	r3, [pc, #40]	; (8019684 <USB_OTG_BSP_uDelay+0x44>)
 801965a:	fba3 1302 	umull	r1, r3, r3, r2
 801965e:	1ad2      	subs	r2, r2, r3
 8019660:	0852      	lsrs	r2, r2, #1
 8019662:	4413      	add	r3, r2
 8019664:	089b      	lsrs	r3, r3, #2
 8019666:	60bb      	str	r3, [r7, #8]
  do
  {
    if ( ++count > utime )
 8019668:	68fb      	ldr	r3, [r7, #12]
 801966a:	3301      	adds	r3, #1
 801966c:	60fb      	str	r3, [r7, #12]
 801966e:	68fa      	ldr	r2, [r7, #12]
 8019670:	68bb      	ldr	r3, [r7, #8]
 8019672:	429a      	cmp	r2, r3
 8019674:	d800      	bhi.n	8019678 <USB_OTG_BSP_uDelay+0x38>
 8019676:	e7f7      	b.n	8019668 <USB_OTG_BSP_uDelay+0x28>
    {
      return ;
 8019678:	bf00      	nop
    }
  }
  while (1);
}
 801967a:	3714      	adds	r7, #20
 801967c:	46bd      	mov	sp, r7
 801967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019682:	4770      	bx	lr
 8019684:	24924925 	.word	0x24924925

08019688 <USB_OTG_BSP_mDelay>:
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
 8019688:	b580      	push	{r7, lr}
 801968a:	b082      	sub	sp, #8
 801968c:	af00      	add	r7, sp, #0
 801968e:	6078      	str	r0, [r7, #4]
  USB_OTG_BSP_uDelay(msec * 1000);
 8019690:	687b      	ldr	r3, [r7, #4]
 8019692:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019696:	fb02 f303 	mul.w	r3, r2, r3
 801969a:	4618      	mov	r0, r3
 801969c:	f7ff ffd0 	bl	8019640 <USB_OTG_BSP_uDelay>
}
 80196a0:	bf00      	nop
 80196a2:	3708      	adds	r7, #8
 80196a4:	46bd      	mov	sp, r7
 80196a6:	bd80      	pop	{r7, pc}

080196a8 <VCP_Init>:
  VCP_DataTx,
  VCP_DataRx
};

static uint16_t VCP_Init(void)
{
 80196a8:	b480      	push	{r7}
 80196aa:	af00      	add	r7, sp, #0
  return USBD_OK;
 80196ac:	2300      	movs	r3, #0
}
 80196ae:	4618      	mov	r0, r3
 80196b0:	46bd      	mov	sp, r7
 80196b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196b6:	4770      	bx	lr

080196b8 <VCP_DeInit>:

static uint16_t VCP_DeInit(void)
{
 80196b8:	b480      	push	{r7}
 80196ba:	af00      	add	r7, sp, #0
  return USBD_OK;
 80196bc:	2300      	movs	r3, #0
}
 80196be:	4618      	mov	r0, r3
 80196c0:	46bd      	mov	sp, r7
 80196c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196c6:	4770      	bx	lr

080196c8 <VCP_Ctrl>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_Ctrl (uint32_t Cmd, uint8_t* Buf, uint32_t Len)
{ 
 80196c8:	b480      	push	{r7}
 80196ca:	b085      	sub	sp, #20
 80196cc:	af00      	add	r7, sp, #0
 80196ce:	60f8      	str	r0, [r7, #12]
 80196d0:	60b9      	str	r1, [r7, #8]
 80196d2:	607a      	str	r2, [r7, #4]
 80196d4:	68fb      	ldr	r3, [r7, #12]
 80196d6:	2b23      	cmp	r3, #35	; 0x23
 80196d8:	f200 8098 	bhi.w	801980c <VCP_Ctrl+0x144>
 80196dc:	a201      	add	r2, pc, #4	; (adr r2, 80196e4 <VCP_Ctrl+0x1c>)
 80196de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196e2:	bf00      	nop
 80196e4:	0801980d 	.word	0x0801980d
 80196e8:	0801980d 	.word	0x0801980d
 80196ec:	0801980d 	.word	0x0801980d
 80196f0:	0801980d 	.word	0x0801980d
 80196f4:	0801980d 	.word	0x0801980d
 80196f8:	0801980d 	.word	0x0801980d
 80196fc:	0801980d 	.word	0x0801980d
 8019700:	0801980d 	.word	0x0801980d
 8019704:	0801980d 	.word	0x0801980d
 8019708:	0801980d 	.word	0x0801980d
 801970c:	0801980d 	.word	0x0801980d
 8019710:	0801980d 	.word	0x0801980d
 8019714:	0801980d 	.word	0x0801980d
 8019718:	0801980d 	.word	0x0801980d
 801971c:	0801980d 	.word	0x0801980d
 8019720:	0801980d 	.word	0x0801980d
 8019724:	0801980d 	.word	0x0801980d
 8019728:	0801980d 	.word	0x0801980d
 801972c:	0801980d 	.word	0x0801980d
 8019730:	0801980d 	.word	0x0801980d
 8019734:	0801980d 	.word	0x0801980d
 8019738:	0801980d 	.word	0x0801980d
 801973c:	0801980d 	.word	0x0801980d
 8019740:	0801980d 	.word	0x0801980d
 8019744:	0801980d 	.word	0x0801980d
 8019748:	0801980d 	.word	0x0801980d
 801974c:	0801980d 	.word	0x0801980d
 8019750:	0801980d 	.word	0x0801980d
 8019754:	0801980d 	.word	0x0801980d
 8019758:	0801980d 	.word	0x0801980d
 801975c:	0801980d 	.word	0x0801980d
 8019760:	0801980d 	.word	0x0801980d
 8019764:	08019775 	.word	0x08019775
 8019768:	080197b9 	.word	0x080197b9
 801976c:	0801980d 	.word	0x0801980d
 8019770:	0801980d 	.word	0x0801980d
  case CLEAR_COMM_FEATURE:
    /* Not  needed for this driver */
    break;

  case SET_LINE_CODING:
    linecoding.bitrate = (uint32_t)(Buf[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));
 8019774:	68bb      	ldr	r3, [r7, #8]
 8019776:	781b      	ldrb	r3, [r3, #0]
 8019778:	461a      	mov	r2, r3
 801977a:	68bb      	ldr	r3, [r7, #8]
 801977c:	3301      	adds	r3, #1
 801977e:	781b      	ldrb	r3, [r3, #0]
 8019780:	021b      	lsls	r3, r3, #8
 8019782:	431a      	orrs	r2, r3
 8019784:	68bb      	ldr	r3, [r7, #8]
 8019786:	3302      	adds	r3, #2
 8019788:	781b      	ldrb	r3, [r3, #0]
 801978a:	041b      	lsls	r3, r3, #16
 801978c:	431a      	orrs	r2, r3
 801978e:	68bb      	ldr	r3, [r7, #8]
 8019790:	3303      	adds	r3, #3
 8019792:	781b      	ldrb	r3, [r3, #0]
 8019794:	061b      	lsls	r3, r3, #24
 8019796:	4313      	orrs	r3, r2
 8019798:	461a      	mov	r2, r3
 801979a:	4b20      	ldr	r3, [pc, #128]	; (801981c <VCP_Ctrl+0x154>)
 801979c:	601a      	str	r2, [r3, #0]
    linecoding.format = Buf[4];
 801979e:	68bb      	ldr	r3, [r7, #8]
 80197a0:	791a      	ldrb	r2, [r3, #4]
 80197a2:	4b1e      	ldr	r3, [pc, #120]	; (801981c <VCP_Ctrl+0x154>)
 80197a4:	711a      	strb	r2, [r3, #4]
    linecoding.paritytype = Buf[5];
 80197a6:	68bb      	ldr	r3, [r7, #8]
 80197a8:	795a      	ldrb	r2, [r3, #5]
 80197aa:	4b1c      	ldr	r3, [pc, #112]	; (801981c <VCP_Ctrl+0x154>)
 80197ac:	715a      	strb	r2, [r3, #5]
    linecoding.datatype = Buf[6];
 80197ae:	68bb      	ldr	r3, [r7, #8]
 80197b0:	799a      	ldrb	r2, [r3, #6]
 80197b2:	4b1a      	ldr	r3, [pc, #104]	; (801981c <VCP_Ctrl+0x154>)
 80197b4:	719a      	strb	r2, [r3, #6]
    break;
 80197b6:	e02a      	b.n	801980e <VCP_Ctrl+0x146>

  case GET_LINE_CODING:
    Buf[0] = (uint8_t)(linecoding.bitrate);
 80197b8:	4b18      	ldr	r3, [pc, #96]	; (801981c <VCP_Ctrl+0x154>)
 80197ba:	681b      	ldr	r3, [r3, #0]
 80197bc:	b2da      	uxtb	r2, r3
 80197be:	68bb      	ldr	r3, [r7, #8]
 80197c0:	701a      	strb	r2, [r3, #0]
    Buf[1] = (uint8_t)(linecoding.bitrate >> 8);
 80197c2:	4b16      	ldr	r3, [pc, #88]	; (801981c <VCP_Ctrl+0x154>)
 80197c4:	681b      	ldr	r3, [r3, #0]
 80197c6:	0a1a      	lsrs	r2, r3, #8
 80197c8:	68bb      	ldr	r3, [r7, #8]
 80197ca:	3301      	adds	r3, #1
 80197cc:	b2d2      	uxtb	r2, r2
 80197ce:	701a      	strb	r2, [r3, #0]
    Buf[2] = (uint8_t)(linecoding.bitrate >> 16);
 80197d0:	4b12      	ldr	r3, [pc, #72]	; (801981c <VCP_Ctrl+0x154>)
 80197d2:	681b      	ldr	r3, [r3, #0]
 80197d4:	0c1a      	lsrs	r2, r3, #16
 80197d6:	68bb      	ldr	r3, [r7, #8]
 80197d8:	3302      	adds	r3, #2
 80197da:	b2d2      	uxtb	r2, r2
 80197dc:	701a      	strb	r2, [r3, #0]
    Buf[3] = (uint8_t)(linecoding.bitrate >> 24);
 80197de:	4b0f      	ldr	r3, [pc, #60]	; (801981c <VCP_Ctrl+0x154>)
 80197e0:	681b      	ldr	r3, [r3, #0]
 80197e2:	0e1a      	lsrs	r2, r3, #24
 80197e4:	68bb      	ldr	r3, [r7, #8]
 80197e6:	3303      	adds	r3, #3
 80197e8:	b2d2      	uxtb	r2, r2
 80197ea:	701a      	strb	r2, [r3, #0]
    Buf[4] = linecoding.format;
 80197ec:	68bb      	ldr	r3, [r7, #8]
 80197ee:	3304      	adds	r3, #4
 80197f0:	4a0a      	ldr	r2, [pc, #40]	; (801981c <VCP_Ctrl+0x154>)
 80197f2:	7912      	ldrb	r2, [r2, #4]
 80197f4:	701a      	strb	r2, [r3, #0]
    Buf[5] = linecoding.paritytype;
 80197f6:	68bb      	ldr	r3, [r7, #8]
 80197f8:	3305      	adds	r3, #5
 80197fa:	4a08      	ldr	r2, [pc, #32]	; (801981c <VCP_Ctrl+0x154>)
 80197fc:	7952      	ldrb	r2, [r2, #5]
 80197fe:	701a      	strb	r2, [r3, #0]
    Buf[6] = linecoding.datatype; 
 8019800:	68bb      	ldr	r3, [r7, #8]
 8019802:	3306      	adds	r3, #6
 8019804:	4a05      	ldr	r2, [pc, #20]	; (801981c <VCP_Ctrl+0x154>)
 8019806:	7992      	ldrb	r2, [r2, #6]
 8019808:	701a      	strb	r2, [r3, #0]
    break;
 801980a:	e000      	b.n	801980e <VCP_Ctrl+0x146>
  case SEND_BREAK:
    /* Not  needed for this driver */
    break;    
    
  default:
    break;
 801980c:	bf00      	nop
  }

  return USBD_OK;
 801980e:	2300      	movs	r3, #0
}
 8019810:	4618      	mov	r0, r3
 8019812:	3714      	adds	r7, #20
 8019814:	46bd      	mov	sp, r7
 8019816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801981a:	4770      	bx	lr
 801981c:	200001d4 	.word	0x200001d4

08019820 <VCP_DataTx>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataTx (uint8_t data)
{
 8019820:	b480      	push	{r7}
 8019822:	b083      	sub	sp, #12
 8019824:	af00      	add	r7, sp, #0
 8019826:	4603      	mov	r3, r0
 8019828:	71fb      	strb	r3, [r7, #7]
  if (linecoding.datatype == 7)
 801982a:	4b15      	ldr	r3, [pc, #84]	; (8019880 <VCP_DataTx+0x60>)
 801982c:	799b      	ldrb	r3, [r3, #6]
 801982e:	2b07      	cmp	r3, #7
 8019830:	d108      	bne.n	8019844 <VCP_DataTx+0x24>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data & 0x7F;
 8019832:	4b14      	ldr	r3, [pc, #80]	; (8019884 <VCP_DataTx+0x64>)
 8019834:	681b      	ldr	r3, [r3, #0]
 8019836:	79fa      	ldrb	r2, [r7, #7]
 8019838:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801983c:	b2d1      	uxtb	r1, r2
 801983e:	4a12      	ldr	r2, [pc, #72]	; (8019888 <VCP_DataTx+0x68>)
 8019840:	54d1      	strb	r1, [r2, r3]
 8019842:	e008      	b.n	8019856 <VCP_DataTx+0x36>
  }
  else if (linecoding.datatype == 8)
 8019844:	4b0e      	ldr	r3, [pc, #56]	; (8019880 <VCP_DataTx+0x60>)
 8019846:	799b      	ldrb	r3, [r3, #6]
 8019848:	2b08      	cmp	r3, #8
 801984a:	d104      	bne.n	8019856 <VCP_DataTx+0x36>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data;
 801984c:	4b0d      	ldr	r3, [pc, #52]	; (8019884 <VCP_DataTx+0x64>)
 801984e:	681b      	ldr	r3, [r3, #0]
 8019850:	490d      	ldr	r1, [pc, #52]	; (8019888 <VCP_DataTx+0x68>)
 8019852:	79fa      	ldrb	r2, [r7, #7]
 8019854:	54ca      	strb	r2, [r1, r3]
  }
  
  APP_Rx_ptr_in++;
 8019856:	4b0b      	ldr	r3, [pc, #44]	; (8019884 <VCP_DataTx+0x64>)
 8019858:	681b      	ldr	r3, [r3, #0]
 801985a:	3301      	adds	r3, #1
 801985c:	4a09      	ldr	r2, [pc, #36]	; (8019884 <VCP_DataTx+0x64>)
 801985e:	6013      	str	r3, [r2, #0]
  
  /* To avoid buffer overflow */
  if(APP_Rx_ptr_in == APP_RX_DATA_SIZE)
 8019860:	4b08      	ldr	r3, [pc, #32]	; (8019884 <VCP_DataTx+0x64>)
 8019862:	681b      	ldr	r3, [r3, #0]
 8019864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019868:	d102      	bne.n	8019870 <VCP_DataTx+0x50>
  {
    APP_Rx_ptr_in = 0;
 801986a:	4b06      	ldr	r3, [pc, #24]	; (8019884 <VCP_DataTx+0x64>)
 801986c:	2200      	movs	r2, #0
 801986e:	601a      	str	r2, [r3, #0]
  }  
  
  return USBD_OK;
 8019870:	2300      	movs	r3, #0
}
 8019872:	4618      	mov	r0, r3
 8019874:	370c      	adds	r7, #12
 8019876:	46bd      	mov	sp, r7
 8019878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801987c:	4770      	bx	lr
 801987e:	bf00      	nop
 8019880:	200001d4 	.word	0x200001d4
 8019884:	20008538 	.word	0x20008538
 8019888:	2000af48 	.word	0x2000af48

0801988c <VCP_DataRx>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataRx (uint8_t* Buf, uint32_t Len)
{
 801988c:	b580      	push	{r7, lr}
 801988e:	b086      	sub	sp, #24
 8019890:	af00      	add	r7, sp, #0
 8019892:	6078      	str	r0, [r7, #4]
 8019894:	6039      	str	r1, [r7, #0]
//		usb_rx_ptr_in++;
//		if(usb_rx_ptr_in >= USB_RX_LEN)
//			usb_rx_ptr_in = 0;
//	  } 
//  }
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8019896:	2300      	movs	r3, #0
 8019898:	613b      	str	r3, [r7, #16]
	for(int i=0; i<Len; i++)
 801989a:	2300      	movs	r3, #0
 801989c:	617b      	str	r3, [r7, #20]
 801989e:	e010      	b.n	80198c2 <VCP_DataRx+0x36>
	{
		uint8_t data = Buf[i];
 80198a0:	697b      	ldr	r3, [r7, #20]
 80198a2:	687a      	ldr	r2, [r7, #4]
 80198a4:	4413      	add	r3, r2
 80198a6:	781b      	ldrb	r3, [r3, #0]
 80198a8:	73fb      	strb	r3, [r7, #15]
		xQueueSendFromISR(usbDataDelivery, &data, &xHigherPriorityTaskWoken);
 80198aa:	4b0a      	ldr	r3, [pc, #40]	; (80198d4 <VCP_DataRx+0x48>)
 80198ac:	6818      	ldr	r0, [r3, #0]
 80198ae:	f107 0210 	add.w	r2, r7, #16
 80198b2:	f107 010f 	add.w	r1, r7, #15
 80198b6:	2300      	movs	r3, #0
 80198b8:	f7f0 fad2 	bl	8009e60 <xQueueGenericSendFromISR>
	for(int i=0; i<Len; i++)
 80198bc:	697b      	ldr	r3, [r7, #20]
 80198be:	3301      	adds	r3, #1
 80198c0:	617b      	str	r3, [r7, #20]
 80198c2:	697b      	ldr	r3, [r7, #20]
 80198c4:	683a      	ldr	r2, [r7, #0]
 80198c6:	429a      	cmp	r2, r3
 80198c8:	d8ea      	bhi.n	80198a0 <VCP_DataRx+0x14>
	}
	return USBD_OK;
 80198ca:	2300      	movs	r3, #0
}
 80198cc:	4618      	mov	r0, r3
 80198ce:	3718      	adds	r7, #24
 80198d0:	46bd      	mov	sp, r7
 80198d2:	bd80      	pop	{r7, pc}
 80198d4:	200087c4 	.word	0x200087c4

080198d8 <usbd_cdc_vcp_Init>:

void usbd_cdc_vcp_Init(void)
{
 80198d8:	b580      	push	{r7, lr}
 80198da:	b082      	sub	sp, #8
 80198dc:	af02      	add	r7, sp, #8
	// usb
	USBD_Init(&USB_OTG_dev,
 80198de:	4b09      	ldr	r3, [pc, #36]	; (8019904 <usbd_cdc_vcp_Init+0x2c>)
 80198e0:	9300      	str	r3, [sp, #0]
 80198e2:	4b09      	ldr	r3, [pc, #36]	; (8019908 <usbd_cdc_vcp_Init+0x30>)
 80198e4:	4a09      	ldr	r2, [pc, #36]	; (801990c <usbd_cdc_vcp_Init+0x34>)
 80198e6:	2101      	movs	r1, #1
 80198e8:	4809      	ldr	r0, [pc, #36]	; (8019910 <usbd_cdc_vcp_Init+0x38>)
 80198ea:	f7f5 fc57 	bl	800f19c <USBD_Init>
		USB_OTG_FS_CORE_ID,
		&USR_desc,
		&USBD_CDC_cb,
		&USR_cb);
	
	usbDataDelivery = xQueueCreate(128, sizeof(uint8_t));	/* 128*/
 80198ee:	2200      	movs	r2, #0
 80198f0:	2101      	movs	r1, #1
 80198f2:	2080      	movs	r0, #128	; 0x80
 80198f4:	f7f0 f926 	bl	8009b44 <xQueueGenericCreate>
 80198f8:	4603      	mov	r3, r0
 80198fa:	4a06      	ldr	r2, [pc, #24]	; (8019914 <usbd_cdc_vcp_Init+0x3c>)
 80198fc:	6013      	str	r3, [r2, #0]
}
 80198fe:	bf00      	nop
 8019900:	46bd      	mov	sp, r7
 8019902:	bd80      	pop	{r7, pc}
 8019904:	20000240 	.word	0x20000240
 8019908:	20000070 	.word	0x20000070
 801990c:	200001f0 	.word	0x200001f0
 8019910:	2000b934 	.word	0x2000b934
 8019914:	200087c4 	.word	0x200087c4

08019918 <usbGetDataWithTimout>:

bool usbGetDataWithTimout(uint8_t *c)
{
 8019918:	b580      	push	{r7, lr}
 801991a:	b082      	sub	sp, #8
 801991c:	af00      	add	r7, sp, #0
 801991e:	6078      	str	r0, [r7, #4]
	if (xQueueReceive(usbDataDelivery, c, 1000) == pdTRUE)	/*usbDataDelivery(1024)*/
 8019920:	4b0a      	ldr	r3, [pc, #40]	; (801994c <usbGetDataWithTimout+0x34>)
 8019922:	681b      	ldr	r3, [r3, #0]
 8019924:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019928:	6879      	ldr	r1, [r7, #4]
 801992a:	4618      	mov	r0, r3
 801992c:	f7f0 fbc0 	bl	800a0b0 <xQueueReceive>
 8019930:	4603      	mov	r3, r0
 8019932:	2b01      	cmp	r3, #1
 8019934:	d101      	bne.n	801993a <usbGetDataWithTimout+0x22>
	{
		return true;
 8019936:	2301      	movs	r3, #1
 8019938:	e003      	b.n	8019942 <usbGetDataWithTimout+0x2a>
	}
	*c = 0;
 801993a:	687b      	ldr	r3, [r7, #4]
 801993c:	2200      	movs	r2, #0
 801993e:	701a      	strb	r2, [r3, #0]
	return false;
 8019940:	2300      	movs	r3, #0
}
 8019942:	4618      	mov	r0, r3
 8019944:	3708      	adds	r7, #8
 8019946:	46bd      	mov	sp, r7
 8019948:	bd80      	pop	{r7, pc}
 801994a:	bf00      	nop
 801994c:	200087c4 	.word	0x200087c4

08019950 <usbsendData>:

void usbsendData(u8* data, u16 length)
{
 8019950:	b580      	push	{r7, lr}
 8019952:	b084      	sub	sp, #16
 8019954:	af00      	add	r7, sp, #0
 8019956:	6078      	str	r0, [r7, #4]
 8019958:	460b      	mov	r3, r1
 801995a:	807b      	strh	r3, [r7, #2]
	for(int i=0; i<length; i++)
 801995c:	2300      	movs	r3, #0
 801995e:	60fb      	str	r3, [r7, #12]
 8019960:	e009      	b.n	8019976 <usbsendData+0x26>
	{
		VCP_DataTx(data[i]);
 8019962:	68fb      	ldr	r3, [r7, #12]
 8019964:	687a      	ldr	r2, [r7, #4]
 8019966:	4413      	add	r3, r2
 8019968:	781b      	ldrb	r3, [r3, #0]
 801996a:	4618      	mov	r0, r3
 801996c:	f7ff ff58 	bl	8019820 <VCP_DataTx>
	for(int i=0; i<length; i++)
 8019970:	68fb      	ldr	r3, [r7, #12]
 8019972:	3301      	adds	r3, #1
 8019974:	60fb      	str	r3, [r7, #12]
 8019976:	887b      	ldrh	r3, [r7, #2]
 8019978:	68fa      	ldr	r2, [r7, #12]
 801997a:	429a      	cmp	r2, r3
 801997c:	dbf1      	blt.n	8019962 <usbsendData+0x12>
	}
}
 801997e:	bf00      	nop
 8019980:	bf00      	nop
 8019982:	3710      	adds	r7, #16
 8019984:	46bd      	mov	sp, r7
 8019986:	bd80      	pop	{r7, pc}

08019988 <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 8019988:	b480      	push	{r7}
 801998a:	b083      	sub	sp, #12
 801998c:	af00      	add	r7, sp, #0
 801998e:	4603      	mov	r3, r0
 8019990:	6039      	str	r1, [r7, #0]
 8019992:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 8019994:	683b      	ldr	r3, [r7, #0]
 8019996:	2212      	movs	r2, #18
 8019998:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
 801999a:	4b03      	ldr	r3, [pc, #12]	; (80199a8 <USBD_USR_DeviceDescriptor+0x20>)
}
 801999c:	4618      	mov	r0, r3
 801999e:	370c      	adds	r7, #12
 80199a0:	46bd      	mov	sp, r7
 80199a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199a6:	4770      	bx	lr
 80199a8:	2000020c 	.word	0x2000020c

080199ac <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 80199ac:	b480      	push	{r7}
 80199ae:	b083      	sub	sp, #12
 80199b0:	af00      	add	r7, sp, #0
 80199b2:	4603      	mov	r3, r0
 80199b4:	6039      	str	r1, [r7, #0]
 80199b6:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 80199b8:	683b      	ldr	r3, [r7, #0]
 80199ba:	2204      	movs	r2, #4
 80199bc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
 80199be:	4b03      	ldr	r3, [pc, #12]	; (80199cc <USBD_USR_LangIDStrDescriptor+0x20>)
}
 80199c0:	4618      	mov	r0, r3
 80199c2:	370c      	adds	r7, #12
 80199c4:	46bd      	mov	sp, r7
 80199c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199ca:	4770      	bx	lr
 80199cc:	20000220 	.word	0x20000220

080199d0 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 80199d0:	b580      	push	{r7, lr}
 80199d2:	b082      	sub	sp, #8
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	4603      	mov	r3, r0
 80199d8:	6039      	str	r1, [r7, #0]
 80199da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80199dc:	79fb      	ldrb	r3, [r7, #7]
 80199de:	2b00      	cmp	r3, #0
 80199e0:	d105      	bne.n	80199ee <USBD_USR_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 80199e2:	683a      	ldr	r2, [r7, #0]
 80199e4:	4907      	ldr	r1, [pc, #28]	; (8019a04 <USBD_USR_ProductStrDescriptor+0x34>)
 80199e6:	4808      	ldr	r0, [pc, #32]	; (8019a08 <USBD_USR_ProductStrDescriptor+0x38>)
 80199e8:	f7f6 fae7 	bl	800ffba <USBD_GetString>
 80199ec:	e004      	b.n	80199f8 <USBD_USR_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80199ee:	683a      	ldr	r2, [r7, #0]
 80199f0:	4904      	ldr	r1, [pc, #16]	; (8019a04 <USBD_USR_ProductStrDescriptor+0x34>)
 80199f2:	4806      	ldr	r0, [pc, #24]	; (8019a0c <USBD_USR_ProductStrDescriptor+0x3c>)
 80199f4:	f7f6 fae1 	bl	800ffba <USBD_GetString>
  }
  return USBD_StrDesc;
 80199f8:	4b02      	ldr	r3, [pc, #8]	; (8019a04 <USBD_USR_ProductStrDescriptor+0x34>)
}
 80199fa:	4618      	mov	r0, r3
 80199fc:	3708      	adds	r7, #8
 80199fe:	46bd      	mov	sp, r7
 8019a00:	bd80      	pop	{r7, pc}
 8019a02:	bf00      	nop
 8019a04:	2000bff0 	.word	0x2000bff0
 8019a08:	0801dda4 	.word	0x0801dda4
 8019a0c:	0801ddc8 	.word	0x0801ddc8

08019a10 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a10:	b580      	push	{r7, lr}
 8019a12:	b082      	sub	sp, #8
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	4603      	mov	r3, r0
 8019a18:	6039      	str	r1, [r7, #0]
 8019a1a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)(uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8019a1c:	683a      	ldr	r2, [r7, #0]
 8019a1e:	4904      	ldr	r1, [pc, #16]	; (8019a30 <USBD_USR_ManufacturerStrDescriptor+0x20>)
 8019a20:	4804      	ldr	r0, [pc, #16]	; (8019a34 <USBD_USR_ManufacturerStrDescriptor+0x24>)
 8019a22:	f7f6 faca 	bl	800ffba <USBD_GetString>
  return USBD_StrDesc;
 8019a26:	4b02      	ldr	r3, [pc, #8]	; (8019a30 <USBD_USR_ManufacturerStrDescriptor+0x20>)
}
 8019a28:	4618      	mov	r0, r3
 8019a2a:	3708      	adds	r7, #8
 8019a2c:	46bd      	mov	sp, r7
 8019a2e:	bd80      	pop	{r7, pc}
 8019a30:	2000bff0 	.word	0x2000bff0
 8019a34:	0801ddec 	.word	0x0801ddec

08019a38 <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a38:	b580      	push	{r7, lr}
 8019a3a:	b082      	sub	sp, #8
 8019a3c:	af00      	add	r7, sp, #0
 8019a3e:	4603      	mov	r3, r0
 8019a40:	6039      	str	r1, [r7, #0]
 8019a42:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8019a44:	683b      	ldr	r3, [r7, #0]
 8019a46:	221a      	movs	r2, #26
 8019a48:	801a      	strh	r2, [r3, #0]
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 8019a4a:	f000 f843 	bl	8019ad4 <Get_SerialNum>
  
  return (uint8_t*)USBD_StringSerial;
 8019a4e:	4b02      	ldr	r3, [pc, #8]	; (8019a58 <USBD_USR_SerialStrDescriptor+0x20>)
}
 8019a50:	4618      	mov	r0, r3
 8019a52:	3708      	adds	r7, #8
 8019a54:	46bd      	mov	sp, r7
 8019a56:	bd80      	pop	{r7, pc}
 8019a58:	20000224 	.word	0x20000224

08019a5c <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a5c:	b580      	push	{r7, lr}
 8019a5e:	b082      	sub	sp, #8
 8019a60:	af00      	add	r7, sp, #0
 8019a62:	4603      	mov	r3, r0
 8019a64:	6039      	str	r1, [r7, #0]
 8019a66:	71fb      	strb	r3, [r7, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 8019a68:	79fb      	ldrb	r3, [r7, #7]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d105      	bne.n	8019a7a <USBD_USR_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8019a6e:	683a      	ldr	r2, [r7, #0]
 8019a70:	4907      	ldr	r1, [pc, #28]	; (8019a90 <USBD_USR_ConfigStrDescriptor+0x34>)
 8019a72:	4808      	ldr	r0, [pc, #32]	; (8019a94 <USBD_USR_ConfigStrDescriptor+0x38>)
 8019a74:	f7f6 faa1 	bl	800ffba <USBD_GetString>
 8019a78:	e004      	b.n	8019a84 <USBD_USR_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8019a7a:	683a      	ldr	r2, [r7, #0]
 8019a7c:	4904      	ldr	r1, [pc, #16]	; (8019a90 <USBD_USR_ConfigStrDescriptor+0x34>)
 8019a7e:	4805      	ldr	r0, [pc, #20]	; (8019a94 <USBD_USR_ConfigStrDescriptor+0x38>)
 8019a80:	f7f6 fa9b 	bl	800ffba <USBD_GetString>
  }
  return USBD_StrDesc;  
 8019a84:	4b02      	ldr	r3, [pc, #8]	; (8019a90 <USBD_USR_ConfigStrDescriptor+0x34>)
}
 8019a86:	4618      	mov	r0, r3
 8019a88:	3708      	adds	r7, #8
 8019a8a:	46bd      	mov	sp, r7
 8019a8c:	bd80      	pop	{r7, pc}
 8019a8e:	bf00      	nop
 8019a90:	2000bff0 	.word	0x2000bff0
 8019a94:	0801de00 	.word	0x0801de00

08019a98 <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a98:	b580      	push	{r7, lr}
 8019a9a:	b082      	sub	sp, #8
 8019a9c:	af00      	add	r7, sp, #0
 8019a9e:	4603      	mov	r3, r0
 8019aa0:	6039      	str	r1, [r7, #0]
 8019aa2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019aa4:	79fb      	ldrb	r3, [r7, #7]
 8019aa6:	2b00      	cmp	r3, #0
 8019aa8:	d105      	bne.n	8019ab6 <USBD_USR_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8019aaa:	683a      	ldr	r2, [r7, #0]
 8019aac:	4907      	ldr	r1, [pc, #28]	; (8019acc <USBD_USR_InterfaceStrDescriptor+0x34>)
 8019aae:	4808      	ldr	r0, [pc, #32]	; (8019ad0 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8019ab0:	f7f6 fa83 	bl	800ffba <USBD_GetString>
 8019ab4:	e004      	b.n	8019ac0 <USBD_USR_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8019ab6:	683a      	ldr	r2, [r7, #0]
 8019ab8:	4904      	ldr	r1, [pc, #16]	; (8019acc <USBD_USR_InterfaceStrDescriptor+0x34>)
 8019aba:	4805      	ldr	r0, [pc, #20]	; (8019ad0 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8019abc:	f7f6 fa7d 	bl	800ffba <USBD_GetString>
  }
  return USBD_StrDesc;  
 8019ac0:	4b02      	ldr	r3, [pc, #8]	; (8019acc <USBD_USR_InterfaceStrDescriptor+0x34>)
}
 8019ac2:	4618      	mov	r0, r3
 8019ac4:	3708      	adds	r7, #8
 8019ac6:	46bd      	mov	sp, r7
 8019ac8:	bd80      	pop	{r7, pc}
 8019aca:	bf00      	nop
 8019acc:	2000bff0 	.word	0x2000bff0
 8019ad0:	0801de0c 	.word	0x0801de0c

08019ad4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019ad4:	b580      	push	{r7, lr}
 8019ad6:	b084      	sub	sp, #16
 8019ad8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8019ada:	4b0f      	ldr	r3, [pc, #60]	; (8019b18 <Get_SerialNum+0x44>)
 8019adc:	681b      	ldr	r3, [r3, #0]
 8019ade:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8019ae0:	4b0e      	ldr	r3, [pc, #56]	; (8019b1c <Get_SerialNum+0x48>)
 8019ae2:	681b      	ldr	r3, [r3, #0]
 8019ae4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 8019ae6:	4b0e      	ldr	r3, [pc, #56]	; (8019b20 <Get_SerialNum+0x4c>)
 8019ae8:	681b      	ldr	r3, [r3, #0]
 8019aea:	607b      	str	r3, [r7, #4]
  
  deviceserial0 += deviceserial2;
 8019aec:	68fa      	ldr	r2, [r7, #12]
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	4413      	add	r3, r2
 8019af2:	60fb      	str	r3, [r7, #12]
  
  if (deviceserial0 != 0)
 8019af4:	68fb      	ldr	r3, [r7, #12]
 8019af6:	2b00      	cmp	r3, #0
 8019af8:	d009      	beq.n	8019b0e <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8019afa:	2208      	movs	r2, #8
 8019afc:	4909      	ldr	r1, [pc, #36]	; (8019b24 <Get_SerialNum+0x50>)
 8019afe:	68f8      	ldr	r0, [r7, #12]
 8019b00:	f000 f814 	bl	8019b2c <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8019b04:	2204      	movs	r2, #4
 8019b06:	4908      	ldr	r1, [pc, #32]	; (8019b28 <Get_SerialNum+0x54>)
 8019b08:	68b8      	ldr	r0, [r7, #8]
 8019b0a:	f000 f80f 	bl	8019b2c <IntToUnicode>
  }
}
 8019b0e:	bf00      	nop
 8019b10:	3710      	adds	r7, #16
 8019b12:	46bd      	mov	sp, r7
 8019b14:	bd80      	pop	{r7, pc}
 8019b16:	bf00      	nop
 8019b18:	1fff7a10 	.word	0x1fff7a10
 8019b1c:	1fff7a14 	.word	0x1fff7a14
 8019b20:	1fff7a18 	.word	0x1fff7a18
 8019b24:	20000226 	.word	0x20000226
 8019b28:	20000236 	.word	0x20000236

08019b2c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8019b2c:	b480      	push	{r7}
 8019b2e:	b087      	sub	sp, #28
 8019b30:	af00      	add	r7, sp, #0
 8019b32:	60f8      	str	r0, [r7, #12]
 8019b34:	60b9      	str	r1, [r7, #8]
 8019b36:	4613      	mov	r3, r2
 8019b38:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8019b3a:	2300      	movs	r3, #0
 8019b3c:	75fb      	strb	r3, [r7, #23]
  
  for( idx = 0 ; idx < len ; idx ++)
 8019b3e:	2300      	movs	r3, #0
 8019b40:	75fb      	strb	r3, [r7, #23]
 8019b42:	e027      	b.n	8019b94 <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 8019b44:	68fb      	ldr	r3, [r7, #12]
 8019b46:	0f1b      	lsrs	r3, r3, #28
 8019b48:	2b09      	cmp	r3, #9
 8019b4a:	d80b      	bhi.n	8019b64 <IntToUnicode+0x38>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	0f1b      	lsrs	r3, r3, #28
 8019b50:	b2da      	uxtb	r2, r3
 8019b52:	7dfb      	ldrb	r3, [r7, #23]
 8019b54:	005b      	lsls	r3, r3, #1
 8019b56:	4619      	mov	r1, r3
 8019b58:	68bb      	ldr	r3, [r7, #8]
 8019b5a:	440b      	add	r3, r1
 8019b5c:	3230      	adds	r2, #48	; 0x30
 8019b5e:	b2d2      	uxtb	r2, r2
 8019b60:	701a      	strb	r2, [r3, #0]
 8019b62:	e00a      	b.n	8019b7a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8019b64:	68fb      	ldr	r3, [r7, #12]
 8019b66:	0f1b      	lsrs	r3, r3, #28
 8019b68:	b2da      	uxtb	r2, r3
 8019b6a:	7dfb      	ldrb	r3, [r7, #23]
 8019b6c:	005b      	lsls	r3, r3, #1
 8019b6e:	4619      	mov	r1, r3
 8019b70:	68bb      	ldr	r3, [r7, #8]
 8019b72:	440b      	add	r3, r1
 8019b74:	3237      	adds	r2, #55	; 0x37
 8019b76:	b2d2      	uxtb	r2, r2
 8019b78:	701a      	strb	r2, [r3, #0]
    }
    
    value = value << 4;
 8019b7a:	68fb      	ldr	r3, [r7, #12]
 8019b7c:	011b      	lsls	r3, r3, #4
 8019b7e:	60fb      	str	r3, [r7, #12]
    
    pbuf[ 2* idx + 1] = 0;
 8019b80:	7dfb      	ldrb	r3, [r7, #23]
 8019b82:	005b      	lsls	r3, r3, #1
 8019b84:	3301      	adds	r3, #1
 8019b86:	68ba      	ldr	r2, [r7, #8]
 8019b88:	4413      	add	r3, r2
 8019b8a:	2200      	movs	r2, #0
 8019b8c:	701a      	strb	r2, [r3, #0]
  for( idx = 0 ; idx < len ; idx ++)
 8019b8e:	7dfb      	ldrb	r3, [r7, #23]
 8019b90:	3301      	adds	r3, #1
 8019b92:	75fb      	strb	r3, [r7, #23]
 8019b94:	7dfa      	ldrb	r2, [r7, #23]
 8019b96:	79fb      	ldrb	r3, [r7, #7]
 8019b98:	429a      	cmp	r2, r3
 8019b9a:	d3d3      	bcc.n	8019b44 <IntToUnicode+0x18>
  }
}
 8019b9c:	bf00      	nop
 8019b9e:	bf00      	nop
 8019ba0:	371c      	adds	r7, #28
 8019ba2:	46bd      	mov	sp, r7
 8019ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ba8:	4770      	bx	lr
	...

08019bac <OTG_FS_IRQHandler>:
extern USB_OTG_CORE_HANDLE  USB_OTG_dev;

//USB OTG 
//USB
void OTG_FS_IRQHandler(void)
{
 8019bac:	b580      	push	{r7, lr}
 8019bae:	af00      	add	r7, sp, #0
  	USBD_OTG_ISR_Handler(&USB_OTG_dev);
 8019bb0:	4802      	ldr	r0, [pc, #8]	; (8019bbc <OTG_FS_IRQHandler+0x10>)
 8019bb2:	f7f4 fb3c 	bl	800e22e <USBD_OTG_ISR_Handler>
}  
 8019bb6:	bf00      	nop
 8019bb8:	bd80      	pop	{r7, pc}
 8019bba:	bf00      	nop
 8019bbc:	2000b934 	.word	0x2000b934

08019bc0 <USBD_USR_Init>:
  USBD_USR_DeviceConnected,
  USBD_USR_DeviceDisconnected,    
};
//USB Device 
void USBD_USR_Init(void)
{
 8019bc0:	b480      	push	{r7}
 8019bc2:	af00      	add	r7, sp, #0
	////printf("USBD_USR_Init\r\n");
} 
 8019bc4:	bf00      	nop
 8019bc6:	46bd      	mov	sp, r7
 8019bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bcc:	4770      	bx	lr

08019bce <USBD_USR_DeviceReset>:
//USB Device 
//speed:USB,0,;1,;,.
void USBD_USR_DeviceReset (uint8_t speed)
{
 8019bce:	b480      	push	{r7}
 8019bd0:	b083      	sub	sp, #12
 8019bd2:	af00      	add	r7, sp, #0
 8019bd4:	4603      	mov	r3, r0
 8019bd6:	71fb      	strb	r3, [r7, #7]
	switch (speed)
 8019bd8:	79fb      	ldrb	r3, [r7, #7]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d002      	beq.n	8019be4 <USBD_USR_DeviceReset+0x16>
 8019bde:	2b01      	cmp	r3, #1
 8019be0:	d002      	beq.n	8019be8 <USBD_USR_DeviceReset+0x1a>
		case USB_OTG_SPEED_FULL: 
			//printf("USB Device Library v1.1.0  [FS]\r\n");
			break;
		default:
			//printf("USB Device Library v1.1.0  [??]\r\n"); 
			break;
 8019be2:	e002      	b.n	8019bea <USBD_USR_DeviceReset+0x1c>
			break; 
 8019be4:	bf00      	nop
 8019be6:	e000      	b.n	8019bea <USBD_USR_DeviceReset+0x1c>
			break;
 8019be8:	bf00      	nop
	}
}
 8019bea:	bf00      	nop
 8019bec:	370c      	adds	r7, #12
 8019bee:	46bd      	mov	sp, r7
 8019bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bf4:	4770      	bx	lr
	...

08019bf8 <USBD_USR_DeviceConfigured>:
//USB Device 
void USBD_USR_DeviceConfigured (void)
{
 8019bf8:	b480      	push	{r7}
 8019bfa:	af00      	add	r7, sp, #0
    bDeviceState=1;
 8019bfc:	4b03      	ldr	r3, [pc, #12]	; (8019c0c <USBD_USR_DeviceConfigured+0x14>)
 8019bfe:	2201      	movs	r2, #1
 8019c00:	701a      	strb	r2, [r3, #0]
	//printf("MSC Interface started.\r\n"); 
} 
 8019c02:	bf00      	nop
 8019c04:	46bd      	mov	sp, r7
 8019c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c0a:	4770      	bx	lr
 8019c0c:	200087c8 	.word	0x200087c8

08019c10 <USBD_USR_DeviceSuspended>:
//USB Device
void USBD_USR_DeviceSuspended(void)
{
 8019c10:	b480      	push	{r7}
 8019c12:	af00      	add	r7, sp, #0
    bDeviceState=0;
 8019c14:	4b03      	ldr	r3, [pc, #12]	; (8019c24 <USBD_USR_DeviceSuspended+0x14>)
 8019c16:	2200      	movs	r2, #0
 8019c18:	701a      	strb	r2, [r3, #0]
	//printf("Device In suspend mode.\r\n");
} 
 8019c1a:	bf00      	nop
 8019c1c:	46bd      	mov	sp, r7
 8019c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c22:	4770      	bx	lr
 8019c24:	200087c8 	.word	0x200087c8

08019c28 <USBD_USR_DeviceResumed>:
//USB Device
void USBD_USR_DeviceResumed(void)
{ 
 8019c28:	b480      	push	{r7}
 8019c2a:	af00      	add	r7, sp, #0
	//printf("Device Resumed\r\n");
}
 8019c2c:	bf00      	nop
 8019c2e:	46bd      	mov	sp, r7
 8019c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c34:	4770      	bx	lr
	...

08019c38 <USBD_USR_DeviceConnected>:
//USB Device
void USBD_USR_DeviceConnected (void)
{
 8019c38:	b480      	push	{r7}
 8019c3a:	af00      	add	r7, sp, #0
	bDeviceState=1;
 8019c3c:	4b03      	ldr	r3, [pc, #12]	; (8019c4c <USBD_USR_DeviceConnected+0x14>)
 8019c3e:	2201      	movs	r2, #1
 8019c40:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Connected.\r\n");
}
 8019c42:	bf00      	nop
 8019c44:	46bd      	mov	sp, r7
 8019c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c4a:	4770      	bx	lr
 8019c4c:	200087c8 	.word	0x200087c8

08019c50 <USBD_USR_DeviceDisconnected>:
//USB Device
void USBD_USR_DeviceDisconnected (void)
{
 8019c50:	b480      	push	{r7}
 8019c52:	af00      	add	r7, sp, #0
	bDeviceState=0;
 8019c54:	4b03      	ldr	r3, [pc, #12]	; (8019c64 <USBD_USR_DeviceDisconnected+0x14>)
 8019c56:	2200      	movs	r2, #0
 8019c58:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Disconnected.\r\n");
} 
 8019c5a:	bf00      	nop
 8019c5c:	46bd      	mov	sp, r7
 8019c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c62:	4770      	bx	lr
 8019c64:	200087c8 	.word	0x200087c8

08019c68 <__errno>:
 8019c68:	4b01      	ldr	r3, [pc, #4]	; (8019c70 <__errno+0x8>)
 8019c6a:	6818      	ldr	r0, [r3, #0]
 8019c6c:	4770      	bx	lr
 8019c6e:	bf00      	nop
 8019c70:	2000025c 	.word	0x2000025c

08019c74 <__libc_init_array>:
 8019c74:	b570      	push	{r4, r5, r6, lr}
 8019c76:	4d0d      	ldr	r5, [pc, #52]	; (8019cac <__libc_init_array+0x38>)
 8019c78:	4c0d      	ldr	r4, [pc, #52]	; (8019cb0 <__libc_init_array+0x3c>)
 8019c7a:	1b64      	subs	r4, r4, r5
 8019c7c:	10a4      	asrs	r4, r4, #2
 8019c7e:	2600      	movs	r6, #0
 8019c80:	42a6      	cmp	r6, r4
 8019c82:	d109      	bne.n	8019c98 <__libc_init_array+0x24>
 8019c84:	4d0b      	ldr	r5, [pc, #44]	; (8019cb4 <__libc_init_array+0x40>)
 8019c86:	4c0c      	ldr	r4, [pc, #48]	; (8019cb8 <__libc_init_array+0x44>)
 8019c88:	f003 ff5a 	bl	801db40 <_init>
 8019c8c:	1b64      	subs	r4, r4, r5
 8019c8e:	10a4      	asrs	r4, r4, #2
 8019c90:	2600      	movs	r6, #0
 8019c92:	42a6      	cmp	r6, r4
 8019c94:	d105      	bne.n	8019ca2 <__libc_init_array+0x2e>
 8019c96:	bd70      	pop	{r4, r5, r6, pc}
 8019c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c9c:	4798      	blx	r3
 8019c9e:	3601      	adds	r6, #1
 8019ca0:	e7ee      	b.n	8019c80 <__libc_init_array+0xc>
 8019ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8019ca6:	4798      	blx	r3
 8019ca8:	3601      	adds	r6, #1
 8019caa:	e7f2      	b.n	8019c92 <__libc_init_array+0x1e>
 8019cac:	0801e77c 	.word	0x0801e77c
 8019cb0:	0801e77c 	.word	0x0801e77c
 8019cb4:	0801e77c 	.word	0x0801e77c
 8019cb8:	0801e780 	.word	0x0801e780

08019cbc <memcpy>:
 8019cbc:	440a      	add	r2, r1
 8019cbe:	4291      	cmp	r1, r2
 8019cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8019cc4:	d100      	bne.n	8019cc8 <memcpy+0xc>
 8019cc6:	4770      	bx	lr
 8019cc8:	b510      	push	{r4, lr}
 8019cca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019cce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019cd2:	4291      	cmp	r1, r2
 8019cd4:	d1f9      	bne.n	8019cca <memcpy+0xe>
 8019cd6:	bd10      	pop	{r4, pc}

08019cd8 <memset>:
 8019cd8:	4402      	add	r2, r0
 8019cda:	4603      	mov	r3, r0
 8019cdc:	4293      	cmp	r3, r2
 8019cde:	d100      	bne.n	8019ce2 <memset+0xa>
 8019ce0:	4770      	bx	lr
 8019ce2:	f803 1b01 	strb.w	r1, [r3], #1
 8019ce6:	e7f9      	b.n	8019cdc <memset+0x4>

08019ce8 <__cvt>:
 8019ce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019cec:	ec55 4b10 	vmov	r4, r5, d0
 8019cf0:	2d00      	cmp	r5, #0
 8019cf2:	460e      	mov	r6, r1
 8019cf4:	4619      	mov	r1, r3
 8019cf6:	462b      	mov	r3, r5
 8019cf8:	bfbb      	ittet	lt
 8019cfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8019cfe:	461d      	movlt	r5, r3
 8019d00:	2300      	movge	r3, #0
 8019d02:	232d      	movlt	r3, #45	; 0x2d
 8019d04:	700b      	strb	r3, [r1, #0]
 8019d06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019d08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8019d0c:	4691      	mov	r9, r2
 8019d0e:	f023 0820 	bic.w	r8, r3, #32
 8019d12:	bfbc      	itt	lt
 8019d14:	4622      	movlt	r2, r4
 8019d16:	4614      	movlt	r4, r2
 8019d18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019d1c:	d005      	beq.n	8019d2a <__cvt+0x42>
 8019d1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8019d22:	d100      	bne.n	8019d26 <__cvt+0x3e>
 8019d24:	3601      	adds	r6, #1
 8019d26:	2102      	movs	r1, #2
 8019d28:	e000      	b.n	8019d2c <__cvt+0x44>
 8019d2a:	2103      	movs	r1, #3
 8019d2c:	ab03      	add	r3, sp, #12
 8019d2e:	9301      	str	r3, [sp, #4]
 8019d30:	ab02      	add	r3, sp, #8
 8019d32:	9300      	str	r3, [sp, #0]
 8019d34:	ec45 4b10 	vmov	d0, r4, r5
 8019d38:	4653      	mov	r3, sl
 8019d3a:	4632      	mov	r2, r6
 8019d3c:	f000 fe18 	bl	801a970 <_dtoa_r>
 8019d40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8019d44:	4607      	mov	r7, r0
 8019d46:	d102      	bne.n	8019d4e <__cvt+0x66>
 8019d48:	f019 0f01 	tst.w	r9, #1
 8019d4c:	d022      	beq.n	8019d94 <__cvt+0xac>
 8019d4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019d52:	eb07 0906 	add.w	r9, r7, r6
 8019d56:	d110      	bne.n	8019d7a <__cvt+0x92>
 8019d58:	783b      	ldrb	r3, [r7, #0]
 8019d5a:	2b30      	cmp	r3, #48	; 0x30
 8019d5c:	d10a      	bne.n	8019d74 <__cvt+0x8c>
 8019d5e:	2200      	movs	r2, #0
 8019d60:	2300      	movs	r3, #0
 8019d62:	4620      	mov	r0, r4
 8019d64:	4629      	mov	r1, r5
 8019d66:	f7e6 feaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8019d6a:	b918      	cbnz	r0, 8019d74 <__cvt+0x8c>
 8019d6c:	f1c6 0601 	rsb	r6, r6, #1
 8019d70:	f8ca 6000 	str.w	r6, [sl]
 8019d74:	f8da 3000 	ldr.w	r3, [sl]
 8019d78:	4499      	add	r9, r3
 8019d7a:	2200      	movs	r2, #0
 8019d7c:	2300      	movs	r3, #0
 8019d7e:	4620      	mov	r0, r4
 8019d80:	4629      	mov	r1, r5
 8019d82:	f7e6 fea1 	bl	8000ac8 <__aeabi_dcmpeq>
 8019d86:	b108      	cbz	r0, 8019d8c <__cvt+0xa4>
 8019d88:	f8cd 900c 	str.w	r9, [sp, #12]
 8019d8c:	2230      	movs	r2, #48	; 0x30
 8019d8e:	9b03      	ldr	r3, [sp, #12]
 8019d90:	454b      	cmp	r3, r9
 8019d92:	d307      	bcc.n	8019da4 <__cvt+0xbc>
 8019d94:	9b03      	ldr	r3, [sp, #12]
 8019d96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019d98:	1bdb      	subs	r3, r3, r7
 8019d9a:	4638      	mov	r0, r7
 8019d9c:	6013      	str	r3, [r2, #0]
 8019d9e:	b004      	add	sp, #16
 8019da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019da4:	1c59      	adds	r1, r3, #1
 8019da6:	9103      	str	r1, [sp, #12]
 8019da8:	701a      	strb	r2, [r3, #0]
 8019daa:	e7f0      	b.n	8019d8e <__cvt+0xa6>

08019dac <__exponent>:
 8019dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019dae:	4603      	mov	r3, r0
 8019db0:	2900      	cmp	r1, #0
 8019db2:	bfb8      	it	lt
 8019db4:	4249      	neglt	r1, r1
 8019db6:	f803 2b02 	strb.w	r2, [r3], #2
 8019dba:	bfb4      	ite	lt
 8019dbc:	222d      	movlt	r2, #45	; 0x2d
 8019dbe:	222b      	movge	r2, #43	; 0x2b
 8019dc0:	2909      	cmp	r1, #9
 8019dc2:	7042      	strb	r2, [r0, #1]
 8019dc4:	dd2a      	ble.n	8019e1c <__exponent+0x70>
 8019dc6:	f10d 0407 	add.w	r4, sp, #7
 8019dca:	46a4      	mov	ip, r4
 8019dcc:	270a      	movs	r7, #10
 8019dce:	46a6      	mov	lr, r4
 8019dd0:	460a      	mov	r2, r1
 8019dd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8019dd6:	fb07 1516 	mls	r5, r7, r6, r1
 8019dda:	3530      	adds	r5, #48	; 0x30
 8019ddc:	2a63      	cmp	r2, #99	; 0x63
 8019dde:	f104 34ff 	add.w	r4, r4, #4294967295
 8019de2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019de6:	4631      	mov	r1, r6
 8019de8:	dcf1      	bgt.n	8019dce <__exponent+0x22>
 8019dea:	3130      	adds	r1, #48	; 0x30
 8019dec:	f1ae 0502 	sub.w	r5, lr, #2
 8019df0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019df4:	1c44      	adds	r4, r0, #1
 8019df6:	4629      	mov	r1, r5
 8019df8:	4561      	cmp	r1, ip
 8019dfa:	d30a      	bcc.n	8019e12 <__exponent+0x66>
 8019dfc:	f10d 0209 	add.w	r2, sp, #9
 8019e00:	eba2 020e 	sub.w	r2, r2, lr
 8019e04:	4565      	cmp	r5, ip
 8019e06:	bf88      	it	hi
 8019e08:	2200      	movhi	r2, #0
 8019e0a:	4413      	add	r3, r2
 8019e0c:	1a18      	subs	r0, r3, r0
 8019e0e:	b003      	add	sp, #12
 8019e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019e12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019e16:	f804 2f01 	strb.w	r2, [r4, #1]!
 8019e1a:	e7ed      	b.n	8019df8 <__exponent+0x4c>
 8019e1c:	2330      	movs	r3, #48	; 0x30
 8019e1e:	3130      	adds	r1, #48	; 0x30
 8019e20:	7083      	strb	r3, [r0, #2]
 8019e22:	70c1      	strb	r1, [r0, #3]
 8019e24:	1d03      	adds	r3, r0, #4
 8019e26:	e7f1      	b.n	8019e0c <__exponent+0x60>

08019e28 <_printf_float>:
 8019e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e2c:	ed2d 8b02 	vpush	{d8}
 8019e30:	b08d      	sub	sp, #52	; 0x34
 8019e32:	460c      	mov	r4, r1
 8019e34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019e38:	4616      	mov	r6, r2
 8019e3a:	461f      	mov	r7, r3
 8019e3c:	4605      	mov	r5, r0
 8019e3e:	f001 fd3b 	bl	801b8b8 <_localeconv_r>
 8019e42:	f8d0 a000 	ldr.w	sl, [r0]
 8019e46:	4650      	mov	r0, sl
 8019e48:	f7e6 f9c2 	bl	80001d0 <strlen>
 8019e4c:	2300      	movs	r3, #0
 8019e4e:	930a      	str	r3, [sp, #40]	; 0x28
 8019e50:	6823      	ldr	r3, [r4, #0]
 8019e52:	9305      	str	r3, [sp, #20]
 8019e54:	f8d8 3000 	ldr.w	r3, [r8]
 8019e58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8019e5c:	3307      	adds	r3, #7
 8019e5e:	f023 0307 	bic.w	r3, r3, #7
 8019e62:	f103 0208 	add.w	r2, r3, #8
 8019e66:	f8c8 2000 	str.w	r2, [r8]
 8019e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e6e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019e72:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8019e76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019e7a:	9307      	str	r3, [sp, #28]
 8019e7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8019e80:	ee08 0a10 	vmov	s16, r0
 8019e84:	4b9f      	ldr	r3, [pc, #636]	; (801a104 <_printf_float+0x2dc>)
 8019e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8019e8e:	f7e6 fe4d 	bl	8000b2c <__aeabi_dcmpun>
 8019e92:	bb88      	cbnz	r0, 8019ef8 <_printf_float+0xd0>
 8019e94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019e98:	4b9a      	ldr	r3, [pc, #616]	; (801a104 <_printf_float+0x2dc>)
 8019e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8019e9e:	f7e6 fe27 	bl	8000af0 <__aeabi_dcmple>
 8019ea2:	bb48      	cbnz	r0, 8019ef8 <_printf_float+0xd0>
 8019ea4:	2200      	movs	r2, #0
 8019ea6:	2300      	movs	r3, #0
 8019ea8:	4640      	mov	r0, r8
 8019eaa:	4649      	mov	r1, r9
 8019eac:	f7e6 fe16 	bl	8000adc <__aeabi_dcmplt>
 8019eb0:	b110      	cbz	r0, 8019eb8 <_printf_float+0x90>
 8019eb2:	232d      	movs	r3, #45	; 0x2d
 8019eb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019eb8:	4b93      	ldr	r3, [pc, #588]	; (801a108 <_printf_float+0x2e0>)
 8019eba:	4894      	ldr	r0, [pc, #592]	; (801a10c <_printf_float+0x2e4>)
 8019ebc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019ec0:	bf94      	ite	ls
 8019ec2:	4698      	movls	r8, r3
 8019ec4:	4680      	movhi	r8, r0
 8019ec6:	2303      	movs	r3, #3
 8019ec8:	6123      	str	r3, [r4, #16]
 8019eca:	9b05      	ldr	r3, [sp, #20]
 8019ecc:	f023 0204 	bic.w	r2, r3, #4
 8019ed0:	6022      	str	r2, [r4, #0]
 8019ed2:	f04f 0900 	mov.w	r9, #0
 8019ed6:	9700      	str	r7, [sp, #0]
 8019ed8:	4633      	mov	r3, r6
 8019eda:	aa0b      	add	r2, sp, #44	; 0x2c
 8019edc:	4621      	mov	r1, r4
 8019ede:	4628      	mov	r0, r5
 8019ee0:	f000 f9d8 	bl	801a294 <_printf_common>
 8019ee4:	3001      	adds	r0, #1
 8019ee6:	f040 8090 	bne.w	801a00a <_printf_float+0x1e2>
 8019eea:	f04f 30ff 	mov.w	r0, #4294967295
 8019eee:	b00d      	add	sp, #52	; 0x34
 8019ef0:	ecbd 8b02 	vpop	{d8}
 8019ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ef8:	4642      	mov	r2, r8
 8019efa:	464b      	mov	r3, r9
 8019efc:	4640      	mov	r0, r8
 8019efe:	4649      	mov	r1, r9
 8019f00:	f7e6 fe14 	bl	8000b2c <__aeabi_dcmpun>
 8019f04:	b140      	cbz	r0, 8019f18 <_printf_float+0xf0>
 8019f06:	464b      	mov	r3, r9
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	bfbc      	itt	lt
 8019f0c:	232d      	movlt	r3, #45	; 0x2d
 8019f0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8019f12:	487f      	ldr	r0, [pc, #508]	; (801a110 <_printf_float+0x2e8>)
 8019f14:	4b7f      	ldr	r3, [pc, #508]	; (801a114 <_printf_float+0x2ec>)
 8019f16:	e7d1      	b.n	8019ebc <_printf_float+0x94>
 8019f18:	6863      	ldr	r3, [r4, #4]
 8019f1a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8019f1e:	9206      	str	r2, [sp, #24]
 8019f20:	1c5a      	adds	r2, r3, #1
 8019f22:	d13f      	bne.n	8019fa4 <_printf_float+0x17c>
 8019f24:	2306      	movs	r3, #6
 8019f26:	6063      	str	r3, [r4, #4]
 8019f28:	9b05      	ldr	r3, [sp, #20]
 8019f2a:	6861      	ldr	r1, [r4, #4]
 8019f2c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019f30:	2300      	movs	r3, #0
 8019f32:	9303      	str	r3, [sp, #12]
 8019f34:	ab0a      	add	r3, sp, #40	; 0x28
 8019f36:	e9cd b301 	strd	fp, r3, [sp, #4]
 8019f3a:	ab09      	add	r3, sp, #36	; 0x24
 8019f3c:	ec49 8b10 	vmov	d0, r8, r9
 8019f40:	9300      	str	r3, [sp, #0]
 8019f42:	6022      	str	r2, [r4, #0]
 8019f44:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019f48:	4628      	mov	r0, r5
 8019f4a:	f7ff fecd 	bl	8019ce8 <__cvt>
 8019f4e:	9b06      	ldr	r3, [sp, #24]
 8019f50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019f52:	2b47      	cmp	r3, #71	; 0x47
 8019f54:	4680      	mov	r8, r0
 8019f56:	d108      	bne.n	8019f6a <_printf_float+0x142>
 8019f58:	1cc8      	adds	r0, r1, #3
 8019f5a:	db02      	blt.n	8019f62 <_printf_float+0x13a>
 8019f5c:	6863      	ldr	r3, [r4, #4]
 8019f5e:	4299      	cmp	r1, r3
 8019f60:	dd41      	ble.n	8019fe6 <_printf_float+0x1be>
 8019f62:	f1ab 0b02 	sub.w	fp, fp, #2
 8019f66:	fa5f fb8b 	uxtb.w	fp, fp
 8019f6a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019f6e:	d820      	bhi.n	8019fb2 <_printf_float+0x18a>
 8019f70:	3901      	subs	r1, #1
 8019f72:	465a      	mov	r2, fp
 8019f74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8019f78:	9109      	str	r1, [sp, #36]	; 0x24
 8019f7a:	f7ff ff17 	bl	8019dac <__exponent>
 8019f7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019f80:	1813      	adds	r3, r2, r0
 8019f82:	2a01      	cmp	r2, #1
 8019f84:	4681      	mov	r9, r0
 8019f86:	6123      	str	r3, [r4, #16]
 8019f88:	dc02      	bgt.n	8019f90 <_printf_float+0x168>
 8019f8a:	6822      	ldr	r2, [r4, #0]
 8019f8c:	07d2      	lsls	r2, r2, #31
 8019f8e:	d501      	bpl.n	8019f94 <_printf_float+0x16c>
 8019f90:	3301      	adds	r3, #1
 8019f92:	6123      	str	r3, [r4, #16]
 8019f94:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	d09c      	beq.n	8019ed6 <_printf_float+0xae>
 8019f9c:	232d      	movs	r3, #45	; 0x2d
 8019f9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019fa2:	e798      	b.n	8019ed6 <_printf_float+0xae>
 8019fa4:	9a06      	ldr	r2, [sp, #24]
 8019fa6:	2a47      	cmp	r2, #71	; 0x47
 8019fa8:	d1be      	bne.n	8019f28 <_printf_float+0x100>
 8019faa:	2b00      	cmp	r3, #0
 8019fac:	d1bc      	bne.n	8019f28 <_printf_float+0x100>
 8019fae:	2301      	movs	r3, #1
 8019fb0:	e7b9      	b.n	8019f26 <_printf_float+0xfe>
 8019fb2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8019fb6:	d118      	bne.n	8019fea <_printf_float+0x1c2>
 8019fb8:	2900      	cmp	r1, #0
 8019fba:	6863      	ldr	r3, [r4, #4]
 8019fbc:	dd0b      	ble.n	8019fd6 <_printf_float+0x1ae>
 8019fbe:	6121      	str	r1, [r4, #16]
 8019fc0:	b913      	cbnz	r3, 8019fc8 <_printf_float+0x1a0>
 8019fc2:	6822      	ldr	r2, [r4, #0]
 8019fc4:	07d0      	lsls	r0, r2, #31
 8019fc6:	d502      	bpl.n	8019fce <_printf_float+0x1a6>
 8019fc8:	3301      	adds	r3, #1
 8019fca:	440b      	add	r3, r1
 8019fcc:	6123      	str	r3, [r4, #16]
 8019fce:	65a1      	str	r1, [r4, #88]	; 0x58
 8019fd0:	f04f 0900 	mov.w	r9, #0
 8019fd4:	e7de      	b.n	8019f94 <_printf_float+0x16c>
 8019fd6:	b913      	cbnz	r3, 8019fde <_printf_float+0x1b6>
 8019fd8:	6822      	ldr	r2, [r4, #0]
 8019fda:	07d2      	lsls	r2, r2, #31
 8019fdc:	d501      	bpl.n	8019fe2 <_printf_float+0x1ba>
 8019fde:	3302      	adds	r3, #2
 8019fe0:	e7f4      	b.n	8019fcc <_printf_float+0x1a4>
 8019fe2:	2301      	movs	r3, #1
 8019fe4:	e7f2      	b.n	8019fcc <_printf_float+0x1a4>
 8019fe6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8019fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019fec:	4299      	cmp	r1, r3
 8019fee:	db05      	blt.n	8019ffc <_printf_float+0x1d4>
 8019ff0:	6823      	ldr	r3, [r4, #0]
 8019ff2:	6121      	str	r1, [r4, #16]
 8019ff4:	07d8      	lsls	r0, r3, #31
 8019ff6:	d5ea      	bpl.n	8019fce <_printf_float+0x1a6>
 8019ff8:	1c4b      	adds	r3, r1, #1
 8019ffa:	e7e7      	b.n	8019fcc <_printf_float+0x1a4>
 8019ffc:	2900      	cmp	r1, #0
 8019ffe:	bfd4      	ite	le
 801a000:	f1c1 0202 	rsble	r2, r1, #2
 801a004:	2201      	movgt	r2, #1
 801a006:	4413      	add	r3, r2
 801a008:	e7e0      	b.n	8019fcc <_printf_float+0x1a4>
 801a00a:	6823      	ldr	r3, [r4, #0]
 801a00c:	055a      	lsls	r2, r3, #21
 801a00e:	d407      	bmi.n	801a020 <_printf_float+0x1f8>
 801a010:	6923      	ldr	r3, [r4, #16]
 801a012:	4642      	mov	r2, r8
 801a014:	4631      	mov	r1, r6
 801a016:	4628      	mov	r0, r5
 801a018:	47b8      	blx	r7
 801a01a:	3001      	adds	r0, #1
 801a01c:	d12c      	bne.n	801a078 <_printf_float+0x250>
 801a01e:	e764      	b.n	8019eea <_printf_float+0xc2>
 801a020:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801a024:	f240 80e0 	bls.w	801a1e8 <_printf_float+0x3c0>
 801a028:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a02c:	2200      	movs	r2, #0
 801a02e:	2300      	movs	r3, #0
 801a030:	f7e6 fd4a 	bl	8000ac8 <__aeabi_dcmpeq>
 801a034:	2800      	cmp	r0, #0
 801a036:	d034      	beq.n	801a0a2 <_printf_float+0x27a>
 801a038:	4a37      	ldr	r2, [pc, #220]	; (801a118 <_printf_float+0x2f0>)
 801a03a:	2301      	movs	r3, #1
 801a03c:	4631      	mov	r1, r6
 801a03e:	4628      	mov	r0, r5
 801a040:	47b8      	blx	r7
 801a042:	3001      	adds	r0, #1
 801a044:	f43f af51 	beq.w	8019eea <_printf_float+0xc2>
 801a048:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a04c:	429a      	cmp	r2, r3
 801a04e:	db02      	blt.n	801a056 <_printf_float+0x22e>
 801a050:	6823      	ldr	r3, [r4, #0]
 801a052:	07d8      	lsls	r0, r3, #31
 801a054:	d510      	bpl.n	801a078 <_printf_float+0x250>
 801a056:	ee18 3a10 	vmov	r3, s16
 801a05a:	4652      	mov	r2, sl
 801a05c:	4631      	mov	r1, r6
 801a05e:	4628      	mov	r0, r5
 801a060:	47b8      	blx	r7
 801a062:	3001      	adds	r0, #1
 801a064:	f43f af41 	beq.w	8019eea <_printf_float+0xc2>
 801a068:	f04f 0800 	mov.w	r8, #0
 801a06c:	f104 091a 	add.w	r9, r4, #26
 801a070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a072:	3b01      	subs	r3, #1
 801a074:	4543      	cmp	r3, r8
 801a076:	dc09      	bgt.n	801a08c <_printf_float+0x264>
 801a078:	6823      	ldr	r3, [r4, #0]
 801a07a:	079b      	lsls	r3, r3, #30
 801a07c:	f100 8105 	bmi.w	801a28a <_printf_float+0x462>
 801a080:	68e0      	ldr	r0, [r4, #12]
 801a082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a084:	4298      	cmp	r0, r3
 801a086:	bfb8      	it	lt
 801a088:	4618      	movlt	r0, r3
 801a08a:	e730      	b.n	8019eee <_printf_float+0xc6>
 801a08c:	2301      	movs	r3, #1
 801a08e:	464a      	mov	r2, r9
 801a090:	4631      	mov	r1, r6
 801a092:	4628      	mov	r0, r5
 801a094:	47b8      	blx	r7
 801a096:	3001      	adds	r0, #1
 801a098:	f43f af27 	beq.w	8019eea <_printf_float+0xc2>
 801a09c:	f108 0801 	add.w	r8, r8, #1
 801a0a0:	e7e6      	b.n	801a070 <_printf_float+0x248>
 801a0a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a0a4:	2b00      	cmp	r3, #0
 801a0a6:	dc39      	bgt.n	801a11c <_printf_float+0x2f4>
 801a0a8:	4a1b      	ldr	r2, [pc, #108]	; (801a118 <_printf_float+0x2f0>)
 801a0aa:	2301      	movs	r3, #1
 801a0ac:	4631      	mov	r1, r6
 801a0ae:	4628      	mov	r0, r5
 801a0b0:	47b8      	blx	r7
 801a0b2:	3001      	adds	r0, #1
 801a0b4:	f43f af19 	beq.w	8019eea <_printf_float+0xc2>
 801a0b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a0bc:	4313      	orrs	r3, r2
 801a0be:	d102      	bne.n	801a0c6 <_printf_float+0x29e>
 801a0c0:	6823      	ldr	r3, [r4, #0]
 801a0c2:	07d9      	lsls	r1, r3, #31
 801a0c4:	d5d8      	bpl.n	801a078 <_printf_float+0x250>
 801a0c6:	ee18 3a10 	vmov	r3, s16
 801a0ca:	4652      	mov	r2, sl
 801a0cc:	4631      	mov	r1, r6
 801a0ce:	4628      	mov	r0, r5
 801a0d0:	47b8      	blx	r7
 801a0d2:	3001      	adds	r0, #1
 801a0d4:	f43f af09 	beq.w	8019eea <_printf_float+0xc2>
 801a0d8:	f04f 0900 	mov.w	r9, #0
 801a0dc:	f104 0a1a 	add.w	sl, r4, #26
 801a0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a0e2:	425b      	negs	r3, r3
 801a0e4:	454b      	cmp	r3, r9
 801a0e6:	dc01      	bgt.n	801a0ec <_printf_float+0x2c4>
 801a0e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a0ea:	e792      	b.n	801a012 <_printf_float+0x1ea>
 801a0ec:	2301      	movs	r3, #1
 801a0ee:	4652      	mov	r2, sl
 801a0f0:	4631      	mov	r1, r6
 801a0f2:	4628      	mov	r0, r5
 801a0f4:	47b8      	blx	r7
 801a0f6:	3001      	adds	r0, #1
 801a0f8:	f43f aef7 	beq.w	8019eea <_printf_float+0xc2>
 801a0fc:	f109 0901 	add.w	r9, r9, #1
 801a100:	e7ee      	b.n	801a0e0 <_printf_float+0x2b8>
 801a102:	bf00      	nop
 801a104:	7fefffff 	.word	0x7fefffff
 801a108:	0801df9c 	.word	0x0801df9c
 801a10c:	0801dfa0 	.word	0x0801dfa0
 801a110:	0801dfa8 	.word	0x0801dfa8
 801a114:	0801dfa4 	.word	0x0801dfa4
 801a118:	0801dfac 	.word	0x0801dfac
 801a11c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a11e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a120:	429a      	cmp	r2, r3
 801a122:	bfa8      	it	ge
 801a124:	461a      	movge	r2, r3
 801a126:	2a00      	cmp	r2, #0
 801a128:	4691      	mov	r9, r2
 801a12a:	dc37      	bgt.n	801a19c <_printf_float+0x374>
 801a12c:	f04f 0b00 	mov.w	fp, #0
 801a130:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a134:	f104 021a 	add.w	r2, r4, #26
 801a138:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a13a:	9305      	str	r3, [sp, #20]
 801a13c:	eba3 0309 	sub.w	r3, r3, r9
 801a140:	455b      	cmp	r3, fp
 801a142:	dc33      	bgt.n	801a1ac <_printf_float+0x384>
 801a144:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a148:	429a      	cmp	r2, r3
 801a14a:	db3b      	blt.n	801a1c4 <_printf_float+0x39c>
 801a14c:	6823      	ldr	r3, [r4, #0]
 801a14e:	07da      	lsls	r2, r3, #31
 801a150:	d438      	bmi.n	801a1c4 <_printf_float+0x39c>
 801a152:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a154:	9b05      	ldr	r3, [sp, #20]
 801a156:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a158:	1ad3      	subs	r3, r2, r3
 801a15a:	eba2 0901 	sub.w	r9, r2, r1
 801a15e:	4599      	cmp	r9, r3
 801a160:	bfa8      	it	ge
 801a162:	4699      	movge	r9, r3
 801a164:	f1b9 0f00 	cmp.w	r9, #0
 801a168:	dc35      	bgt.n	801a1d6 <_printf_float+0x3ae>
 801a16a:	f04f 0800 	mov.w	r8, #0
 801a16e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a172:	f104 0a1a 	add.w	sl, r4, #26
 801a176:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a17a:	1a9b      	subs	r3, r3, r2
 801a17c:	eba3 0309 	sub.w	r3, r3, r9
 801a180:	4543      	cmp	r3, r8
 801a182:	f77f af79 	ble.w	801a078 <_printf_float+0x250>
 801a186:	2301      	movs	r3, #1
 801a188:	4652      	mov	r2, sl
 801a18a:	4631      	mov	r1, r6
 801a18c:	4628      	mov	r0, r5
 801a18e:	47b8      	blx	r7
 801a190:	3001      	adds	r0, #1
 801a192:	f43f aeaa 	beq.w	8019eea <_printf_float+0xc2>
 801a196:	f108 0801 	add.w	r8, r8, #1
 801a19a:	e7ec      	b.n	801a176 <_printf_float+0x34e>
 801a19c:	4613      	mov	r3, r2
 801a19e:	4631      	mov	r1, r6
 801a1a0:	4642      	mov	r2, r8
 801a1a2:	4628      	mov	r0, r5
 801a1a4:	47b8      	blx	r7
 801a1a6:	3001      	adds	r0, #1
 801a1a8:	d1c0      	bne.n	801a12c <_printf_float+0x304>
 801a1aa:	e69e      	b.n	8019eea <_printf_float+0xc2>
 801a1ac:	2301      	movs	r3, #1
 801a1ae:	4631      	mov	r1, r6
 801a1b0:	4628      	mov	r0, r5
 801a1b2:	9205      	str	r2, [sp, #20]
 801a1b4:	47b8      	blx	r7
 801a1b6:	3001      	adds	r0, #1
 801a1b8:	f43f ae97 	beq.w	8019eea <_printf_float+0xc2>
 801a1bc:	9a05      	ldr	r2, [sp, #20]
 801a1be:	f10b 0b01 	add.w	fp, fp, #1
 801a1c2:	e7b9      	b.n	801a138 <_printf_float+0x310>
 801a1c4:	ee18 3a10 	vmov	r3, s16
 801a1c8:	4652      	mov	r2, sl
 801a1ca:	4631      	mov	r1, r6
 801a1cc:	4628      	mov	r0, r5
 801a1ce:	47b8      	blx	r7
 801a1d0:	3001      	adds	r0, #1
 801a1d2:	d1be      	bne.n	801a152 <_printf_float+0x32a>
 801a1d4:	e689      	b.n	8019eea <_printf_float+0xc2>
 801a1d6:	9a05      	ldr	r2, [sp, #20]
 801a1d8:	464b      	mov	r3, r9
 801a1da:	4442      	add	r2, r8
 801a1dc:	4631      	mov	r1, r6
 801a1de:	4628      	mov	r0, r5
 801a1e0:	47b8      	blx	r7
 801a1e2:	3001      	adds	r0, #1
 801a1e4:	d1c1      	bne.n	801a16a <_printf_float+0x342>
 801a1e6:	e680      	b.n	8019eea <_printf_float+0xc2>
 801a1e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a1ea:	2a01      	cmp	r2, #1
 801a1ec:	dc01      	bgt.n	801a1f2 <_printf_float+0x3ca>
 801a1ee:	07db      	lsls	r3, r3, #31
 801a1f0:	d538      	bpl.n	801a264 <_printf_float+0x43c>
 801a1f2:	2301      	movs	r3, #1
 801a1f4:	4642      	mov	r2, r8
 801a1f6:	4631      	mov	r1, r6
 801a1f8:	4628      	mov	r0, r5
 801a1fa:	47b8      	blx	r7
 801a1fc:	3001      	adds	r0, #1
 801a1fe:	f43f ae74 	beq.w	8019eea <_printf_float+0xc2>
 801a202:	ee18 3a10 	vmov	r3, s16
 801a206:	4652      	mov	r2, sl
 801a208:	4631      	mov	r1, r6
 801a20a:	4628      	mov	r0, r5
 801a20c:	47b8      	blx	r7
 801a20e:	3001      	adds	r0, #1
 801a210:	f43f ae6b 	beq.w	8019eea <_printf_float+0xc2>
 801a214:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a218:	2200      	movs	r2, #0
 801a21a:	2300      	movs	r3, #0
 801a21c:	f7e6 fc54 	bl	8000ac8 <__aeabi_dcmpeq>
 801a220:	b9d8      	cbnz	r0, 801a25a <_printf_float+0x432>
 801a222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a224:	f108 0201 	add.w	r2, r8, #1
 801a228:	3b01      	subs	r3, #1
 801a22a:	4631      	mov	r1, r6
 801a22c:	4628      	mov	r0, r5
 801a22e:	47b8      	blx	r7
 801a230:	3001      	adds	r0, #1
 801a232:	d10e      	bne.n	801a252 <_printf_float+0x42a>
 801a234:	e659      	b.n	8019eea <_printf_float+0xc2>
 801a236:	2301      	movs	r3, #1
 801a238:	4652      	mov	r2, sl
 801a23a:	4631      	mov	r1, r6
 801a23c:	4628      	mov	r0, r5
 801a23e:	47b8      	blx	r7
 801a240:	3001      	adds	r0, #1
 801a242:	f43f ae52 	beq.w	8019eea <_printf_float+0xc2>
 801a246:	f108 0801 	add.w	r8, r8, #1
 801a24a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a24c:	3b01      	subs	r3, #1
 801a24e:	4543      	cmp	r3, r8
 801a250:	dcf1      	bgt.n	801a236 <_printf_float+0x40e>
 801a252:	464b      	mov	r3, r9
 801a254:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a258:	e6dc      	b.n	801a014 <_printf_float+0x1ec>
 801a25a:	f04f 0800 	mov.w	r8, #0
 801a25e:	f104 0a1a 	add.w	sl, r4, #26
 801a262:	e7f2      	b.n	801a24a <_printf_float+0x422>
 801a264:	2301      	movs	r3, #1
 801a266:	4642      	mov	r2, r8
 801a268:	e7df      	b.n	801a22a <_printf_float+0x402>
 801a26a:	2301      	movs	r3, #1
 801a26c:	464a      	mov	r2, r9
 801a26e:	4631      	mov	r1, r6
 801a270:	4628      	mov	r0, r5
 801a272:	47b8      	blx	r7
 801a274:	3001      	adds	r0, #1
 801a276:	f43f ae38 	beq.w	8019eea <_printf_float+0xc2>
 801a27a:	f108 0801 	add.w	r8, r8, #1
 801a27e:	68e3      	ldr	r3, [r4, #12]
 801a280:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a282:	1a5b      	subs	r3, r3, r1
 801a284:	4543      	cmp	r3, r8
 801a286:	dcf0      	bgt.n	801a26a <_printf_float+0x442>
 801a288:	e6fa      	b.n	801a080 <_printf_float+0x258>
 801a28a:	f04f 0800 	mov.w	r8, #0
 801a28e:	f104 0919 	add.w	r9, r4, #25
 801a292:	e7f4      	b.n	801a27e <_printf_float+0x456>

0801a294 <_printf_common>:
 801a294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a298:	4616      	mov	r6, r2
 801a29a:	4699      	mov	r9, r3
 801a29c:	688a      	ldr	r2, [r1, #8]
 801a29e:	690b      	ldr	r3, [r1, #16]
 801a2a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a2a4:	4293      	cmp	r3, r2
 801a2a6:	bfb8      	it	lt
 801a2a8:	4613      	movlt	r3, r2
 801a2aa:	6033      	str	r3, [r6, #0]
 801a2ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a2b0:	4607      	mov	r7, r0
 801a2b2:	460c      	mov	r4, r1
 801a2b4:	b10a      	cbz	r2, 801a2ba <_printf_common+0x26>
 801a2b6:	3301      	adds	r3, #1
 801a2b8:	6033      	str	r3, [r6, #0]
 801a2ba:	6823      	ldr	r3, [r4, #0]
 801a2bc:	0699      	lsls	r1, r3, #26
 801a2be:	bf42      	ittt	mi
 801a2c0:	6833      	ldrmi	r3, [r6, #0]
 801a2c2:	3302      	addmi	r3, #2
 801a2c4:	6033      	strmi	r3, [r6, #0]
 801a2c6:	6825      	ldr	r5, [r4, #0]
 801a2c8:	f015 0506 	ands.w	r5, r5, #6
 801a2cc:	d106      	bne.n	801a2dc <_printf_common+0x48>
 801a2ce:	f104 0a19 	add.w	sl, r4, #25
 801a2d2:	68e3      	ldr	r3, [r4, #12]
 801a2d4:	6832      	ldr	r2, [r6, #0]
 801a2d6:	1a9b      	subs	r3, r3, r2
 801a2d8:	42ab      	cmp	r3, r5
 801a2da:	dc26      	bgt.n	801a32a <_printf_common+0x96>
 801a2dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801a2e0:	1e13      	subs	r3, r2, #0
 801a2e2:	6822      	ldr	r2, [r4, #0]
 801a2e4:	bf18      	it	ne
 801a2e6:	2301      	movne	r3, #1
 801a2e8:	0692      	lsls	r2, r2, #26
 801a2ea:	d42b      	bmi.n	801a344 <_printf_common+0xb0>
 801a2ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a2f0:	4649      	mov	r1, r9
 801a2f2:	4638      	mov	r0, r7
 801a2f4:	47c0      	blx	r8
 801a2f6:	3001      	adds	r0, #1
 801a2f8:	d01e      	beq.n	801a338 <_printf_common+0xa4>
 801a2fa:	6823      	ldr	r3, [r4, #0]
 801a2fc:	68e5      	ldr	r5, [r4, #12]
 801a2fe:	6832      	ldr	r2, [r6, #0]
 801a300:	f003 0306 	and.w	r3, r3, #6
 801a304:	2b04      	cmp	r3, #4
 801a306:	bf08      	it	eq
 801a308:	1aad      	subeq	r5, r5, r2
 801a30a:	68a3      	ldr	r3, [r4, #8]
 801a30c:	6922      	ldr	r2, [r4, #16]
 801a30e:	bf0c      	ite	eq
 801a310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a314:	2500      	movne	r5, #0
 801a316:	4293      	cmp	r3, r2
 801a318:	bfc4      	itt	gt
 801a31a:	1a9b      	subgt	r3, r3, r2
 801a31c:	18ed      	addgt	r5, r5, r3
 801a31e:	2600      	movs	r6, #0
 801a320:	341a      	adds	r4, #26
 801a322:	42b5      	cmp	r5, r6
 801a324:	d11a      	bne.n	801a35c <_printf_common+0xc8>
 801a326:	2000      	movs	r0, #0
 801a328:	e008      	b.n	801a33c <_printf_common+0xa8>
 801a32a:	2301      	movs	r3, #1
 801a32c:	4652      	mov	r2, sl
 801a32e:	4649      	mov	r1, r9
 801a330:	4638      	mov	r0, r7
 801a332:	47c0      	blx	r8
 801a334:	3001      	adds	r0, #1
 801a336:	d103      	bne.n	801a340 <_printf_common+0xac>
 801a338:	f04f 30ff 	mov.w	r0, #4294967295
 801a33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a340:	3501      	adds	r5, #1
 801a342:	e7c6      	b.n	801a2d2 <_printf_common+0x3e>
 801a344:	18e1      	adds	r1, r4, r3
 801a346:	1c5a      	adds	r2, r3, #1
 801a348:	2030      	movs	r0, #48	; 0x30
 801a34a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a34e:	4422      	add	r2, r4
 801a350:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a354:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a358:	3302      	adds	r3, #2
 801a35a:	e7c7      	b.n	801a2ec <_printf_common+0x58>
 801a35c:	2301      	movs	r3, #1
 801a35e:	4622      	mov	r2, r4
 801a360:	4649      	mov	r1, r9
 801a362:	4638      	mov	r0, r7
 801a364:	47c0      	blx	r8
 801a366:	3001      	adds	r0, #1
 801a368:	d0e6      	beq.n	801a338 <_printf_common+0xa4>
 801a36a:	3601      	adds	r6, #1
 801a36c:	e7d9      	b.n	801a322 <_printf_common+0x8e>
	...

0801a370 <_printf_i>:
 801a370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a374:	460c      	mov	r4, r1
 801a376:	4691      	mov	r9, r2
 801a378:	7e27      	ldrb	r7, [r4, #24]
 801a37a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801a37c:	2f78      	cmp	r7, #120	; 0x78
 801a37e:	4680      	mov	r8, r0
 801a380:	469a      	mov	sl, r3
 801a382:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a386:	d807      	bhi.n	801a398 <_printf_i+0x28>
 801a388:	2f62      	cmp	r7, #98	; 0x62
 801a38a:	d80a      	bhi.n	801a3a2 <_printf_i+0x32>
 801a38c:	2f00      	cmp	r7, #0
 801a38e:	f000 80d8 	beq.w	801a542 <_printf_i+0x1d2>
 801a392:	2f58      	cmp	r7, #88	; 0x58
 801a394:	f000 80a3 	beq.w	801a4de <_printf_i+0x16e>
 801a398:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801a39c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801a3a0:	e03a      	b.n	801a418 <_printf_i+0xa8>
 801a3a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801a3a6:	2b15      	cmp	r3, #21
 801a3a8:	d8f6      	bhi.n	801a398 <_printf_i+0x28>
 801a3aa:	a001      	add	r0, pc, #4	; (adr r0, 801a3b0 <_printf_i+0x40>)
 801a3ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801a3b0:	0801a409 	.word	0x0801a409
 801a3b4:	0801a41d 	.word	0x0801a41d
 801a3b8:	0801a399 	.word	0x0801a399
 801a3bc:	0801a399 	.word	0x0801a399
 801a3c0:	0801a399 	.word	0x0801a399
 801a3c4:	0801a399 	.word	0x0801a399
 801a3c8:	0801a41d 	.word	0x0801a41d
 801a3cc:	0801a399 	.word	0x0801a399
 801a3d0:	0801a399 	.word	0x0801a399
 801a3d4:	0801a399 	.word	0x0801a399
 801a3d8:	0801a399 	.word	0x0801a399
 801a3dc:	0801a529 	.word	0x0801a529
 801a3e0:	0801a44d 	.word	0x0801a44d
 801a3e4:	0801a50b 	.word	0x0801a50b
 801a3e8:	0801a399 	.word	0x0801a399
 801a3ec:	0801a399 	.word	0x0801a399
 801a3f0:	0801a54b 	.word	0x0801a54b
 801a3f4:	0801a399 	.word	0x0801a399
 801a3f8:	0801a44d 	.word	0x0801a44d
 801a3fc:	0801a399 	.word	0x0801a399
 801a400:	0801a399 	.word	0x0801a399
 801a404:	0801a513 	.word	0x0801a513
 801a408:	680b      	ldr	r3, [r1, #0]
 801a40a:	1d1a      	adds	r2, r3, #4
 801a40c:	681b      	ldr	r3, [r3, #0]
 801a40e:	600a      	str	r2, [r1, #0]
 801a410:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801a414:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a418:	2301      	movs	r3, #1
 801a41a:	e0a3      	b.n	801a564 <_printf_i+0x1f4>
 801a41c:	6825      	ldr	r5, [r4, #0]
 801a41e:	6808      	ldr	r0, [r1, #0]
 801a420:	062e      	lsls	r6, r5, #24
 801a422:	f100 0304 	add.w	r3, r0, #4
 801a426:	d50a      	bpl.n	801a43e <_printf_i+0xce>
 801a428:	6805      	ldr	r5, [r0, #0]
 801a42a:	600b      	str	r3, [r1, #0]
 801a42c:	2d00      	cmp	r5, #0
 801a42e:	da03      	bge.n	801a438 <_printf_i+0xc8>
 801a430:	232d      	movs	r3, #45	; 0x2d
 801a432:	426d      	negs	r5, r5
 801a434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a438:	485e      	ldr	r0, [pc, #376]	; (801a5b4 <_printf_i+0x244>)
 801a43a:	230a      	movs	r3, #10
 801a43c:	e019      	b.n	801a472 <_printf_i+0x102>
 801a43e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801a442:	6805      	ldr	r5, [r0, #0]
 801a444:	600b      	str	r3, [r1, #0]
 801a446:	bf18      	it	ne
 801a448:	b22d      	sxthne	r5, r5
 801a44a:	e7ef      	b.n	801a42c <_printf_i+0xbc>
 801a44c:	680b      	ldr	r3, [r1, #0]
 801a44e:	6825      	ldr	r5, [r4, #0]
 801a450:	1d18      	adds	r0, r3, #4
 801a452:	6008      	str	r0, [r1, #0]
 801a454:	0628      	lsls	r0, r5, #24
 801a456:	d501      	bpl.n	801a45c <_printf_i+0xec>
 801a458:	681d      	ldr	r5, [r3, #0]
 801a45a:	e002      	b.n	801a462 <_printf_i+0xf2>
 801a45c:	0669      	lsls	r1, r5, #25
 801a45e:	d5fb      	bpl.n	801a458 <_printf_i+0xe8>
 801a460:	881d      	ldrh	r5, [r3, #0]
 801a462:	4854      	ldr	r0, [pc, #336]	; (801a5b4 <_printf_i+0x244>)
 801a464:	2f6f      	cmp	r7, #111	; 0x6f
 801a466:	bf0c      	ite	eq
 801a468:	2308      	moveq	r3, #8
 801a46a:	230a      	movne	r3, #10
 801a46c:	2100      	movs	r1, #0
 801a46e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a472:	6866      	ldr	r6, [r4, #4]
 801a474:	60a6      	str	r6, [r4, #8]
 801a476:	2e00      	cmp	r6, #0
 801a478:	bfa2      	ittt	ge
 801a47a:	6821      	ldrge	r1, [r4, #0]
 801a47c:	f021 0104 	bicge.w	r1, r1, #4
 801a480:	6021      	strge	r1, [r4, #0]
 801a482:	b90d      	cbnz	r5, 801a488 <_printf_i+0x118>
 801a484:	2e00      	cmp	r6, #0
 801a486:	d04d      	beq.n	801a524 <_printf_i+0x1b4>
 801a488:	4616      	mov	r6, r2
 801a48a:	fbb5 f1f3 	udiv	r1, r5, r3
 801a48e:	fb03 5711 	mls	r7, r3, r1, r5
 801a492:	5dc7      	ldrb	r7, [r0, r7]
 801a494:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a498:	462f      	mov	r7, r5
 801a49a:	42bb      	cmp	r3, r7
 801a49c:	460d      	mov	r5, r1
 801a49e:	d9f4      	bls.n	801a48a <_printf_i+0x11a>
 801a4a0:	2b08      	cmp	r3, #8
 801a4a2:	d10b      	bne.n	801a4bc <_printf_i+0x14c>
 801a4a4:	6823      	ldr	r3, [r4, #0]
 801a4a6:	07df      	lsls	r7, r3, #31
 801a4a8:	d508      	bpl.n	801a4bc <_printf_i+0x14c>
 801a4aa:	6923      	ldr	r3, [r4, #16]
 801a4ac:	6861      	ldr	r1, [r4, #4]
 801a4ae:	4299      	cmp	r1, r3
 801a4b0:	bfde      	ittt	le
 801a4b2:	2330      	movle	r3, #48	; 0x30
 801a4b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a4b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a4bc:	1b92      	subs	r2, r2, r6
 801a4be:	6122      	str	r2, [r4, #16]
 801a4c0:	f8cd a000 	str.w	sl, [sp]
 801a4c4:	464b      	mov	r3, r9
 801a4c6:	aa03      	add	r2, sp, #12
 801a4c8:	4621      	mov	r1, r4
 801a4ca:	4640      	mov	r0, r8
 801a4cc:	f7ff fee2 	bl	801a294 <_printf_common>
 801a4d0:	3001      	adds	r0, #1
 801a4d2:	d14c      	bne.n	801a56e <_printf_i+0x1fe>
 801a4d4:	f04f 30ff 	mov.w	r0, #4294967295
 801a4d8:	b004      	add	sp, #16
 801a4da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a4de:	4835      	ldr	r0, [pc, #212]	; (801a5b4 <_printf_i+0x244>)
 801a4e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801a4e4:	6823      	ldr	r3, [r4, #0]
 801a4e6:	680e      	ldr	r6, [r1, #0]
 801a4e8:	061f      	lsls	r7, r3, #24
 801a4ea:	f856 5b04 	ldr.w	r5, [r6], #4
 801a4ee:	600e      	str	r6, [r1, #0]
 801a4f0:	d514      	bpl.n	801a51c <_printf_i+0x1ac>
 801a4f2:	07d9      	lsls	r1, r3, #31
 801a4f4:	bf44      	itt	mi
 801a4f6:	f043 0320 	orrmi.w	r3, r3, #32
 801a4fa:	6023      	strmi	r3, [r4, #0]
 801a4fc:	b91d      	cbnz	r5, 801a506 <_printf_i+0x196>
 801a4fe:	6823      	ldr	r3, [r4, #0]
 801a500:	f023 0320 	bic.w	r3, r3, #32
 801a504:	6023      	str	r3, [r4, #0]
 801a506:	2310      	movs	r3, #16
 801a508:	e7b0      	b.n	801a46c <_printf_i+0xfc>
 801a50a:	6823      	ldr	r3, [r4, #0]
 801a50c:	f043 0320 	orr.w	r3, r3, #32
 801a510:	6023      	str	r3, [r4, #0]
 801a512:	2378      	movs	r3, #120	; 0x78
 801a514:	4828      	ldr	r0, [pc, #160]	; (801a5b8 <_printf_i+0x248>)
 801a516:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a51a:	e7e3      	b.n	801a4e4 <_printf_i+0x174>
 801a51c:	065e      	lsls	r6, r3, #25
 801a51e:	bf48      	it	mi
 801a520:	b2ad      	uxthmi	r5, r5
 801a522:	e7e6      	b.n	801a4f2 <_printf_i+0x182>
 801a524:	4616      	mov	r6, r2
 801a526:	e7bb      	b.n	801a4a0 <_printf_i+0x130>
 801a528:	680b      	ldr	r3, [r1, #0]
 801a52a:	6826      	ldr	r6, [r4, #0]
 801a52c:	6960      	ldr	r0, [r4, #20]
 801a52e:	1d1d      	adds	r5, r3, #4
 801a530:	600d      	str	r5, [r1, #0]
 801a532:	0635      	lsls	r5, r6, #24
 801a534:	681b      	ldr	r3, [r3, #0]
 801a536:	d501      	bpl.n	801a53c <_printf_i+0x1cc>
 801a538:	6018      	str	r0, [r3, #0]
 801a53a:	e002      	b.n	801a542 <_printf_i+0x1d2>
 801a53c:	0671      	lsls	r1, r6, #25
 801a53e:	d5fb      	bpl.n	801a538 <_printf_i+0x1c8>
 801a540:	8018      	strh	r0, [r3, #0]
 801a542:	2300      	movs	r3, #0
 801a544:	6123      	str	r3, [r4, #16]
 801a546:	4616      	mov	r6, r2
 801a548:	e7ba      	b.n	801a4c0 <_printf_i+0x150>
 801a54a:	680b      	ldr	r3, [r1, #0]
 801a54c:	1d1a      	adds	r2, r3, #4
 801a54e:	600a      	str	r2, [r1, #0]
 801a550:	681e      	ldr	r6, [r3, #0]
 801a552:	6862      	ldr	r2, [r4, #4]
 801a554:	2100      	movs	r1, #0
 801a556:	4630      	mov	r0, r6
 801a558:	f7e5 fe42 	bl	80001e0 <memchr>
 801a55c:	b108      	cbz	r0, 801a562 <_printf_i+0x1f2>
 801a55e:	1b80      	subs	r0, r0, r6
 801a560:	6060      	str	r0, [r4, #4]
 801a562:	6863      	ldr	r3, [r4, #4]
 801a564:	6123      	str	r3, [r4, #16]
 801a566:	2300      	movs	r3, #0
 801a568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a56c:	e7a8      	b.n	801a4c0 <_printf_i+0x150>
 801a56e:	6923      	ldr	r3, [r4, #16]
 801a570:	4632      	mov	r2, r6
 801a572:	4649      	mov	r1, r9
 801a574:	4640      	mov	r0, r8
 801a576:	47d0      	blx	sl
 801a578:	3001      	adds	r0, #1
 801a57a:	d0ab      	beq.n	801a4d4 <_printf_i+0x164>
 801a57c:	6823      	ldr	r3, [r4, #0]
 801a57e:	079b      	lsls	r3, r3, #30
 801a580:	d413      	bmi.n	801a5aa <_printf_i+0x23a>
 801a582:	68e0      	ldr	r0, [r4, #12]
 801a584:	9b03      	ldr	r3, [sp, #12]
 801a586:	4298      	cmp	r0, r3
 801a588:	bfb8      	it	lt
 801a58a:	4618      	movlt	r0, r3
 801a58c:	e7a4      	b.n	801a4d8 <_printf_i+0x168>
 801a58e:	2301      	movs	r3, #1
 801a590:	4632      	mov	r2, r6
 801a592:	4649      	mov	r1, r9
 801a594:	4640      	mov	r0, r8
 801a596:	47d0      	blx	sl
 801a598:	3001      	adds	r0, #1
 801a59a:	d09b      	beq.n	801a4d4 <_printf_i+0x164>
 801a59c:	3501      	adds	r5, #1
 801a59e:	68e3      	ldr	r3, [r4, #12]
 801a5a0:	9903      	ldr	r1, [sp, #12]
 801a5a2:	1a5b      	subs	r3, r3, r1
 801a5a4:	42ab      	cmp	r3, r5
 801a5a6:	dcf2      	bgt.n	801a58e <_printf_i+0x21e>
 801a5a8:	e7eb      	b.n	801a582 <_printf_i+0x212>
 801a5aa:	2500      	movs	r5, #0
 801a5ac:	f104 0619 	add.w	r6, r4, #25
 801a5b0:	e7f5      	b.n	801a59e <_printf_i+0x22e>
 801a5b2:	bf00      	nop
 801a5b4:	0801dfae 	.word	0x0801dfae
 801a5b8:	0801dfbf 	.word	0x0801dfbf

0801a5bc <iprintf>:
 801a5bc:	b40f      	push	{r0, r1, r2, r3}
 801a5be:	4b0a      	ldr	r3, [pc, #40]	; (801a5e8 <iprintf+0x2c>)
 801a5c0:	b513      	push	{r0, r1, r4, lr}
 801a5c2:	681c      	ldr	r4, [r3, #0]
 801a5c4:	b124      	cbz	r4, 801a5d0 <iprintf+0x14>
 801a5c6:	69a3      	ldr	r3, [r4, #24]
 801a5c8:	b913      	cbnz	r3, 801a5d0 <iprintf+0x14>
 801a5ca:	4620      	mov	r0, r4
 801a5cc:	f001 f8d6 	bl	801b77c <__sinit>
 801a5d0:	ab05      	add	r3, sp, #20
 801a5d2:	9a04      	ldr	r2, [sp, #16]
 801a5d4:	68a1      	ldr	r1, [r4, #8]
 801a5d6:	9301      	str	r3, [sp, #4]
 801a5d8:	4620      	mov	r0, r4
 801a5da:	f001 fe43 	bl	801c264 <_vfiprintf_r>
 801a5de:	b002      	add	sp, #8
 801a5e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5e4:	b004      	add	sp, #16
 801a5e6:	4770      	bx	lr
 801a5e8:	2000025c 	.word	0x2000025c

0801a5ec <_puts_r>:
 801a5ec:	b570      	push	{r4, r5, r6, lr}
 801a5ee:	460e      	mov	r6, r1
 801a5f0:	4605      	mov	r5, r0
 801a5f2:	b118      	cbz	r0, 801a5fc <_puts_r+0x10>
 801a5f4:	6983      	ldr	r3, [r0, #24]
 801a5f6:	b90b      	cbnz	r3, 801a5fc <_puts_r+0x10>
 801a5f8:	f001 f8c0 	bl	801b77c <__sinit>
 801a5fc:	69ab      	ldr	r3, [r5, #24]
 801a5fe:	68ac      	ldr	r4, [r5, #8]
 801a600:	b913      	cbnz	r3, 801a608 <_puts_r+0x1c>
 801a602:	4628      	mov	r0, r5
 801a604:	f001 f8ba 	bl	801b77c <__sinit>
 801a608:	4b2c      	ldr	r3, [pc, #176]	; (801a6bc <_puts_r+0xd0>)
 801a60a:	429c      	cmp	r4, r3
 801a60c:	d120      	bne.n	801a650 <_puts_r+0x64>
 801a60e:	686c      	ldr	r4, [r5, #4]
 801a610:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a612:	07db      	lsls	r3, r3, #31
 801a614:	d405      	bmi.n	801a622 <_puts_r+0x36>
 801a616:	89a3      	ldrh	r3, [r4, #12]
 801a618:	0598      	lsls	r0, r3, #22
 801a61a:	d402      	bmi.n	801a622 <_puts_r+0x36>
 801a61c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a61e:	f001 f950 	bl	801b8c2 <__retarget_lock_acquire_recursive>
 801a622:	89a3      	ldrh	r3, [r4, #12]
 801a624:	0719      	lsls	r1, r3, #28
 801a626:	d51d      	bpl.n	801a664 <_puts_r+0x78>
 801a628:	6923      	ldr	r3, [r4, #16]
 801a62a:	b1db      	cbz	r3, 801a664 <_puts_r+0x78>
 801a62c:	3e01      	subs	r6, #1
 801a62e:	68a3      	ldr	r3, [r4, #8]
 801a630:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a634:	3b01      	subs	r3, #1
 801a636:	60a3      	str	r3, [r4, #8]
 801a638:	bb39      	cbnz	r1, 801a68a <_puts_r+0x9e>
 801a63a:	2b00      	cmp	r3, #0
 801a63c:	da38      	bge.n	801a6b0 <_puts_r+0xc4>
 801a63e:	4622      	mov	r2, r4
 801a640:	210a      	movs	r1, #10
 801a642:	4628      	mov	r0, r5
 801a644:	f000 f848 	bl	801a6d8 <__swbuf_r>
 801a648:	3001      	adds	r0, #1
 801a64a:	d011      	beq.n	801a670 <_puts_r+0x84>
 801a64c:	250a      	movs	r5, #10
 801a64e:	e011      	b.n	801a674 <_puts_r+0x88>
 801a650:	4b1b      	ldr	r3, [pc, #108]	; (801a6c0 <_puts_r+0xd4>)
 801a652:	429c      	cmp	r4, r3
 801a654:	d101      	bne.n	801a65a <_puts_r+0x6e>
 801a656:	68ac      	ldr	r4, [r5, #8]
 801a658:	e7da      	b.n	801a610 <_puts_r+0x24>
 801a65a:	4b1a      	ldr	r3, [pc, #104]	; (801a6c4 <_puts_r+0xd8>)
 801a65c:	429c      	cmp	r4, r3
 801a65e:	bf08      	it	eq
 801a660:	68ec      	ldreq	r4, [r5, #12]
 801a662:	e7d5      	b.n	801a610 <_puts_r+0x24>
 801a664:	4621      	mov	r1, r4
 801a666:	4628      	mov	r0, r5
 801a668:	f000 f888 	bl	801a77c <__swsetup_r>
 801a66c:	2800      	cmp	r0, #0
 801a66e:	d0dd      	beq.n	801a62c <_puts_r+0x40>
 801a670:	f04f 35ff 	mov.w	r5, #4294967295
 801a674:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a676:	07da      	lsls	r2, r3, #31
 801a678:	d405      	bmi.n	801a686 <_puts_r+0x9a>
 801a67a:	89a3      	ldrh	r3, [r4, #12]
 801a67c:	059b      	lsls	r3, r3, #22
 801a67e:	d402      	bmi.n	801a686 <_puts_r+0x9a>
 801a680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a682:	f001 f91f 	bl	801b8c4 <__retarget_lock_release_recursive>
 801a686:	4628      	mov	r0, r5
 801a688:	bd70      	pop	{r4, r5, r6, pc}
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	da04      	bge.n	801a698 <_puts_r+0xac>
 801a68e:	69a2      	ldr	r2, [r4, #24]
 801a690:	429a      	cmp	r2, r3
 801a692:	dc06      	bgt.n	801a6a2 <_puts_r+0xb6>
 801a694:	290a      	cmp	r1, #10
 801a696:	d004      	beq.n	801a6a2 <_puts_r+0xb6>
 801a698:	6823      	ldr	r3, [r4, #0]
 801a69a:	1c5a      	adds	r2, r3, #1
 801a69c:	6022      	str	r2, [r4, #0]
 801a69e:	7019      	strb	r1, [r3, #0]
 801a6a0:	e7c5      	b.n	801a62e <_puts_r+0x42>
 801a6a2:	4622      	mov	r2, r4
 801a6a4:	4628      	mov	r0, r5
 801a6a6:	f000 f817 	bl	801a6d8 <__swbuf_r>
 801a6aa:	3001      	adds	r0, #1
 801a6ac:	d1bf      	bne.n	801a62e <_puts_r+0x42>
 801a6ae:	e7df      	b.n	801a670 <_puts_r+0x84>
 801a6b0:	6823      	ldr	r3, [r4, #0]
 801a6b2:	250a      	movs	r5, #10
 801a6b4:	1c5a      	adds	r2, r3, #1
 801a6b6:	6022      	str	r2, [r4, #0]
 801a6b8:	701d      	strb	r5, [r3, #0]
 801a6ba:	e7db      	b.n	801a674 <_puts_r+0x88>
 801a6bc:	0801e084 	.word	0x0801e084
 801a6c0:	0801e0a4 	.word	0x0801e0a4
 801a6c4:	0801e064 	.word	0x0801e064

0801a6c8 <puts>:
 801a6c8:	4b02      	ldr	r3, [pc, #8]	; (801a6d4 <puts+0xc>)
 801a6ca:	4601      	mov	r1, r0
 801a6cc:	6818      	ldr	r0, [r3, #0]
 801a6ce:	f7ff bf8d 	b.w	801a5ec <_puts_r>
 801a6d2:	bf00      	nop
 801a6d4:	2000025c 	.word	0x2000025c

0801a6d8 <__swbuf_r>:
 801a6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a6da:	460e      	mov	r6, r1
 801a6dc:	4614      	mov	r4, r2
 801a6de:	4605      	mov	r5, r0
 801a6e0:	b118      	cbz	r0, 801a6ea <__swbuf_r+0x12>
 801a6e2:	6983      	ldr	r3, [r0, #24]
 801a6e4:	b90b      	cbnz	r3, 801a6ea <__swbuf_r+0x12>
 801a6e6:	f001 f849 	bl	801b77c <__sinit>
 801a6ea:	4b21      	ldr	r3, [pc, #132]	; (801a770 <__swbuf_r+0x98>)
 801a6ec:	429c      	cmp	r4, r3
 801a6ee:	d12b      	bne.n	801a748 <__swbuf_r+0x70>
 801a6f0:	686c      	ldr	r4, [r5, #4]
 801a6f2:	69a3      	ldr	r3, [r4, #24]
 801a6f4:	60a3      	str	r3, [r4, #8]
 801a6f6:	89a3      	ldrh	r3, [r4, #12]
 801a6f8:	071a      	lsls	r2, r3, #28
 801a6fa:	d52f      	bpl.n	801a75c <__swbuf_r+0x84>
 801a6fc:	6923      	ldr	r3, [r4, #16]
 801a6fe:	b36b      	cbz	r3, 801a75c <__swbuf_r+0x84>
 801a700:	6923      	ldr	r3, [r4, #16]
 801a702:	6820      	ldr	r0, [r4, #0]
 801a704:	1ac0      	subs	r0, r0, r3
 801a706:	6963      	ldr	r3, [r4, #20]
 801a708:	b2f6      	uxtb	r6, r6
 801a70a:	4283      	cmp	r3, r0
 801a70c:	4637      	mov	r7, r6
 801a70e:	dc04      	bgt.n	801a71a <__swbuf_r+0x42>
 801a710:	4621      	mov	r1, r4
 801a712:	4628      	mov	r0, r5
 801a714:	f000 ff9e 	bl	801b654 <_fflush_r>
 801a718:	bb30      	cbnz	r0, 801a768 <__swbuf_r+0x90>
 801a71a:	68a3      	ldr	r3, [r4, #8]
 801a71c:	3b01      	subs	r3, #1
 801a71e:	60a3      	str	r3, [r4, #8]
 801a720:	6823      	ldr	r3, [r4, #0]
 801a722:	1c5a      	adds	r2, r3, #1
 801a724:	6022      	str	r2, [r4, #0]
 801a726:	701e      	strb	r6, [r3, #0]
 801a728:	6963      	ldr	r3, [r4, #20]
 801a72a:	3001      	adds	r0, #1
 801a72c:	4283      	cmp	r3, r0
 801a72e:	d004      	beq.n	801a73a <__swbuf_r+0x62>
 801a730:	89a3      	ldrh	r3, [r4, #12]
 801a732:	07db      	lsls	r3, r3, #31
 801a734:	d506      	bpl.n	801a744 <__swbuf_r+0x6c>
 801a736:	2e0a      	cmp	r6, #10
 801a738:	d104      	bne.n	801a744 <__swbuf_r+0x6c>
 801a73a:	4621      	mov	r1, r4
 801a73c:	4628      	mov	r0, r5
 801a73e:	f000 ff89 	bl	801b654 <_fflush_r>
 801a742:	b988      	cbnz	r0, 801a768 <__swbuf_r+0x90>
 801a744:	4638      	mov	r0, r7
 801a746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a748:	4b0a      	ldr	r3, [pc, #40]	; (801a774 <__swbuf_r+0x9c>)
 801a74a:	429c      	cmp	r4, r3
 801a74c:	d101      	bne.n	801a752 <__swbuf_r+0x7a>
 801a74e:	68ac      	ldr	r4, [r5, #8]
 801a750:	e7cf      	b.n	801a6f2 <__swbuf_r+0x1a>
 801a752:	4b09      	ldr	r3, [pc, #36]	; (801a778 <__swbuf_r+0xa0>)
 801a754:	429c      	cmp	r4, r3
 801a756:	bf08      	it	eq
 801a758:	68ec      	ldreq	r4, [r5, #12]
 801a75a:	e7ca      	b.n	801a6f2 <__swbuf_r+0x1a>
 801a75c:	4621      	mov	r1, r4
 801a75e:	4628      	mov	r0, r5
 801a760:	f000 f80c 	bl	801a77c <__swsetup_r>
 801a764:	2800      	cmp	r0, #0
 801a766:	d0cb      	beq.n	801a700 <__swbuf_r+0x28>
 801a768:	f04f 37ff 	mov.w	r7, #4294967295
 801a76c:	e7ea      	b.n	801a744 <__swbuf_r+0x6c>
 801a76e:	bf00      	nop
 801a770:	0801e084 	.word	0x0801e084
 801a774:	0801e0a4 	.word	0x0801e0a4
 801a778:	0801e064 	.word	0x0801e064

0801a77c <__swsetup_r>:
 801a77c:	4b32      	ldr	r3, [pc, #200]	; (801a848 <__swsetup_r+0xcc>)
 801a77e:	b570      	push	{r4, r5, r6, lr}
 801a780:	681d      	ldr	r5, [r3, #0]
 801a782:	4606      	mov	r6, r0
 801a784:	460c      	mov	r4, r1
 801a786:	b125      	cbz	r5, 801a792 <__swsetup_r+0x16>
 801a788:	69ab      	ldr	r3, [r5, #24]
 801a78a:	b913      	cbnz	r3, 801a792 <__swsetup_r+0x16>
 801a78c:	4628      	mov	r0, r5
 801a78e:	f000 fff5 	bl	801b77c <__sinit>
 801a792:	4b2e      	ldr	r3, [pc, #184]	; (801a84c <__swsetup_r+0xd0>)
 801a794:	429c      	cmp	r4, r3
 801a796:	d10f      	bne.n	801a7b8 <__swsetup_r+0x3c>
 801a798:	686c      	ldr	r4, [r5, #4]
 801a79a:	89a3      	ldrh	r3, [r4, #12]
 801a79c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a7a0:	0719      	lsls	r1, r3, #28
 801a7a2:	d42c      	bmi.n	801a7fe <__swsetup_r+0x82>
 801a7a4:	06dd      	lsls	r5, r3, #27
 801a7a6:	d411      	bmi.n	801a7cc <__swsetup_r+0x50>
 801a7a8:	2309      	movs	r3, #9
 801a7aa:	6033      	str	r3, [r6, #0]
 801a7ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a7b0:	81a3      	strh	r3, [r4, #12]
 801a7b2:	f04f 30ff 	mov.w	r0, #4294967295
 801a7b6:	e03e      	b.n	801a836 <__swsetup_r+0xba>
 801a7b8:	4b25      	ldr	r3, [pc, #148]	; (801a850 <__swsetup_r+0xd4>)
 801a7ba:	429c      	cmp	r4, r3
 801a7bc:	d101      	bne.n	801a7c2 <__swsetup_r+0x46>
 801a7be:	68ac      	ldr	r4, [r5, #8]
 801a7c0:	e7eb      	b.n	801a79a <__swsetup_r+0x1e>
 801a7c2:	4b24      	ldr	r3, [pc, #144]	; (801a854 <__swsetup_r+0xd8>)
 801a7c4:	429c      	cmp	r4, r3
 801a7c6:	bf08      	it	eq
 801a7c8:	68ec      	ldreq	r4, [r5, #12]
 801a7ca:	e7e6      	b.n	801a79a <__swsetup_r+0x1e>
 801a7cc:	0758      	lsls	r0, r3, #29
 801a7ce:	d512      	bpl.n	801a7f6 <__swsetup_r+0x7a>
 801a7d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a7d2:	b141      	cbz	r1, 801a7e6 <__swsetup_r+0x6a>
 801a7d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a7d8:	4299      	cmp	r1, r3
 801a7da:	d002      	beq.n	801a7e2 <__swsetup_r+0x66>
 801a7dc:	4630      	mov	r0, r6
 801a7de:	f001 fc6d 	bl	801c0bc <_free_r>
 801a7e2:	2300      	movs	r3, #0
 801a7e4:	6363      	str	r3, [r4, #52]	; 0x34
 801a7e6:	89a3      	ldrh	r3, [r4, #12]
 801a7e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a7ec:	81a3      	strh	r3, [r4, #12]
 801a7ee:	2300      	movs	r3, #0
 801a7f0:	6063      	str	r3, [r4, #4]
 801a7f2:	6923      	ldr	r3, [r4, #16]
 801a7f4:	6023      	str	r3, [r4, #0]
 801a7f6:	89a3      	ldrh	r3, [r4, #12]
 801a7f8:	f043 0308 	orr.w	r3, r3, #8
 801a7fc:	81a3      	strh	r3, [r4, #12]
 801a7fe:	6923      	ldr	r3, [r4, #16]
 801a800:	b94b      	cbnz	r3, 801a816 <__swsetup_r+0x9a>
 801a802:	89a3      	ldrh	r3, [r4, #12]
 801a804:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a80c:	d003      	beq.n	801a816 <__swsetup_r+0x9a>
 801a80e:	4621      	mov	r1, r4
 801a810:	4630      	mov	r0, r6
 801a812:	f001 f87d 	bl	801b910 <__smakebuf_r>
 801a816:	89a0      	ldrh	r0, [r4, #12]
 801a818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a81c:	f010 0301 	ands.w	r3, r0, #1
 801a820:	d00a      	beq.n	801a838 <__swsetup_r+0xbc>
 801a822:	2300      	movs	r3, #0
 801a824:	60a3      	str	r3, [r4, #8]
 801a826:	6963      	ldr	r3, [r4, #20]
 801a828:	425b      	negs	r3, r3
 801a82a:	61a3      	str	r3, [r4, #24]
 801a82c:	6923      	ldr	r3, [r4, #16]
 801a82e:	b943      	cbnz	r3, 801a842 <__swsetup_r+0xc6>
 801a830:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a834:	d1ba      	bne.n	801a7ac <__swsetup_r+0x30>
 801a836:	bd70      	pop	{r4, r5, r6, pc}
 801a838:	0781      	lsls	r1, r0, #30
 801a83a:	bf58      	it	pl
 801a83c:	6963      	ldrpl	r3, [r4, #20]
 801a83e:	60a3      	str	r3, [r4, #8]
 801a840:	e7f4      	b.n	801a82c <__swsetup_r+0xb0>
 801a842:	2000      	movs	r0, #0
 801a844:	e7f7      	b.n	801a836 <__swsetup_r+0xba>
 801a846:	bf00      	nop
 801a848:	2000025c 	.word	0x2000025c
 801a84c:	0801e084 	.word	0x0801e084
 801a850:	0801e0a4 	.word	0x0801e0a4
 801a854:	0801e064 	.word	0x0801e064

0801a858 <quorem>:
 801a858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a85c:	6903      	ldr	r3, [r0, #16]
 801a85e:	690c      	ldr	r4, [r1, #16]
 801a860:	42a3      	cmp	r3, r4
 801a862:	4607      	mov	r7, r0
 801a864:	f2c0 8081 	blt.w	801a96a <quorem+0x112>
 801a868:	3c01      	subs	r4, #1
 801a86a:	f101 0814 	add.w	r8, r1, #20
 801a86e:	f100 0514 	add.w	r5, r0, #20
 801a872:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a876:	9301      	str	r3, [sp, #4]
 801a878:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a87c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a880:	3301      	adds	r3, #1
 801a882:	429a      	cmp	r2, r3
 801a884:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a888:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a88c:	fbb2 f6f3 	udiv	r6, r2, r3
 801a890:	d331      	bcc.n	801a8f6 <quorem+0x9e>
 801a892:	f04f 0e00 	mov.w	lr, #0
 801a896:	4640      	mov	r0, r8
 801a898:	46ac      	mov	ip, r5
 801a89a:	46f2      	mov	sl, lr
 801a89c:	f850 2b04 	ldr.w	r2, [r0], #4
 801a8a0:	b293      	uxth	r3, r2
 801a8a2:	fb06 e303 	mla	r3, r6, r3, lr
 801a8a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801a8aa:	b29b      	uxth	r3, r3
 801a8ac:	ebaa 0303 	sub.w	r3, sl, r3
 801a8b0:	0c12      	lsrs	r2, r2, #16
 801a8b2:	f8dc a000 	ldr.w	sl, [ip]
 801a8b6:	fb06 e202 	mla	r2, r6, r2, lr
 801a8ba:	fa13 f38a 	uxtah	r3, r3, sl
 801a8be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a8c2:	fa1f fa82 	uxth.w	sl, r2
 801a8c6:	f8dc 2000 	ldr.w	r2, [ip]
 801a8ca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801a8ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a8d2:	b29b      	uxth	r3, r3
 801a8d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a8d8:	4581      	cmp	r9, r0
 801a8da:	f84c 3b04 	str.w	r3, [ip], #4
 801a8de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a8e2:	d2db      	bcs.n	801a89c <quorem+0x44>
 801a8e4:	f855 300b 	ldr.w	r3, [r5, fp]
 801a8e8:	b92b      	cbnz	r3, 801a8f6 <quorem+0x9e>
 801a8ea:	9b01      	ldr	r3, [sp, #4]
 801a8ec:	3b04      	subs	r3, #4
 801a8ee:	429d      	cmp	r5, r3
 801a8f0:	461a      	mov	r2, r3
 801a8f2:	d32e      	bcc.n	801a952 <quorem+0xfa>
 801a8f4:	613c      	str	r4, [r7, #16]
 801a8f6:	4638      	mov	r0, r7
 801a8f8:	f001 fad0 	bl	801be9c <__mcmp>
 801a8fc:	2800      	cmp	r0, #0
 801a8fe:	db24      	blt.n	801a94a <quorem+0xf2>
 801a900:	3601      	adds	r6, #1
 801a902:	4628      	mov	r0, r5
 801a904:	f04f 0c00 	mov.w	ip, #0
 801a908:	f858 2b04 	ldr.w	r2, [r8], #4
 801a90c:	f8d0 e000 	ldr.w	lr, [r0]
 801a910:	b293      	uxth	r3, r2
 801a912:	ebac 0303 	sub.w	r3, ip, r3
 801a916:	0c12      	lsrs	r2, r2, #16
 801a918:	fa13 f38e 	uxtah	r3, r3, lr
 801a91c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801a920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a924:	b29b      	uxth	r3, r3
 801a926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a92a:	45c1      	cmp	r9, r8
 801a92c:	f840 3b04 	str.w	r3, [r0], #4
 801a930:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801a934:	d2e8      	bcs.n	801a908 <quorem+0xb0>
 801a936:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a93a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a93e:	b922      	cbnz	r2, 801a94a <quorem+0xf2>
 801a940:	3b04      	subs	r3, #4
 801a942:	429d      	cmp	r5, r3
 801a944:	461a      	mov	r2, r3
 801a946:	d30a      	bcc.n	801a95e <quorem+0x106>
 801a948:	613c      	str	r4, [r7, #16]
 801a94a:	4630      	mov	r0, r6
 801a94c:	b003      	add	sp, #12
 801a94e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a952:	6812      	ldr	r2, [r2, #0]
 801a954:	3b04      	subs	r3, #4
 801a956:	2a00      	cmp	r2, #0
 801a958:	d1cc      	bne.n	801a8f4 <quorem+0x9c>
 801a95a:	3c01      	subs	r4, #1
 801a95c:	e7c7      	b.n	801a8ee <quorem+0x96>
 801a95e:	6812      	ldr	r2, [r2, #0]
 801a960:	3b04      	subs	r3, #4
 801a962:	2a00      	cmp	r2, #0
 801a964:	d1f0      	bne.n	801a948 <quorem+0xf0>
 801a966:	3c01      	subs	r4, #1
 801a968:	e7eb      	b.n	801a942 <quorem+0xea>
 801a96a:	2000      	movs	r0, #0
 801a96c:	e7ee      	b.n	801a94c <quorem+0xf4>
	...

0801a970 <_dtoa_r>:
 801a970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a974:	ed2d 8b02 	vpush	{d8}
 801a978:	ec57 6b10 	vmov	r6, r7, d0
 801a97c:	b095      	sub	sp, #84	; 0x54
 801a97e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801a980:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801a984:	9105      	str	r1, [sp, #20]
 801a986:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801a98a:	4604      	mov	r4, r0
 801a98c:	9209      	str	r2, [sp, #36]	; 0x24
 801a98e:	930f      	str	r3, [sp, #60]	; 0x3c
 801a990:	b975      	cbnz	r5, 801a9b0 <_dtoa_r+0x40>
 801a992:	2010      	movs	r0, #16
 801a994:	f000 fffc 	bl	801b990 <malloc>
 801a998:	4602      	mov	r2, r0
 801a99a:	6260      	str	r0, [r4, #36]	; 0x24
 801a99c:	b920      	cbnz	r0, 801a9a8 <_dtoa_r+0x38>
 801a99e:	4bb2      	ldr	r3, [pc, #712]	; (801ac68 <_dtoa_r+0x2f8>)
 801a9a0:	21ea      	movs	r1, #234	; 0xea
 801a9a2:	48b2      	ldr	r0, [pc, #712]	; (801ac6c <_dtoa_r+0x2fc>)
 801a9a4:	f001 fdf4 	bl	801c590 <__assert_func>
 801a9a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a9ac:	6005      	str	r5, [r0, #0]
 801a9ae:	60c5      	str	r5, [r0, #12]
 801a9b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a9b2:	6819      	ldr	r1, [r3, #0]
 801a9b4:	b151      	cbz	r1, 801a9cc <_dtoa_r+0x5c>
 801a9b6:	685a      	ldr	r2, [r3, #4]
 801a9b8:	604a      	str	r2, [r1, #4]
 801a9ba:	2301      	movs	r3, #1
 801a9bc:	4093      	lsls	r3, r2
 801a9be:	608b      	str	r3, [r1, #8]
 801a9c0:	4620      	mov	r0, r4
 801a9c2:	f001 f82d 	bl	801ba20 <_Bfree>
 801a9c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a9c8:	2200      	movs	r2, #0
 801a9ca:	601a      	str	r2, [r3, #0]
 801a9cc:	1e3b      	subs	r3, r7, #0
 801a9ce:	bfb9      	ittee	lt
 801a9d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a9d4:	9303      	strlt	r3, [sp, #12]
 801a9d6:	2300      	movge	r3, #0
 801a9d8:	f8c8 3000 	strge.w	r3, [r8]
 801a9dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801a9e0:	4ba3      	ldr	r3, [pc, #652]	; (801ac70 <_dtoa_r+0x300>)
 801a9e2:	bfbc      	itt	lt
 801a9e4:	2201      	movlt	r2, #1
 801a9e6:	f8c8 2000 	strlt.w	r2, [r8]
 801a9ea:	ea33 0309 	bics.w	r3, r3, r9
 801a9ee:	d11b      	bne.n	801aa28 <_dtoa_r+0xb8>
 801a9f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a9f2:	f242 730f 	movw	r3, #9999	; 0x270f
 801a9f6:	6013      	str	r3, [r2, #0]
 801a9f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a9fc:	4333      	orrs	r3, r6
 801a9fe:	f000 857a 	beq.w	801b4f6 <_dtoa_r+0xb86>
 801aa02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801aa04:	b963      	cbnz	r3, 801aa20 <_dtoa_r+0xb0>
 801aa06:	4b9b      	ldr	r3, [pc, #620]	; (801ac74 <_dtoa_r+0x304>)
 801aa08:	e024      	b.n	801aa54 <_dtoa_r+0xe4>
 801aa0a:	4b9b      	ldr	r3, [pc, #620]	; (801ac78 <_dtoa_r+0x308>)
 801aa0c:	9300      	str	r3, [sp, #0]
 801aa0e:	3308      	adds	r3, #8
 801aa10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801aa12:	6013      	str	r3, [r2, #0]
 801aa14:	9800      	ldr	r0, [sp, #0]
 801aa16:	b015      	add	sp, #84	; 0x54
 801aa18:	ecbd 8b02 	vpop	{d8}
 801aa1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa20:	4b94      	ldr	r3, [pc, #592]	; (801ac74 <_dtoa_r+0x304>)
 801aa22:	9300      	str	r3, [sp, #0]
 801aa24:	3303      	adds	r3, #3
 801aa26:	e7f3      	b.n	801aa10 <_dtoa_r+0xa0>
 801aa28:	ed9d 7b02 	vldr	d7, [sp, #8]
 801aa2c:	2200      	movs	r2, #0
 801aa2e:	ec51 0b17 	vmov	r0, r1, d7
 801aa32:	2300      	movs	r3, #0
 801aa34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801aa38:	f7e6 f846 	bl	8000ac8 <__aeabi_dcmpeq>
 801aa3c:	4680      	mov	r8, r0
 801aa3e:	b158      	cbz	r0, 801aa58 <_dtoa_r+0xe8>
 801aa40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801aa42:	2301      	movs	r3, #1
 801aa44:	6013      	str	r3, [r2, #0]
 801aa46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801aa48:	2b00      	cmp	r3, #0
 801aa4a:	f000 8551 	beq.w	801b4f0 <_dtoa_r+0xb80>
 801aa4e:	488b      	ldr	r0, [pc, #556]	; (801ac7c <_dtoa_r+0x30c>)
 801aa50:	6018      	str	r0, [r3, #0]
 801aa52:	1e43      	subs	r3, r0, #1
 801aa54:	9300      	str	r3, [sp, #0]
 801aa56:	e7dd      	b.n	801aa14 <_dtoa_r+0xa4>
 801aa58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801aa5c:	aa12      	add	r2, sp, #72	; 0x48
 801aa5e:	a913      	add	r1, sp, #76	; 0x4c
 801aa60:	4620      	mov	r0, r4
 801aa62:	f001 fabf 	bl	801bfe4 <__d2b>
 801aa66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801aa6a:	4683      	mov	fp, r0
 801aa6c:	2d00      	cmp	r5, #0
 801aa6e:	d07c      	beq.n	801ab6a <_dtoa_r+0x1fa>
 801aa70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aa72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801aa76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801aa7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801aa7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801aa82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801aa86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801aa8a:	4b7d      	ldr	r3, [pc, #500]	; (801ac80 <_dtoa_r+0x310>)
 801aa8c:	2200      	movs	r2, #0
 801aa8e:	4630      	mov	r0, r6
 801aa90:	4639      	mov	r1, r7
 801aa92:	f7e5 fbf9 	bl	8000288 <__aeabi_dsub>
 801aa96:	a36e      	add	r3, pc, #440	; (adr r3, 801ac50 <_dtoa_r+0x2e0>)
 801aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa9c:	f7e5 fdac 	bl	80005f8 <__aeabi_dmul>
 801aaa0:	a36d      	add	r3, pc, #436	; (adr r3, 801ac58 <_dtoa_r+0x2e8>)
 801aaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaa6:	f7e5 fbf1 	bl	800028c <__adddf3>
 801aaaa:	4606      	mov	r6, r0
 801aaac:	4628      	mov	r0, r5
 801aaae:	460f      	mov	r7, r1
 801aab0:	f7e5 fd38 	bl	8000524 <__aeabi_i2d>
 801aab4:	a36a      	add	r3, pc, #424	; (adr r3, 801ac60 <_dtoa_r+0x2f0>)
 801aab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaba:	f7e5 fd9d 	bl	80005f8 <__aeabi_dmul>
 801aabe:	4602      	mov	r2, r0
 801aac0:	460b      	mov	r3, r1
 801aac2:	4630      	mov	r0, r6
 801aac4:	4639      	mov	r1, r7
 801aac6:	f7e5 fbe1 	bl	800028c <__adddf3>
 801aaca:	4606      	mov	r6, r0
 801aacc:	460f      	mov	r7, r1
 801aace:	f7e6 f843 	bl	8000b58 <__aeabi_d2iz>
 801aad2:	2200      	movs	r2, #0
 801aad4:	4682      	mov	sl, r0
 801aad6:	2300      	movs	r3, #0
 801aad8:	4630      	mov	r0, r6
 801aada:	4639      	mov	r1, r7
 801aadc:	f7e5 fffe 	bl	8000adc <__aeabi_dcmplt>
 801aae0:	b148      	cbz	r0, 801aaf6 <_dtoa_r+0x186>
 801aae2:	4650      	mov	r0, sl
 801aae4:	f7e5 fd1e 	bl	8000524 <__aeabi_i2d>
 801aae8:	4632      	mov	r2, r6
 801aaea:	463b      	mov	r3, r7
 801aaec:	f7e5 ffec 	bl	8000ac8 <__aeabi_dcmpeq>
 801aaf0:	b908      	cbnz	r0, 801aaf6 <_dtoa_r+0x186>
 801aaf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801aaf6:	f1ba 0f16 	cmp.w	sl, #22
 801aafa:	d854      	bhi.n	801aba6 <_dtoa_r+0x236>
 801aafc:	4b61      	ldr	r3, [pc, #388]	; (801ac84 <_dtoa_r+0x314>)
 801aafe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801ab02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ab0a:	f7e5 ffe7 	bl	8000adc <__aeabi_dcmplt>
 801ab0e:	2800      	cmp	r0, #0
 801ab10:	d04b      	beq.n	801abaa <_dtoa_r+0x23a>
 801ab12:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ab16:	2300      	movs	r3, #0
 801ab18:	930e      	str	r3, [sp, #56]	; 0x38
 801ab1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801ab1c:	1b5d      	subs	r5, r3, r5
 801ab1e:	1e6b      	subs	r3, r5, #1
 801ab20:	9304      	str	r3, [sp, #16]
 801ab22:	bf43      	ittte	mi
 801ab24:	2300      	movmi	r3, #0
 801ab26:	f1c5 0801 	rsbmi	r8, r5, #1
 801ab2a:	9304      	strmi	r3, [sp, #16]
 801ab2c:	f04f 0800 	movpl.w	r8, #0
 801ab30:	f1ba 0f00 	cmp.w	sl, #0
 801ab34:	db3b      	blt.n	801abae <_dtoa_r+0x23e>
 801ab36:	9b04      	ldr	r3, [sp, #16]
 801ab38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801ab3c:	4453      	add	r3, sl
 801ab3e:	9304      	str	r3, [sp, #16]
 801ab40:	2300      	movs	r3, #0
 801ab42:	9306      	str	r3, [sp, #24]
 801ab44:	9b05      	ldr	r3, [sp, #20]
 801ab46:	2b09      	cmp	r3, #9
 801ab48:	d869      	bhi.n	801ac1e <_dtoa_r+0x2ae>
 801ab4a:	2b05      	cmp	r3, #5
 801ab4c:	bfc4      	itt	gt
 801ab4e:	3b04      	subgt	r3, #4
 801ab50:	9305      	strgt	r3, [sp, #20]
 801ab52:	9b05      	ldr	r3, [sp, #20]
 801ab54:	f1a3 0302 	sub.w	r3, r3, #2
 801ab58:	bfcc      	ite	gt
 801ab5a:	2500      	movgt	r5, #0
 801ab5c:	2501      	movle	r5, #1
 801ab5e:	2b03      	cmp	r3, #3
 801ab60:	d869      	bhi.n	801ac36 <_dtoa_r+0x2c6>
 801ab62:	e8df f003 	tbb	[pc, r3]
 801ab66:	4e2c      	.short	0x4e2c
 801ab68:	5a4c      	.short	0x5a4c
 801ab6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801ab6e:	441d      	add	r5, r3
 801ab70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801ab74:	2b20      	cmp	r3, #32
 801ab76:	bfc1      	itttt	gt
 801ab78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801ab7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801ab80:	fa09 f303 	lslgt.w	r3, r9, r3
 801ab84:	fa26 f000 	lsrgt.w	r0, r6, r0
 801ab88:	bfda      	itte	le
 801ab8a:	f1c3 0320 	rsble	r3, r3, #32
 801ab8e:	fa06 f003 	lslle.w	r0, r6, r3
 801ab92:	4318      	orrgt	r0, r3
 801ab94:	f7e5 fcb6 	bl	8000504 <__aeabi_ui2d>
 801ab98:	2301      	movs	r3, #1
 801ab9a:	4606      	mov	r6, r0
 801ab9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801aba0:	3d01      	subs	r5, #1
 801aba2:	9310      	str	r3, [sp, #64]	; 0x40
 801aba4:	e771      	b.n	801aa8a <_dtoa_r+0x11a>
 801aba6:	2301      	movs	r3, #1
 801aba8:	e7b6      	b.n	801ab18 <_dtoa_r+0x1a8>
 801abaa:	900e      	str	r0, [sp, #56]	; 0x38
 801abac:	e7b5      	b.n	801ab1a <_dtoa_r+0x1aa>
 801abae:	f1ca 0300 	rsb	r3, sl, #0
 801abb2:	9306      	str	r3, [sp, #24]
 801abb4:	2300      	movs	r3, #0
 801abb6:	eba8 080a 	sub.w	r8, r8, sl
 801abba:	930d      	str	r3, [sp, #52]	; 0x34
 801abbc:	e7c2      	b.n	801ab44 <_dtoa_r+0x1d4>
 801abbe:	2300      	movs	r3, #0
 801abc0:	9308      	str	r3, [sp, #32]
 801abc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	dc39      	bgt.n	801ac3c <_dtoa_r+0x2cc>
 801abc8:	f04f 0901 	mov.w	r9, #1
 801abcc:	f8cd 9004 	str.w	r9, [sp, #4]
 801abd0:	464b      	mov	r3, r9
 801abd2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801abd6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801abd8:	2200      	movs	r2, #0
 801abda:	6042      	str	r2, [r0, #4]
 801abdc:	2204      	movs	r2, #4
 801abde:	f102 0614 	add.w	r6, r2, #20
 801abe2:	429e      	cmp	r6, r3
 801abe4:	6841      	ldr	r1, [r0, #4]
 801abe6:	d92f      	bls.n	801ac48 <_dtoa_r+0x2d8>
 801abe8:	4620      	mov	r0, r4
 801abea:	f000 fed9 	bl	801b9a0 <_Balloc>
 801abee:	9000      	str	r0, [sp, #0]
 801abf0:	2800      	cmp	r0, #0
 801abf2:	d14b      	bne.n	801ac8c <_dtoa_r+0x31c>
 801abf4:	4b24      	ldr	r3, [pc, #144]	; (801ac88 <_dtoa_r+0x318>)
 801abf6:	4602      	mov	r2, r0
 801abf8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801abfc:	e6d1      	b.n	801a9a2 <_dtoa_r+0x32>
 801abfe:	2301      	movs	r3, #1
 801ac00:	e7de      	b.n	801abc0 <_dtoa_r+0x250>
 801ac02:	2300      	movs	r3, #0
 801ac04:	9308      	str	r3, [sp, #32]
 801ac06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac08:	eb0a 0903 	add.w	r9, sl, r3
 801ac0c:	f109 0301 	add.w	r3, r9, #1
 801ac10:	2b01      	cmp	r3, #1
 801ac12:	9301      	str	r3, [sp, #4]
 801ac14:	bfb8      	it	lt
 801ac16:	2301      	movlt	r3, #1
 801ac18:	e7dd      	b.n	801abd6 <_dtoa_r+0x266>
 801ac1a:	2301      	movs	r3, #1
 801ac1c:	e7f2      	b.n	801ac04 <_dtoa_r+0x294>
 801ac1e:	2501      	movs	r5, #1
 801ac20:	2300      	movs	r3, #0
 801ac22:	9305      	str	r3, [sp, #20]
 801ac24:	9508      	str	r5, [sp, #32]
 801ac26:	f04f 39ff 	mov.w	r9, #4294967295
 801ac2a:	2200      	movs	r2, #0
 801ac2c:	f8cd 9004 	str.w	r9, [sp, #4]
 801ac30:	2312      	movs	r3, #18
 801ac32:	9209      	str	r2, [sp, #36]	; 0x24
 801ac34:	e7cf      	b.n	801abd6 <_dtoa_r+0x266>
 801ac36:	2301      	movs	r3, #1
 801ac38:	9308      	str	r3, [sp, #32]
 801ac3a:	e7f4      	b.n	801ac26 <_dtoa_r+0x2b6>
 801ac3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801ac40:	f8cd 9004 	str.w	r9, [sp, #4]
 801ac44:	464b      	mov	r3, r9
 801ac46:	e7c6      	b.n	801abd6 <_dtoa_r+0x266>
 801ac48:	3101      	adds	r1, #1
 801ac4a:	6041      	str	r1, [r0, #4]
 801ac4c:	0052      	lsls	r2, r2, #1
 801ac4e:	e7c6      	b.n	801abde <_dtoa_r+0x26e>
 801ac50:	636f4361 	.word	0x636f4361
 801ac54:	3fd287a7 	.word	0x3fd287a7
 801ac58:	8b60c8b3 	.word	0x8b60c8b3
 801ac5c:	3fc68a28 	.word	0x3fc68a28
 801ac60:	509f79fb 	.word	0x509f79fb
 801ac64:	3fd34413 	.word	0x3fd34413
 801ac68:	0801dfdd 	.word	0x0801dfdd
 801ac6c:	0801dff4 	.word	0x0801dff4
 801ac70:	7ff00000 	.word	0x7ff00000
 801ac74:	0801dfd9 	.word	0x0801dfd9
 801ac78:	0801dfd0 	.word	0x0801dfd0
 801ac7c:	0801dfad 	.word	0x0801dfad
 801ac80:	3ff80000 	.word	0x3ff80000
 801ac84:	0801e150 	.word	0x0801e150
 801ac88:	0801e053 	.word	0x0801e053
 801ac8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ac8e:	9a00      	ldr	r2, [sp, #0]
 801ac90:	601a      	str	r2, [r3, #0]
 801ac92:	9b01      	ldr	r3, [sp, #4]
 801ac94:	2b0e      	cmp	r3, #14
 801ac96:	f200 80ad 	bhi.w	801adf4 <_dtoa_r+0x484>
 801ac9a:	2d00      	cmp	r5, #0
 801ac9c:	f000 80aa 	beq.w	801adf4 <_dtoa_r+0x484>
 801aca0:	f1ba 0f00 	cmp.w	sl, #0
 801aca4:	dd36      	ble.n	801ad14 <_dtoa_r+0x3a4>
 801aca6:	4ac3      	ldr	r2, [pc, #780]	; (801afb4 <_dtoa_r+0x644>)
 801aca8:	f00a 030f 	and.w	r3, sl, #15
 801acac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801acb0:	ed93 7b00 	vldr	d7, [r3]
 801acb4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801acb8:	ea4f 172a 	mov.w	r7, sl, asr #4
 801acbc:	eeb0 8a47 	vmov.f32	s16, s14
 801acc0:	eef0 8a67 	vmov.f32	s17, s15
 801acc4:	d016      	beq.n	801acf4 <_dtoa_r+0x384>
 801acc6:	4bbc      	ldr	r3, [pc, #752]	; (801afb8 <_dtoa_r+0x648>)
 801acc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801accc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801acd0:	f7e5 fdbc 	bl	800084c <__aeabi_ddiv>
 801acd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801acd8:	f007 070f 	and.w	r7, r7, #15
 801acdc:	2503      	movs	r5, #3
 801acde:	4eb6      	ldr	r6, [pc, #728]	; (801afb8 <_dtoa_r+0x648>)
 801ace0:	b957      	cbnz	r7, 801acf8 <_dtoa_r+0x388>
 801ace2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ace6:	ec53 2b18 	vmov	r2, r3, d8
 801acea:	f7e5 fdaf 	bl	800084c <__aeabi_ddiv>
 801acee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801acf2:	e029      	b.n	801ad48 <_dtoa_r+0x3d8>
 801acf4:	2502      	movs	r5, #2
 801acf6:	e7f2      	b.n	801acde <_dtoa_r+0x36e>
 801acf8:	07f9      	lsls	r1, r7, #31
 801acfa:	d508      	bpl.n	801ad0e <_dtoa_r+0x39e>
 801acfc:	ec51 0b18 	vmov	r0, r1, d8
 801ad00:	e9d6 2300 	ldrd	r2, r3, [r6]
 801ad04:	f7e5 fc78 	bl	80005f8 <__aeabi_dmul>
 801ad08:	ec41 0b18 	vmov	d8, r0, r1
 801ad0c:	3501      	adds	r5, #1
 801ad0e:	107f      	asrs	r7, r7, #1
 801ad10:	3608      	adds	r6, #8
 801ad12:	e7e5      	b.n	801ace0 <_dtoa_r+0x370>
 801ad14:	f000 80a6 	beq.w	801ae64 <_dtoa_r+0x4f4>
 801ad18:	f1ca 0600 	rsb	r6, sl, #0
 801ad1c:	4ba5      	ldr	r3, [pc, #660]	; (801afb4 <_dtoa_r+0x644>)
 801ad1e:	4fa6      	ldr	r7, [pc, #664]	; (801afb8 <_dtoa_r+0x648>)
 801ad20:	f006 020f 	and.w	r2, r6, #15
 801ad24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ad28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ad30:	f7e5 fc62 	bl	80005f8 <__aeabi_dmul>
 801ad34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ad38:	1136      	asrs	r6, r6, #4
 801ad3a:	2300      	movs	r3, #0
 801ad3c:	2502      	movs	r5, #2
 801ad3e:	2e00      	cmp	r6, #0
 801ad40:	f040 8085 	bne.w	801ae4e <_dtoa_r+0x4de>
 801ad44:	2b00      	cmp	r3, #0
 801ad46:	d1d2      	bne.n	801acee <_dtoa_r+0x37e>
 801ad48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ad4a:	2b00      	cmp	r3, #0
 801ad4c:	f000 808c 	beq.w	801ae68 <_dtoa_r+0x4f8>
 801ad50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801ad54:	4b99      	ldr	r3, [pc, #612]	; (801afbc <_dtoa_r+0x64c>)
 801ad56:	2200      	movs	r2, #0
 801ad58:	4630      	mov	r0, r6
 801ad5a:	4639      	mov	r1, r7
 801ad5c:	f7e5 febe 	bl	8000adc <__aeabi_dcmplt>
 801ad60:	2800      	cmp	r0, #0
 801ad62:	f000 8081 	beq.w	801ae68 <_dtoa_r+0x4f8>
 801ad66:	9b01      	ldr	r3, [sp, #4]
 801ad68:	2b00      	cmp	r3, #0
 801ad6a:	d07d      	beq.n	801ae68 <_dtoa_r+0x4f8>
 801ad6c:	f1b9 0f00 	cmp.w	r9, #0
 801ad70:	dd3c      	ble.n	801adec <_dtoa_r+0x47c>
 801ad72:	f10a 33ff 	add.w	r3, sl, #4294967295
 801ad76:	9307      	str	r3, [sp, #28]
 801ad78:	2200      	movs	r2, #0
 801ad7a:	4b91      	ldr	r3, [pc, #580]	; (801afc0 <_dtoa_r+0x650>)
 801ad7c:	4630      	mov	r0, r6
 801ad7e:	4639      	mov	r1, r7
 801ad80:	f7e5 fc3a 	bl	80005f8 <__aeabi_dmul>
 801ad84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ad88:	3501      	adds	r5, #1
 801ad8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801ad8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801ad92:	4628      	mov	r0, r5
 801ad94:	f7e5 fbc6 	bl	8000524 <__aeabi_i2d>
 801ad98:	4632      	mov	r2, r6
 801ad9a:	463b      	mov	r3, r7
 801ad9c:	f7e5 fc2c 	bl	80005f8 <__aeabi_dmul>
 801ada0:	4b88      	ldr	r3, [pc, #544]	; (801afc4 <_dtoa_r+0x654>)
 801ada2:	2200      	movs	r2, #0
 801ada4:	f7e5 fa72 	bl	800028c <__adddf3>
 801ada8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801adac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801adb0:	9303      	str	r3, [sp, #12]
 801adb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d15c      	bne.n	801ae72 <_dtoa_r+0x502>
 801adb8:	4b83      	ldr	r3, [pc, #524]	; (801afc8 <_dtoa_r+0x658>)
 801adba:	2200      	movs	r2, #0
 801adbc:	4630      	mov	r0, r6
 801adbe:	4639      	mov	r1, r7
 801adc0:	f7e5 fa62 	bl	8000288 <__aeabi_dsub>
 801adc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801adc8:	4606      	mov	r6, r0
 801adca:	460f      	mov	r7, r1
 801adcc:	f7e5 fea4 	bl	8000b18 <__aeabi_dcmpgt>
 801add0:	2800      	cmp	r0, #0
 801add2:	f040 8296 	bne.w	801b302 <_dtoa_r+0x992>
 801add6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801adda:	4630      	mov	r0, r6
 801addc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ade0:	4639      	mov	r1, r7
 801ade2:	f7e5 fe7b 	bl	8000adc <__aeabi_dcmplt>
 801ade6:	2800      	cmp	r0, #0
 801ade8:	f040 8288 	bne.w	801b2fc <_dtoa_r+0x98c>
 801adec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801adf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801adf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801adf6:	2b00      	cmp	r3, #0
 801adf8:	f2c0 8158 	blt.w	801b0ac <_dtoa_r+0x73c>
 801adfc:	f1ba 0f0e 	cmp.w	sl, #14
 801ae00:	f300 8154 	bgt.w	801b0ac <_dtoa_r+0x73c>
 801ae04:	4b6b      	ldr	r3, [pc, #428]	; (801afb4 <_dtoa_r+0x644>)
 801ae06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801ae0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801ae0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	f280 80e3 	bge.w	801afdc <_dtoa_r+0x66c>
 801ae16:	9b01      	ldr	r3, [sp, #4]
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	f300 80df 	bgt.w	801afdc <_dtoa_r+0x66c>
 801ae1e:	f040 826d 	bne.w	801b2fc <_dtoa_r+0x98c>
 801ae22:	4b69      	ldr	r3, [pc, #420]	; (801afc8 <_dtoa_r+0x658>)
 801ae24:	2200      	movs	r2, #0
 801ae26:	4640      	mov	r0, r8
 801ae28:	4649      	mov	r1, r9
 801ae2a:	f7e5 fbe5 	bl	80005f8 <__aeabi_dmul>
 801ae2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ae32:	f7e5 fe67 	bl	8000b04 <__aeabi_dcmpge>
 801ae36:	9e01      	ldr	r6, [sp, #4]
 801ae38:	4637      	mov	r7, r6
 801ae3a:	2800      	cmp	r0, #0
 801ae3c:	f040 8243 	bne.w	801b2c6 <_dtoa_r+0x956>
 801ae40:	9d00      	ldr	r5, [sp, #0]
 801ae42:	2331      	movs	r3, #49	; 0x31
 801ae44:	f805 3b01 	strb.w	r3, [r5], #1
 801ae48:	f10a 0a01 	add.w	sl, sl, #1
 801ae4c:	e23f      	b.n	801b2ce <_dtoa_r+0x95e>
 801ae4e:	07f2      	lsls	r2, r6, #31
 801ae50:	d505      	bpl.n	801ae5e <_dtoa_r+0x4ee>
 801ae52:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ae56:	f7e5 fbcf 	bl	80005f8 <__aeabi_dmul>
 801ae5a:	3501      	adds	r5, #1
 801ae5c:	2301      	movs	r3, #1
 801ae5e:	1076      	asrs	r6, r6, #1
 801ae60:	3708      	adds	r7, #8
 801ae62:	e76c      	b.n	801ad3e <_dtoa_r+0x3ce>
 801ae64:	2502      	movs	r5, #2
 801ae66:	e76f      	b.n	801ad48 <_dtoa_r+0x3d8>
 801ae68:	9b01      	ldr	r3, [sp, #4]
 801ae6a:	f8cd a01c 	str.w	sl, [sp, #28]
 801ae6e:	930c      	str	r3, [sp, #48]	; 0x30
 801ae70:	e78d      	b.n	801ad8e <_dtoa_r+0x41e>
 801ae72:	9900      	ldr	r1, [sp, #0]
 801ae74:	980c      	ldr	r0, [sp, #48]	; 0x30
 801ae76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ae78:	4b4e      	ldr	r3, [pc, #312]	; (801afb4 <_dtoa_r+0x644>)
 801ae7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ae7e:	4401      	add	r1, r0
 801ae80:	9102      	str	r1, [sp, #8]
 801ae82:	9908      	ldr	r1, [sp, #32]
 801ae84:	eeb0 8a47 	vmov.f32	s16, s14
 801ae88:	eef0 8a67 	vmov.f32	s17, s15
 801ae8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ae90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ae94:	2900      	cmp	r1, #0
 801ae96:	d045      	beq.n	801af24 <_dtoa_r+0x5b4>
 801ae98:	494c      	ldr	r1, [pc, #304]	; (801afcc <_dtoa_r+0x65c>)
 801ae9a:	2000      	movs	r0, #0
 801ae9c:	f7e5 fcd6 	bl	800084c <__aeabi_ddiv>
 801aea0:	ec53 2b18 	vmov	r2, r3, d8
 801aea4:	f7e5 f9f0 	bl	8000288 <__aeabi_dsub>
 801aea8:	9d00      	ldr	r5, [sp, #0]
 801aeaa:	ec41 0b18 	vmov	d8, r0, r1
 801aeae:	4639      	mov	r1, r7
 801aeb0:	4630      	mov	r0, r6
 801aeb2:	f7e5 fe51 	bl	8000b58 <__aeabi_d2iz>
 801aeb6:	900c      	str	r0, [sp, #48]	; 0x30
 801aeb8:	f7e5 fb34 	bl	8000524 <__aeabi_i2d>
 801aebc:	4602      	mov	r2, r0
 801aebe:	460b      	mov	r3, r1
 801aec0:	4630      	mov	r0, r6
 801aec2:	4639      	mov	r1, r7
 801aec4:	f7e5 f9e0 	bl	8000288 <__aeabi_dsub>
 801aec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801aeca:	3330      	adds	r3, #48	; 0x30
 801aecc:	f805 3b01 	strb.w	r3, [r5], #1
 801aed0:	ec53 2b18 	vmov	r2, r3, d8
 801aed4:	4606      	mov	r6, r0
 801aed6:	460f      	mov	r7, r1
 801aed8:	f7e5 fe00 	bl	8000adc <__aeabi_dcmplt>
 801aedc:	2800      	cmp	r0, #0
 801aede:	d165      	bne.n	801afac <_dtoa_r+0x63c>
 801aee0:	4632      	mov	r2, r6
 801aee2:	463b      	mov	r3, r7
 801aee4:	4935      	ldr	r1, [pc, #212]	; (801afbc <_dtoa_r+0x64c>)
 801aee6:	2000      	movs	r0, #0
 801aee8:	f7e5 f9ce 	bl	8000288 <__aeabi_dsub>
 801aeec:	ec53 2b18 	vmov	r2, r3, d8
 801aef0:	f7e5 fdf4 	bl	8000adc <__aeabi_dcmplt>
 801aef4:	2800      	cmp	r0, #0
 801aef6:	f040 80b9 	bne.w	801b06c <_dtoa_r+0x6fc>
 801aefa:	9b02      	ldr	r3, [sp, #8]
 801aefc:	429d      	cmp	r5, r3
 801aefe:	f43f af75 	beq.w	801adec <_dtoa_r+0x47c>
 801af02:	4b2f      	ldr	r3, [pc, #188]	; (801afc0 <_dtoa_r+0x650>)
 801af04:	ec51 0b18 	vmov	r0, r1, d8
 801af08:	2200      	movs	r2, #0
 801af0a:	f7e5 fb75 	bl	80005f8 <__aeabi_dmul>
 801af0e:	4b2c      	ldr	r3, [pc, #176]	; (801afc0 <_dtoa_r+0x650>)
 801af10:	ec41 0b18 	vmov	d8, r0, r1
 801af14:	2200      	movs	r2, #0
 801af16:	4630      	mov	r0, r6
 801af18:	4639      	mov	r1, r7
 801af1a:	f7e5 fb6d 	bl	80005f8 <__aeabi_dmul>
 801af1e:	4606      	mov	r6, r0
 801af20:	460f      	mov	r7, r1
 801af22:	e7c4      	b.n	801aeae <_dtoa_r+0x53e>
 801af24:	ec51 0b17 	vmov	r0, r1, d7
 801af28:	f7e5 fb66 	bl	80005f8 <__aeabi_dmul>
 801af2c:	9b02      	ldr	r3, [sp, #8]
 801af2e:	9d00      	ldr	r5, [sp, #0]
 801af30:	930c      	str	r3, [sp, #48]	; 0x30
 801af32:	ec41 0b18 	vmov	d8, r0, r1
 801af36:	4639      	mov	r1, r7
 801af38:	4630      	mov	r0, r6
 801af3a:	f7e5 fe0d 	bl	8000b58 <__aeabi_d2iz>
 801af3e:	9011      	str	r0, [sp, #68]	; 0x44
 801af40:	f7e5 faf0 	bl	8000524 <__aeabi_i2d>
 801af44:	4602      	mov	r2, r0
 801af46:	460b      	mov	r3, r1
 801af48:	4630      	mov	r0, r6
 801af4a:	4639      	mov	r1, r7
 801af4c:	f7e5 f99c 	bl	8000288 <__aeabi_dsub>
 801af50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801af52:	3330      	adds	r3, #48	; 0x30
 801af54:	f805 3b01 	strb.w	r3, [r5], #1
 801af58:	9b02      	ldr	r3, [sp, #8]
 801af5a:	429d      	cmp	r5, r3
 801af5c:	4606      	mov	r6, r0
 801af5e:	460f      	mov	r7, r1
 801af60:	f04f 0200 	mov.w	r2, #0
 801af64:	d134      	bne.n	801afd0 <_dtoa_r+0x660>
 801af66:	4b19      	ldr	r3, [pc, #100]	; (801afcc <_dtoa_r+0x65c>)
 801af68:	ec51 0b18 	vmov	r0, r1, d8
 801af6c:	f7e5 f98e 	bl	800028c <__adddf3>
 801af70:	4602      	mov	r2, r0
 801af72:	460b      	mov	r3, r1
 801af74:	4630      	mov	r0, r6
 801af76:	4639      	mov	r1, r7
 801af78:	f7e5 fdce 	bl	8000b18 <__aeabi_dcmpgt>
 801af7c:	2800      	cmp	r0, #0
 801af7e:	d175      	bne.n	801b06c <_dtoa_r+0x6fc>
 801af80:	ec53 2b18 	vmov	r2, r3, d8
 801af84:	4911      	ldr	r1, [pc, #68]	; (801afcc <_dtoa_r+0x65c>)
 801af86:	2000      	movs	r0, #0
 801af88:	f7e5 f97e 	bl	8000288 <__aeabi_dsub>
 801af8c:	4602      	mov	r2, r0
 801af8e:	460b      	mov	r3, r1
 801af90:	4630      	mov	r0, r6
 801af92:	4639      	mov	r1, r7
 801af94:	f7e5 fda2 	bl	8000adc <__aeabi_dcmplt>
 801af98:	2800      	cmp	r0, #0
 801af9a:	f43f af27 	beq.w	801adec <_dtoa_r+0x47c>
 801af9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801afa0:	1e6b      	subs	r3, r5, #1
 801afa2:	930c      	str	r3, [sp, #48]	; 0x30
 801afa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801afa8:	2b30      	cmp	r3, #48	; 0x30
 801afaa:	d0f8      	beq.n	801af9e <_dtoa_r+0x62e>
 801afac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801afb0:	e04a      	b.n	801b048 <_dtoa_r+0x6d8>
 801afb2:	bf00      	nop
 801afb4:	0801e150 	.word	0x0801e150
 801afb8:	0801e128 	.word	0x0801e128
 801afbc:	3ff00000 	.word	0x3ff00000
 801afc0:	40240000 	.word	0x40240000
 801afc4:	401c0000 	.word	0x401c0000
 801afc8:	40140000 	.word	0x40140000
 801afcc:	3fe00000 	.word	0x3fe00000
 801afd0:	4baf      	ldr	r3, [pc, #700]	; (801b290 <_dtoa_r+0x920>)
 801afd2:	f7e5 fb11 	bl	80005f8 <__aeabi_dmul>
 801afd6:	4606      	mov	r6, r0
 801afd8:	460f      	mov	r7, r1
 801afda:	e7ac      	b.n	801af36 <_dtoa_r+0x5c6>
 801afdc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801afe0:	9d00      	ldr	r5, [sp, #0]
 801afe2:	4642      	mov	r2, r8
 801afe4:	464b      	mov	r3, r9
 801afe6:	4630      	mov	r0, r6
 801afe8:	4639      	mov	r1, r7
 801afea:	f7e5 fc2f 	bl	800084c <__aeabi_ddiv>
 801afee:	f7e5 fdb3 	bl	8000b58 <__aeabi_d2iz>
 801aff2:	9002      	str	r0, [sp, #8]
 801aff4:	f7e5 fa96 	bl	8000524 <__aeabi_i2d>
 801aff8:	4642      	mov	r2, r8
 801affa:	464b      	mov	r3, r9
 801affc:	f7e5 fafc 	bl	80005f8 <__aeabi_dmul>
 801b000:	4602      	mov	r2, r0
 801b002:	460b      	mov	r3, r1
 801b004:	4630      	mov	r0, r6
 801b006:	4639      	mov	r1, r7
 801b008:	f7e5 f93e 	bl	8000288 <__aeabi_dsub>
 801b00c:	9e02      	ldr	r6, [sp, #8]
 801b00e:	9f01      	ldr	r7, [sp, #4]
 801b010:	3630      	adds	r6, #48	; 0x30
 801b012:	f805 6b01 	strb.w	r6, [r5], #1
 801b016:	9e00      	ldr	r6, [sp, #0]
 801b018:	1bae      	subs	r6, r5, r6
 801b01a:	42b7      	cmp	r7, r6
 801b01c:	4602      	mov	r2, r0
 801b01e:	460b      	mov	r3, r1
 801b020:	d137      	bne.n	801b092 <_dtoa_r+0x722>
 801b022:	f7e5 f933 	bl	800028c <__adddf3>
 801b026:	4642      	mov	r2, r8
 801b028:	464b      	mov	r3, r9
 801b02a:	4606      	mov	r6, r0
 801b02c:	460f      	mov	r7, r1
 801b02e:	f7e5 fd73 	bl	8000b18 <__aeabi_dcmpgt>
 801b032:	b9c8      	cbnz	r0, 801b068 <_dtoa_r+0x6f8>
 801b034:	4642      	mov	r2, r8
 801b036:	464b      	mov	r3, r9
 801b038:	4630      	mov	r0, r6
 801b03a:	4639      	mov	r1, r7
 801b03c:	f7e5 fd44 	bl	8000ac8 <__aeabi_dcmpeq>
 801b040:	b110      	cbz	r0, 801b048 <_dtoa_r+0x6d8>
 801b042:	9b02      	ldr	r3, [sp, #8]
 801b044:	07d9      	lsls	r1, r3, #31
 801b046:	d40f      	bmi.n	801b068 <_dtoa_r+0x6f8>
 801b048:	4620      	mov	r0, r4
 801b04a:	4659      	mov	r1, fp
 801b04c:	f000 fce8 	bl	801ba20 <_Bfree>
 801b050:	2300      	movs	r3, #0
 801b052:	702b      	strb	r3, [r5, #0]
 801b054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b056:	f10a 0001 	add.w	r0, sl, #1
 801b05a:	6018      	str	r0, [r3, #0]
 801b05c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b05e:	2b00      	cmp	r3, #0
 801b060:	f43f acd8 	beq.w	801aa14 <_dtoa_r+0xa4>
 801b064:	601d      	str	r5, [r3, #0]
 801b066:	e4d5      	b.n	801aa14 <_dtoa_r+0xa4>
 801b068:	f8cd a01c 	str.w	sl, [sp, #28]
 801b06c:	462b      	mov	r3, r5
 801b06e:	461d      	mov	r5, r3
 801b070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b074:	2a39      	cmp	r2, #57	; 0x39
 801b076:	d108      	bne.n	801b08a <_dtoa_r+0x71a>
 801b078:	9a00      	ldr	r2, [sp, #0]
 801b07a:	429a      	cmp	r2, r3
 801b07c:	d1f7      	bne.n	801b06e <_dtoa_r+0x6fe>
 801b07e:	9a07      	ldr	r2, [sp, #28]
 801b080:	9900      	ldr	r1, [sp, #0]
 801b082:	3201      	adds	r2, #1
 801b084:	9207      	str	r2, [sp, #28]
 801b086:	2230      	movs	r2, #48	; 0x30
 801b088:	700a      	strb	r2, [r1, #0]
 801b08a:	781a      	ldrb	r2, [r3, #0]
 801b08c:	3201      	adds	r2, #1
 801b08e:	701a      	strb	r2, [r3, #0]
 801b090:	e78c      	b.n	801afac <_dtoa_r+0x63c>
 801b092:	4b7f      	ldr	r3, [pc, #508]	; (801b290 <_dtoa_r+0x920>)
 801b094:	2200      	movs	r2, #0
 801b096:	f7e5 faaf 	bl	80005f8 <__aeabi_dmul>
 801b09a:	2200      	movs	r2, #0
 801b09c:	2300      	movs	r3, #0
 801b09e:	4606      	mov	r6, r0
 801b0a0:	460f      	mov	r7, r1
 801b0a2:	f7e5 fd11 	bl	8000ac8 <__aeabi_dcmpeq>
 801b0a6:	2800      	cmp	r0, #0
 801b0a8:	d09b      	beq.n	801afe2 <_dtoa_r+0x672>
 801b0aa:	e7cd      	b.n	801b048 <_dtoa_r+0x6d8>
 801b0ac:	9a08      	ldr	r2, [sp, #32]
 801b0ae:	2a00      	cmp	r2, #0
 801b0b0:	f000 80c4 	beq.w	801b23c <_dtoa_r+0x8cc>
 801b0b4:	9a05      	ldr	r2, [sp, #20]
 801b0b6:	2a01      	cmp	r2, #1
 801b0b8:	f300 80a8 	bgt.w	801b20c <_dtoa_r+0x89c>
 801b0bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801b0be:	2a00      	cmp	r2, #0
 801b0c0:	f000 80a0 	beq.w	801b204 <_dtoa_r+0x894>
 801b0c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b0c8:	9e06      	ldr	r6, [sp, #24]
 801b0ca:	4645      	mov	r5, r8
 801b0cc:	9a04      	ldr	r2, [sp, #16]
 801b0ce:	2101      	movs	r1, #1
 801b0d0:	441a      	add	r2, r3
 801b0d2:	4620      	mov	r0, r4
 801b0d4:	4498      	add	r8, r3
 801b0d6:	9204      	str	r2, [sp, #16]
 801b0d8:	f000 fd5e 	bl	801bb98 <__i2b>
 801b0dc:	4607      	mov	r7, r0
 801b0de:	2d00      	cmp	r5, #0
 801b0e0:	dd0b      	ble.n	801b0fa <_dtoa_r+0x78a>
 801b0e2:	9b04      	ldr	r3, [sp, #16]
 801b0e4:	2b00      	cmp	r3, #0
 801b0e6:	dd08      	ble.n	801b0fa <_dtoa_r+0x78a>
 801b0e8:	42ab      	cmp	r3, r5
 801b0ea:	9a04      	ldr	r2, [sp, #16]
 801b0ec:	bfa8      	it	ge
 801b0ee:	462b      	movge	r3, r5
 801b0f0:	eba8 0803 	sub.w	r8, r8, r3
 801b0f4:	1aed      	subs	r5, r5, r3
 801b0f6:	1ad3      	subs	r3, r2, r3
 801b0f8:	9304      	str	r3, [sp, #16]
 801b0fa:	9b06      	ldr	r3, [sp, #24]
 801b0fc:	b1fb      	cbz	r3, 801b13e <_dtoa_r+0x7ce>
 801b0fe:	9b08      	ldr	r3, [sp, #32]
 801b100:	2b00      	cmp	r3, #0
 801b102:	f000 809f 	beq.w	801b244 <_dtoa_r+0x8d4>
 801b106:	2e00      	cmp	r6, #0
 801b108:	dd11      	ble.n	801b12e <_dtoa_r+0x7be>
 801b10a:	4639      	mov	r1, r7
 801b10c:	4632      	mov	r2, r6
 801b10e:	4620      	mov	r0, r4
 801b110:	f000 fdfe 	bl	801bd10 <__pow5mult>
 801b114:	465a      	mov	r2, fp
 801b116:	4601      	mov	r1, r0
 801b118:	4607      	mov	r7, r0
 801b11a:	4620      	mov	r0, r4
 801b11c:	f000 fd52 	bl	801bbc4 <__multiply>
 801b120:	4659      	mov	r1, fp
 801b122:	9007      	str	r0, [sp, #28]
 801b124:	4620      	mov	r0, r4
 801b126:	f000 fc7b 	bl	801ba20 <_Bfree>
 801b12a:	9b07      	ldr	r3, [sp, #28]
 801b12c:	469b      	mov	fp, r3
 801b12e:	9b06      	ldr	r3, [sp, #24]
 801b130:	1b9a      	subs	r2, r3, r6
 801b132:	d004      	beq.n	801b13e <_dtoa_r+0x7ce>
 801b134:	4659      	mov	r1, fp
 801b136:	4620      	mov	r0, r4
 801b138:	f000 fdea 	bl	801bd10 <__pow5mult>
 801b13c:	4683      	mov	fp, r0
 801b13e:	2101      	movs	r1, #1
 801b140:	4620      	mov	r0, r4
 801b142:	f000 fd29 	bl	801bb98 <__i2b>
 801b146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b148:	2b00      	cmp	r3, #0
 801b14a:	4606      	mov	r6, r0
 801b14c:	dd7c      	ble.n	801b248 <_dtoa_r+0x8d8>
 801b14e:	461a      	mov	r2, r3
 801b150:	4601      	mov	r1, r0
 801b152:	4620      	mov	r0, r4
 801b154:	f000 fddc 	bl	801bd10 <__pow5mult>
 801b158:	9b05      	ldr	r3, [sp, #20]
 801b15a:	2b01      	cmp	r3, #1
 801b15c:	4606      	mov	r6, r0
 801b15e:	dd76      	ble.n	801b24e <_dtoa_r+0x8de>
 801b160:	2300      	movs	r3, #0
 801b162:	9306      	str	r3, [sp, #24]
 801b164:	6933      	ldr	r3, [r6, #16]
 801b166:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801b16a:	6918      	ldr	r0, [r3, #16]
 801b16c:	f000 fcc4 	bl	801baf8 <__hi0bits>
 801b170:	f1c0 0020 	rsb	r0, r0, #32
 801b174:	9b04      	ldr	r3, [sp, #16]
 801b176:	4418      	add	r0, r3
 801b178:	f010 001f 	ands.w	r0, r0, #31
 801b17c:	f000 8086 	beq.w	801b28c <_dtoa_r+0x91c>
 801b180:	f1c0 0320 	rsb	r3, r0, #32
 801b184:	2b04      	cmp	r3, #4
 801b186:	dd7f      	ble.n	801b288 <_dtoa_r+0x918>
 801b188:	f1c0 001c 	rsb	r0, r0, #28
 801b18c:	9b04      	ldr	r3, [sp, #16]
 801b18e:	4403      	add	r3, r0
 801b190:	4480      	add	r8, r0
 801b192:	4405      	add	r5, r0
 801b194:	9304      	str	r3, [sp, #16]
 801b196:	f1b8 0f00 	cmp.w	r8, #0
 801b19a:	dd05      	ble.n	801b1a8 <_dtoa_r+0x838>
 801b19c:	4659      	mov	r1, fp
 801b19e:	4642      	mov	r2, r8
 801b1a0:	4620      	mov	r0, r4
 801b1a2:	f000 fe0f 	bl	801bdc4 <__lshift>
 801b1a6:	4683      	mov	fp, r0
 801b1a8:	9b04      	ldr	r3, [sp, #16]
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	dd05      	ble.n	801b1ba <_dtoa_r+0x84a>
 801b1ae:	4631      	mov	r1, r6
 801b1b0:	461a      	mov	r2, r3
 801b1b2:	4620      	mov	r0, r4
 801b1b4:	f000 fe06 	bl	801bdc4 <__lshift>
 801b1b8:	4606      	mov	r6, r0
 801b1ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d069      	beq.n	801b294 <_dtoa_r+0x924>
 801b1c0:	4631      	mov	r1, r6
 801b1c2:	4658      	mov	r0, fp
 801b1c4:	f000 fe6a 	bl	801be9c <__mcmp>
 801b1c8:	2800      	cmp	r0, #0
 801b1ca:	da63      	bge.n	801b294 <_dtoa_r+0x924>
 801b1cc:	2300      	movs	r3, #0
 801b1ce:	4659      	mov	r1, fp
 801b1d0:	220a      	movs	r2, #10
 801b1d2:	4620      	mov	r0, r4
 801b1d4:	f000 fc46 	bl	801ba64 <__multadd>
 801b1d8:	9b08      	ldr	r3, [sp, #32]
 801b1da:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b1de:	4683      	mov	fp, r0
 801b1e0:	2b00      	cmp	r3, #0
 801b1e2:	f000 818f 	beq.w	801b504 <_dtoa_r+0xb94>
 801b1e6:	4639      	mov	r1, r7
 801b1e8:	2300      	movs	r3, #0
 801b1ea:	220a      	movs	r2, #10
 801b1ec:	4620      	mov	r0, r4
 801b1ee:	f000 fc39 	bl	801ba64 <__multadd>
 801b1f2:	f1b9 0f00 	cmp.w	r9, #0
 801b1f6:	4607      	mov	r7, r0
 801b1f8:	f300 808e 	bgt.w	801b318 <_dtoa_r+0x9a8>
 801b1fc:	9b05      	ldr	r3, [sp, #20]
 801b1fe:	2b02      	cmp	r3, #2
 801b200:	dc50      	bgt.n	801b2a4 <_dtoa_r+0x934>
 801b202:	e089      	b.n	801b318 <_dtoa_r+0x9a8>
 801b204:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801b206:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b20a:	e75d      	b.n	801b0c8 <_dtoa_r+0x758>
 801b20c:	9b01      	ldr	r3, [sp, #4]
 801b20e:	1e5e      	subs	r6, r3, #1
 801b210:	9b06      	ldr	r3, [sp, #24]
 801b212:	42b3      	cmp	r3, r6
 801b214:	bfbf      	itttt	lt
 801b216:	9b06      	ldrlt	r3, [sp, #24]
 801b218:	9606      	strlt	r6, [sp, #24]
 801b21a:	1af2      	sublt	r2, r6, r3
 801b21c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801b21e:	bfb6      	itet	lt
 801b220:	189b      	addlt	r3, r3, r2
 801b222:	1b9e      	subge	r6, r3, r6
 801b224:	930d      	strlt	r3, [sp, #52]	; 0x34
 801b226:	9b01      	ldr	r3, [sp, #4]
 801b228:	bfb8      	it	lt
 801b22a:	2600      	movlt	r6, #0
 801b22c:	2b00      	cmp	r3, #0
 801b22e:	bfb5      	itete	lt
 801b230:	eba8 0503 	sublt.w	r5, r8, r3
 801b234:	9b01      	ldrge	r3, [sp, #4]
 801b236:	2300      	movlt	r3, #0
 801b238:	4645      	movge	r5, r8
 801b23a:	e747      	b.n	801b0cc <_dtoa_r+0x75c>
 801b23c:	9e06      	ldr	r6, [sp, #24]
 801b23e:	9f08      	ldr	r7, [sp, #32]
 801b240:	4645      	mov	r5, r8
 801b242:	e74c      	b.n	801b0de <_dtoa_r+0x76e>
 801b244:	9a06      	ldr	r2, [sp, #24]
 801b246:	e775      	b.n	801b134 <_dtoa_r+0x7c4>
 801b248:	9b05      	ldr	r3, [sp, #20]
 801b24a:	2b01      	cmp	r3, #1
 801b24c:	dc18      	bgt.n	801b280 <_dtoa_r+0x910>
 801b24e:	9b02      	ldr	r3, [sp, #8]
 801b250:	b9b3      	cbnz	r3, 801b280 <_dtoa_r+0x910>
 801b252:	9b03      	ldr	r3, [sp, #12]
 801b254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b258:	b9a3      	cbnz	r3, 801b284 <_dtoa_r+0x914>
 801b25a:	9b03      	ldr	r3, [sp, #12]
 801b25c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b260:	0d1b      	lsrs	r3, r3, #20
 801b262:	051b      	lsls	r3, r3, #20
 801b264:	b12b      	cbz	r3, 801b272 <_dtoa_r+0x902>
 801b266:	9b04      	ldr	r3, [sp, #16]
 801b268:	3301      	adds	r3, #1
 801b26a:	9304      	str	r3, [sp, #16]
 801b26c:	f108 0801 	add.w	r8, r8, #1
 801b270:	2301      	movs	r3, #1
 801b272:	9306      	str	r3, [sp, #24]
 801b274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b276:	2b00      	cmp	r3, #0
 801b278:	f47f af74 	bne.w	801b164 <_dtoa_r+0x7f4>
 801b27c:	2001      	movs	r0, #1
 801b27e:	e779      	b.n	801b174 <_dtoa_r+0x804>
 801b280:	2300      	movs	r3, #0
 801b282:	e7f6      	b.n	801b272 <_dtoa_r+0x902>
 801b284:	9b02      	ldr	r3, [sp, #8]
 801b286:	e7f4      	b.n	801b272 <_dtoa_r+0x902>
 801b288:	d085      	beq.n	801b196 <_dtoa_r+0x826>
 801b28a:	4618      	mov	r0, r3
 801b28c:	301c      	adds	r0, #28
 801b28e:	e77d      	b.n	801b18c <_dtoa_r+0x81c>
 801b290:	40240000 	.word	0x40240000
 801b294:	9b01      	ldr	r3, [sp, #4]
 801b296:	2b00      	cmp	r3, #0
 801b298:	dc38      	bgt.n	801b30c <_dtoa_r+0x99c>
 801b29a:	9b05      	ldr	r3, [sp, #20]
 801b29c:	2b02      	cmp	r3, #2
 801b29e:	dd35      	ble.n	801b30c <_dtoa_r+0x99c>
 801b2a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801b2a4:	f1b9 0f00 	cmp.w	r9, #0
 801b2a8:	d10d      	bne.n	801b2c6 <_dtoa_r+0x956>
 801b2aa:	4631      	mov	r1, r6
 801b2ac:	464b      	mov	r3, r9
 801b2ae:	2205      	movs	r2, #5
 801b2b0:	4620      	mov	r0, r4
 801b2b2:	f000 fbd7 	bl	801ba64 <__multadd>
 801b2b6:	4601      	mov	r1, r0
 801b2b8:	4606      	mov	r6, r0
 801b2ba:	4658      	mov	r0, fp
 801b2bc:	f000 fdee 	bl	801be9c <__mcmp>
 801b2c0:	2800      	cmp	r0, #0
 801b2c2:	f73f adbd 	bgt.w	801ae40 <_dtoa_r+0x4d0>
 801b2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2c8:	9d00      	ldr	r5, [sp, #0]
 801b2ca:	ea6f 0a03 	mvn.w	sl, r3
 801b2ce:	f04f 0800 	mov.w	r8, #0
 801b2d2:	4631      	mov	r1, r6
 801b2d4:	4620      	mov	r0, r4
 801b2d6:	f000 fba3 	bl	801ba20 <_Bfree>
 801b2da:	2f00      	cmp	r7, #0
 801b2dc:	f43f aeb4 	beq.w	801b048 <_dtoa_r+0x6d8>
 801b2e0:	f1b8 0f00 	cmp.w	r8, #0
 801b2e4:	d005      	beq.n	801b2f2 <_dtoa_r+0x982>
 801b2e6:	45b8      	cmp	r8, r7
 801b2e8:	d003      	beq.n	801b2f2 <_dtoa_r+0x982>
 801b2ea:	4641      	mov	r1, r8
 801b2ec:	4620      	mov	r0, r4
 801b2ee:	f000 fb97 	bl	801ba20 <_Bfree>
 801b2f2:	4639      	mov	r1, r7
 801b2f4:	4620      	mov	r0, r4
 801b2f6:	f000 fb93 	bl	801ba20 <_Bfree>
 801b2fa:	e6a5      	b.n	801b048 <_dtoa_r+0x6d8>
 801b2fc:	2600      	movs	r6, #0
 801b2fe:	4637      	mov	r7, r6
 801b300:	e7e1      	b.n	801b2c6 <_dtoa_r+0x956>
 801b302:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801b304:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801b308:	4637      	mov	r7, r6
 801b30a:	e599      	b.n	801ae40 <_dtoa_r+0x4d0>
 801b30c:	9b08      	ldr	r3, [sp, #32]
 801b30e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801b312:	2b00      	cmp	r3, #0
 801b314:	f000 80fd 	beq.w	801b512 <_dtoa_r+0xba2>
 801b318:	2d00      	cmp	r5, #0
 801b31a:	dd05      	ble.n	801b328 <_dtoa_r+0x9b8>
 801b31c:	4639      	mov	r1, r7
 801b31e:	462a      	mov	r2, r5
 801b320:	4620      	mov	r0, r4
 801b322:	f000 fd4f 	bl	801bdc4 <__lshift>
 801b326:	4607      	mov	r7, r0
 801b328:	9b06      	ldr	r3, [sp, #24]
 801b32a:	2b00      	cmp	r3, #0
 801b32c:	d05c      	beq.n	801b3e8 <_dtoa_r+0xa78>
 801b32e:	6879      	ldr	r1, [r7, #4]
 801b330:	4620      	mov	r0, r4
 801b332:	f000 fb35 	bl	801b9a0 <_Balloc>
 801b336:	4605      	mov	r5, r0
 801b338:	b928      	cbnz	r0, 801b346 <_dtoa_r+0x9d6>
 801b33a:	4b80      	ldr	r3, [pc, #512]	; (801b53c <_dtoa_r+0xbcc>)
 801b33c:	4602      	mov	r2, r0
 801b33e:	f240 21ea 	movw	r1, #746	; 0x2ea
 801b342:	f7ff bb2e 	b.w	801a9a2 <_dtoa_r+0x32>
 801b346:	693a      	ldr	r2, [r7, #16]
 801b348:	3202      	adds	r2, #2
 801b34a:	0092      	lsls	r2, r2, #2
 801b34c:	f107 010c 	add.w	r1, r7, #12
 801b350:	300c      	adds	r0, #12
 801b352:	f7fe fcb3 	bl	8019cbc <memcpy>
 801b356:	2201      	movs	r2, #1
 801b358:	4629      	mov	r1, r5
 801b35a:	4620      	mov	r0, r4
 801b35c:	f000 fd32 	bl	801bdc4 <__lshift>
 801b360:	9b00      	ldr	r3, [sp, #0]
 801b362:	3301      	adds	r3, #1
 801b364:	9301      	str	r3, [sp, #4]
 801b366:	9b00      	ldr	r3, [sp, #0]
 801b368:	444b      	add	r3, r9
 801b36a:	9307      	str	r3, [sp, #28]
 801b36c:	9b02      	ldr	r3, [sp, #8]
 801b36e:	f003 0301 	and.w	r3, r3, #1
 801b372:	46b8      	mov	r8, r7
 801b374:	9306      	str	r3, [sp, #24]
 801b376:	4607      	mov	r7, r0
 801b378:	9b01      	ldr	r3, [sp, #4]
 801b37a:	4631      	mov	r1, r6
 801b37c:	3b01      	subs	r3, #1
 801b37e:	4658      	mov	r0, fp
 801b380:	9302      	str	r3, [sp, #8]
 801b382:	f7ff fa69 	bl	801a858 <quorem>
 801b386:	4603      	mov	r3, r0
 801b388:	3330      	adds	r3, #48	; 0x30
 801b38a:	9004      	str	r0, [sp, #16]
 801b38c:	4641      	mov	r1, r8
 801b38e:	4658      	mov	r0, fp
 801b390:	9308      	str	r3, [sp, #32]
 801b392:	f000 fd83 	bl	801be9c <__mcmp>
 801b396:	463a      	mov	r2, r7
 801b398:	4681      	mov	r9, r0
 801b39a:	4631      	mov	r1, r6
 801b39c:	4620      	mov	r0, r4
 801b39e:	f000 fd99 	bl	801bed4 <__mdiff>
 801b3a2:	68c2      	ldr	r2, [r0, #12]
 801b3a4:	9b08      	ldr	r3, [sp, #32]
 801b3a6:	4605      	mov	r5, r0
 801b3a8:	bb02      	cbnz	r2, 801b3ec <_dtoa_r+0xa7c>
 801b3aa:	4601      	mov	r1, r0
 801b3ac:	4658      	mov	r0, fp
 801b3ae:	f000 fd75 	bl	801be9c <__mcmp>
 801b3b2:	9b08      	ldr	r3, [sp, #32]
 801b3b4:	4602      	mov	r2, r0
 801b3b6:	4629      	mov	r1, r5
 801b3b8:	4620      	mov	r0, r4
 801b3ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801b3be:	f000 fb2f 	bl	801ba20 <_Bfree>
 801b3c2:	9b05      	ldr	r3, [sp, #20]
 801b3c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b3c6:	9d01      	ldr	r5, [sp, #4]
 801b3c8:	ea43 0102 	orr.w	r1, r3, r2
 801b3cc:	9b06      	ldr	r3, [sp, #24]
 801b3ce:	430b      	orrs	r3, r1
 801b3d0:	9b08      	ldr	r3, [sp, #32]
 801b3d2:	d10d      	bne.n	801b3f0 <_dtoa_r+0xa80>
 801b3d4:	2b39      	cmp	r3, #57	; 0x39
 801b3d6:	d029      	beq.n	801b42c <_dtoa_r+0xabc>
 801b3d8:	f1b9 0f00 	cmp.w	r9, #0
 801b3dc:	dd01      	ble.n	801b3e2 <_dtoa_r+0xa72>
 801b3de:	9b04      	ldr	r3, [sp, #16]
 801b3e0:	3331      	adds	r3, #49	; 0x31
 801b3e2:	9a02      	ldr	r2, [sp, #8]
 801b3e4:	7013      	strb	r3, [r2, #0]
 801b3e6:	e774      	b.n	801b2d2 <_dtoa_r+0x962>
 801b3e8:	4638      	mov	r0, r7
 801b3ea:	e7b9      	b.n	801b360 <_dtoa_r+0x9f0>
 801b3ec:	2201      	movs	r2, #1
 801b3ee:	e7e2      	b.n	801b3b6 <_dtoa_r+0xa46>
 801b3f0:	f1b9 0f00 	cmp.w	r9, #0
 801b3f4:	db06      	blt.n	801b404 <_dtoa_r+0xa94>
 801b3f6:	9905      	ldr	r1, [sp, #20]
 801b3f8:	ea41 0909 	orr.w	r9, r1, r9
 801b3fc:	9906      	ldr	r1, [sp, #24]
 801b3fe:	ea59 0101 	orrs.w	r1, r9, r1
 801b402:	d120      	bne.n	801b446 <_dtoa_r+0xad6>
 801b404:	2a00      	cmp	r2, #0
 801b406:	ddec      	ble.n	801b3e2 <_dtoa_r+0xa72>
 801b408:	4659      	mov	r1, fp
 801b40a:	2201      	movs	r2, #1
 801b40c:	4620      	mov	r0, r4
 801b40e:	9301      	str	r3, [sp, #4]
 801b410:	f000 fcd8 	bl	801bdc4 <__lshift>
 801b414:	4631      	mov	r1, r6
 801b416:	4683      	mov	fp, r0
 801b418:	f000 fd40 	bl	801be9c <__mcmp>
 801b41c:	2800      	cmp	r0, #0
 801b41e:	9b01      	ldr	r3, [sp, #4]
 801b420:	dc02      	bgt.n	801b428 <_dtoa_r+0xab8>
 801b422:	d1de      	bne.n	801b3e2 <_dtoa_r+0xa72>
 801b424:	07da      	lsls	r2, r3, #31
 801b426:	d5dc      	bpl.n	801b3e2 <_dtoa_r+0xa72>
 801b428:	2b39      	cmp	r3, #57	; 0x39
 801b42a:	d1d8      	bne.n	801b3de <_dtoa_r+0xa6e>
 801b42c:	9a02      	ldr	r2, [sp, #8]
 801b42e:	2339      	movs	r3, #57	; 0x39
 801b430:	7013      	strb	r3, [r2, #0]
 801b432:	462b      	mov	r3, r5
 801b434:	461d      	mov	r5, r3
 801b436:	3b01      	subs	r3, #1
 801b438:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801b43c:	2a39      	cmp	r2, #57	; 0x39
 801b43e:	d050      	beq.n	801b4e2 <_dtoa_r+0xb72>
 801b440:	3201      	adds	r2, #1
 801b442:	701a      	strb	r2, [r3, #0]
 801b444:	e745      	b.n	801b2d2 <_dtoa_r+0x962>
 801b446:	2a00      	cmp	r2, #0
 801b448:	dd03      	ble.n	801b452 <_dtoa_r+0xae2>
 801b44a:	2b39      	cmp	r3, #57	; 0x39
 801b44c:	d0ee      	beq.n	801b42c <_dtoa_r+0xabc>
 801b44e:	3301      	adds	r3, #1
 801b450:	e7c7      	b.n	801b3e2 <_dtoa_r+0xa72>
 801b452:	9a01      	ldr	r2, [sp, #4]
 801b454:	9907      	ldr	r1, [sp, #28]
 801b456:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b45a:	428a      	cmp	r2, r1
 801b45c:	d02a      	beq.n	801b4b4 <_dtoa_r+0xb44>
 801b45e:	4659      	mov	r1, fp
 801b460:	2300      	movs	r3, #0
 801b462:	220a      	movs	r2, #10
 801b464:	4620      	mov	r0, r4
 801b466:	f000 fafd 	bl	801ba64 <__multadd>
 801b46a:	45b8      	cmp	r8, r7
 801b46c:	4683      	mov	fp, r0
 801b46e:	f04f 0300 	mov.w	r3, #0
 801b472:	f04f 020a 	mov.w	r2, #10
 801b476:	4641      	mov	r1, r8
 801b478:	4620      	mov	r0, r4
 801b47a:	d107      	bne.n	801b48c <_dtoa_r+0xb1c>
 801b47c:	f000 faf2 	bl	801ba64 <__multadd>
 801b480:	4680      	mov	r8, r0
 801b482:	4607      	mov	r7, r0
 801b484:	9b01      	ldr	r3, [sp, #4]
 801b486:	3301      	adds	r3, #1
 801b488:	9301      	str	r3, [sp, #4]
 801b48a:	e775      	b.n	801b378 <_dtoa_r+0xa08>
 801b48c:	f000 faea 	bl	801ba64 <__multadd>
 801b490:	4639      	mov	r1, r7
 801b492:	4680      	mov	r8, r0
 801b494:	2300      	movs	r3, #0
 801b496:	220a      	movs	r2, #10
 801b498:	4620      	mov	r0, r4
 801b49a:	f000 fae3 	bl	801ba64 <__multadd>
 801b49e:	4607      	mov	r7, r0
 801b4a0:	e7f0      	b.n	801b484 <_dtoa_r+0xb14>
 801b4a2:	f1b9 0f00 	cmp.w	r9, #0
 801b4a6:	9a00      	ldr	r2, [sp, #0]
 801b4a8:	bfcc      	ite	gt
 801b4aa:	464d      	movgt	r5, r9
 801b4ac:	2501      	movle	r5, #1
 801b4ae:	4415      	add	r5, r2
 801b4b0:	f04f 0800 	mov.w	r8, #0
 801b4b4:	4659      	mov	r1, fp
 801b4b6:	2201      	movs	r2, #1
 801b4b8:	4620      	mov	r0, r4
 801b4ba:	9301      	str	r3, [sp, #4]
 801b4bc:	f000 fc82 	bl	801bdc4 <__lshift>
 801b4c0:	4631      	mov	r1, r6
 801b4c2:	4683      	mov	fp, r0
 801b4c4:	f000 fcea 	bl	801be9c <__mcmp>
 801b4c8:	2800      	cmp	r0, #0
 801b4ca:	dcb2      	bgt.n	801b432 <_dtoa_r+0xac2>
 801b4cc:	d102      	bne.n	801b4d4 <_dtoa_r+0xb64>
 801b4ce:	9b01      	ldr	r3, [sp, #4]
 801b4d0:	07db      	lsls	r3, r3, #31
 801b4d2:	d4ae      	bmi.n	801b432 <_dtoa_r+0xac2>
 801b4d4:	462b      	mov	r3, r5
 801b4d6:	461d      	mov	r5, r3
 801b4d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b4dc:	2a30      	cmp	r2, #48	; 0x30
 801b4de:	d0fa      	beq.n	801b4d6 <_dtoa_r+0xb66>
 801b4e0:	e6f7      	b.n	801b2d2 <_dtoa_r+0x962>
 801b4e2:	9a00      	ldr	r2, [sp, #0]
 801b4e4:	429a      	cmp	r2, r3
 801b4e6:	d1a5      	bne.n	801b434 <_dtoa_r+0xac4>
 801b4e8:	f10a 0a01 	add.w	sl, sl, #1
 801b4ec:	2331      	movs	r3, #49	; 0x31
 801b4ee:	e779      	b.n	801b3e4 <_dtoa_r+0xa74>
 801b4f0:	4b13      	ldr	r3, [pc, #76]	; (801b540 <_dtoa_r+0xbd0>)
 801b4f2:	f7ff baaf 	b.w	801aa54 <_dtoa_r+0xe4>
 801b4f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	f47f aa86 	bne.w	801aa0a <_dtoa_r+0x9a>
 801b4fe:	4b11      	ldr	r3, [pc, #68]	; (801b544 <_dtoa_r+0xbd4>)
 801b500:	f7ff baa8 	b.w	801aa54 <_dtoa_r+0xe4>
 801b504:	f1b9 0f00 	cmp.w	r9, #0
 801b508:	dc03      	bgt.n	801b512 <_dtoa_r+0xba2>
 801b50a:	9b05      	ldr	r3, [sp, #20]
 801b50c:	2b02      	cmp	r3, #2
 801b50e:	f73f aec9 	bgt.w	801b2a4 <_dtoa_r+0x934>
 801b512:	9d00      	ldr	r5, [sp, #0]
 801b514:	4631      	mov	r1, r6
 801b516:	4658      	mov	r0, fp
 801b518:	f7ff f99e 	bl	801a858 <quorem>
 801b51c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801b520:	f805 3b01 	strb.w	r3, [r5], #1
 801b524:	9a00      	ldr	r2, [sp, #0]
 801b526:	1aaa      	subs	r2, r5, r2
 801b528:	4591      	cmp	r9, r2
 801b52a:	ddba      	ble.n	801b4a2 <_dtoa_r+0xb32>
 801b52c:	4659      	mov	r1, fp
 801b52e:	2300      	movs	r3, #0
 801b530:	220a      	movs	r2, #10
 801b532:	4620      	mov	r0, r4
 801b534:	f000 fa96 	bl	801ba64 <__multadd>
 801b538:	4683      	mov	fp, r0
 801b53a:	e7eb      	b.n	801b514 <_dtoa_r+0xba4>
 801b53c:	0801e053 	.word	0x0801e053
 801b540:	0801dfac 	.word	0x0801dfac
 801b544:	0801dfd0 	.word	0x0801dfd0

0801b548 <__sflush_r>:
 801b548:	898a      	ldrh	r2, [r1, #12]
 801b54a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b54e:	4605      	mov	r5, r0
 801b550:	0710      	lsls	r0, r2, #28
 801b552:	460c      	mov	r4, r1
 801b554:	d458      	bmi.n	801b608 <__sflush_r+0xc0>
 801b556:	684b      	ldr	r3, [r1, #4]
 801b558:	2b00      	cmp	r3, #0
 801b55a:	dc05      	bgt.n	801b568 <__sflush_r+0x20>
 801b55c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b55e:	2b00      	cmp	r3, #0
 801b560:	dc02      	bgt.n	801b568 <__sflush_r+0x20>
 801b562:	2000      	movs	r0, #0
 801b564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b568:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b56a:	2e00      	cmp	r6, #0
 801b56c:	d0f9      	beq.n	801b562 <__sflush_r+0x1a>
 801b56e:	2300      	movs	r3, #0
 801b570:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b574:	682f      	ldr	r7, [r5, #0]
 801b576:	602b      	str	r3, [r5, #0]
 801b578:	d032      	beq.n	801b5e0 <__sflush_r+0x98>
 801b57a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b57c:	89a3      	ldrh	r3, [r4, #12]
 801b57e:	075a      	lsls	r2, r3, #29
 801b580:	d505      	bpl.n	801b58e <__sflush_r+0x46>
 801b582:	6863      	ldr	r3, [r4, #4]
 801b584:	1ac0      	subs	r0, r0, r3
 801b586:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b588:	b10b      	cbz	r3, 801b58e <__sflush_r+0x46>
 801b58a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b58c:	1ac0      	subs	r0, r0, r3
 801b58e:	2300      	movs	r3, #0
 801b590:	4602      	mov	r2, r0
 801b592:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b594:	6a21      	ldr	r1, [r4, #32]
 801b596:	4628      	mov	r0, r5
 801b598:	47b0      	blx	r6
 801b59a:	1c43      	adds	r3, r0, #1
 801b59c:	89a3      	ldrh	r3, [r4, #12]
 801b59e:	d106      	bne.n	801b5ae <__sflush_r+0x66>
 801b5a0:	6829      	ldr	r1, [r5, #0]
 801b5a2:	291d      	cmp	r1, #29
 801b5a4:	d82c      	bhi.n	801b600 <__sflush_r+0xb8>
 801b5a6:	4a2a      	ldr	r2, [pc, #168]	; (801b650 <__sflush_r+0x108>)
 801b5a8:	40ca      	lsrs	r2, r1
 801b5aa:	07d6      	lsls	r6, r2, #31
 801b5ac:	d528      	bpl.n	801b600 <__sflush_r+0xb8>
 801b5ae:	2200      	movs	r2, #0
 801b5b0:	6062      	str	r2, [r4, #4]
 801b5b2:	04d9      	lsls	r1, r3, #19
 801b5b4:	6922      	ldr	r2, [r4, #16]
 801b5b6:	6022      	str	r2, [r4, #0]
 801b5b8:	d504      	bpl.n	801b5c4 <__sflush_r+0x7c>
 801b5ba:	1c42      	adds	r2, r0, #1
 801b5bc:	d101      	bne.n	801b5c2 <__sflush_r+0x7a>
 801b5be:	682b      	ldr	r3, [r5, #0]
 801b5c0:	b903      	cbnz	r3, 801b5c4 <__sflush_r+0x7c>
 801b5c2:	6560      	str	r0, [r4, #84]	; 0x54
 801b5c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b5c6:	602f      	str	r7, [r5, #0]
 801b5c8:	2900      	cmp	r1, #0
 801b5ca:	d0ca      	beq.n	801b562 <__sflush_r+0x1a>
 801b5cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b5d0:	4299      	cmp	r1, r3
 801b5d2:	d002      	beq.n	801b5da <__sflush_r+0x92>
 801b5d4:	4628      	mov	r0, r5
 801b5d6:	f000 fd71 	bl	801c0bc <_free_r>
 801b5da:	2000      	movs	r0, #0
 801b5dc:	6360      	str	r0, [r4, #52]	; 0x34
 801b5de:	e7c1      	b.n	801b564 <__sflush_r+0x1c>
 801b5e0:	6a21      	ldr	r1, [r4, #32]
 801b5e2:	2301      	movs	r3, #1
 801b5e4:	4628      	mov	r0, r5
 801b5e6:	47b0      	blx	r6
 801b5e8:	1c41      	adds	r1, r0, #1
 801b5ea:	d1c7      	bne.n	801b57c <__sflush_r+0x34>
 801b5ec:	682b      	ldr	r3, [r5, #0]
 801b5ee:	2b00      	cmp	r3, #0
 801b5f0:	d0c4      	beq.n	801b57c <__sflush_r+0x34>
 801b5f2:	2b1d      	cmp	r3, #29
 801b5f4:	d001      	beq.n	801b5fa <__sflush_r+0xb2>
 801b5f6:	2b16      	cmp	r3, #22
 801b5f8:	d101      	bne.n	801b5fe <__sflush_r+0xb6>
 801b5fa:	602f      	str	r7, [r5, #0]
 801b5fc:	e7b1      	b.n	801b562 <__sflush_r+0x1a>
 801b5fe:	89a3      	ldrh	r3, [r4, #12]
 801b600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b604:	81a3      	strh	r3, [r4, #12]
 801b606:	e7ad      	b.n	801b564 <__sflush_r+0x1c>
 801b608:	690f      	ldr	r7, [r1, #16]
 801b60a:	2f00      	cmp	r7, #0
 801b60c:	d0a9      	beq.n	801b562 <__sflush_r+0x1a>
 801b60e:	0793      	lsls	r3, r2, #30
 801b610:	680e      	ldr	r6, [r1, #0]
 801b612:	bf08      	it	eq
 801b614:	694b      	ldreq	r3, [r1, #20]
 801b616:	600f      	str	r7, [r1, #0]
 801b618:	bf18      	it	ne
 801b61a:	2300      	movne	r3, #0
 801b61c:	eba6 0807 	sub.w	r8, r6, r7
 801b620:	608b      	str	r3, [r1, #8]
 801b622:	f1b8 0f00 	cmp.w	r8, #0
 801b626:	dd9c      	ble.n	801b562 <__sflush_r+0x1a>
 801b628:	6a21      	ldr	r1, [r4, #32]
 801b62a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b62c:	4643      	mov	r3, r8
 801b62e:	463a      	mov	r2, r7
 801b630:	4628      	mov	r0, r5
 801b632:	47b0      	blx	r6
 801b634:	2800      	cmp	r0, #0
 801b636:	dc06      	bgt.n	801b646 <__sflush_r+0xfe>
 801b638:	89a3      	ldrh	r3, [r4, #12]
 801b63a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b63e:	81a3      	strh	r3, [r4, #12]
 801b640:	f04f 30ff 	mov.w	r0, #4294967295
 801b644:	e78e      	b.n	801b564 <__sflush_r+0x1c>
 801b646:	4407      	add	r7, r0
 801b648:	eba8 0800 	sub.w	r8, r8, r0
 801b64c:	e7e9      	b.n	801b622 <__sflush_r+0xda>
 801b64e:	bf00      	nop
 801b650:	20400001 	.word	0x20400001

0801b654 <_fflush_r>:
 801b654:	b538      	push	{r3, r4, r5, lr}
 801b656:	690b      	ldr	r3, [r1, #16]
 801b658:	4605      	mov	r5, r0
 801b65a:	460c      	mov	r4, r1
 801b65c:	b913      	cbnz	r3, 801b664 <_fflush_r+0x10>
 801b65e:	2500      	movs	r5, #0
 801b660:	4628      	mov	r0, r5
 801b662:	bd38      	pop	{r3, r4, r5, pc}
 801b664:	b118      	cbz	r0, 801b66e <_fflush_r+0x1a>
 801b666:	6983      	ldr	r3, [r0, #24]
 801b668:	b90b      	cbnz	r3, 801b66e <_fflush_r+0x1a>
 801b66a:	f000 f887 	bl	801b77c <__sinit>
 801b66e:	4b14      	ldr	r3, [pc, #80]	; (801b6c0 <_fflush_r+0x6c>)
 801b670:	429c      	cmp	r4, r3
 801b672:	d11b      	bne.n	801b6ac <_fflush_r+0x58>
 801b674:	686c      	ldr	r4, [r5, #4]
 801b676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b67a:	2b00      	cmp	r3, #0
 801b67c:	d0ef      	beq.n	801b65e <_fflush_r+0xa>
 801b67e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b680:	07d0      	lsls	r0, r2, #31
 801b682:	d404      	bmi.n	801b68e <_fflush_r+0x3a>
 801b684:	0599      	lsls	r1, r3, #22
 801b686:	d402      	bmi.n	801b68e <_fflush_r+0x3a>
 801b688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b68a:	f000 f91a 	bl	801b8c2 <__retarget_lock_acquire_recursive>
 801b68e:	4628      	mov	r0, r5
 801b690:	4621      	mov	r1, r4
 801b692:	f7ff ff59 	bl	801b548 <__sflush_r>
 801b696:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b698:	07da      	lsls	r2, r3, #31
 801b69a:	4605      	mov	r5, r0
 801b69c:	d4e0      	bmi.n	801b660 <_fflush_r+0xc>
 801b69e:	89a3      	ldrh	r3, [r4, #12]
 801b6a0:	059b      	lsls	r3, r3, #22
 801b6a2:	d4dd      	bmi.n	801b660 <_fflush_r+0xc>
 801b6a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b6a6:	f000 f90d 	bl	801b8c4 <__retarget_lock_release_recursive>
 801b6aa:	e7d9      	b.n	801b660 <_fflush_r+0xc>
 801b6ac:	4b05      	ldr	r3, [pc, #20]	; (801b6c4 <_fflush_r+0x70>)
 801b6ae:	429c      	cmp	r4, r3
 801b6b0:	d101      	bne.n	801b6b6 <_fflush_r+0x62>
 801b6b2:	68ac      	ldr	r4, [r5, #8]
 801b6b4:	e7df      	b.n	801b676 <_fflush_r+0x22>
 801b6b6:	4b04      	ldr	r3, [pc, #16]	; (801b6c8 <_fflush_r+0x74>)
 801b6b8:	429c      	cmp	r4, r3
 801b6ba:	bf08      	it	eq
 801b6bc:	68ec      	ldreq	r4, [r5, #12]
 801b6be:	e7da      	b.n	801b676 <_fflush_r+0x22>
 801b6c0:	0801e084 	.word	0x0801e084
 801b6c4:	0801e0a4 	.word	0x0801e0a4
 801b6c8:	0801e064 	.word	0x0801e064

0801b6cc <std>:
 801b6cc:	2300      	movs	r3, #0
 801b6ce:	b510      	push	{r4, lr}
 801b6d0:	4604      	mov	r4, r0
 801b6d2:	e9c0 3300 	strd	r3, r3, [r0]
 801b6d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b6da:	6083      	str	r3, [r0, #8]
 801b6dc:	8181      	strh	r1, [r0, #12]
 801b6de:	6643      	str	r3, [r0, #100]	; 0x64
 801b6e0:	81c2      	strh	r2, [r0, #14]
 801b6e2:	6183      	str	r3, [r0, #24]
 801b6e4:	4619      	mov	r1, r3
 801b6e6:	2208      	movs	r2, #8
 801b6e8:	305c      	adds	r0, #92	; 0x5c
 801b6ea:	f7fe faf5 	bl	8019cd8 <memset>
 801b6ee:	4b05      	ldr	r3, [pc, #20]	; (801b704 <std+0x38>)
 801b6f0:	6263      	str	r3, [r4, #36]	; 0x24
 801b6f2:	4b05      	ldr	r3, [pc, #20]	; (801b708 <std+0x3c>)
 801b6f4:	62a3      	str	r3, [r4, #40]	; 0x28
 801b6f6:	4b05      	ldr	r3, [pc, #20]	; (801b70c <std+0x40>)
 801b6f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b6fa:	4b05      	ldr	r3, [pc, #20]	; (801b710 <std+0x44>)
 801b6fc:	6224      	str	r4, [r4, #32]
 801b6fe:	6323      	str	r3, [r4, #48]	; 0x30
 801b700:	bd10      	pop	{r4, pc}
 801b702:	bf00      	nop
 801b704:	0801c4e5 	.word	0x0801c4e5
 801b708:	0801c507 	.word	0x0801c507
 801b70c:	0801c53f 	.word	0x0801c53f
 801b710:	0801c563 	.word	0x0801c563

0801b714 <_cleanup_r>:
 801b714:	4901      	ldr	r1, [pc, #4]	; (801b71c <_cleanup_r+0x8>)
 801b716:	f000 b8af 	b.w	801b878 <_fwalk_reent>
 801b71a:	bf00      	nop
 801b71c:	0801b655 	.word	0x0801b655

0801b720 <__sfmoreglue>:
 801b720:	b570      	push	{r4, r5, r6, lr}
 801b722:	1e4a      	subs	r2, r1, #1
 801b724:	2568      	movs	r5, #104	; 0x68
 801b726:	4355      	muls	r5, r2
 801b728:	460e      	mov	r6, r1
 801b72a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b72e:	f000 fd15 	bl	801c15c <_malloc_r>
 801b732:	4604      	mov	r4, r0
 801b734:	b140      	cbz	r0, 801b748 <__sfmoreglue+0x28>
 801b736:	2100      	movs	r1, #0
 801b738:	e9c0 1600 	strd	r1, r6, [r0]
 801b73c:	300c      	adds	r0, #12
 801b73e:	60a0      	str	r0, [r4, #8]
 801b740:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b744:	f7fe fac8 	bl	8019cd8 <memset>
 801b748:	4620      	mov	r0, r4
 801b74a:	bd70      	pop	{r4, r5, r6, pc}

0801b74c <__sfp_lock_acquire>:
 801b74c:	4801      	ldr	r0, [pc, #4]	; (801b754 <__sfp_lock_acquire+0x8>)
 801b74e:	f000 b8b8 	b.w	801b8c2 <__retarget_lock_acquire_recursive>
 801b752:	bf00      	nop
 801b754:	2000c0f7 	.word	0x2000c0f7

0801b758 <__sfp_lock_release>:
 801b758:	4801      	ldr	r0, [pc, #4]	; (801b760 <__sfp_lock_release+0x8>)
 801b75a:	f000 b8b3 	b.w	801b8c4 <__retarget_lock_release_recursive>
 801b75e:	bf00      	nop
 801b760:	2000c0f7 	.word	0x2000c0f7

0801b764 <__sinit_lock_acquire>:
 801b764:	4801      	ldr	r0, [pc, #4]	; (801b76c <__sinit_lock_acquire+0x8>)
 801b766:	f000 b8ac 	b.w	801b8c2 <__retarget_lock_acquire_recursive>
 801b76a:	bf00      	nop
 801b76c:	2000c0f2 	.word	0x2000c0f2

0801b770 <__sinit_lock_release>:
 801b770:	4801      	ldr	r0, [pc, #4]	; (801b778 <__sinit_lock_release+0x8>)
 801b772:	f000 b8a7 	b.w	801b8c4 <__retarget_lock_release_recursive>
 801b776:	bf00      	nop
 801b778:	2000c0f2 	.word	0x2000c0f2

0801b77c <__sinit>:
 801b77c:	b510      	push	{r4, lr}
 801b77e:	4604      	mov	r4, r0
 801b780:	f7ff fff0 	bl	801b764 <__sinit_lock_acquire>
 801b784:	69a3      	ldr	r3, [r4, #24]
 801b786:	b11b      	cbz	r3, 801b790 <__sinit+0x14>
 801b788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b78c:	f7ff bff0 	b.w	801b770 <__sinit_lock_release>
 801b790:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b794:	6523      	str	r3, [r4, #80]	; 0x50
 801b796:	4b13      	ldr	r3, [pc, #76]	; (801b7e4 <__sinit+0x68>)
 801b798:	4a13      	ldr	r2, [pc, #76]	; (801b7e8 <__sinit+0x6c>)
 801b79a:	681b      	ldr	r3, [r3, #0]
 801b79c:	62a2      	str	r2, [r4, #40]	; 0x28
 801b79e:	42a3      	cmp	r3, r4
 801b7a0:	bf04      	itt	eq
 801b7a2:	2301      	moveq	r3, #1
 801b7a4:	61a3      	streq	r3, [r4, #24]
 801b7a6:	4620      	mov	r0, r4
 801b7a8:	f000 f820 	bl	801b7ec <__sfp>
 801b7ac:	6060      	str	r0, [r4, #4]
 801b7ae:	4620      	mov	r0, r4
 801b7b0:	f000 f81c 	bl	801b7ec <__sfp>
 801b7b4:	60a0      	str	r0, [r4, #8]
 801b7b6:	4620      	mov	r0, r4
 801b7b8:	f000 f818 	bl	801b7ec <__sfp>
 801b7bc:	2200      	movs	r2, #0
 801b7be:	60e0      	str	r0, [r4, #12]
 801b7c0:	2104      	movs	r1, #4
 801b7c2:	6860      	ldr	r0, [r4, #4]
 801b7c4:	f7ff ff82 	bl	801b6cc <std>
 801b7c8:	68a0      	ldr	r0, [r4, #8]
 801b7ca:	2201      	movs	r2, #1
 801b7cc:	2109      	movs	r1, #9
 801b7ce:	f7ff ff7d 	bl	801b6cc <std>
 801b7d2:	68e0      	ldr	r0, [r4, #12]
 801b7d4:	2202      	movs	r2, #2
 801b7d6:	2112      	movs	r1, #18
 801b7d8:	f7ff ff78 	bl	801b6cc <std>
 801b7dc:	2301      	movs	r3, #1
 801b7de:	61a3      	str	r3, [r4, #24]
 801b7e0:	e7d2      	b.n	801b788 <__sinit+0xc>
 801b7e2:	bf00      	nop
 801b7e4:	0801df98 	.word	0x0801df98
 801b7e8:	0801b715 	.word	0x0801b715

0801b7ec <__sfp>:
 801b7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7ee:	4607      	mov	r7, r0
 801b7f0:	f7ff ffac 	bl	801b74c <__sfp_lock_acquire>
 801b7f4:	4b1e      	ldr	r3, [pc, #120]	; (801b870 <__sfp+0x84>)
 801b7f6:	681e      	ldr	r6, [r3, #0]
 801b7f8:	69b3      	ldr	r3, [r6, #24]
 801b7fa:	b913      	cbnz	r3, 801b802 <__sfp+0x16>
 801b7fc:	4630      	mov	r0, r6
 801b7fe:	f7ff ffbd 	bl	801b77c <__sinit>
 801b802:	3648      	adds	r6, #72	; 0x48
 801b804:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b808:	3b01      	subs	r3, #1
 801b80a:	d503      	bpl.n	801b814 <__sfp+0x28>
 801b80c:	6833      	ldr	r3, [r6, #0]
 801b80e:	b30b      	cbz	r3, 801b854 <__sfp+0x68>
 801b810:	6836      	ldr	r6, [r6, #0]
 801b812:	e7f7      	b.n	801b804 <__sfp+0x18>
 801b814:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b818:	b9d5      	cbnz	r5, 801b850 <__sfp+0x64>
 801b81a:	4b16      	ldr	r3, [pc, #88]	; (801b874 <__sfp+0x88>)
 801b81c:	60e3      	str	r3, [r4, #12]
 801b81e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b822:	6665      	str	r5, [r4, #100]	; 0x64
 801b824:	f000 f84c 	bl	801b8c0 <__retarget_lock_init_recursive>
 801b828:	f7ff ff96 	bl	801b758 <__sfp_lock_release>
 801b82c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b830:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b834:	6025      	str	r5, [r4, #0]
 801b836:	61a5      	str	r5, [r4, #24]
 801b838:	2208      	movs	r2, #8
 801b83a:	4629      	mov	r1, r5
 801b83c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b840:	f7fe fa4a 	bl	8019cd8 <memset>
 801b844:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b848:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b84c:	4620      	mov	r0, r4
 801b84e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b850:	3468      	adds	r4, #104	; 0x68
 801b852:	e7d9      	b.n	801b808 <__sfp+0x1c>
 801b854:	2104      	movs	r1, #4
 801b856:	4638      	mov	r0, r7
 801b858:	f7ff ff62 	bl	801b720 <__sfmoreglue>
 801b85c:	4604      	mov	r4, r0
 801b85e:	6030      	str	r0, [r6, #0]
 801b860:	2800      	cmp	r0, #0
 801b862:	d1d5      	bne.n	801b810 <__sfp+0x24>
 801b864:	f7ff ff78 	bl	801b758 <__sfp_lock_release>
 801b868:	230c      	movs	r3, #12
 801b86a:	603b      	str	r3, [r7, #0]
 801b86c:	e7ee      	b.n	801b84c <__sfp+0x60>
 801b86e:	bf00      	nop
 801b870:	0801df98 	.word	0x0801df98
 801b874:	ffff0001 	.word	0xffff0001

0801b878 <_fwalk_reent>:
 801b878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b87c:	4606      	mov	r6, r0
 801b87e:	4688      	mov	r8, r1
 801b880:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b884:	2700      	movs	r7, #0
 801b886:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b88a:	f1b9 0901 	subs.w	r9, r9, #1
 801b88e:	d505      	bpl.n	801b89c <_fwalk_reent+0x24>
 801b890:	6824      	ldr	r4, [r4, #0]
 801b892:	2c00      	cmp	r4, #0
 801b894:	d1f7      	bne.n	801b886 <_fwalk_reent+0xe>
 801b896:	4638      	mov	r0, r7
 801b898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b89c:	89ab      	ldrh	r3, [r5, #12]
 801b89e:	2b01      	cmp	r3, #1
 801b8a0:	d907      	bls.n	801b8b2 <_fwalk_reent+0x3a>
 801b8a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b8a6:	3301      	adds	r3, #1
 801b8a8:	d003      	beq.n	801b8b2 <_fwalk_reent+0x3a>
 801b8aa:	4629      	mov	r1, r5
 801b8ac:	4630      	mov	r0, r6
 801b8ae:	47c0      	blx	r8
 801b8b0:	4307      	orrs	r7, r0
 801b8b2:	3568      	adds	r5, #104	; 0x68
 801b8b4:	e7e9      	b.n	801b88a <_fwalk_reent+0x12>
	...

0801b8b8 <_localeconv_r>:
 801b8b8:	4800      	ldr	r0, [pc, #0]	; (801b8bc <_localeconv_r+0x4>)
 801b8ba:	4770      	bx	lr
 801b8bc:	200003b0 	.word	0x200003b0

0801b8c0 <__retarget_lock_init_recursive>:
 801b8c0:	4770      	bx	lr

0801b8c2 <__retarget_lock_acquire_recursive>:
 801b8c2:	4770      	bx	lr

0801b8c4 <__retarget_lock_release_recursive>:
 801b8c4:	4770      	bx	lr

0801b8c6 <__swhatbuf_r>:
 801b8c6:	b570      	push	{r4, r5, r6, lr}
 801b8c8:	460e      	mov	r6, r1
 801b8ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b8ce:	2900      	cmp	r1, #0
 801b8d0:	b096      	sub	sp, #88	; 0x58
 801b8d2:	4614      	mov	r4, r2
 801b8d4:	461d      	mov	r5, r3
 801b8d6:	da07      	bge.n	801b8e8 <__swhatbuf_r+0x22>
 801b8d8:	2300      	movs	r3, #0
 801b8da:	602b      	str	r3, [r5, #0]
 801b8dc:	89b3      	ldrh	r3, [r6, #12]
 801b8de:	061a      	lsls	r2, r3, #24
 801b8e0:	d410      	bmi.n	801b904 <__swhatbuf_r+0x3e>
 801b8e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b8e6:	e00e      	b.n	801b906 <__swhatbuf_r+0x40>
 801b8e8:	466a      	mov	r2, sp
 801b8ea:	f000 fe91 	bl	801c610 <_fstat_r>
 801b8ee:	2800      	cmp	r0, #0
 801b8f0:	dbf2      	blt.n	801b8d8 <__swhatbuf_r+0x12>
 801b8f2:	9a01      	ldr	r2, [sp, #4]
 801b8f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b8f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b8fc:	425a      	negs	r2, r3
 801b8fe:	415a      	adcs	r2, r3
 801b900:	602a      	str	r2, [r5, #0]
 801b902:	e7ee      	b.n	801b8e2 <__swhatbuf_r+0x1c>
 801b904:	2340      	movs	r3, #64	; 0x40
 801b906:	2000      	movs	r0, #0
 801b908:	6023      	str	r3, [r4, #0]
 801b90a:	b016      	add	sp, #88	; 0x58
 801b90c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801b910 <__smakebuf_r>:
 801b910:	898b      	ldrh	r3, [r1, #12]
 801b912:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b914:	079d      	lsls	r5, r3, #30
 801b916:	4606      	mov	r6, r0
 801b918:	460c      	mov	r4, r1
 801b91a:	d507      	bpl.n	801b92c <__smakebuf_r+0x1c>
 801b91c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b920:	6023      	str	r3, [r4, #0]
 801b922:	6123      	str	r3, [r4, #16]
 801b924:	2301      	movs	r3, #1
 801b926:	6163      	str	r3, [r4, #20]
 801b928:	b002      	add	sp, #8
 801b92a:	bd70      	pop	{r4, r5, r6, pc}
 801b92c:	ab01      	add	r3, sp, #4
 801b92e:	466a      	mov	r2, sp
 801b930:	f7ff ffc9 	bl	801b8c6 <__swhatbuf_r>
 801b934:	9900      	ldr	r1, [sp, #0]
 801b936:	4605      	mov	r5, r0
 801b938:	4630      	mov	r0, r6
 801b93a:	f000 fc0f 	bl	801c15c <_malloc_r>
 801b93e:	b948      	cbnz	r0, 801b954 <__smakebuf_r+0x44>
 801b940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b944:	059a      	lsls	r2, r3, #22
 801b946:	d4ef      	bmi.n	801b928 <__smakebuf_r+0x18>
 801b948:	f023 0303 	bic.w	r3, r3, #3
 801b94c:	f043 0302 	orr.w	r3, r3, #2
 801b950:	81a3      	strh	r3, [r4, #12]
 801b952:	e7e3      	b.n	801b91c <__smakebuf_r+0xc>
 801b954:	4b0d      	ldr	r3, [pc, #52]	; (801b98c <__smakebuf_r+0x7c>)
 801b956:	62b3      	str	r3, [r6, #40]	; 0x28
 801b958:	89a3      	ldrh	r3, [r4, #12]
 801b95a:	6020      	str	r0, [r4, #0]
 801b95c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b960:	81a3      	strh	r3, [r4, #12]
 801b962:	9b00      	ldr	r3, [sp, #0]
 801b964:	6163      	str	r3, [r4, #20]
 801b966:	9b01      	ldr	r3, [sp, #4]
 801b968:	6120      	str	r0, [r4, #16]
 801b96a:	b15b      	cbz	r3, 801b984 <__smakebuf_r+0x74>
 801b96c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b970:	4630      	mov	r0, r6
 801b972:	f000 fe5f 	bl	801c634 <_isatty_r>
 801b976:	b128      	cbz	r0, 801b984 <__smakebuf_r+0x74>
 801b978:	89a3      	ldrh	r3, [r4, #12]
 801b97a:	f023 0303 	bic.w	r3, r3, #3
 801b97e:	f043 0301 	orr.w	r3, r3, #1
 801b982:	81a3      	strh	r3, [r4, #12]
 801b984:	89a0      	ldrh	r0, [r4, #12]
 801b986:	4305      	orrs	r5, r0
 801b988:	81a5      	strh	r5, [r4, #12]
 801b98a:	e7cd      	b.n	801b928 <__smakebuf_r+0x18>
 801b98c:	0801b715 	.word	0x0801b715

0801b990 <malloc>:
 801b990:	4b02      	ldr	r3, [pc, #8]	; (801b99c <malloc+0xc>)
 801b992:	4601      	mov	r1, r0
 801b994:	6818      	ldr	r0, [r3, #0]
 801b996:	f000 bbe1 	b.w	801c15c <_malloc_r>
 801b99a:	bf00      	nop
 801b99c:	2000025c 	.word	0x2000025c

0801b9a0 <_Balloc>:
 801b9a0:	b570      	push	{r4, r5, r6, lr}
 801b9a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b9a4:	4604      	mov	r4, r0
 801b9a6:	460d      	mov	r5, r1
 801b9a8:	b976      	cbnz	r6, 801b9c8 <_Balloc+0x28>
 801b9aa:	2010      	movs	r0, #16
 801b9ac:	f7ff fff0 	bl	801b990 <malloc>
 801b9b0:	4602      	mov	r2, r0
 801b9b2:	6260      	str	r0, [r4, #36]	; 0x24
 801b9b4:	b920      	cbnz	r0, 801b9c0 <_Balloc+0x20>
 801b9b6:	4b18      	ldr	r3, [pc, #96]	; (801ba18 <_Balloc+0x78>)
 801b9b8:	4818      	ldr	r0, [pc, #96]	; (801ba1c <_Balloc+0x7c>)
 801b9ba:	2166      	movs	r1, #102	; 0x66
 801b9bc:	f000 fde8 	bl	801c590 <__assert_func>
 801b9c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b9c4:	6006      	str	r6, [r0, #0]
 801b9c6:	60c6      	str	r6, [r0, #12]
 801b9c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b9ca:	68f3      	ldr	r3, [r6, #12]
 801b9cc:	b183      	cbz	r3, 801b9f0 <_Balloc+0x50>
 801b9ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b9d0:	68db      	ldr	r3, [r3, #12]
 801b9d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b9d6:	b9b8      	cbnz	r0, 801ba08 <_Balloc+0x68>
 801b9d8:	2101      	movs	r1, #1
 801b9da:	fa01 f605 	lsl.w	r6, r1, r5
 801b9de:	1d72      	adds	r2, r6, #5
 801b9e0:	0092      	lsls	r2, r2, #2
 801b9e2:	4620      	mov	r0, r4
 801b9e4:	f000 fb5a 	bl	801c09c <_calloc_r>
 801b9e8:	b160      	cbz	r0, 801ba04 <_Balloc+0x64>
 801b9ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b9ee:	e00e      	b.n	801ba0e <_Balloc+0x6e>
 801b9f0:	2221      	movs	r2, #33	; 0x21
 801b9f2:	2104      	movs	r1, #4
 801b9f4:	4620      	mov	r0, r4
 801b9f6:	f000 fb51 	bl	801c09c <_calloc_r>
 801b9fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b9fc:	60f0      	str	r0, [r6, #12]
 801b9fe:	68db      	ldr	r3, [r3, #12]
 801ba00:	2b00      	cmp	r3, #0
 801ba02:	d1e4      	bne.n	801b9ce <_Balloc+0x2e>
 801ba04:	2000      	movs	r0, #0
 801ba06:	bd70      	pop	{r4, r5, r6, pc}
 801ba08:	6802      	ldr	r2, [r0, #0]
 801ba0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ba0e:	2300      	movs	r3, #0
 801ba10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ba14:	e7f7      	b.n	801ba06 <_Balloc+0x66>
 801ba16:	bf00      	nop
 801ba18:	0801dfdd 	.word	0x0801dfdd
 801ba1c:	0801e0c4 	.word	0x0801e0c4

0801ba20 <_Bfree>:
 801ba20:	b570      	push	{r4, r5, r6, lr}
 801ba22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ba24:	4605      	mov	r5, r0
 801ba26:	460c      	mov	r4, r1
 801ba28:	b976      	cbnz	r6, 801ba48 <_Bfree+0x28>
 801ba2a:	2010      	movs	r0, #16
 801ba2c:	f7ff ffb0 	bl	801b990 <malloc>
 801ba30:	4602      	mov	r2, r0
 801ba32:	6268      	str	r0, [r5, #36]	; 0x24
 801ba34:	b920      	cbnz	r0, 801ba40 <_Bfree+0x20>
 801ba36:	4b09      	ldr	r3, [pc, #36]	; (801ba5c <_Bfree+0x3c>)
 801ba38:	4809      	ldr	r0, [pc, #36]	; (801ba60 <_Bfree+0x40>)
 801ba3a:	218a      	movs	r1, #138	; 0x8a
 801ba3c:	f000 fda8 	bl	801c590 <__assert_func>
 801ba40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ba44:	6006      	str	r6, [r0, #0]
 801ba46:	60c6      	str	r6, [r0, #12]
 801ba48:	b13c      	cbz	r4, 801ba5a <_Bfree+0x3a>
 801ba4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801ba4c:	6862      	ldr	r2, [r4, #4]
 801ba4e:	68db      	ldr	r3, [r3, #12]
 801ba50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ba54:	6021      	str	r1, [r4, #0]
 801ba56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ba5a:	bd70      	pop	{r4, r5, r6, pc}
 801ba5c:	0801dfdd 	.word	0x0801dfdd
 801ba60:	0801e0c4 	.word	0x0801e0c4

0801ba64 <__multadd>:
 801ba64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba68:	690e      	ldr	r6, [r1, #16]
 801ba6a:	4607      	mov	r7, r0
 801ba6c:	4698      	mov	r8, r3
 801ba6e:	460c      	mov	r4, r1
 801ba70:	f101 0014 	add.w	r0, r1, #20
 801ba74:	2300      	movs	r3, #0
 801ba76:	6805      	ldr	r5, [r0, #0]
 801ba78:	b2a9      	uxth	r1, r5
 801ba7a:	fb02 8101 	mla	r1, r2, r1, r8
 801ba7e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801ba82:	0c2d      	lsrs	r5, r5, #16
 801ba84:	fb02 c505 	mla	r5, r2, r5, ip
 801ba88:	b289      	uxth	r1, r1
 801ba8a:	3301      	adds	r3, #1
 801ba8c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801ba90:	429e      	cmp	r6, r3
 801ba92:	f840 1b04 	str.w	r1, [r0], #4
 801ba96:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801ba9a:	dcec      	bgt.n	801ba76 <__multadd+0x12>
 801ba9c:	f1b8 0f00 	cmp.w	r8, #0
 801baa0:	d022      	beq.n	801bae8 <__multadd+0x84>
 801baa2:	68a3      	ldr	r3, [r4, #8]
 801baa4:	42b3      	cmp	r3, r6
 801baa6:	dc19      	bgt.n	801badc <__multadd+0x78>
 801baa8:	6861      	ldr	r1, [r4, #4]
 801baaa:	4638      	mov	r0, r7
 801baac:	3101      	adds	r1, #1
 801baae:	f7ff ff77 	bl	801b9a0 <_Balloc>
 801bab2:	4605      	mov	r5, r0
 801bab4:	b928      	cbnz	r0, 801bac2 <__multadd+0x5e>
 801bab6:	4602      	mov	r2, r0
 801bab8:	4b0d      	ldr	r3, [pc, #52]	; (801baf0 <__multadd+0x8c>)
 801baba:	480e      	ldr	r0, [pc, #56]	; (801baf4 <__multadd+0x90>)
 801babc:	21b5      	movs	r1, #181	; 0xb5
 801babe:	f000 fd67 	bl	801c590 <__assert_func>
 801bac2:	6922      	ldr	r2, [r4, #16]
 801bac4:	3202      	adds	r2, #2
 801bac6:	f104 010c 	add.w	r1, r4, #12
 801baca:	0092      	lsls	r2, r2, #2
 801bacc:	300c      	adds	r0, #12
 801bace:	f7fe f8f5 	bl	8019cbc <memcpy>
 801bad2:	4621      	mov	r1, r4
 801bad4:	4638      	mov	r0, r7
 801bad6:	f7ff ffa3 	bl	801ba20 <_Bfree>
 801bada:	462c      	mov	r4, r5
 801badc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801bae0:	3601      	adds	r6, #1
 801bae2:	f8c3 8014 	str.w	r8, [r3, #20]
 801bae6:	6126      	str	r6, [r4, #16]
 801bae8:	4620      	mov	r0, r4
 801baea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801baee:	bf00      	nop
 801baf0:	0801e053 	.word	0x0801e053
 801baf4:	0801e0c4 	.word	0x0801e0c4

0801baf8 <__hi0bits>:
 801baf8:	0c03      	lsrs	r3, r0, #16
 801bafa:	041b      	lsls	r3, r3, #16
 801bafc:	b9d3      	cbnz	r3, 801bb34 <__hi0bits+0x3c>
 801bafe:	0400      	lsls	r0, r0, #16
 801bb00:	2310      	movs	r3, #16
 801bb02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801bb06:	bf04      	itt	eq
 801bb08:	0200      	lsleq	r0, r0, #8
 801bb0a:	3308      	addeq	r3, #8
 801bb0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801bb10:	bf04      	itt	eq
 801bb12:	0100      	lsleq	r0, r0, #4
 801bb14:	3304      	addeq	r3, #4
 801bb16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801bb1a:	bf04      	itt	eq
 801bb1c:	0080      	lsleq	r0, r0, #2
 801bb1e:	3302      	addeq	r3, #2
 801bb20:	2800      	cmp	r0, #0
 801bb22:	db05      	blt.n	801bb30 <__hi0bits+0x38>
 801bb24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801bb28:	f103 0301 	add.w	r3, r3, #1
 801bb2c:	bf08      	it	eq
 801bb2e:	2320      	moveq	r3, #32
 801bb30:	4618      	mov	r0, r3
 801bb32:	4770      	bx	lr
 801bb34:	2300      	movs	r3, #0
 801bb36:	e7e4      	b.n	801bb02 <__hi0bits+0xa>

0801bb38 <__lo0bits>:
 801bb38:	6803      	ldr	r3, [r0, #0]
 801bb3a:	f013 0207 	ands.w	r2, r3, #7
 801bb3e:	4601      	mov	r1, r0
 801bb40:	d00b      	beq.n	801bb5a <__lo0bits+0x22>
 801bb42:	07da      	lsls	r2, r3, #31
 801bb44:	d424      	bmi.n	801bb90 <__lo0bits+0x58>
 801bb46:	0798      	lsls	r0, r3, #30
 801bb48:	bf49      	itett	mi
 801bb4a:	085b      	lsrmi	r3, r3, #1
 801bb4c:	089b      	lsrpl	r3, r3, #2
 801bb4e:	2001      	movmi	r0, #1
 801bb50:	600b      	strmi	r3, [r1, #0]
 801bb52:	bf5c      	itt	pl
 801bb54:	600b      	strpl	r3, [r1, #0]
 801bb56:	2002      	movpl	r0, #2
 801bb58:	4770      	bx	lr
 801bb5a:	b298      	uxth	r0, r3
 801bb5c:	b9b0      	cbnz	r0, 801bb8c <__lo0bits+0x54>
 801bb5e:	0c1b      	lsrs	r3, r3, #16
 801bb60:	2010      	movs	r0, #16
 801bb62:	f013 0fff 	tst.w	r3, #255	; 0xff
 801bb66:	bf04      	itt	eq
 801bb68:	0a1b      	lsreq	r3, r3, #8
 801bb6a:	3008      	addeq	r0, #8
 801bb6c:	071a      	lsls	r2, r3, #28
 801bb6e:	bf04      	itt	eq
 801bb70:	091b      	lsreq	r3, r3, #4
 801bb72:	3004      	addeq	r0, #4
 801bb74:	079a      	lsls	r2, r3, #30
 801bb76:	bf04      	itt	eq
 801bb78:	089b      	lsreq	r3, r3, #2
 801bb7a:	3002      	addeq	r0, #2
 801bb7c:	07da      	lsls	r2, r3, #31
 801bb7e:	d403      	bmi.n	801bb88 <__lo0bits+0x50>
 801bb80:	085b      	lsrs	r3, r3, #1
 801bb82:	f100 0001 	add.w	r0, r0, #1
 801bb86:	d005      	beq.n	801bb94 <__lo0bits+0x5c>
 801bb88:	600b      	str	r3, [r1, #0]
 801bb8a:	4770      	bx	lr
 801bb8c:	4610      	mov	r0, r2
 801bb8e:	e7e8      	b.n	801bb62 <__lo0bits+0x2a>
 801bb90:	2000      	movs	r0, #0
 801bb92:	4770      	bx	lr
 801bb94:	2020      	movs	r0, #32
 801bb96:	4770      	bx	lr

0801bb98 <__i2b>:
 801bb98:	b510      	push	{r4, lr}
 801bb9a:	460c      	mov	r4, r1
 801bb9c:	2101      	movs	r1, #1
 801bb9e:	f7ff feff 	bl	801b9a0 <_Balloc>
 801bba2:	4602      	mov	r2, r0
 801bba4:	b928      	cbnz	r0, 801bbb2 <__i2b+0x1a>
 801bba6:	4b05      	ldr	r3, [pc, #20]	; (801bbbc <__i2b+0x24>)
 801bba8:	4805      	ldr	r0, [pc, #20]	; (801bbc0 <__i2b+0x28>)
 801bbaa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801bbae:	f000 fcef 	bl	801c590 <__assert_func>
 801bbb2:	2301      	movs	r3, #1
 801bbb4:	6144      	str	r4, [r0, #20]
 801bbb6:	6103      	str	r3, [r0, #16]
 801bbb8:	bd10      	pop	{r4, pc}
 801bbba:	bf00      	nop
 801bbbc:	0801e053 	.word	0x0801e053
 801bbc0:	0801e0c4 	.word	0x0801e0c4

0801bbc4 <__multiply>:
 801bbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbc8:	4614      	mov	r4, r2
 801bbca:	690a      	ldr	r2, [r1, #16]
 801bbcc:	6923      	ldr	r3, [r4, #16]
 801bbce:	429a      	cmp	r2, r3
 801bbd0:	bfb8      	it	lt
 801bbd2:	460b      	movlt	r3, r1
 801bbd4:	460d      	mov	r5, r1
 801bbd6:	bfbc      	itt	lt
 801bbd8:	4625      	movlt	r5, r4
 801bbda:	461c      	movlt	r4, r3
 801bbdc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801bbe0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801bbe4:	68ab      	ldr	r3, [r5, #8]
 801bbe6:	6869      	ldr	r1, [r5, #4]
 801bbe8:	eb0a 0709 	add.w	r7, sl, r9
 801bbec:	42bb      	cmp	r3, r7
 801bbee:	b085      	sub	sp, #20
 801bbf0:	bfb8      	it	lt
 801bbf2:	3101      	addlt	r1, #1
 801bbf4:	f7ff fed4 	bl	801b9a0 <_Balloc>
 801bbf8:	b930      	cbnz	r0, 801bc08 <__multiply+0x44>
 801bbfa:	4602      	mov	r2, r0
 801bbfc:	4b42      	ldr	r3, [pc, #264]	; (801bd08 <__multiply+0x144>)
 801bbfe:	4843      	ldr	r0, [pc, #268]	; (801bd0c <__multiply+0x148>)
 801bc00:	f240 115d 	movw	r1, #349	; 0x15d
 801bc04:	f000 fcc4 	bl	801c590 <__assert_func>
 801bc08:	f100 0614 	add.w	r6, r0, #20
 801bc0c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801bc10:	4633      	mov	r3, r6
 801bc12:	2200      	movs	r2, #0
 801bc14:	4543      	cmp	r3, r8
 801bc16:	d31e      	bcc.n	801bc56 <__multiply+0x92>
 801bc18:	f105 0c14 	add.w	ip, r5, #20
 801bc1c:	f104 0314 	add.w	r3, r4, #20
 801bc20:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801bc24:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801bc28:	9202      	str	r2, [sp, #8]
 801bc2a:	ebac 0205 	sub.w	r2, ip, r5
 801bc2e:	3a15      	subs	r2, #21
 801bc30:	f022 0203 	bic.w	r2, r2, #3
 801bc34:	3204      	adds	r2, #4
 801bc36:	f105 0115 	add.w	r1, r5, #21
 801bc3a:	458c      	cmp	ip, r1
 801bc3c:	bf38      	it	cc
 801bc3e:	2204      	movcc	r2, #4
 801bc40:	9201      	str	r2, [sp, #4]
 801bc42:	9a02      	ldr	r2, [sp, #8]
 801bc44:	9303      	str	r3, [sp, #12]
 801bc46:	429a      	cmp	r2, r3
 801bc48:	d808      	bhi.n	801bc5c <__multiply+0x98>
 801bc4a:	2f00      	cmp	r7, #0
 801bc4c:	dc55      	bgt.n	801bcfa <__multiply+0x136>
 801bc4e:	6107      	str	r7, [r0, #16]
 801bc50:	b005      	add	sp, #20
 801bc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc56:	f843 2b04 	str.w	r2, [r3], #4
 801bc5a:	e7db      	b.n	801bc14 <__multiply+0x50>
 801bc5c:	f8b3 a000 	ldrh.w	sl, [r3]
 801bc60:	f1ba 0f00 	cmp.w	sl, #0
 801bc64:	d020      	beq.n	801bca8 <__multiply+0xe4>
 801bc66:	f105 0e14 	add.w	lr, r5, #20
 801bc6a:	46b1      	mov	r9, r6
 801bc6c:	2200      	movs	r2, #0
 801bc6e:	f85e 4b04 	ldr.w	r4, [lr], #4
 801bc72:	f8d9 b000 	ldr.w	fp, [r9]
 801bc76:	b2a1      	uxth	r1, r4
 801bc78:	fa1f fb8b 	uxth.w	fp, fp
 801bc7c:	fb0a b101 	mla	r1, sl, r1, fp
 801bc80:	4411      	add	r1, r2
 801bc82:	f8d9 2000 	ldr.w	r2, [r9]
 801bc86:	0c24      	lsrs	r4, r4, #16
 801bc88:	0c12      	lsrs	r2, r2, #16
 801bc8a:	fb0a 2404 	mla	r4, sl, r4, r2
 801bc8e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801bc92:	b289      	uxth	r1, r1
 801bc94:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801bc98:	45f4      	cmp	ip, lr
 801bc9a:	f849 1b04 	str.w	r1, [r9], #4
 801bc9e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801bca2:	d8e4      	bhi.n	801bc6e <__multiply+0xaa>
 801bca4:	9901      	ldr	r1, [sp, #4]
 801bca6:	5072      	str	r2, [r6, r1]
 801bca8:	9a03      	ldr	r2, [sp, #12]
 801bcaa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801bcae:	3304      	adds	r3, #4
 801bcb0:	f1b9 0f00 	cmp.w	r9, #0
 801bcb4:	d01f      	beq.n	801bcf6 <__multiply+0x132>
 801bcb6:	6834      	ldr	r4, [r6, #0]
 801bcb8:	f105 0114 	add.w	r1, r5, #20
 801bcbc:	46b6      	mov	lr, r6
 801bcbe:	f04f 0a00 	mov.w	sl, #0
 801bcc2:	880a      	ldrh	r2, [r1, #0]
 801bcc4:	f8be b002 	ldrh.w	fp, [lr, #2]
 801bcc8:	fb09 b202 	mla	r2, r9, r2, fp
 801bccc:	4492      	add	sl, r2
 801bcce:	b2a4      	uxth	r4, r4
 801bcd0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801bcd4:	f84e 4b04 	str.w	r4, [lr], #4
 801bcd8:	f851 4b04 	ldr.w	r4, [r1], #4
 801bcdc:	f8be 2000 	ldrh.w	r2, [lr]
 801bce0:	0c24      	lsrs	r4, r4, #16
 801bce2:	fb09 2404 	mla	r4, r9, r4, r2
 801bce6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801bcea:	458c      	cmp	ip, r1
 801bcec:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801bcf0:	d8e7      	bhi.n	801bcc2 <__multiply+0xfe>
 801bcf2:	9a01      	ldr	r2, [sp, #4]
 801bcf4:	50b4      	str	r4, [r6, r2]
 801bcf6:	3604      	adds	r6, #4
 801bcf8:	e7a3      	b.n	801bc42 <__multiply+0x7e>
 801bcfa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d1a5      	bne.n	801bc4e <__multiply+0x8a>
 801bd02:	3f01      	subs	r7, #1
 801bd04:	e7a1      	b.n	801bc4a <__multiply+0x86>
 801bd06:	bf00      	nop
 801bd08:	0801e053 	.word	0x0801e053
 801bd0c:	0801e0c4 	.word	0x0801e0c4

0801bd10 <__pow5mult>:
 801bd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bd14:	4615      	mov	r5, r2
 801bd16:	f012 0203 	ands.w	r2, r2, #3
 801bd1a:	4606      	mov	r6, r0
 801bd1c:	460f      	mov	r7, r1
 801bd1e:	d007      	beq.n	801bd30 <__pow5mult+0x20>
 801bd20:	4c25      	ldr	r4, [pc, #148]	; (801bdb8 <__pow5mult+0xa8>)
 801bd22:	3a01      	subs	r2, #1
 801bd24:	2300      	movs	r3, #0
 801bd26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801bd2a:	f7ff fe9b 	bl	801ba64 <__multadd>
 801bd2e:	4607      	mov	r7, r0
 801bd30:	10ad      	asrs	r5, r5, #2
 801bd32:	d03d      	beq.n	801bdb0 <__pow5mult+0xa0>
 801bd34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801bd36:	b97c      	cbnz	r4, 801bd58 <__pow5mult+0x48>
 801bd38:	2010      	movs	r0, #16
 801bd3a:	f7ff fe29 	bl	801b990 <malloc>
 801bd3e:	4602      	mov	r2, r0
 801bd40:	6270      	str	r0, [r6, #36]	; 0x24
 801bd42:	b928      	cbnz	r0, 801bd50 <__pow5mult+0x40>
 801bd44:	4b1d      	ldr	r3, [pc, #116]	; (801bdbc <__pow5mult+0xac>)
 801bd46:	481e      	ldr	r0, [pc, #120]	; (801bdc0 <__pow5mult+0xb0>)
 801bd48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801bd4c:	f000 fc20 	bl	801c590 <__assert_func>
 801bd50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801bd54:	6004      	str	r4, [r0, #0]
 801bd56:	60c4      	str	r4, [r0, #12]
 801bd58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801bd5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801bd60:	b94c      	cbnz	r4, 801bd76 <__pow5mult+0x66>
 801bd62:	f240 2171 	movw	r1, #625	; 0x271
 801bd66:	4630      	mov	r0, r6
 801bd68:	f7ff ff16 	bl	801bb98 <__i2b>
 801bd6c:	2300      	movs	r3, #0
 801bd6e:	f8c8 0008 	str.w	r0, [r8, #8]
 801bd72:	4604      	mov	r4, r0
 801bd74:	6003      	str	r3, [r0, #0]
 801bd76:	f04f 0900 	mov.w	r9, #0
 801bd7a:	07eb      	lsls	r3, r5, #31
 801bd7c:	d50a      	bpl.n	801bd94 <__pow5mult+0x84>
 801bd7e:	4639      	mov	r1, r7
 801bd80:	4622      	mov	r2, r4
 801bd82:	4630      	mov	r0, r6
 801bd84:	f7ff ff1e 	bl	801bbc4 <__multiply>
 801bd88:	4639      	mov	r1, r7
 801bd8a:	4680      	mov	r8, r0
 801bd8c:	4630      	mov	r0, r6
 801bd8e:	f7ff fe47 	bl	801ba20 <_Bfree>
 801bd92:	4647      	mov	r7, r8
 801bd94:	106d      	asrs	r5, r5, #1
 801bd96:	d00b      	beq.n	801bdb0 <__pow5mult+0xa0>
 801bd98:	6820      	ldr	r0, [r4, #0]
 801bd9a:	b938      	cbnz	r0, 801bdac <__pow5mult+0x9c>
 801bd9c:	4622      	mov	r2, r4
 801bd9e:	4621      	mov	r1, r4
 801bda0:	4630      	mov	r0, r6
 801bda2:	f7ff ff0f 	bl	801bbc4 <__multiply>
 801bda6:	6020      	str	r0, [r4, #0]
 801bda8:	f8c0 9000 	str.w	r9, [r0]
 801bdac:	4604      	mov	r4, r0
 801bdae:	e7e4      	b.n	801bd7a <__pow5mult+0x6a>
 801bdb0:	4638      	mov	r0, r7
 801bdb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bdb6:	bf00      	nop
 801bdb8:	0801e218 	.word	0x0801e218
 801bdbc:	0801dfdd 	.word	0x0801dfdd
 801bdc0:	0801e0c4 	.word	0x0801e0c4

0801bdc4 <__lshift>:
 801bdc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bdc8:	460c      	mov	r4, r1
 801bdca:	6849      	ldr	r1, [r1, #4]
 801bdcc:	6923      	ldr	r3, [r4, #16]
 801bdce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801bdd2:	68a3      	ldr	r3, [r4, #8]
 801bdd4:	4607      	mov	r7, r0
 801bdd6:	4691      	mov	r9, r2
 801bdd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bddc:	f108 0601 	add.w	r6, r8, #1
 801bde0:	42b3      	cmp	r3, r6
 801bde2:	db0b      	blt.n	801bdfc <__lshift+0x38>
 801bde4:	4638      	mov	r0, r7
 801bde6:	f7ff fddb 	bl	801b9a0 <_Balloc>
 801bdea:	4605      	mov	r5, r0
 801bdec:	b948      	cbnz	r0, 801be02 <__lshift+0x3e>
 801bdee:	4602      	mov	r2, r0
 801bdf0:	4b28      	ldr	r3, [pc, #160]	; (801be94 <__lshift+0xd0>)
 801bdf2:	4829      	ldr	r0, [pc, #164]	; (801be98 <__lshift+0xd4>)
 801bdf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 801bdf8:	f000 fbca 	bl	801c590 <__assert_func>
 801bdfc:	3101      	adds	r1, #1
 801bdfe:	005b      	lsls	r3, r3, #1
 801be00:	e7ee      	b.n	801bde0 <__lshift+0x1c>
 801be02:	2300      	movs	r3, #0
 801be04:	f100 0114 	add.w	r1, r0, #20
 801be08:	f100 0210 	add.w	r2, r0, #16
 801be0c:	4618      	mov	r0, r3
 801be0e:	4553      	cmp	r3, sl
 801be10:	db33      	blt.n	801be7a <__lshift+0xb6>
 801be12:	6920      	ldr	r0, [r4, #16]
 801be14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801be18:	f104 0314 	add.w	r3, r4, #20
 801be1c:	f019 091f 	ands.w	r9, r9, #31
 801be20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801be24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801be28:	d02b      	beq.n	801be82 <__lshift+0xbe>
 801be2a:	f1c9 0e20 	rsb	lr, r9, #32
 801be2e:	468a      	mov	sl, r1
 801be30:	2200      	movs	r2, #0
 801be32:	6818      	ldr	r0, [r3, #0]
 801be34:	fa00 f009 	lsl.w	r0, r0, r9
 801be38:	4302      	orrs	r2, r0
 801be3a:	f84a 2b04 	str.w	r2, [sl], #4
 801be3e:	f853 2b04 	ldr.w	r2, [r3], #4
 801be42:	459c      	cmp	ip, r3
 801be44:	fa22 f20e 	lsr.w	r2, r2, lr
 801be48:	d8f3      	bhi.n	801be32 <__lshift+0x6e>
 801be4a:	ebac 0304 	sub.w	r3, ip, r4
 801be4e:	3b15      	subs	r3, #21
 801be50:	f023 0303 	bic.w	r3, r3, #3
 801be54:	3304      	adds	r3, #4
 801be56:	f104 0015 	add.w	r0, r4, #21
 801be5a:	4584      	cmp	ip, r0
 801be5c:	bf38      	it	cc
 801be5e:	2304      	movcc	r3, #4
 801be60:	50ca      	str	r2, [r1, r3]
 801be62:	b10a      	cbz	r2, 801be68 <__lshift+0xa4>
 801be64:	f108 0602 	add.w	r6, r8, #2
 801be68:	3e01      	subs	r6, #1
 801be6a:	4638      	mov	r0, r7
 801be6c:	612e      	str	r6, [r5, #16]
 801be6e:	4621      	mov	r1, r4
 801be70:	f7ff fdd6 	bl	801ba20 <_Bfree>
 801be74:	4628      	mov	r0, r5
 801be76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801be7a:	f842 0f04 	str.w	r0, [r2, #4]!
 801be7e:	3301      	adds	r3, #1
 801be80:	e7c5      	b.n	801be0e <__lshift+0x4a>
 801be82:	3904      	subs	r1, #4
 801be84:	f853 2b04 	ldr.w	r2, [r3], #4
 801be88:	f841 2f04 	str.w	r2, [r1, #4]!
 801be8c:	459c      	cmp	ip, r3
 801be8e:	d8f9      	bhi.n	801be84 <__lshift+0xc0>
 801be90:	e7ea      	b.n	801be68 <__lshift+0xa4>
 801be92:	bf00      	nop
 801be94:	0801e053 	.word	0x0801e053
 801be98:	0801e0c4 	.word	0x0801e0c4

0801be9c <__mcmp>:
 801be9c:	b530      	push	{r4, r5, lr}
 801be9e:	6902      	ldr	r2, [r0, #16]
 801bea0:	690c      	ldr	r4, [r1, #16]
 801bea2:	1b12      	subs	r2, r2, r4
 801bea4:	d10e      	bne.n	801bec4 <__mcmp+0x28>
 801bea6:	f100 0314 	add.w	r3, r0, #20
 801beaa:	3114      	adds	r1, #20
 801beac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801beb0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801beb4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801beb8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801bebc:	42a5      	cmp	r5, r4
 801bebe:	d003      	beq.n	801bec8 <__mcmp+0x2c>
 801bec0:	d305      	bcc.n	801bece <__mcmp+0x32>
 801bec2:	2201      	movs	r2, #1
 801bec4:	4610      	mov	r0, r2
 801bec6:	bd30      	pop	{r4, r5, pc}
 801bec8:	4283      	cmp	r3, r0
 801beca:	d3f3      	bcc.n	801beb4 <__mcmp+0x18>
 801becc:	e7fa      	b.n	801bec4 <__mcmp+0x28>
 801bece:	f04f 32ff 	mov.w	r2, #4294967295
 801bed2:	e7f7      	b.n	801bec4 <__mcmp+0x28>

0801bed4 <__mdiff>:
 801bed4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bed8:	460c      	mov	r4, r1
 801beda:	4606      	mov	r6, r0
 801bedc:	4611      	mov	r1, r2
 801bede:	4620      	mov	r0, r4
 801bee0:	4617      	mov	r7, r2
 801bee2:	f7ff ffdb 	bl	801be9c <__mcmp>
 801bee6:	1e05      	subs	r5, r0, #0
 801bee8:	d110      	bne.n	801bf0c <__mdiff+0x38>
 801beea:	4629      	mov	r1, r5
 801beec:	4630      	mov	r0, r6
 801beee:	f7ff fd57 	bl	801b9a0 <_Balloc>
 801bef2:	b930      	cbnz	r0, 801bf02 <__mdiff+0x2e>
 801bef4:	4b39      	ldr	r3, [pc, #228]	; (801bfdc <__mdiff+0x108>)
 801bef6:	4602      	mov	r2, r0
 801bef8:	f240 2132 	movw	r1, #562	; 0x232
 801befc:	4838      	ldr	r0, [pc, #224]	; (801bfe0 <__mdiff+0x10c>)
 801befe:	f000 fb47 	bl	801c590 <__assert_func>
 801bf02:	2301      	movs	r3, #1
 801bf04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bf08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf0c:	bfa4      	itt	ge
 801bf0e:	463b      	movge	r3, r7
 801bf10:	4627      	movge	r7, r4
 801bf12:	4630      	mov	r0, r6
 801bf14:	6879      	ldr	r1, [r7, #4]
 801bf16:	bfa6      	itte	ge
 801bf18:	461c      	movge	r4, r3
 801bf1a:	2500      	movge	r5, #0
 801bf1c:	2501      	movlt	r5, #1
 801bf1e:	f7ff fd3f 	bl	801b9a0 <_Balloc>
 801bf22:	b920      	cbnz	r0, 801bf2e <__mdiff+0x5a>
 801bf24:	4b2d      	ldr	r3, [pc, #180]	; (801bfdc <__mdiff+0x108>)
 801bf26:	4602      	mov	r2, r0
 801bf28:	f44f 7110 	mov.w	r1, #576	; 0x240
 801bf2c:	e7e6      	b.n	801befc <__mdiff+0x28>
 801bf2e:	693e      	ldr	r6, [r7, #16]
 801bf30:	60c5      	str	r5, [r0, #12]
 801bf32:	6925      	ldr	r5, [r4, #16]
 801bf34:	f107 0114 	add.w	r1, r7, #20
 801bf38:	f104 0914 	add.w	r9, r4, #20
 801bf3c:	f100 0e14 	add.w	lr, r0, #20
 801bf40:	f107 0210 	add.w	r2, r7, #16
 801bf44:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801bf48:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801bf4c:	46f2      	mov	sl, lr
 801bf4e:	2700      	movs	r7, #0
 801bf50:	f859 3b04 	ldr.w	r3, [r9], #4
 801bf54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801bf58:	fa1f f883 	uxth.w	r8, r3
 801bf5c:	fa17 f78b 	uxtah	r7, r7, fp
 801bf60:	0c1b      	lsrs	r3, r3, #16
 801bf62:	eba7 0808 	sub.w	r8, r7, r8
 801bf66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801bf6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801bf6e:	fa1f f888 	uxth.w	r8, r8
 801bf72:	141f      	asrs	r7, r3, #16
 801bf74:	454d      	cmp	r5, r9
 801bf76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801bf7a:	f84a 3b04 	str.w	r3, [sl], #4
 801bf7e:	d8e7      	bhi.n	801bf50 <__mdiff+0x7c>
 801bf80:	1b2b      	subs	r3, r5, r4
 801bf82:	3b15      	subs	r3, #21
 801bf84:	f023 0303 	bic.w	r3, r3, #3
 801bf88:	3304      	adds	r3, #4
 801bf8a:	3415      	adds	r4, #21
 801bf8c:	42a5      	cmp	r5, r4
 801bf8e:	bf38      	it	cc
 801bf90:	2304      	movcc	r3, #4
 801bf92:	4419      	add	r1, r3
 801bf94:	4473      	add	r3, lr
 801bf96:	469e      	mov	lr, r3
 801bf98:	460d      	mov	r5, r1
 801bf9a:	4565      	cmp	r5, ip
 801bf9c:	d30e      	bcc.n	801bfbc <__mdiff+0xe8>
 801bf9e:	f10c 0203 	add.w	r2, ip, #3
 801bfa2:	1a52      	subs	r2, r2, r1
 801bfa4:	f022 0203 	bic.w	r2, r2, #3
 801bfa8:	3903      	subs	r1, #3
 801bfaa:	458c      	cmp	ip, r1
 801bfac:	bf38      	it	cc
 801bfae:	2200      	movcc	r2, #0
 801bfb0:	441a      	add	r2, r3
 801bfb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801bfb6:	b17b      	cbz	r3, 801bfd8 <__mdiff+0x104>
 801bfb8:	6106      	str	r6, [r0, #16]
 801bfba:	e7a5      	b.n	801bf08 <__mdiff+0x34>
 801bfbc:	f855 8b04 	ldr.w	r8, [r5], #4
 801bfc0:	fa17 f488 	uxtah	r4, r7, r8
 801bfc4:	1422      	asrs	r2, r4, #16
 801bfc6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801bfca:	b2a4      	uxth	r4, r4
 801bfcc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801bfd0:	f84e 4b04 	str.w	r4, [lr], #4
 801bfd4:	1417      	asrs	r7, r2, #16
 801bfd6:	e7e0      	b.n	801bf9a <__mdiff+0xc6>
 801bfd8:	3e01      	subs	r6, #1
 801bfda:	e7ea      	b.n	801bfb2 <__mdiff+0xde>
 801bfdc:	0801e053 	.word	0x0801e053
 801bfe0:	0801e0c4 	.word	0x0801e0c4

0801bfe4 <__d2b>:
 801bfe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bfe8:	4689      	mov	r9, r1
 801bfea:	2101      	movs	r1, #1
 801bfec:	ec57 6b10 	vmov	r6, r7, d0
 801bff0:	4690      	mov	r8, r2
 801bff2:	f7ff fcd5 	bl	801b9a0 <_Balloc>
 801bff6:	4604      	mov	r4, r0
 801bff8:	b930      	cbnz	r0, 801c008 <__d2b+0x24>
 801bffa:	4602      	mov	r2, r0
 801bffc:	4b25      	ldr	r3, [pc, #148]	; (801c094 <__d2b+0xb0>)
 801bffe:	4826      	ldr	r0, [pc, #152]	; (801c098 <__d2b+0xb4>)
 801c000:	f240 310a 	movw	r1, #778	; 0x30a
 801c004:	f000 fac4 	bl	801c590 <__assert_func>
 801c008:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801c00c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801c010:	bb35      	cbnz	r5, 801c060 <__d2b+0x7c>
 801c012:	2e00      	cmp	r6, #0
 801c014:	9301      	str	r3, [sp, #4]
 801c016:	d028      	beq.n	801c06a <__d2b+0x86>
 801c018:	4668      	mov	r0, sp
 801c01a:	9600      	str	r6, [sp, #0]
 801c01c:	f7ff fd8c 	bl	801bb38 <__lo0bits>
 801c020:	9900      	ldr	r1, [sp, #0]
 801c022:	b300      	cbz	r0, 801c066 <__d2b+0x82>
 801c024:	9a01      	ldr	r2, [sp, #4]
 801c026:	f1c0 0320 	rsb	r3, r0, #32
 801c02a:	fa02 f303 	lsl.w	r3, r2, r3
 801c02e:	430b      	orrs	r3, r1
 801c030:	40c2      	lsrs	r2, r0
 801c032:	6163      	str	r3, [r4, #20]
 801c034:	9201      	str	r2, [sp, #4]
 801c036:	9b01      	ldr	r3, [sp, #4]
 801c038:	61a3      	str	r3, [r4, #24]
 801c03a:	2b00      	cmp	r3, #0
 801c03c:	bf14      	ite	ne
 801c03e:	2202      	movne	r2, #2
 801c040:	2201      	moveq	r2, #1
 801c042:	6122      	str	r2, [r4, #16]
 801c044:	b1d5      	cbz	r5, 801c07c <__d2b+0x98>
 801c046:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801c04a:	4405      	add	r5, r0
 801c04c:	f8c9 5000 	str.w	r5, [r9]
 801c050:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c054:	f8c8 0000 	str.w	r0, [r8]
 801c058:	4620      	mov	r0, r4
 801c05a:	b003      	add	sp, #12
 801c05c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c060:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c064:	e7d5      	b.n	801c012 <__d2b+0x2e>
 801c066:	6161      	str	r1, [r4, #20]
 801c068:	e7e5      	b.n	801c036 <__d2b+0x52>
 801c06a:	a801      	add	r0, sp, #4
 801c06c:	f7ff fd64 	bl	801bb38 <__lo0bits>
 801c070:	9b01      	ldr	r3, [sp, #4]
 801c072:	6163      	str	r3, [r4, #20]
 801c074:	2201      	movs	r2, #1
 801c076:	6122      	str	r2, [r4, #16]
 801c078:	3020      	adds	r0, #32
 801c07a:	e7e3      	b.n	801c044 <__d2b+0x60>
 801c07c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c080:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c084:	f8c9 0000 	str.w	r0, [r9]
 801c088:	6918      	ldr	r0, [r3, #16]
 801c08a:	f7ff fd35 	bl	801baf8 <__hi0bits>
 801c08e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c092:	e7df      	b.n	801c054 <__d2b+0x70>
 801c094:	0801e053 	.word	0x0801e053
 801c098:	0801e0c4 	.word	0x0801e0c4

0801c09c <_calloc_r>:
 801c09c:	b513      	push	{r0, r1, r4, lr}
 801c09e:	434a      	muls	r2, r1
 801c0a0:	4611      	mov	r1, r2
 801c0a2:	9201      	str	r2, [sp, #4]
 801c0a4:	f000 f85a 	bl	801c15c <_malloc_r>
 801c0a8:	4604      	mov	r4, r0
 801c0aa:	b118      	cbz	r0, 801c0b4 <_calloc_r+0x18>
 801c0ac:	9a01      	ldr	r2, [sp, #4]
 801c0ae:	2100      	movs	r1, #0
 801c0b0:	f7fd fe12 	bl	8019cd8 <memset>
 801c0b4:	4620      	mov	r0, r4
 801c0b6:	b002      	add	sp, #8
 801c0b8:	bd10      	pop	{r4, pc}
	...

0801c0bc <_free_r>:
 801c0bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c0be:	2900      	cmp	r1, #0
 801c0c0:	d048      	beq.n	801c154 <_free_r+0x98>
 801c0c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c0c6:	9001      	str	r0, [sp, #4]
 801c0c8:	2b00      	cmp	r3, #0
 801c0ca:	f1a1 0404 	sub.w	r4, r1, #4
 801c0ce:	bfb8      	it	lt
 801c0d0:	18e4      	addlt	r4, r4, r3
 801c0d2:	f000 fae3 	bl	801c69c <__malloc_lock>
 801c0d6:	4a20      	ldr	r2, [pc, #128]	; (801c158 <_free_r+0x9c>)
 801c0d8:	9801      	ldr	r0, [sp, #4]
 801c0da:	6813      	ldr	r3, [r2, #0]
 801c0dc:	4615      	mov	r5, r2
 801c0de:	b933      	cbnz	r3, 801c0ee <_free_r+0x32>
 801c0e0:	6063      	str	r3, [r4, #4]
 801c0e2:	6014      	str	r4, [r2, #0]
 801c0e4:	b003      	add	sp, #12
 801c0e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c0ea:	f000 badd 	b.w	801c6a8 <__malloc_unlock>
 801c0ee:	42a3      	cmp	r3, r4
 801c0f0:	d90b      	bls.n	801c10a <_free_r+0x4e>
 801c0f2:	6821      	ldr	r1, [r4, #0]
 801c0f4:	1862      	adds	r2, r4, r1
 801c0f6:	4293      	cmp	r3, r2
 801c0f8:	bf04      	itt	eq
 801c0fa:	681a      	ldreq	r2, [r3, #0]
 801c0fc:	685b      	ldreq	r3, [r3, #4]
 801c0fe:	6063      	str	r3, [r4, #4]
 801c100:	bf04      	itt	eq
 801c102:	1852      	addeq	r2, r2, r1
 801c104:	6022      	streq	r2, [r4, #0]
 801c106:	602c      	str	r4, [r5, #0]
 801c108:	e7ec      	b.n	801c0e4 <_free_r+0x28>
 801c10a:	461a      	mov	r2, r3
 801c10c:	685b      	ldr	r3, [r3, #4]
 801c10e:	b10b      	cbz	r3, 801c114 <_free_r+0x58>
 801c110:	42a3      	cmp	r3, r4
 801c112:	d9fa      	bls.n	801c10a <_free_r+0x4e>
 801c114:	6811      	ldr	r1, [r2, #0]
 801c116:	1855      	adds	r5, r2, r1
 801c118:	42a5      	cmp	r5, r4
 801c11a:	d10b      	bne.n	801c134 <_free_r+0x78>
 801c11c:	6824      	ldr	r4, [r4, #0]
 801c11e:	4421      	add	r1, r4
 801c120:	1854      	adds	r4, r2, r1
 801c122:	42a3      	cmp	r3, r4
 801c124:	6011      	str	r1, [r2, #0]
 801c126:	d1dd      	bne.n	801c0e4 <_free_r+0x28>
 801c128:	681c      	ldr	r4, [r3, #0]
 801c12a:	685b      	ldr	r3, [r3, #4]
 801c12c:	6053      	str	r3, [r2, #4]
 801c12e:	4421      	add	r1, r4
 801c130:	6011      	str	r1, [r2, #0]
 801c132:	e7d7      	b.n	801c0e4 <_free_r+0x28>
 801c134:	d902      	bls.n	801c13c <_free_r+0x80>
 801c136:	230c      	movs	r3, #12
 801c138:	6003      	str	r3, [r0, #0]
 801c13a:	e7d3      	b.n	801c0e4 <_free_r+0x28>
 801c13c:	6825      	ldr	r5, [r4, #0]
 801c13e:	1961      	adds	r1, r4, r5
 801c140:	428b      	cmp	r3, r1
 801c142:	bf04      	itt	eq
 801c144:	6819      	ldreq	r1, [r3, #0]
 801c146:	685b      	ldreq	r3, [r3, #4]
 801c148:	6063      	str	r3, [r4, #4]
 801c14a:	bf04      	itt	eq
 801c14c:	1949      	addeq	r1, r1, r5
 801c14e:	6021      	streq	r1, [r4, #0]
 801c150:	6054      	str	r4, [r2, #4]
 801c152:	e7c7      	b.n	801c0e4 <_free_r+0x28>
 801c154:	b003      	add	sp, #12
 801c156:	bd30      	pop	{r4, r5, pc}
 801c158:	200087cc 	.word	0x200087cc

0801c15c <_malloc_r>:
 801c15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c15e:	1ccd      	adds	r5, r1, #3
 801c160:	f025 0503 	bic.w	r5, r5, #3
 801c164:	3508      	adds	r5, #8
 801c166:	2d0c      	cmp	r5, #12
 801c168:	bf38      	it	cc
 801c16a:	250c      	movcc	r5, #12
 801c16c:	2d00      	cmp	r5, #0
 801c16e:	4606      	mov	r6, r0
 801c170:	db01      	blt.n	801c176 <_malloc_r+0x1a>
 801c172:	42a9      	cmp	r1, r5
 801c174:	d903      	bls.n	801c17e <_malloc_r+0x22>
 801c176:	230c      	movs	r3, #12
 801c178:	6033      	str	r3, [r6, #0]
 801c17a:	2000      	movs	r0, #0
 801c17c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c17e:	f000 fa8d 	bl	801c69c <__malloc_lock>
 801c182:	4921      	ldr	r1, [pc, #132]	; (801c208 <_malloc_r+0xac>)
 801c184:	680a      	ldr	r2, [r1, #0]
 801c186:	4614      	mov	r4, r2
 801c188:	b99c      	cbnz	r4, 801c1b2 <_malloc_r+0x56>
 801c18a:	4f20      	ldr	r7, [pc, #128]	; (801c20c <_malloc_r+0xb0>)
 801c18c:	683b      	ldr	r3, [r7, #0]
 801c18e:	b923      	cbnz	r3, 801c19a <_malloc_r+0x3e>
 801c190:	4621      	mov	r1, r4
 801c192:	4630      	mov	r0, r6
 801c194:	f000 f996 	bl	801c4c4 <_sbrk_r>
 801c198:	6038      	str	r0, [r7, #0]
 801c19a:	4629      	mov	r1, r5
 801c19c:	4630      	mov	r0, r6
 801c19e:	f000 f991 	bl	801c4c4 <_sbrk_r>
 801c1a2:	1c43      	adds	r3, r0, #1
 801c1a4:	d123      	bne.n	801c1ee <_malloc_r+0x92>
 801c1a6:	230c      	movs	r3, #12
 801c1a8:	6033      	str	r3, [r6, #0]
 801c1aa:	4630      	mov	r0, r6
 801c1ac:	f000 fa7c 	bl	801c6a8 <__malloc_unlock>
 801c1b0:	e7e3      	b.n	801c17a <_malloc_r+0x1e>
 801c1b2:	6823      	ldr	r3, [r4, #0]
 801c1b4:	1b5b      	subs	r3, r3, r5
 801c1b6:	d417      	bmi.n	801c1e8 <_malloc_r+0x8c>
 801c1b8:	2b0b      	cmp	r3, #11
 801c1ba:	d903      	bls.n	801c1c4 <_malloc_r+0x68>
 801c1bc:	6023      	str	r3, [r4, #0]
 801c1be:	441c      	add	r4, r3
 801c1c0:	6025      	str	r5, [r4, #0]
 801c1c2:	e004      	b.n	801c1ce <_malloc_r+0x72>
 801c1c4:	6863      	ldr	r3, [r4, #4]
 801c1c6:	42a2      	cmp	r2, r4
 801c1c8:	bf0c      	ite	eq
 801c1ca:	600b      	streq	r3, [r1, #0]
 801c1cc:	6053      	strne	r3, [r2, #4]
 801c1ce:	4630      	mov	r0, r6
 801c1d0:	f000 fa6a 	bl	801c6a8 <__malloc_unlock>
 801c1d4:	f104 000b 	add.w	r0, r4, #11
 801c1d8:	1d23      	adds	r3, r4, #4
 801c1da:	f020 0007 	bic.w	r0, r0, #7
 801c1de:	1ac2      	subs	r2, r0, r3
 801c1e0:	d0cc      	beq.n	801c17c <_malloc_r+0x20>
 801c1e2:	1a1b      	subs	r3, r3, r0
 801c1e4:	50a3      	str	r3, [r4, r2]
 801c1e6:	e7c9      	b.n	801c17c <_malloc_r+0x20>
 801c1e8:	4622      	mov	r2, r4
 801c1ea:	6864      	ldr	r4, [r4, #4]
 801c1ec:	e7cc      	b.n	801c188 <_malloc_r+0x2c>
 801c1ee:	1cc4      	adds	r4, r0, #3
 801c1f0:	f024 0403 	bic.w	r4, r4, #3
 801c1f4:	42a0      	cmp	r0, r4
 801c1f6:	d0e3      	beq.n	801c1c0 <_malloc_r+0x64>
 801c1f8:	1a21      	subs	r1, r4, r0
 801c1fa:	4630      	mov	r0, r6
 801c1fc:	f000 f962 	bl	801c4c4 <_sbrk_r>
 801c200:	3001      	adds	r0, #1
 801c202:	d1dd      	bne.n	801c1c0 <_malloc_r+0x64>
 801c204:	e7cf      	b.n	801c1a6 <_malloc_r+0x4a>
 801c206:	bf00      	nop
 801c208:	200087cc 	.word	0x200087cc
 801c20c:	200087d0 	.word	0x200087d0

0801c210 <__sfputc_r>:
 801c210:	6893      	ldr	r3, [r2, #8]
 801c212:	3b01      	subs	r3, #1
 801c214:	2b00      	cmp	r3, #0
 801c216:	b410      	push	{r4}
 801c218:	6093      	str	r3, [r2, #8]
 801c21a:	da08      	bge.n	801c22e <__sfputc_r+0x1e>
 801c21c:	6994      	ldr	r4, [r2, #24]
 801c21e:	42a3      	cmp	r3, r4
 801c220:	db01      	blt.n	801c226 <__sfputc_r+0x16>
 801c222:	290a      	cmp	r1, #10
 801c224:	d103      	bne.n	801c22e <__sfputc_r+0x1e>
 801c226:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c22a:	f7fe ba55 	b.w	801a6d8 <__swbuf_r>
 801c22e:	6813      	ldr	r3, [r2, #0]
 801c230:	1c58      	adds	r0, r3, #1
 801c232:	6010      	str	r0, [r2, #0]
 801c234:	7019      	strb	r1, [r3, #0]
 801c236:	4608      	mov	r0, r1
 801c238:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c23c:	4770      	bx	lr

0801c23e <__sfputs_r>:
 801c23e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c240:	4606      	mov	r6, r0
 801c242:	460f      	mov	r7, r1
 801c244:	4614      	mov	r4, r2
 801c246:	18d5      	adds	r5, r2, r3
 801c248:	42ac      	cmp	r4, r5
 801c24a:	d101      	bne.n	801c250 <__sfputs_r+0x12>
 801c24c:	2000      	movs	r0, #0
 801c24e:	e007      	b.n	801c260 <__sfputs_r+0x22>
 801c250:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c254:	463a      	mov	r2, r7
 801c256:	4630      	mov	r0, r6
 801c258:	f7ff ffda 	bl	801c210 <__sfputc_r>
 801c25c:	1c43      	adds	r3, r0, #1
 801c25e:	d1f3      	bne.n	801c248 <__sfputs_r+0xa>
 801c260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c264 <_vfiprintf_r>:
 801c264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c268:	460d      	mov	r5, r1
 801c26a:	b09d      	sub	sp, #116	; 0x74
 801c26c:	4614      	mov	r4, r2
 801c26e:	4698      	mov	r8, r3
 801c270:	4606      	mov	r6, r0
 801c272:	b118      	cbz	r0, 801c27c <_vfiprintf_r+0x18>
 801c274:	6983      	ldr	r3, [r0, #24]
 801c276:	b90b      	cbnz	r3, 801c27c <_vfiprintf_r+0x18>
 801c278:	f7ff fa80 	bl	801b77c <__sinit>
 801c27c:	4b89      	ldr	r3, [pc, #548]	; (801c4a4 <_vfiprintf_r+0x240>)
 801c27e:	429d      	cmp	r5, r3
 801c280:	d11b      	bne.n	801c2ba <_vfiprintf_r+0x56>
 801c282:	6875      	ldr	r5, [r6, #4]
 801c284:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c286:	07d9      	lsls	r1, r3, #31
 801c288:	d405      	bmi.n	801c296 <_vfiprintf_r+0x32>
 801c28a:	89ab      	ldrh	r3, [r5, #12]
 801c28c:	059a      	lsls	r2, r3, #22
 801c28e:	d402      	bmi.n	801c296 <_vfiprintf_r+0x32>
 801c290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c292:	f7ff fb16 	bl	801b8c2 <__retarget_lock_acquire_recursive>
 801c296:	89ab      	ldrh	r3, [r5, #12]
 801c298:	071b      	lsls	r3, r3, #28
 801c29a:	d501      	bpl.n	801c2a0 <_vfiprintf_r+0x3c>
 801c29c:	692b      	ldr	r3, [r5, #16]
 801c29e:	b9eb      	cbnz	r3, 801c2dc <_vfiprintf_r+0x78>
 801c2a0:	4629      	mov	r1, r5
 801c2a2:	4630      	mov	r0, r6
 801c2a4:	f7fe fa6a 	bl	801a77c <__swsetup_r>
 801c2a8:	b1c0      	cbz	r0, 801c2dc <_vfiprintf_r+0x78>
 801c2aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c2ac:	07dc      	lsls	r4, r3, #31
 801c2ae:	d50e      	bpl.n	801c2ce <_vfiprintf_r+0x6a>
 801c2b0:	f04f 30ff 	mov.w	r0, #4294967295
 801c2b4:	b01d      	add	sp, #116	; 0x74
 801c2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2ba:	4b7b      	ldr	r3, [pc, #492]	; (801c4a8 <_vfiprintf_r+0x244>)
 801c2bc:	429d      	cmp	r5, r3
 801c2be:	d101      	bne.n	801c2c4 <_vfiprintf_r+0x60>
 801c2c0:	68b5      	ldr	r5, [r6, #8]
 801c2c2:	e7df      	b.n	801c284 <_vfiprintf_r+0x20>
 801c2c4:	4b79      	ldr	r3, [pc, #484]	; (801c4ac <_vfiprintf_r+0x248>)
 801c2c6:	429d      	cmp	r5, r3
 801c2c8:	bf08      	it	eq
 801c2ca:	68f5      	ldreq	r5, [r6, #12]
 801c2cc:	e7da      	b.n	801c284 <_vfiprintf_r+0x20>
 801c2ce:	89ab      	ldrh	r3, [r5, #12]
 801c2d0:	0598      	lsls	r0, r3, #22
 801c2d2:	d4ed      	bmi.n	801c2b0 <_vfiprintf_r+0x4c>
 801c2d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c2d6:	f7ff faf5 	bl	801b8c4 <__retarget_lock_release_recursive>
 801c2da:	e7e9      	b.n	801c2b0 <_vfiprintf_r+0x4c>
 801c2dc:	2300      	movs	r3, #0
 801c2de:	9309      	str	r3, [sp, #36]	; 0x24
 801c2e0:	2320      	movs	r3, #32
 801c2e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c2e6:	f8cd 800c 	str.w	r8, [sp, #12]
 801c2ea:	2330      	movs	r3, #48	; 0x30
 801c2ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c4b0 <_vfiprintf_r+0x24c>
 801c2f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c2f4:	f04f 0901 	mov.w	r9, #1
 801c2f8:	4623      	mov	r3, r4
 801c2fa:	469a      	mov	sl, r3
 801c2fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c300:	b10a      	cbz	r2, 801c306 <_vfiprintf_r+0xa2>
 801c302:	2a25      	cmp	r2, #37	; 0x25
 801c304:	d1f9      	bne.n	801c2fa <_vfiprintf_r+0x96>
 801c306:	ebba 0b04 	subs.w	fp, sl, r4
 801c30a:	d00b      	beq.n	801c324 <_vfiprintf_r+0xc0>
 801c30c:	465b      	mov	r3, fp
 801c30e:	4622      	mov	r2, r4
 801c310:	4629      	mov	r1, r5
 801c312:	4630      	mov	r0, r6
 801c314:	f7ff ff93 	bl	801c23e <__sfputs_r>
 801c318:	3001      	adds	r0, #1
 801c31a:	f000 80aa 	beq.w	801c472 <_vfiprintf_r+0x20e>
 801c31e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c320:	445a      	add	r2, fp
 801c322:	9209      	str	r2, [sp, #36]	; 0x24
 801c324:	f89a 3000 	ldrb.w	r3, [sl]
 801c328:	2b00      	cmp	r3, #0
 801c32a:	f000 80a2 	beq.w	801c472 <_vfiprintf_r+0x20e>
 801c32e:	2300      	movs	r3, #0
 801c330:	f04f 32ff 	mov.w	r2, #4294967295
 801c334:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c338:	f10a 0a01 	add.w	sl, sl, #1
 801c33c:	9304      	str	r3, [sp, #16]
 801c33e:	9307      	str	r3, [sp, #28]
 801c340:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c344:	931a      	str	r3, [sp, #104]	; 0x68
 801c346:	4654      	mov	r4, sl
 801c348:	2205      	movs	r2, #5
 801c34a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c34e:	4858      	ldr	r0, [pc, #352]	; (801c4b0 <_vfiprintf_r+0x24c>)
 801c350:	f7e3 ff46 	bl	80001e0 <memchr>
 801c354:	9a04      	ldr	r2, [sp, #16]
 801c356:	b9d8      	cbnz	r0, 801c390 <_vfiprintf_r+0x12c>
 801c358:	06d1      	lsls	r1, r2, #27
 801c35a:	bf44      	itt	mi
 801c35c:	2320      	movmi	r3, #32
 801c35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c362:	0713      	lsls	r3, r2, #28
 801c364:	bf44      	itt	mi
 801c366:	232b      	movmi	r3, #43	; 0x2b
 801c368:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c36c:	f89a 3000 	ldrb.w	r3, [sl]
 801c370:	2b2a      	cmp	r3, #42	; 0x2a
 801c372:	d015      	beq.n	801c3a0 <_vfiprintf_r+0x13c>
 801c374:	9a07      	ldr	r2, [sp, #28]
 801c376:	4654      	mov	r4, sl
 801c378:	2000      	movs	r0, #0
 801c37a:	f04f 0c0a 	mov.w	ip, #10
 801c37e:	4621      	mov	r1, r4
 801c380:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c384:	3b30      	subs	r3, #48	; 0x30
 801c386:	2b09      	cmp	r3, #9
 801c388:	d94e      	bls.n	801c428 <_vfiprintf_r+0x1c4>
 801c38a:	b1b0      	cbz	r0, 801c3ba <_vfiprintf_r+0x156>
 801c38c:	9207      	str	r2, [sp, #28]
 801c38e:	e014      	b.n	801c3ba <_vfiprintf_r+0x156>
 801c390:	eba0 0308 	sub.w	r3, r0, r8
 801c394:	fa09 f303 	lsl.w	r3, r9, r3
 801c398:	4313      	orrs	r3, r2
 801c39a:	9304      	str	r3, [sp, #16]
 801c39c:	46a2      	mov	sl, r4
 801c39e:	e7d2      	b.n	801c346 <_vfiprintf_r+0xe2>
 801c3a0:	9b03      	ldr	r3, [sp, #12]
 801c3a2:	1d19      	adds	r1, r3, #4
 801c3a4:	681b      	ldr	r3, [r3, #0]
 801c3a6:	9103      	str	r1, [sp, #12]
 801c3a8:	2b00      	cmp	r3, #0
 801c3aa:	bfbb      	ittet	lt
 801c3ac:	425b      	neglt	r3, r3
 801c3ae:	f042 0202 	orrlt.w	r2, r2, #2
 801c3b2:	9307      	strge	r3, [sp, #28]
 801c3b4:	9307      	strlt	r3, [sp, #28]
 801c3b6:	bfb8      	it	lt
 801c3b8:	9204      	strlt	r2, [sp, #16]
 801c3ba:	7823      	ldrb	r3, [r4, #0]
 801c3bc:	2b2e      	cmp	r3, #46	; 0x2e
 801c3be:	d10c      	bne.n	801c3da <_vfiprintf_r+0x176>
 801c3c0:	7863      	ldrb	r3, [r4, #1]
 801c3c2:	2b2a      	cmp	r3, #42	; 0x2a
 801c3c4:	d135      	bne.n	801c432 <_vfiprintf_r+0x1ce>
 801c3c6:	9b03      	ldr	r3, [sp, #12]
 801c3c8:	1d1a      	adds	r2, r3, #4
 801c3ca:	681b      	ldr	r3, [r3, #0]
 801c3cc:	9203      	str	r2, [sp, #12]
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	bfb8      	it	lt
 801c3d2:	f04f 33ff 	movlt.w	r3, #4294967295
 801c3d6:	3402      	adds	r4, #2
 801c3d8:	9305      	str	r3, [sp, #20]
 801c3da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c4c0 <_vfiprintf_r+0x25c>
 801c3de:	7821      	ldrb	r1, [r4, #0]
 801c3e0:	2203      	movs	r2, #3
 801c3e2:	4650      	mov	r0, sl
 801c3e4:	f7e3 fefc 	bl	80001e0 <memchr>
 801c3e8:	b140      	cbz	r0, 801c3fc <_vfiprintf_r+0x198>
 801c3ea:	2340      	movs	r3, #64	; 0x40
 801c3ec:	eba0 000a 	sub.w	r0, r0, sl
 801c3f0:	fa03 f000 	lsl.w	r0, r3, r0
 801c3f4:	9b04      	ldr	r3, [sp, #16]
 801c3f6:	4303      	orrs	r3, r0
 801c3f8:	3401      	adds	r4, #1
 801c3fa:	9304      	str	r3, [sp, #16]
 801c3fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c400:	482c      	ldr	r0, [pc, #176]	; (801c4b4 <_vfiprintf_r+0x250>)
 801c402:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c406:	2206      	movs	r2, #6
 801c408:	f7e3 feea 	bl	80001e0 <memchr>
 801c40c:	2800      	cmp	r0, #0
 801c40e:	d03f      	beq.n	801c490 <_vfiprintf_r+0x22c>
 801c410:	4b29      	ldr	r3, [pc, #164]	; (801c4b8 <_vfiprintf_r+0x254>)
 801c412:	bb1b      	cbnz	r3, 801c45c <_vfiprintf_r+0x1f8>
 801c414:	9b03      	ldr	r3, [sp, #12]
 801c416:	3307      	adds	r3, #7
 801c418:	f023 0307 	bic.w	r3, r3, #7
 801c41c:	3308      	adds	r3, #8
 801c41e:	9303      	str	r3, [sp, #12]
 801c420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c422:	443b      	add	r3, r7
 801c424:	9309      	str	r3, [sp, #36]	; 0x24
 801c426:	e767      	b.n	801c2f8 <_vfiprintf_r+0x94>
 801c428:	fb0c 3202 	mla	r2, ip, r2, r3
 801c42c:	460c      	mov	r4, r1
 801c42e:	2001      	movs	r0, #1
 801c430:	e7a5      	b.n	801c37e <_vfiprintf_r+0x11a>
 801c432:	2300      	movs	r3, #0
 801c434:	3401      	adds	r4, #1
 801c436:	9305      	str	r3, [sp, #20]
 801c438:	4619      	mov	r1, r3
 801c43a:	f04f 0c0a 	mov.w	ip, #10
 801c43e:	4620      	mov	r0, r4
 801c440:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c444:	3a30      	subs	r2, #48	; 0x30
 801c446:	2a09      	cmp	r2, #9
 801c448:	d903      	bls.n	801c452 <_vfiprintf_r+0x1ee>
 801c44a:	2b00      	cmp	r3, #0
 801c44c:	d0c5      	beq.n	801c3da <_vfiprintf_r+0x176>
 801c44e:	9105      	str	r1, [sp, #20]
 801c450:	e7c3      	b.n	801c3da <_vfiprintf_r+0x176>
 801c452:	fb0c 2101 	mla	r1, ip, r1, r2
 801c456:	4604      	mov	r4, r0
 801c458:	2301      	movs	r3, #1
 801c45a:	e7f0      	b.n	801c43e <_vfiprintf_r+0x1da>
 801c45c:	ab03      	add	r3, sp, #12
 801c45e:	9300      	str	r3, [sp, #0]
 801c460:	462a      	mov	r2, r5
 801c462:	4b16      	ldr	r3, [pc, #88]	; (801c4bc <_vfiprintf_r+0x258>)
 801c464:	a904      	add	r1, sp, #16
 801c466:	4630      	mov	r0, r6
 801c468:	f7fd fcde 	bl	8019e28 <_printf_float>
 801c46c:	4607      	mov	r7, r0
 801c46e:	1c78      	adds	r0, r7, #1
 801c470:	d1d6      	bne.n	801c420 <_vfiprintf_r+0x1bc>
 801c472:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c474:	07d9      	lsls	r1, r3, #31
 801c476:	d405      	bmi.n	801c484 <_vfiprintf_r+0x220>
 801c478:	89ab      	ldrh	r3, [r5, #12]
 801c47a:	059a      	lsls	r2, r3, #22
 801c47c:	d402      	bmi.n	801c484 <_vfiprintf_r+0x220>
 801c47e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c480:	f7ff fa20 	bl	801b8c4 <__retarget_lock_release_recursive>
 801c484:	89ab      	ldrh	r3, [r5, #12]
 801c486:	065b      	lsls	r3, r3, #25
 801c488:	f53f af12 	bmi.w	801c2b0 <_vfiprintf_r+0x4c>
 801c48c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c48e:	e711      	b.n	801c2b4 <_vfiprintf_r+0x50>
 801c490:	ab03      	add	r3, sp, #12
 801c492:	9300      	str	r3, [sp, #0]
 801c494:	462a      	mov	r2, r5
 801c496:	4b09      	ldr	r3, [pc, #36]	; (801c4bc <_vfiprintf_r+0x258>)
 801c498:	a904      	add	r1, sp, #16
 801c49a:	4630      	mov	r0, r6
 801c49c:	f7fd ff68 	bl	801a370 <_printf_i>
 801c4a0:	e7e4      	b.n	801c46c <_vfiprintf_r+0x208>
 801c4a2:	bf00      	nop
 801c4a4:	0801e084 	.word	0x0801e084
 801c4a8:	0801e0a4 	.word	0x0801e0a4
 801c4ac:	0801e064 	.word	0x0801e064
 801c4b0:	0801e224 	.word	0x0801e224
 801c4b4:	0801e22e 	.word	0x0801e22e
 801c4b8:	08019e29 	.word	0x08019e29
 801c4bc:	0801c23f 	.word	0x0801c23f
 801c4c0:	0801e22a 	.word	0x0801e22a

0801c4c4 <_sbrk_r>:
 801c4c4:	b538      	push	{r3, r4, r5, lr}
 801c4c6:	4d06      	ldr	r5, [pc, #24]	; (801c4e0 <_sbrk_r+0x1c>)
 801c4c8:	2300      	movs	r3, #0
 801c4ca:	4604      	mov	r4, r0
 801c4cc:	4608      	mov	r0, r1
 801c4ce:	602b      	str	r3, [r5, #0]
 801c4d0:	f7e6 f9f8 	bl	80028c4 <_sbrk>
 801c4d4:	1c43      	adds	r3, r0, #1
 801c4d6:	d102      	bne.n	801c4de <_sbrk_r+0x1a>
 801c4d8:	682b      	ldr	r3, [r5, #0]
 801c4da:	b103      	cbz	r3, 801c4de <_sbrk_r+0x1a>
 801c4dc:	6023      	str	r3, [r4, #0]
 801c4de:	bd38      	pop	{r3, r4, r5, pc}
 801c4e0:	2000c0f8 	.word	0x2000c0f8

0801c4e4 <__sread>:
 801c4e4:	b510      	push	{r4, lr}
 801c4e6:	460c      	mov	r4, r1
 801c4e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4ec:	f000 f8e2 	bl	801c6b4 <_read_r>
 801c4f0:	2800      	cmp	r0, #0
 801c4f2:	bfab      	itete	ge
 801c4f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c4f6:	89a3      	ldrhlt	r3, [r4, #12]
 801c4f8:	181b      	addge	r3, r3, r0
 801c4fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c4fe:	bfac      	ite	ge
 801c500:	6563      	strge	r3, [r4, #84]	; 0x54
 801c502:	81a3      	strhlt	r3, [r4, #12]
 801c504:	bd10      	pop	{r4, pc}

0801c506 <__swrite>:
 801c506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c50a:	461f      	mov	r7, r3
 801c50c:	898b      	ldrh	r3, [r1, #12]
 801c50e:	05db      	lsls	r3, r3, #23
 801c510:	4605      	mov	r5, r0
 801c512:	460c      	mov	r4, r1
 801c514:	4616      	mov	r6, r2
 801c516:	d505      	bpl.n	801c524 <__swrite+0x1e>
 801c518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c51c:	2302      	movs	r3, #2
 801c51e:	2200      	movs	r2, #0
 801c520:	f000 f898 	bl	801c654 <_lseek_r>
 801c524:	89a3      	ldrh	r3, [r4, #12]
 801c526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c52a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c52e:	81a3      	strh	r3, [r4, #12]
 801c530:	4632      	mov	r2, r6
 801c532:	463b      	mov	r3, r7
 801c534:	4628      	mov	r0, r5
 801c536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c53a:	f000 b817 	b.w	801c56c <_write_r>

0801c53e <__sseek>:
 801c53e:	b510      	push	{r4, lr}
 801c540:	460c      	mov	r4, r1
 801c542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c546:	f000 f885 	bl	801c654 <_lseek_r>
 801c54a:	1c43      	adds	r3, r0, #1
 801c54c:	89a3      	ldrh	r3, [r4, #12]
 801c54e:	bf15      	itete	ne
 801c550:	6560      	strne	r0, [r4, #84]	; 0x54
 801c552:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c556:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c55a:	81a3      	strheq	r3, [r4, #12]
 801c55c:	bf18      	it	ne
 801c55e:	81a3      	strhne	r3, [r4, #12]
 801c560:	bd10      	pop	{r4, pc}

0801c562 <__sclose>:
 801c562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c566:	f000 b831 	b.w	801c5cc <_close_r>
	...

0801c56c <_write_r>:
 801c56c:	b538      	push	{r3, r4, r5, lr}
 801c56e:	4d07      	ldr	r5, [pc, #28]	; (801c58c <_write_r+0x20>)
 801c570:	4604      	mov	r4, r0
 801c572:	4608      	mov	r0, r1
 801c574:	4611      	mov	r1, r2
 801c576:	2200      	movs	r2, #0
 801c578:	602a      	str	r2, [r5, #0]
 801c57a:	461a      	mov	r2, r3
 801c57c:	f7e6 f951 	bl	8002822 <_write>
 801c580:	1c43      	adds	r3, r0, #1
 801c582:	d102      	bne.n	801c58a <_write_r+0x1e>
 801c584:	682b      	ldr	r3, [r5, #0]
 801c586:	b103      	cbz	r3, 801c58a <_write_r+0x1e>
 801c588:	6023      	str	r3, [r4, #0]
 801c58a:	bd38      	pop	{r3, r4, r5, pc}
 801c58c:	2000c0f8 	.word	0x2000c0f8

0801c590 <__assert_func>:
 801c590:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c592:	4614      	mov	r4, r2
 801c594:	461a      	mov	r2, r3
 801c596:	4b09      	ldr	r3, [pc, #36]	; (801c5bc <__assert_func+0x2c>)
 801c598:	681b      	ldr	r3, [r3, #0]
 801c59a:	4605      	mov	r5, r0
 801c59c:	68d8      	ldr	r0, [r3, #12]
 801c59e:	b14c      	cbz	r4, 801c5b4 <__assert_func+0x24>
 801c5a0:	4b07      	ldr	r3, [pc, #28]	; (801c5c0 <__assert_func+0x30>)
 801c5a2:	9100      	str	r1, [sp, #0]
 801c5a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c5a8:	4906      	ldr	r1, [pc, #24]	; (801c5c4 <__assert_func+0x34>)
 801c5aa:	462b      	mov	r3, r5
 801c5ac:	f000 f81e 	bl	801c5ec <fiprintf>
 801c5b0:	f000 f89f 	bl	801c6f2 <abort>
 801c5b4:	4b04      	ldr	r3, [pc, #16]	; (801c5c8 <__assert_func+0x38>)
 801c5b6:	461c      	mov	r4, r3
 801c5b8:	e7f3      	b.n	801c5a2 <__assert_func+0x12>
 801c5ba:	bf00      	nop
 801c5bc:	2000025c 	.word	0x2000025c
 801c5c0:	0801e235 	.word	0x0801e235
 801c5c4:	0801e242 	.word	0x0801e242
 801c5c8:	0801e270 	.word	0x0801e270

0801c5cc <_close_r>:
 801c5cc:	b538      	push	{r3, r4, r5, lr}
 801c5ce:	4d06      	ldr	r5, [pc, #24]	; (801c5e8 <_close_r+0x1c>)
 801c5d0:	2300      	movs	r3, #0
 801c5d2:	4604      	mov	r4, r0
 801c5d4:	4608      	mov	r0, r1
 801c5d6:	602b      	str	r3, [r5, #0]
 801c5d8:	f7e6 f93f 	bl	800285a <_close>
 801c5dc:	1c43      	adds	r3, r0, #1
 801c5de:	d102      	bne.n	801c5e6 <_close_r+0x1a>
 801c5e0:	682b      	ldr	r3, [r5, #0]
 801c5e2:	b103      	cbz	r3, 801c5e6 <_close_r+0x1a>
 801c5e4:	6023      	str	r3, [r4, #0]
 801c5e6:	bd38      	pop	{r3, r4, r5, pc}
 801c5e8:	2000c0f8 	.word	0x2000c0f8

0801c5ec <fiprintf>:
 801c5ec:	b40e      	push	{r1, r2, r3}
 801c5ee:	b503      	push	{r0, r1, lr}
 801c5f0:	4601      	mov	r1, r0
 801c5f2:	ab03      	add	r3, sp, #12
 801c5f4:	4805      	ldr	r0, [pc, #20]	; (801c60c <fiprintf+0x20>)
 801c5f6:	f853 2b04 	ldr.w	r2, [r3], #4
 801c5fa:	6800      	ldr	r0, [r0, #0]
 801c5fc:	9301      	str	r3, [sp, #4]
 801c5fe:	f7ff fe31 	bl	801c264 <_vfiprintf_r>
 801c602:	b002      	add	sp, #8
 801c604:	f85d eb04 	ldr.w	lr, [sp], #4
 801c608:	b003      	add	sp, #12
 801c60a:	4770      	bx	lr
 801c60c:	2000025c 	.word	0x2000025c

0801c610 <_fstat_r>:
 801c610:	b538      	push	{r3, r4, r5, lr}
 801c612:	4d07      	ldr	r5, [pc, #28]	; (801c630 <_fstat_r+0x20>)
 801c614:	2300      	movs	r3, #0
 801c616:	4604      	mov	r4, r0
 801c618:	4608      	mov	r0, r1
 801c61a:	4611      	mov	r1, r2
 801c61c:	602b      	str	r3, [r5, #0]
 801c61e:	f7e6 f928 	bl	8002872 <_fstat>
 801c622:	1c43      	adds	r3, r0, #1
 801c624:	d102      	bne.n	801c62c <_fstat_r+0x1c>
 801c626:	682b      	ldr	r3, [r5, #0]
 801c628:	b103      	cbz	r3, 801c62c <_fstat_r+0x1c>
 801c62a:	6023      	str	r3, [r4, #0]
 801c62c:	bd38      	pop	{r3, r4, r5, pc}
 801c62e:	bf00      	nop
 801c630:	2000c0f8 	.word	0x2000c0f8

0801c634 <_isatty_r>:
 801c634:	b538      	push	{r3, r4, r5, lr}
 801c636:	4d06      	ldr	r5, [pc, #24]	; (801c650 <_isatty_r+0x1c>)
 801c638:	2300      	movs	r3, #0
 801c63a:	4604      	mov	r4, r0
 801c63c:	4608      	mov	r0, r1
 801c63e:	602b      	str	r3, [r5, #0]
 801c640:	f7e6 f927 	bl	8002892 <_isatty>
 801c644:	1c43      	adds	r3, r0, #1
 801c646:	d102      	bne.n	801c64e <_isatty_r+0x1a>
 801c648:	682b      	ldr	r3, [r5, #0]
 801c64a:	b103      	cbz	r3, 801c64e <_isatty_r+0x1a>
 801c64c:	6023      	str	r3, [r4, #0]
 801c64e:	bd38      	pop	{r3, r4, r5, pc}
 801c650:	2000c0f8 	.word	0x2000c0f8

0801c654 <_lseek_r>:
 801c654:	b538      	push	{r3, r4, r5, lr}
 801c656:	4d07      	ldr	r5, [pc, #28]	; (801c674 <_lseek_r+0x20>)
 801c658:	4604      	mov	r4, r0
 801c65a:	4608      	mov	r0, r1
 801c65c:	4611      	mov	r1, r2
 801c65e:	2200      	movs	r2, #0
 801c660:	602a      	str	r2, [r5, #0]
 801c662:	461a      	mov	r2, r3
 801c664:	f7e6 f920 	bl	80028a8 <_lseek>
 801c668:	1c43      	adds	r3, r0, #1
 801c66a:	d102      	bne.n	801c672 <_lseek_r+0x1e>
 801c66c:	682b      	ldr	r3, [r5, #0]
 801c66e:	b103      	cbz	r3, 801c672 <_lseek_r+0x1e>
 801c670:	6023      	str	r3, [r4, #0]
 801c672:	bd38      	pop	{r3, r4, r5, pc}
 801c674:	2000c0f8 	.word	0x2000c0f8

0801c678 <__ascii_mbtowc>:
 801c678:	b082      	sub	sp, #8
 801c67a:	b901      	cbnz	r1, 801c67e <__ascii_mbtowc+0x6>
 801c67c:	a901      	add	r1, sp, #4
 801c67e:	b142      	cbz	r2, 801c692 <__ascii_mbtowc+0x1a>
 801c680:	b14b      	cbz	r3, 801c696 <__ascii_mbtowc+0x1e>
 801c682:	7813      	ldrb	r3, [r2, #0]
 801c684:	600b      	str	r3, [r1, #0]
 801c686:	7812      	ldrb	r2, [r2, #0]
 801c688:	1e10      	subs	r0, r2, #0
 801c68a:	bf18      	it	ne
 801c68c:	2001      	movne	r0, #1
 801c68e:	b002      	add	sp, #8
 801c690:	4770      	bx	lr
 801c692:	4610      	mov	r0, r2
 801c694:	e7fb      	b.n	801c68e <__ascii_mbtowc+0x16>
 801c696:	f06f 0001 	mvn.w	r0, #1
 801c69a:	e7f8      	b.n	801c68e <__ascii_mbtowc+0x16>

0801c69c <__malloc_lock>:
 801c69c:	4801      	ldr	r0, [pc, #4]	; (801c6a4 <__malloc_lock+0x8>)
 801c69e:	f7ff b910 	b.w	801b8c2 <__retarget_lock_acquire_recursive>
 801c6a2:	bf00      	nop
 801c6a4:	2000c0f3 	.word	0x2000c0f3

0801c6a8 <__malloc_unlock>:
 801c6a8:	4801      	ldr	r0, [pc, #4]	; (801c6b0 <__malloc_unlock+0x8>)
 801c6aa:	f7ff b90b 	b.w	801b8c4 <__retarget_lock_release_recursive>
 801c6ae:	bf00      	nop
 801c6b0:	2000c0f3 	.word	0x2000c0f3

0801c6b4 <_read_r>:
 801c6b4:	b538      	push	{r3, r4, r5, lr}
 801c6b6:	4d07      	ldr	r5, [pc, #28]	; (801c6d4 <_read_r+0x20>)
 801c6b8:	4604      	mov	r4, r0
 801c6ba:	4608      	mov	r0, r1
 801c6bc:	4611      	mov	r1, r2
 801c6be:	2200      	movs	r2, #0
 801c6c0:	602a      	str	r2, [r5, #0]
 801c6c2:	461a      	mov	r2, r3
 801c6c4:	f7e6 f890 	bl	80027e8 <_read>
 801c6c8:	1c43      	adds	r3, r0, #1
 801c6ca:	d102      	bne.n	801c6d2 <_read_r+0x1e>
 801c6cc:	682b      	ldr	r3, [r5, #0]
 801c6ce:	b103      	cbz	r3, 801c6d2 <_read_r+0x1e>
 801c6d0:	6023      	str	r3, [r4, #0]
 801c6d2:	bd38      	pop	{r3, r4, r5, pc}
 801c6d4:	2000c0f8 	.word	0x2000c0f8

0801c6d8 <__ascii_wctomb>:
 801c6d8:	b149      	cbz	r1, 801c6ee <__ascii_wctomb+0x16>
 801c6da:	2aff      	cmp	r2, #255	; 0xff
 801c6dc:	bf85      	ittet	hi
 801c6de:	238a      	movhi	r3, #138	; 0x8a
 801c6e0:	6003      	strhi	r3, [r0, #0]
 801c6e2:	700a      	strbls	r2, [r1, #0]
 801c6e4:	f04f 30ff 	movhi.w	r0, #4294967295
 801c6e8:	bf98      	it	ls
 801c6ea:	2001      	movls	r0, #1
 801c6ec:	4770      	bx	lr
 801c6ee:	4608      	mov	r0, r1
 801c6f0:	4770      	bx	lr

0801c6f2 <abort>:
 801c6f2:	b508      	push	{r3, lr}
 801c6f4:	2006      	movs	r0, #6
 801c6f6:	f000 f82b 	bl	801c750 <raise>
 801c6fa:	2001      	movs	r0, #1
 801c6fc:	f7e6 f86a 	bl	80027d4 <_exit>

0801c700 <_raise_r>:
 801c700:	291f      	cmp	r1, #31
 801c702:	b538      	push	{r3, r4, r5, lr}
 801c704:	4604      	mov	r4, r0
 801c706:	460d      	mov	r5, r1
 801c708:	d904      	bls.n	801c714 <_raise_r+0x14>
 801c70a:	2316      	movs	r3, #22
 801c70c:	6003      	str	r3, [r0, #0]
 801c70e:	f04f 30ff 	mov.w	r0, #4294967295
 801c712:	bd38      	pop	{r3, r4, r5, pc}
 801c714:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c716:	b112      	cbz	r2, 801c71e <_raise_r+0x1e>
 801c718:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c71c:	b94b      	cbnz	r3, 801c732 <_raise_r+0x32>
 801c71e:	4620      	mov	r0, r4
 801c720:	f000 f830 	bl	801c784 <_getpid_r>
 801c724:	462a      	mov	r2, r5
 801c726:	4601      	mov	r1, r0
 801c728:	4620      	mov	r0, r4
 801c72a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c72e:	f000 b817 	b.w	801c760 <_kill_r>
 801c732:	2b01      	cmp	r3, #1
 801c734:	d00a      	beq.n	801c74c <_raise_r+0x4c>
 801c736:	1c59      	adds	r1, r3, #1
 801c738:	d103      	bne.n	801c742 <_raise_r+0x42>
 801c73a:	2316      	movs	r3, #22
 801c73c:	6003      	str	r3, [r0, #0]
 801c73e:	2001      	movs	r0, #1
 801c740:	e7e7      	b.n	801c712 <_raise_r+0x12>
 801c742:	2400      	movs	r4, #0
 801c744:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c748:	4628      	mov	r0, r5
 801c74a:	4798      	blx	r3
 801c74c:	2000      	movs	r0, #0
 801c74e:	e7e0      	b.n	801c712 <_raise_r+0x12>

0801c750 <raise>:
 801c750:	4b02      	ldr	r3, [pc, #8]	; (801c75c <raise+0xc>)
 801c752:	4601      	mov	r1, r0
 801c754:	6818      	ldr	r0, [r3, #0]
 801c756:	f7ff bfd3 	b.w	801c700 <_raise_r>
 801c75a:	bf00      	nop
 801c75c:	2000025c 	.word	0x2000025c

0801c760 <_kill_r>:
 801c760:	b538      	push	{r3, r4, r5, lr}
 801c762:	4d07      	ldr	r5, [pc, #28]	; (801c780 <_kill_r+0x20>)
 801c764:	2300      	movs	r3, #0
 801c766:	4604      	mov	r4, r0
 801c768:	4608      	mov	r0, r1
 801c76a:	4611      	mov	r1, r2
 801c76c:	602b      	str	r3, [r5, #0]
 801c76e:	f7e6 f821 	bl	80027b4 <_kill>
 801c772:	1c43      	adds	r3, r0, #1
 801c774:	d102      	bne.n	801c77c <_kill_r+0x1c>
 801c776:	682b      	ldr	r3, [r5, #0]
 801c778:	b103      	cbz	r3, 801c77c <_kill_r+0x1c>
 801c77a:	6023      	str	r3, [r4, #0]
 801c77c:	bd38      	pop	{r3, r4, r5, pc}
 801c77e:	bf00      	nop
 801c780:	2000c0f8 	.word	0x2000c0f8

0801c784 <_getpid_r>:
 801c784:	f7e6 b80e 	b.w	80027a4 <_getpid>

0801c788 <cosf>:
 801c788:	ee10 3a10 	vmov	r3, s0
 801c78c:	b507      	push	{r0, r1, r2, lr}
 801c78e:	4a1c      	ldr	r2, [pc, #112]	; (801c800 <cosf+0x78>)
 801c790:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c794:	4293      	cmp	r3, r2
 801c796:	dc04      	bgt.n	801c7a2 <cosf+0x1a>
 801c798:	eddf 0a1a 	vldr	s1, [pc, #104]	; 801c804 <cosf+0x7c>
 801c79c:	f000 fd74 	bl	801d288 <__kernel_cosf>
 801c7a0:	e004      	b.n	801c7ac <cosf+0x24>
 801c7a2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c7a6:	db04      	blt.n	801c7b2 <cosf+0x2a>
 801c7a8:	ee30 0a40 	vsub.f32	s0, s0, s0
 801c7ac:	b003      	add	sp, #12
 801c7ae:	f85d fb04 	ldr.w	pc, [sp], #4
 801c7b2:	4668      	mov	r0, sp
 801c7b4:	f000 fc28 	bl	801d008 <__ieee754_rem_pio2f>
 801c7b8:	f000 0003 	and.w	r0, r0, #3
 801c7bc:	2801      	cmp	r0, #1
 801c7be:	d007      	beq.n	801c7d0 <cosf+0x48>
 801c7c0:	2802      	cmp	r0, #2
 801c7c2:	d00e      	beq.n	801c7e2 <cosf+0x5a>
 801c7c4:	b9a0      	cbnz	r0, 801c7f0 <cosf+0x68>
 801c7c6:	eddd 0a01 	vldr	s1, [sp, #4]
 801c7ca:	ed9d 0a00 	vldr	s0, [sp]
 801c7ce:	e7e5      	b.n	801c79c <cosf+0x14>
 801c7d0:	eddd 0a01 	vldr	s1, [sp, #4]
 801c7d4:	ed9d 0a00 	vldr	s0, [sp]
 801c7d8:	f001 f840 	bl	801d85c <__kernel_sinf>
 801c7dc:	eeb1 0a40 	vneg.f32	s0, s0
 801c7e0:	e7e4      	b.n	801c7ac <cosf+0x24>
 801c7e2:	eddd 0a01 	vldr	s1, [sp, #4]
 801c7e6:	ed9d 0a00 	vldr	s0, [sp]
 801c7ea:	f000 fd4d 	bl	801d288 <__kernel_cosf>
 801c7ee:	e7f5      	b.n	801c7dc <cosf+0x54>
 801c7f0:	eddd 0a01 	vldr	s1, [sp, #4]
 801c7f4:	ed9d 0a00 	vldr	s0, [sp]
 801c7f8:	2001      	movs	r0, #1
 801c7fa:	f001 f82f 	bl	801d85c <__kernel_sinf>
 801c7fe:	e7d5      	b.n	801c7ac <cosf+0x24>
 801c800:	3f490fd8 	.word	0x3f490fd8
 801c804:	00000000 	.word	0x00000000

0801c808 <lrintf>:
 801c808:	ee10 3a10 	vmov	r3, s0
 801c80c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c810:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 801c814:	281e      	cmp	r0, #30
 801c816:	b082      	sub	sp, #8
 801c818:	dc2e      	bgt.n	801c878 <lrintf+0x70>
 801c81a:	1c41      	adds	r1, r0, #1
 801c81c:	da02      	bge.n	801c824 <lrintf+0x1c>
 801c81e:	2000      	movs	r0, #0
 801c820:	b002      	add	sp, #8
 801c822:	4770      	bx	lr
 801c824:	2816      	cmp	r0, #22
 801c826:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 801c82a:	dd09      	ble.n	801c840 <lrintf+0x38>
 801c82c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801c830:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801c834:	3a96      	subs	r2, #150	; 0x96
 801c836:	4090      	lsls	r0, r2
 801c838:	2900      	cmp	r1, #0
 801c83a:	d0f1      	beq.n	801c820 <lrintf+0x18>
 801c83c:	4240      	negs	r0, r0
 801c83e:	e7ef      	b.n	801c820 <lrintf+0x18>
 801c840:	4b10      	ldr	r3, [pc, #64]	; (801c884 <lrintf+0x7c>)
 801c842:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c846:	ed93 7a00 	vldr	s14, [r3]
 801c84a:	ee37 0a00 	vadd.f32	s0, s14, s0
 801c84e:	ed8d 0a01 	vstr	s0, [sp, #4]
 801c852:	eddd 7a01 	vldr	s15, [sp, #4]
 801c856:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c85a:	ee17 3a90 	vmov	r3, s15
 801c85e:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801c862:	d0dc      	beq.n	801c81e <lrintf+0x16>
 801c864:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801c868:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 801c86c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801c870:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801c874:	40d8      	lsrs	r0, r3
 801c876:	e7df      	b.n	801c838 <lrintf+0x30>
 801c878:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c87c:	ee17 0a90 	vmov	r0, s15
 801c880:	e7ce      	b.n	801c820 <lrintf+0x18>
 801c882:	bf00      	nop
 801c884:	0801e37c 	.word	0x0801e37c

0801c888 <sinf>:
 801c888:	ee10 3a10 	vmov	r3, s0
 801c88c:	b507      	push	{r0, r1, r2, lr}
 801c88e:	4a1d      	ldr	r2, [pc, #116]	; (801c904 <sinf+0x7c>)
 801c890:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c894:	4293      	cmp	r3, r2
 801c896:	dc05      	bgt.n	801c8a4 <sinf+0x1c>
 801c898:	eddf 0a1b 	vldr	s1, [pc, #108]	; 801c908 <sinf+0x80>
 801c89c:	2000      	movs	r0, #0
 801c89e:	f000 ffdd 	bl	801d85c <__kernel_sinf>
 801c8a2:	e004      	b.n	801c8ae <sinf+0x26>
 801c8a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c8a8:	db04      	blt.n	801c8b4 <sinf+0x2c>
 801c8aa:	ee30 0a40 	vsub.f32	s0, s0, s0
 801c8ae:	b003      	add	sp, #12
 801c8b0:	f85d fb04 	ldr.w	pc, [sp], #4
 801c8b4:	4668      	mov	r0, sp
 801c8b6:	f000 fba7 	bl	801d008 <__ieee754_rem_pio2f>
 801c8ba:	f000 0003 	and.w	r0, r0, #3
 801c8be:	2801      	cmp	r0, #1
 801c8c0:	d008      	beq.n	801c8d4 <sinf+0x4c>
 801c8c2:	2802      	cmp	r0, #2
 801c8c4:	d00d      	beq.n	801c8e2 <sinf+0x5a>
 801c8c6:	b9b0      	cbnz	r0, 801c8f6 <sinf+0x6e>
 801c8c8:	eddd 0a01 	vldr	s1, [sp, #4]
 801c8cc:	ed9d 0a00 	vldr	s0, [sp]
 801c8d0:	2001      	movs	r0, #1
 801c8d2:	e7e4      	b.n	801c89e <sinf+0x16>
 801c8d4:	eddd 0a01 	vldr	s1, [sp, #4]
 801c8d8:	ed9d 0a00 	vldr	s0, [sp]
 801c8dc:	f000 fcd4 	bl	801d288 <__kernel_cosf>
 801c8e0:	e7e5      	b.n	801c8ae <sinf+0x26>
 801c8e2:	eddd 0a01 	vldr	s1, [sp, #4]
 801c8e6:	ed9d 0a00 	vldr	s0, [sp]
 801c8ea:	2001      	movs	r0, #1
 801c8ec:	f000 ffb6 	bl	801d85c <__kernel_sinf>
 801c8f0:	eeb1 0a40 	vneg.f32	s0, s0
 801c8f4:	e7db      	b.n	801c8ae <sinf+0x26>
 801c8f6:	eddd 0a01 	vldr	s1, [sp, #4]
 801c8fa:	ed9d 0a00 	vldr	s0, [sp]
 801c8fe:	f000 fcc3 	bl	801d288 <__kernel_cosf>
 801c902:	e7f5      	b.n	801c8f0 <sinf+0x68>
 801c904:	3f490fd8 	.word	0x3f490fd8
 801c908:	00000000 	.word	0x00000000

0801c90c <powf>:
 801c90c:	b508      	push	{r3, lr}
 801c90e:	ed2d 8b04 	vpush	{d8-d9}
 801c912:	eeb0 9a40 	vmov.f32	s18, s0
 801c916:	eef0 8a60 	vmov.f32	s17, s1
 801c91a:	f000 f8b5 	bl	801ca88 <__ieee754_powf>
 801c91e:	4b43      	ldr	r3, [pc, #268]	; (801ca2c <powf+0x120>)
 801c920:	f993 3000 	ldrsb.w	r3, [r3]
 801c924:	3301      	adds	r3, #1
 801c926:	eeb0 8a40 	vmov.f32	s16, s0
 801c92a:	d012      	beq.n	801c952 <powf+0x46>
 801c92c:	eef4 8a68 	vcmp.f32	s17, s17
 801c930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c934:	d60d      	bvs.n	801c952 <powf+0x46>
 801c936:	eeb4 9a49 	vcmp.f32	s18, s18
 801c93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c93e:	d70d      	bvc.n	801c95c <powf+0x50>
 801c940:	eef5 8a40 	vcmp.f32	s17, #0.0
 801c944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c948:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801c94c:	bf08      	it	eq
 801c94e:	eeb0 8a67 	vmoveq.f32	s16, s15
 801c952:	eeb0 0a48 	vmov.f32	s0, s16
 801c956:	ecbd 8b04 	vpop	{d8-d9}
 801c95a:	bd08      	pop	{r3, pc}
 801c95c:	eddf 9a34 	vldr	s19, [pc, #208]	; 801ca30 <powf+0x124>
 801c960:	eeb4 9a69 	vcmp.f32	s18, s19
 801c964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c968:	d116      	bne.n	801c998 <powf+0x8c>
 801c96a:	eef4 8a69 	vcmp.f32	s17, s19
 801c96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c972:	d057      	beq.n	801ca24 <powf+0x118>
 801c974:	eeb0 0a68 	vmov.f32	s0, s17
 801c978:	f000 ffbf 	bl	801d8fa <finitef>
 801c97c:	2800      	cmp	r0, #0
 801c97e:	d0e8      	beq.n	801c952 <powf+0x46>
 801c980:	eef4 8ae9 	vcmpe.f32	s17, s19
 801c984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c988:	d5e3      	bpl.n	801c952 <powf+0x46>
 801c98a:	f7fd f96d 	bl	8019c68 <__errno>
 801c98e:	2321      	movs	r3, #33	; 0x21
 801c990:	6003      	str	r3, [r0, #0]
 801c992:	ed9f 8a28 	vldr	s16, [pc, #160]	; 801ca34 <powf+0x128>
 801c996:	e7dc      	b.n	801c952 <powf+0x46>
 801c998:	f000 ffaf 	bl	801d8fa <finitef>
 801c99c:	bb50      	cbnz	r0, 801c9f4 <powf+0xe8>
 801c99e:	eeb0 0a49 	vmov.f32	s0, s18
 801c9a2:	f000 ffaa 	bl	801d8fa <finitef>
 801c9a6:	b328      	cbz	r0, 801c9f4 <powf+0xe8>
 801c9a8:	eeb0 0a68 	vmov.f32	s0, s17
 801c9ac:	f000 ffa5 	bl	801d8fa <finitef>
 801c9b0:	b300      	cbz	r0, 801c9f4 <powf+0xe8>
 801c9b2:	eeb4 8a48 	vcmp.f32	s16, s16
 801c9b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9ba:	d706      	bvc.n	801c9ca <powf+0xbe>
 801c9bc:	f7fd f954 	bl	8019c68 <__errno>
 801c9c0:	2321      	movs	r3, #33	; 0x21
 801c9c2:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 801c9c6:	6003      	str	r3, [r0, #0]
 801c9c8:	e7c3      	b.n	801c952 <powf+0x46>
 801c9ca:	f7fd f94d 	bl	8019c68 <__errno>
 801c9ce:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 801c9d2:	2322      	movs	r3, #34	; 0x22
 801c9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9d8:	6003      	str	r3, [r0, #0]
 801c9da:	d508      	bpl.n	801c9ee <powf+0xe2>
 801c9dc:	eeb0 0a68 	vmov.f32	s0, s17
 801c9e0:	f000 ffe0 	bl	801d9a4 <rintf>
 801c9e4:	eeb4 0a68 	vcmp.f32	s0, s17
 801c9e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9ec:	d1d1      	bne.n	801c992 <powf+0x86>
 801c9ee:	ed9f 8a12 	vldr	s16, [pc, #72]	; 801ca38 <powf+0x12c>
 801c9f2:	e7ae      	b.n	801c952 <powf+0x46>
 801c9f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c9f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9fc:	d1a9      	bne.n	801c952 <powf+0x46>
 801c9fe:	eeb0 0a49 	vmov.f32	s0, s18
 801ca02:	f000 ff7a 	bl	801d8fa <finitef>
 801ca06:	2800      	cmp	r0, #0
 801ca08:	d0a3      	beq.n	801c952 <powf+0x46>
 801ca0a:	eeb0 0a68 	vmov.f32	s0, s17
 801ca0e:	f000 ff74 	bl	801d8fa <finitef>
 801ca12:	2800      	cmp	r0, #0
 801ca14:	d09d      	beq.n	801c952 <powf+0x46>
 801ca16:	f7fd f927 	bl	8019c68 <__errno>
 801ca1a:	2322      	movs	r3, #34	; 0x22
 801ca1c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 801ca30 <powf+0x124>
 801ca20:	6003      	str	r3, [r0, #0]
 801ca22:	e796      	b.n	801c952 <powf+0x46>
 801ca24:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801ca28:	e793      	b.n	801c952 <powf+0x46>
 801ca2a:	bf00      	nop
 801ca2c:	2000042c 	.word	0x2000042c
 801ca30:	00000000 	.word	0x00000000
 801ca34:	ff800000 	.word	0xff800000
 801ca38:	7f800000 	.word	0x7f800000

0801ca3c <sqrtf>:
 801ca3c:	b508      	push	{r3, lr}
 801ca3e:	ed2d 8b02 	vpush	{d8}
 801ca42:	eeb0 8a40 	vmov.f32	s16, s0
 801ca46:	f000 fc1b 	bl	801d280 <__ieee754_sqrtf>
 801ca4a:	4b0d      	ldr	r3, [pc, #52]	; (801ca80 <sqrtf+0x44>)
 801ca4c:	f993 3000 	ldrsb.w	r3, [r3]
 801ca50:	3301      	adds	r3, #1
 801ca52:	d011      	beq.n	801ca78 <sqrtf+0x3c>
 801ca54:	eeb4 8a48 	vcmp.f32	s16, s16
 801ca58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca5c:	d60c      	bvs.n	801ca78 <sqrtf+0x3c>
 801ca5e:	eddf 8a09 	vldr	s17, [pc, #36]	; 801ca84 <sqrtf+0x48>
 801ca62:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801ca66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca6a:	d505      	bpl.n	801ca78 <sqrtf+0x3c>
 801ca6c:	f7fd f8fc 	bl	8019c68 <__errno>
 801ca70:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801ca74:	2321      	movs	r3, #33	; 0x21
 801ca76:	6003      	str	r3, [r0, #0]
 801ca78:	ecbd 8b02 	vpop	{d8}
 801ca7c:	bd08      	pop	{r3, pc}
 801ca7e:	bf00      	nop
 801ca80:	2000042c 	.word	0x2000042c
 801ca84:	00000000 	.word	0x00000000

0801ca88 <__ieee754_powf>:
 801ca88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca8c:	ee10 5a90 	vmov	r5, s1
 801ca90:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 801ca94:	ed2d 8b02 	vpush	{d8}
 801ca98:	eeb0 8a40 	vmov.f32	s16, s0
 801ca9c:	eef0 8a60 	vmov.f32	s17, s1
 801caa0:	f000 8291 	beq.w	801cfc6 <__ieee754_powf+0x53e>
 801caa4:	ee10 8a10 	vmov	r8, s0
 801caa8:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801caac:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801cab0:	dc06      	bgt.n	801cac0 <__ieee754_powf+0x38>
 801cab2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801cab6:	dd0a      	ble.n	801cace <__ieee754_powf+0x46>
 801cab8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801cabc:	f000 8283 	beq.w	801cfc6 <__ieee754_powf+0x53e>
 801cac0:	ecbd 8b02 	vpop	{d8}
 801cac4:	48d8      	ldr	r0, [pc, #864]	; (801ce28 <__ieee754_powf+0x3a0>)
 801cac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801caca:	f000 bf65 	b.w	801d998 <nanf>
 801cace:	f1b8 0f00 	cmp.w	r8, #0
 801cad2:	da1f      	bge.n	801cb14 <__ieee754_powf+0x8c>
 801cad4:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 801cad8:	da2e      	bge.n	801cb38 <__ieee754_powf+0xb0>
 801cada:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801cade:	f2c0 827b 	blt.w	801cfd8 <__ieee754_powf+0x550>
 801cae2:	15fb      	asrs	r3, r7, #23
 801cae4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801cae8:	fa47 f603 	asr.w	r6, r7, r3
 801caec:	fa06 f303 	lsl.w	r3, r6, r3
 801caf0:	42bb      	cmp	r3, r7
 801caf2:	f040 8271 	bne.w	801cfd8 <__ieee754_powf+0x550>
 801caf6:	f006 0601 	and.w	r6, r6, #1
 801cafa:	f1c6 0602 	rsb	r6, r6, #2
 801cafe:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801cb02:	d120      	bne.n	801cb46 <__ieee754_powf+0xbe>
 801cb04:	2d00      	cmp	r5, #0
 801cb06:	f280 8264 	bge.w	801cfd2 <__ieee754_powf+0x54a>
 801cb0a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cb0e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801cb12:	e00d      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cb14:	2600      	movs	r6, #0
 801cb16:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801cb1a:	d1f0      	bne.n	801cafe <__ieee754_powf+0x76>
 801cb1c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801cb20:	f000 8251 	beq.w	801cfc6 <__ieee754_powf+0x53e>
 801cb24:	dd0a      	ble.n	801cb3c <__ieee754_powf+0xb4>
 801cb26:	2d00      	cmp	r5, #0
 801cb28:	f280 8250 	bge.w	801cfcc <__ieee754_powf+0x544>
 801cb2c:	ed9f 0abf 	vldr	s0, [pc, #764]	; 801ce2c <__ieee754_powf+0x3a4>
 801cb30:	ecbd 8b02 	vpop	{d8}
 801cb34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb38:	2602      	movs	r6, #2
 801cb3a:	e7ec      	b.n	801cb16 <__ieee754_powf+0x8e>
 801cb3c:	2d00      	cmp	r5, #0
 801cb3e:	daf5      	bge.n	801cb2c <__ieee754_powf+0xa4>
 801cb40:	eeb1 0a68 	vneg.f32	s0, s17
 801cb44:	e7f4      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cb46:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801cb4a:	d102      	bne.n	801cb52 <__ieee754_powf+0xca>
 801cb4c:	ee28 0a08 	vmul.f32	s0, s16, s16
 801cb50:	e7ee      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cb52:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 801cb56:	eeb0 0a48 	vmov.f32	s0, s16
 801cb5a:	d108      	bne.n	801cb6e <__ieee754_powf+0xe6>
 801cb5c:	f1b8 0f00 	cmp.w	r8, #0
 801cb60:	db05      	blt.n	801cb6e <__ieee754_powf+0xe6>
 801cb62:	ecbd 8b02 	vpop	{d8}
 801cb66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cb6a:	f000 bb89 	b.w	801d280 <__ieee754_sqrtf>
 801cb6e:	f000 febd 	bl	801d8ec <fabsf>
 801cb72:	b124      	cbz	r4, 801cb7e <__ieee754_powf+0xf6>
 801cb74:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 801cb78:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801cb7c:	d117      	bne.n	801cbae <__ieee754_powf+0x126>
 801cb7e:	2d00      	cmp	r5, #0
 801cb80:	bfbc      	itt	lt
 801cb82:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801cb86:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801cb8a:	f1b8 0f00 	cmp.w	r8, #0
 801cb8e:	dacf      	bge.n	801cb30 <__ieee754_powf+0xa8>
 801cb90:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 801cb94:	ea54 0306 	orrs.w	r3, r4, r6
 801cb98:	d104      	bne.n	801cba4 <__ieee754_powf+0x11c>
 801cb9a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801cb9e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801cba2:	e7c5      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cba4:	2e01      	cmp	r6, #1
 801cba6:	d1c3      	bne.n	801cb30 <__ieee754_powf+0xa8>
 801cba8:	eeb1 0a40 	vneg.f32	s0, s0
 801cbac:	e7c0      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cbae:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801cbb2:	3801      	subs	r0, #1
 801cbb4:	ea56 0300 	orrs.w	r3, r6, r0
 801cbb8:	d104      	bne.n	801cbc4 <__ieee754_powf+0x13c>
 801cbba:	ee38 8a48 	vsub.f32	s16, s16, s16
 801cbbe:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801cbc2:	e7b5      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cbc4:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 801cbc8:	dd6b      	ble.n	801cca2 <__ieee754_powf+0x21a>
 801cbca:	4b99      	ldr	r3, [pc, #612]	; (801ce30 <__ieee754_powf+0x3a8>)
 801cbcc:	429c      	cmp	r4, r3
 801cbce:	dc06      	bgt.n	801cbde <__ieee754_powf+0x156>
 801cbd0:	2d00      	cmp	r5, #0
 801cbd2:	daab      	bge.n	801cb2c <__ieee754_powf+0xa4>
 801cbd4:	ed9f 0a97 	vldr	s0, [pc, #604]	; 801ce34 <__ieee754_powf+0x3ac>
 801cbd8:	ee20 0a00 	vmul.f32	s0, s0, s0
 801cbdc:	e7a8      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cbde:	4b96      	ldr	r3, [pc, #600]	; (801ce38 <__ieee754_powf+0x3b0>)
 801cbe0:	429c      	cmp	r4, r3
 801cbe2:	dd02      	ble.n	801cbea <__ieee754_powf+0x162>
 801cbe4:	2d00      	cmp	r5, #0
 801cbe6:	dcf5      	bgt.n	801cbd4 <__ieee754_powf+0x14c>
 801cbe8:	e7a0      	b.n	801cb2c <__ieee754_powf+0xa4>
 801cbea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cbee:	ee30 0a67 	vsub.f32	s0, s0, s15
 801cbf2:	eddf 6a92 	vldr	s13, [pc, #584]	; 801ce3c <__ieee754_powf+0x3b4>
 801cbf6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801cbfa:	eee0 6a67 	vfms.f32	s13, s0, s15
 801cbfe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801cc02:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801cc06:	ee20 7a00 	vmul.f32	s14, s0, s0
 801cc0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cc0e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 801ce40 <__ieee754_powf+0x3b8>
 801cc12:	ee67 7a67 	vnmul.f32	s15, s14, s15
 801cc16:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 801ce44 <__ieee754_powf+0x3bc>
 801cc1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801cc1e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 801ce48 <__ieee754_powf+0x3c0>
 801cc22:	eef0 6a67 	vmov.f32	s13, s15
 801cc26:	eee0 6a07 	vfma.f32	s13, s0, s14
 801cc2a:	ee16 3a90 	vmov	r3, s13
 801cc2e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801cc32:	f023 030f 	bic.w	r3, r3, #15
 801cc36:	ee00 3a90 	vmov	s1, r3
 801cc3a:	eee0 0a47 	vfms.f32	s1, s0, s14
 801cc3e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801cc42:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 801cc46:	f025 050f 	bic.w	r5, r5, #15
 801cc4a:	ee07 5a10 	vmov	s14, r5
 801cc4e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 801cc52:	ee38 7ac7 	vsub.f32	s14, s17, s14
 801cc56:	ee07 3a90 	vmov	s15, r3
 801cc5a:	eee7 0a27 	vfma.f32	s1, s14, s15
 801cc5e:	3e01      	subs	r6, #1
 801cc60:	ea56 0200 	orrs.w	r2, r6, r0
 801cc64:	ee07 5a10 	vmov	s14, r5
 801cc68:	ee67 7a87 	vmul.f32	s15, s15, s14
 801cc6c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801cc70:	ee30 7aa7 	vadd.f32	s14, s1, s15
 801cc74:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 801cc78:	ee17 4a10 	vmov	r4, s14
 801cc7c:	bf08      	it	eq
 801cc7e:	eeb0 8a40 	vmoveq.f32	s16, s0
 801cc82:	2c00      	cmp	r4, #0
 801cc84:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801cc88:	f340 8184 	ble.w	801cf94 <__ieee754_powf+0x50c>
 801cc8c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801cc90:	f340 80fc 	ble.w	801ce8c <__ieee754_powf+0x404>
 801cc94:	eddf 7a67 	vldr	s15, [pc, #412]	; 801ce34 <__ieee754_powf+0x3ac>
 801cc98:	ee28 0a27 	vmul.f32	s0, s16, s15
 801cc9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 801cca0:	e746      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cca2:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 801cca6:	bf01      	itttt	eq
 801cca8:	eddf 7a68 	vldreq	s15, [pc, #416]	; 801ce4c <__ieee754_powf+0x3c4>
 801ccac:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801ccb0:	f06f 0217 	mvneq.w	r2, #23
 801ccb4:	ee17 4a90 	vmoveq	r4, s15
 801ccb8:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801ccbc:	bf18      	it	ne
 801ccbe:	2200      	movne	r2, #0
 801ccc0:	3b7f      	subs	r3, #127	; 0x7f
 801ccc2:	4413      	add	r3, r2
 801ccc4:	4a62      	ldr	r2, [pc, #392]	; (801ce50 <__ieee754_powf+0x3c8>)
 801ccc6:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801ccca:	4294      	cmp	r4, r2
 801cccc:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 801ccd0:	dd06      	ble.n	801cce0 <__ieee754_powf+0x258>
 801ccd2:	4a60      	ldr	r2, [pc, #384]	; (801ce54 <__ieee754_powf+0x3cc>)
 801ccd4:	4294      	cmp	r4, r2
 801ccd6:	f340 80a4 	ble.w	801ce22 <__ieee754_powf+0x39a>
 801ccda:	3301      	adds	r3, #1
 801ccdc:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801cce0:	2400      	movs	r4, #0
 801cce2:	4a5d      	ldr	r2, [pc, #372]	; (801ce58 <__ieee754_powf+0x3d0>)
 801cce4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 801cce8:	ee07 1a90 	vmov	s15, r1
 801ccec:	ed92 7a00 	vldr	s14, [r2]
 801ccf0:	4a5a      	ldr	r2, [pc, #360]	; (801ce5c <__ieee754_powf+0x3d4>)
 801ccf2:	ee37 6a27 	vadd.f32	s12, s14, s15
 801ccf6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801ccfa:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801ccfe:	1049      	asrs	r1, r1, #1
 801cd00:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801cd04:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801cd08:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 801cd0c:	ee37 5ac7 	vsub.f32	s10, s15, s14
 801cd10:	ee06 1a10 	vmov	s12, r1
 801cd14:	ee65 4a26 	vmul.f32	s9, s10, s13
 801cd18:	ee36 7a47 	vsub.f32	s14, s12, s14
 801cd1c:	ee14 7a90 	vmov	r7, s9
 801cd20:	4017      	ands	r7, r2
 801cd22:	ee05 7a90 	vmov	s11, r7
 801cd26:	eea5 5ac6 	vfms.f32	s10, s11, s12
 801cd2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cd2e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 801ce60 <__ieee754_powf+0x3d8>
 801cd32:	eea5 5ae7 	vfms.f32	s10, s11, s15
 801cd36:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801cd3a:	ee25 6a26 	vmul.f32	s12, s10, s13
 801cd3e:	eddf 6a49 	vldr	s13, [pc, #292]	; 801ce64 <__ieee754_powf+0x3dc>
 801cd42:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801cd46:	eddf 6a48 	vldr	s13, [pc, #288]	; 801ce68 <__ieee754_powf+0x3e0>
 801cd4a:	eee7 6a27 	vfma.f32	s13, s14, s15
 801cd4e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 801ce3c <__ieee754_powf+0x3b4>
 801cd52:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801cd56:	eddf 6a45 	vldr	s13, [pc, #276]	; 801ce6c <__ieee754_powf+0x3e4>
 801cd5a:	eee7 6a27 	vfma.f32	s13, s14, s15
 801cd5e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 801ce70 <__ieee754_powf+0x3e8>
 801cd62:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801cd66:	ee74 6aa5 	vadd.f32	s13, s9, s11
 801cd6a:	ee27 5aa7 	vmul.f32	s10, s15, s15
 801cd6e:	ee66 6a86 	vmul.f32	s13, s13, s12
 801cd72:	eee5 6a07 	vfma.f32	s13, s10, s14
 801cd76:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 801cd7a:	eef0 7a45 	vmov.f32	s15, s10
 801cd7e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 801cd82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801cd86:	ee17 1a90 	vmov	r1, s15
 801cd8a:	4011      	ands	r1, r2
 801cd8c:	ee07 1a90 	vmov	s15, r1
 801cd90:	ee37 7ac5 	vsub.f32	s14, s15, s10
 801cd94:	eea5 7ae5 	vfms.f32	s14, s11, s11
 801cd98:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801cd9c:	ee27 7a24 	vmul.f32	s14, s14, s9
 801cda0:	eea6 7a27 	vfma.f32	s14, s12, s15
 801cda4:	eeb0 6a47 	vmov.f32	s12, s14
 801cda8:	eea5 6aa7 	vfma.f32	s12, s11, s15
 801cdac:	ee16 1a10 	vmov	r1, s12
 801cdb0:	4011      	ands	r1, r2
 801cdb2:	ee06 1a90 	vmov	s13, r1
 801cdb6:	eee5 6ae7 	vfms.f32	s13, s11, s15
 801cdba:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801ce74 <__ieee754_powf+0x3ec>
 801cdbe:	eddf 5a2e 	vldr	s11, [pc, #184]	; 801ce78 <__ieee754_powf+0x3f0>
 801cdc2:	ee37 7a66 	vsub.f32	s14, s14, s13
 801cdc6:	ee06 1a10 	vmov	s12, r1
 801cdca:	ee27 7a27 	vmul.f32	s14, s14, s15
 801cdce:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801ce7c <__ieee754_powf+0x3f4>
 801cdd2:	492b      	ldr	r1, [pc, #172]	; (801ce80 <__ieee754_powf+0x3f8>)
 801cdd4:	eea6 7a27 	vfma.f32	s14, s12, s15
 801cdd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801cddc:	edd1 7a00 	vldr	s15, [r1]
 801cde0:	ee37 7a27 	vadd.f32	s14, s14, s15
 801cde4:	ee07 3a90 	vmov	s15, r3
 801cde8:	4b26      	ldr	r3, [pc, #152]	; (801ce84 <__ieee754_powf+0x3fc>)
 801cdea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801cdee:	eef0 7a47 	vmov.f32	s15, s14
 801cdf2:	eee6 7a25 	vfma.f32	s15, s12, s11
 801cdf6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801cdfa:	edd4 0a00 	vldr	s1, [r4]
 801cdfe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801ce02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce06:	ee17 3a90 	vmov	r3, s15
 801ce0a:	4013      	ands	r3, r2
 801ce0c:	ee07 3a90 	vmov	s15, r3
 801ce10:	ee77 6ae6 	vsub.f32	s13, s15, s13
 801ce14:	ee76 6ae0 	vsub.f32	s13, s13, s1
 801ce18:	eee6 6a65 	vfms.f32	s13, s12, s11
 801ce1c:	ee77 7a66 	vsub.f32	s15, s14, s13
 801ce20:	e70f      	b.n	801cc42 <__ieee754_powf+0x1ba>
 801ce22:	2401      	movs	r4, #1
 801ce24:	e75d      	b.n	801cce2 <__ieee754_powf+0x25a>
 801ce26:	bf00      	nop
 801ce28:	0801e270 	.word	0x0801e270
 801ce2c:	00000000 	.word	0x00000000
 801ce30:	3f7ffff7 	.word	0x3f7ffff7
 801ce34:	7149f2ca 	.word	0x7149f2ca
 801ce38:	3f800007 	.word	0x3f800007
 801ce3c:	3eaaaaab 	.word	0x3eaaaaab
 801ce40:	3fb8aa3b 	.word	0x3fb8aa3b
 801ce44:	36eca570 	.word	0x36eca570
 801ce48:	3fb8aa00 	.word	0x3fb8aa00
 801ce4c:	4b800000 	.word	0x4b800000
 801ce50:	001cc471 	.word	0x001cc471
 801ce54:	005db3d6 	.word	0x005db3d6
 801ce58:	0801e384 	.word	0x0801e384
 801ce5c:	fffff000 	.word	0xfffff000
 801ce60:	3e6c3255 	.word	0x3e6c3255
 801ce64:	3e53f142 	.word	0x3e53f142
 801ce68:	3e8ba305 	.word	0x3e8ba305
 801ce6c:	3edb6db7 	.word	0x3edb6db7
 801ce70:	3f19999a 	.word	0x3f19999a
 801ce74:	3f76384f 	.word	0x3f76384f
 801ce78:	3f763800 	.word	0x3f763800
 801ce7c:	369dc3a0 	.word	0x369dc3a0
 801ce80:	0801e394 	.word	0x0801e394
 801ce84:	0801e38c 	.word	0x0801e38c
 801ce88:	3338aa3c 	.word	0x3338aa3c
 801ce8c:	f040 8092 	bne.w	801cfb4 <__ieee754_powf+0x52c>
 801ce90:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 801ce88 <__ieee754_powf+0x400>
 801ce94:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ce98:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801ce9c:	eef4 6ac7 	vcmpe.f32	s13, s14
 801cea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cea4:	f73f aef6 	bgt.w	801cc94 <__ieee754_powf+0x20c>
 801cea8:	15db      	asrs	r3, r3, #23
 801ceaa:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801ceae:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801ceb2:	4103      	asrs	r3, r0
 801ceb4:	4423      	add	r3, r4
 801ceb6:	4949      	ldr	r1, [pc, #292]	; (801cfdc <__ieee754_powf+0x554>)
 801ceb8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801cebc:	3a7f      	subs	r2, #127	; 0x7f
 801cebe:	4111      	asrs	r1, r2
 801cec0:	ea23 0101 	bic.w	r1, r3, r1
 801cec4:	ee07 1a10 	vmov	s14, r1
 801cec8:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801cecc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801ced0:	f1c2 0217 	rsb	r2, r2, #23
 801ced4:	4110      	asrs	r0, r2
 801ced6:	2c00      	cmp	r4, #0
 801ced8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cedc:	bfb8      	it	lt
 801cede:	4240      	neglt	r0, r0
 801cee0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 801cee4:	eddf 6a3e 	vldr	s13, [pc, #248]	; 801cfe0 <__ieee754_powf+0x558>
 801cee8:	ee17 3a10 	vmov	r3, s14
 801ceec:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801cef0:	f023 030f 	bic.w	r3, r3, #15
 801cef4:	ee07 3a10 	vmov	s14, r3
 801cef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cefc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801cf00:	eddf 7a38 	vldr	s15, [pc, #224]	; 801cfe4 <__ieee754_powf+0x55c>
 801cf04:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cf08:	eee0 7aa6 	vfma.f32	s15, s1, s13
 801cf0c:	eddf 6a36 	vldr	s13, [pc, #216]	; 801cfe8 <__ieee754_powf+0x560>
 801cf10:	eeb0 0a67 	vmov.f32	s0, s15
 801cf14:	eea7 0a26 	vfma.f32	s0, s14, s13
 801cf18:	eeb0 6a40 	vmov.f32	s12, s0
 801cf1c:	eea7 6a66 	vfms.f32	s12, s14, s13
 801cf20:	ee20 7a00 	vmul.f32	s14, s0, s0
 801cf24:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801cf28:	eddf 6a30 	vldr	s13, [pc, #192]	; 801cfec <__ieee754_powf+0x564>
 801cf2c:	ed9f 6a30 	vldr	s12, [pc, #192]	; 801cff0 <__ieee754_powf+0x568>
 801cf30:	eea7 6a26 	vfma.f32	s12, s14, s13
 801cf34:	eddf 6a2f 	vldr	s13, [pc, #188]	; 801cff4 <__ieee754_powf+0x56c>
 801cf38:	eee6 6a07 	vfma.f32	s13, s12, s14
 801cf3c:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 801cff8 <__ieee754_powf+0x570>
 801cf40:	eea6 6a87 	vfma.f32	s12, s13, s14
 801cf44:	eddf 6a2d 	vldr	s13, [pc, #180]	; 801cffc <__ieee754_powf+0x574>
 801cf48:	eee6 6a07 	vfma.f32	s13, s12, s14
 801cf4c:	eeb0 6a40 	vmov.f32	s12, s0
 801cf50:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801cf54:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801cf58:	eeb0 7a46 	vmov.f32	s14, s12
 801cf5c:	ee77 6a66 	vsub.f32	s13, s14, s13
 801cf60:	ee20 6a06 	vmul.f32	s12, s0, s12
 801cf64:	eee0 7a27 	vfma.f32	s15, s0, s15
 801cf68:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801cf6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cf70:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cf74:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cf78:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cf7c:	ee10 3a10 	vmov	r3, s0
 801cf80:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801cf84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801cf88:	da1a      	bge.n	801cfc0 <__ieee754_powf+0x538>
 801cf8a:	f000 fd67 	bl	801da5c <scalbnf>
 801cf8e:	ee20 0a08 	vmul.f32	s0, s0, s16
 801cf92:	e5cd      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cf94:	4a1a      	ldr	r2, [pc, #104]	; (801d000 <__ieee754_powf+0x578>)
 801cf96:	4293      	cmp	r3, r2
 801cf98:	dd02      	ble.n	801cfa0 <__ieee754_powf+0x518>
 801cf9a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 801d004 <__ieee754_powf+0x57c>
 801cf9e:	e67b      	b.n	801cc98 <__ieee754_powf+0x210>
 801cfa0:	d108      	bne.n	801cfb4 <__ieee754_powf+0x52c>
 801cfa2:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cfa6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801cfaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfae:	f6ff af7b 	blt.w	801cea8 <__ieee754_powf+0x420>
 801cfb2:	e7f2      	b.n	801cf9a <__ieee754_powf+0x512>
 801cfb4:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801cfb8:	f73f af76 	bgt.w	801cea8 <__ieee754_powf+0x420>
 801cfbc:	2000      	movs	r0, #0
 801cfbe:	e78f      	b.n	801cee0 <__ieee754_powf+0x458>
 801cfc0:	ee00 3a10 	vmov	s0, r3
 801cfc4:	e7e3      	b.n	801cf8e <__ieee754_powf+0x506>
 801cfc6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801cfca:	e5b1      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cfcc:	eeb0 0a68 	vmov.f32	s0, s17
 801cfd0:	e5ae      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cfd2:	eeb0 0a48 	vmov.f32	s0, s16
 801cfd6:	e5ab      	b.n	801cb30 <__ieee754_powf+0xa8>
 801cfd8:	2600      	movs	r6, #0
 801cfda:	e590      	b.n	801cafe <__ieee754_powf+0x76>
 801cfdc:	007fffff 	.word	0x007fffff
 801cfe0:	3f317218 	.word	0x3f317218
 801cfe4:	35bfbe8c 	.word	0x35bfbe8c
 801cfe8:	3f317200 	.word	0x3f317200
 801cfec:	3331bb4c 	.word	0x3331bb4c
 801cff0:	b5ddea0e 	.word	0xb5ddea0e
 801cff4:	388ab355 	.word	0x388ab355
 801cff8:	bb360b61 	.word	0xbb360b61
 801cffc:	3e2aaaab 	.word	0x3e2aaaab
 801d000:	43160000 	.word	0x43160000
 801d004:	0da24260 	.word	0x0da24260

0801d008 <__ieee754_rem_pio2f>:
 801d008:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d00a:	ee10 6a10 	vmov	r6, s0
 801d00e:	4b8e      	ldr	r3, [pc, #568]	; (801d248 <__ieee754_rem_pio2f+0x240>)
 801d010:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801d014:	429d      	cmp	r5, r3
 801d016:	b087      	sub	sp, #28
 801d018:	eef0 7a40 	vmov.f32	s15, s0
 801d01c:	4604      	mov	r4, r0
 801d01e:	dc05      	bgt.n	801d02c <__ieee754_rem_pio2f+0x24>
 801d020:	2300      	movs	r3, #0
 801d022:	ed80 0a00 	vstr	s0, [r0]
 801d026:	6043      	str	r3, [r0, #4]
 801d028:	2000      	movs	r0, #0
 801d02a:	e01a      	b.n	801d062 <__ieee754_rem_pio2f+0x5a>
 801d02c:	4b87      	ldr	r3, [pc, #540]	; (801d24c <__ieee754_rem_pio2f+0x244>)
 801d02e:	429d      	cmp	r5, r3
 801d030:	dc46      	bgt.n	801d0c0 <__ieee754_rem_pio2f+0xb8>
 801d032:	2e00      	cmp	r6, #0
 801d034:	ed9f 0a86 	vldr	s0, [pc, #536]	; 801d250 <__ieee754_rem_pio2f+0x248>
 801d038:	4b86      	ldr	r3, [pc, #536]	; (801d254 <__ieee754_rem_pio2f+0x24c>)
 801d03a:	f025 050f 	bic.w	r5, r5, #15
 801d03e:	dd1f      	ble.n	801d080 <__ieee754_rem_pio2f+0x78>
 801d040:	429d      	cmp	r5, r3
 801d042:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d046:	d00e      	beq.n	801d066 <__ieee754_rem_pio2f+0x5e>
 801d048:	ed9f 7a83 	vldr	s14, [pc, #524]	; 801d258 <__ieee754_rem_pio2f+0x250>
 801d04c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801d050:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d054:	ed80 0a00 	vstr	s0, [r0]
 801d058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d05c:	2001      	movs	r0, #1
 801d05e:	edc4 7a01 	vstr	s15, [r4, #4]
 801d062:	b007      	add	sp, #28
 801d064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d066:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801d25c <__ieee754_rem_pio2f+0x254>
 801d06a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801d260 <__ieee754_rem_pio2f+0x258>
 801d06e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d072:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801d076:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d07a:	edc0 6a00 	vstr	s13, [r0]
 801d07e:	e7eb      	b.n	801d058 <__ieee754_rem_pio2f+0x50>
 801d080:	429d      	cmp	r5, r3
 801d082:	ee77 7a80 	vadd.f32	s15, s15, s0
 801d086:	d00e      	beq.n	801d0a6 <__ieee754_rem_pio2f+0x9e>
 801d088:	ed9f 7a73 	vldr	s14, [pc, #460]	; 801d258 <__ieee754_rem_pio2f+0x250>
 801d08c:	ee37 0a87 	vadd.f32	s0, s15, s14
 801d090:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d094:	ed80 0a00 	vstr	s0, [r0]
 801d098:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d09c:	f04f 30ff 	mov.w	r0, #4294967295
 801d0a0:	edc4 7a01 	vstr	s15, [r4, #4]
 801d0a4:	e7dd      	b.n	801d062 <__ieee754_rem_pio2f+0x5a>
 801d0a6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801d25c <__ieee754_rem_pio2f+0x254>
 801d0aa:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801d260 <__ieee754_rem_pio2f+0x258>
 801d0ae:	ee77 7a80 	vadd.f32	s15, s15, s0
 801d0b2:	ee77 6a87 	vadd.f32	s13, s15, s14
 801d0b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d0ba:	edc0 6a00 	vstr	s13, [r0]
 801d0be:	e7eb      	b.n	801d098 <__ieee754_rem_pio2f+0x90>
 801d0c0:	4b68      	ldr	r3, [pc, #416]	; (801d264 <__ieee754_rem_pio2f+0x25c>)
 801d0c2:	429d      	cmp	r5, r3
 801d0c4:	dc72      	bgt.n	801d1ac <__ieee754_rem_pio2f+0x1a4>
 801d0c6:	f000 fc11 	bl	801d8ec <fabsf>
 801d0ca:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801d268 <__ieee754_rem_pio2f+0x260>
 801d0ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801d0d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 801d0d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d0da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801d0de:	ee17 0a90 	vmov	r0, s15
 801d0e2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801d250 <__ieee754_rem_pio2f+0x248>
 801d0e6:	eea7 0a67 	vfms.f32	s0, s14, s15
 801d0ea:	281f      	cmp	r0, #31
 801d0ec:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801d258 <__ieee754_rem_pio2f+0x250>
 801d0f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d0f4:	eeb1 6a47 	vneg.f32	s12, s14
 801d0f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 801d0fc:	ee16 2a90 	vmov	r2, s13
 801d100:	dc1c      	bgt.n	801d13c <__ieee754_rem_pio2f+0x134>
 801d102:	495a      	ldr	r1, [pc, #360]	; (801d26c <__ieee754_rem_pio2f+0x264>)
 801d104:	1e47      	subs	r7, r0, #1
 801d106:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801d10a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801d10e:	428b      	cmp	r3, r1
 801d110:	d014      	beq.n	801d13c <__ieee754_rem_pio2f+0x134>
 801d112:	6022      	str	r2, [r4, #0]
 801d114:	ed94 7a00 	vldr	s14, [r4]
 801d118:	ee30 0a47 	vsub.f32	s0, s0, s14
 801d11c:	2e00      	cmp	r6, #0
 801d11e:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d122:	ed84 0a01 	vstr	s0, [r4, #4]
 801d126:	da9c      	bge.n	801d062 <__ieee754_rem_pio2f+0x5a>
 801d128:	eeb1 7a47 	vneg.f32	s14, s14
 801d12c:	eeb1 0a40 	vneg.f32	s0, s0
 801d130:	ed84 7a00 	vstr	s14, [r4]
 801d134:	ed84 0a01 	vstr	s0, [r4, #4]
 801d138:	4240      	negs	r0, r0
 801d13a:	e792      	b.n	801d062 <__ieee754_rem_pio2f+0x5a>
 801d13c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d140:	15eb      	asrs	r3, r5, #23
 801d142:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801d146:	2d08      	cmp	r5, #8
 801d148:	dde3      	ble.n	801d112 <__ieee754_rem_pio2f+0x10a>
 801d14a:	eddf 7a44 	vldr	s15, [pc, #272]	; 801d25c <__ieee754_rem_pio2f+0x254>
 801d14e:	eef0 6a40 	vmov.f32	s13, s0
 801d152:	eee6 6a27 	vfma.f32	s13, s12, s15
 801d156:	ee30 0a66 	vsub.f32	s0, s0, s13
 801d15a:	eea6 0a27 	vfma.f32	s0, s12, s15
 801d15e:	eddf 7a40 	vldr	s15, [pc, #256]	; 801d260 <__ieee754_rem_pio2f+0x258>
 801d162:	ee97 0a27 	vfnms.f32	s0, s14, s15
 801d166:	ee76 5ac0 	vsub.f32	s11, s13, s0
 801d16a:	eef0 7a40 	vmov.f32	s15, s0
 801d16e:	ee15 2a90 	vmov	r2, s11
 801d172:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d176:	1a5b      	subs	r3, r3, r1
 801d178:	2b19      	cmp	r3, #25
 801d17a:	dc04      	bgt.n	801d186 <__ieee754_rem_pio2f+0x17e>
 801d17c:	edc4 5a00 	vstr	s11, [r4]
 801d180:	eeb0 0a66 	vmov.f32	s0, s13
 801d184:	e7c6      	b.n	801d114 <__ieee754_rem_pio2f+0x10c>
 801d186:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801d270 <__ieee754_rem_pio2f+0x268>
 801d18a:	eeb0 0a66 	vmov.f32	s0, s13
 801d18e:	eea6 0a25 	vfma.f32	s0, s12, s11
 801d192:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801d196:	eddf 6a37 	vldr	s13, [pc, #220]	; 801d274 <__ieee754_rem_pio2f+0x26c>
 801d19a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801d19e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801d1a2:	ee30 7a67 	vsub.f32	s14, s0, s15
 801d1a6:	ed84 7a00 	vstr	s14, [r4]
 801d1aa:	e7b3      	b.n	801d114 <__ieee754_rem_pio2f+0x10c>
 801d1ac:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801d1b0:	db06      	blt.n	801d1c0 <__ieee754_rem_pio2f+0x1b8>
 801d1b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 801d1b6:	edc0 7a01 	vstr	s15, [r0, #4]
 801d1ba:	edc0 7a00 	vstr	s15, [r0]
 801d1be:	e733      	b.n	801d028 <__ieee754_rem_pio2f+0x20>
 801d1c0:	15ea      	asrs	r2, r5, #23
 801d1c2:	3a86      	subs	r2, #134	; 0x86
 801d1c4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801d1c8:	ee07 3a90 	vmov	s15, r3
 801d1cc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801d1d0:	eddf 6a29 	vldr	s13, [pc, #164]	; 801d278 <__ieee754_rem_pio2f+0x270>
 801d1d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801d1d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d1dc:	ed8d 7a03 	vstr	s14, [sp, #12]
 801d1e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801d1e4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801d1e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801d1ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d1f0:	ed8d 7a04 	vstr	s14, [sp, #16]
 801d1f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801d1f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 801d1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d200:	edcd 7a05 	vstr	s15, [sp, #20]
 801d204:	d11e      	bne.n	801d244 <__ieee754_rem_pio2f+0x23c>
 801d206:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801d20a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d20e:	bf14      	ite	ne
 801d210:	2302      	movne	r3, #2
 801d212:	2301      	moveq	r3, #1
 801d214:	4919      	ldr	r1, [pc, #100]	; (801d27c <__ieee754_rem_pio2f+0x274>)
 801d216:	9101      	str	r1, [sp, #4]
 801d218:	2102      	movs	r1, #2
 801d21a:	9100      	str	r1, [sp, #0]
 801d21c:	a803      	add	r0, sp, #12
 801d21e:	4621      	mov	r1, r4
 801d220:	f000 f892 	bl	801d348 <__kernel_rem_pio2f>
 801d224:	2e00      	cmp	r6, #0
 801d226:	f6bf af1c 	bge.w	801d062 <__ieee754_rem_pio2f+0x5a>
 801d22a:	edd4 7a00 	vldr	s15, [r4]
 801d22e:	eef1 7a67 	vneg.f32	s15, s15
 801d232:	edc4 7a00 	vstr	s15, [r4]
 801d236:	edd4 7a01 	vldr	s15, [r4, #4]
 801d23a:	eef1 7a67 	vneg.f32	s15, s15
 801d23e:	edc4 7a01 	vstr	s15, [r4, #4]
 801d242:	e779      	b.n	801d138 <__ieee754_rem_pio2f+0x130>
 801d244:	2303      	movs	r3, #3
 801d246:	e7e5      	b.n	801d214 <__ieee754_rem_pio2f+0x20c>
 801d248:	3f490fd8 	.word	0x3f490fd8
 801d24c:	4016cbe3 	.word	0x4016cbe3
 801d250:	3fc90f80 	.word	0x3fc90f80
 801d254:	3fc90fd0 	.word	0x3fc90fd0
 801d258:	37354443 	.word	0x37354443
 801d25c:	37354400 	.word	0x37354400
 801d260:	2e85a308 	.word	0x2e85a308
 801d264:	43490f80 	.word	0x43490f80
 801d268:	3f22f984 	.word	0x3f22f984
 801d26c:	0801e39c 	.word	0x0801e39c
 801d270:	2e85a300 	.word	0x2e85a300
 801d274:	248d3132 	.word	0x248d3132
 801d278:	43800000 	.word	0x43800000
 801d27c:	0801e41c 	.word	0x0801e41c

0801d280 <__ieee754_sqrtf>:
 801d280:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801d284:	4770      	bx	lr
	...

0801d288 <__kernel_cosf>:
 801d288:	ee10 3a10 	vmov	r3, s0
 801d28c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d290:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801d294:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801d298:	da05      	bge.n	801d2a6 <__kernel_cosf+0x1e>
 801d29a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801d29e:	ee17 2a90 	vmov	r2, s15
 801d2a2:	2a00      	cmp	r2, #0
 801d2a4:	d03d      	beq.n	801d322 <__kernel_cosf+0x9a>
 801d2a6:	ee60 5a00 	vmul.f32	s11, s0, s0
 801d2aa:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801d328 <__kernel_cosf+0xa0>
 801d2ae:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801d32c <__kernel_cosf+0xa4>
 801d2b2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 801d330 <__kernel_cosf+0xa8>
 801d2b6:	4a1f      	ldr	r2, [pc, #124]	; (801d334 <__kernel_cosf+0xac>)
 801d2b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801d2bc:	4293      	cmp	r3, r2
 801d2be:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801d338 <__kernel_cosf+0xb0>
 801d2c2:	eee7 7a25 	vfma.f32	s15, s14, s11
 801d2c6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801d33c <__kernel_cosf+0xb4>
 801d2ca:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801d2ce:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801d340 <__kernel_cosf+0xb8>
 801d2d2:	eee7 7a25 	vfma.f32	s15, s14, s11
 801d2d6:	eeb0 7a66 	vmov.f32	s14, s13
 801d2da:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801d2de:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801d2e2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801d2e6:	ee67 6a25 	vmul.f32	s13, s14, s11
 801d2ea:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801d2ee:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801d2f2:	dc04      	bgt.n	801d2fe <__kernel_cosf+0x76>
 801d2f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801d2f8:	ee36 0a47 	vsub.f32	s0, s12, s14
 801d2fc:	4770      	bx	lr
 801d2fe:	4a11      	ldr	r2, [pc, #68]	; (801d344 <__kernel_cosf+0xbc>)
 801d300:	4293      	cmp	r3, r2
 801d302:	bfda      	itte	le
 801d304:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801d308:	ee06 3a90 	vmovle	s13, r3
 801d30c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 801d310:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d314:	ee36 0a66 	vsub.f32	s0, s12, s13
 801d318:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d31c:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d320:	4770      	bx	lr
 801d322:	eeb0 0a46 	vmov.f32	s0, s12
 801d326:	4770      	bx	lr
 801d328:	ad47d74e 	.word	0xad47d74e
 801d32c:	310f74f6 	.word	0x310f74f6
 801d330:	3d2aaaab 	.word	0x3d2aaaab
 801d334:	3e999999 	.word	0x3e999999
 801d338:	b493f27c 	.word	0xb493f27c
 801d33c:	37d00d01 	.word	0x37d00d01
 801d340:	bab60b61 	.word	0xbab60b61
 801d344:	3f480000 	.word	0x3f480000

0801d348 <__kernel_rem_pio2f>:
 801d348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d34c:	ed2d 8b04 	vpush	{d8-d9}
 801d350:	b0d7      	sub	sp, #348	; 0x15c
 801d352:	4616      	mov	r6, r2
 801d354:	4698      	mov	r8, r3
 801d356:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d358:	4bbb      	ldr	r3, [pc, #748]	; (801d648 <__kernel_rem_pio2f+0x300>)
 801d35a:	9001      	str	r0, [sp, #4]
 801d35c:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 801d360:	1d33      	adds	r3, r6, #4
 801d362:	460d      	mov	r5, r1
 801d364:	f108 39ff 	add.w	r9, r8, #4294967295
 801d368:	db29      	blt.n	801d3be <__kernel_rem_pio2f+0x76>
 801d36a:	1ef1      	subs	r1, r6, #3
 801d36c:	bf48      	it	mi
 801d36e:	1d31      	addmi	r1, r6, #4
 801d370:	10c9      	asrs	r1, r1, #3
 801d372:	1c4c      	adds	r4, r1, #1
 801d374:	00e3      	lsls	r3, r4, #3
 801d376:	9302      	str	r3, [sp, #8]
 801d378:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801d37a:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d37e:	eba1 0009 	sub.w	r0, r1, r9
 801d382:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 801d386:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 801d38a:	eb07 0c09 	add.w	ip, r7, r9
 801d38e:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 801d392:	2300      	movs	r3, #0
 801d394:	4563      	cmp	r3, ip
 801d396:	dd14      	ble.n	801d3c2 <__kernel_rem_pio2f+0x7a>
 801d398:	ab1a      	add	r3, sp, #104	; 0x68
 801d39a:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801d39e:	46cc      	mov	ip, r9
 801d3a0:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 801d3a4:	f1c8 0b01 	rsb	fp, r8, #1
 801d3a8:	eb0b 020c 	add.w	r2, fp, ip
 801d3ac:	4297      	cmp	r7, r2
 801d3ae:	db27      	blt.n	801d400 <__kernel_rem_pio2f+0xb8>
 801d3b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 801d3b4:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d3b8:	4618      	mov	r0, r3
 801d3ba:	2200      	movs	r2, #0
 801d3bc:	e016      	b.n	801d3ec <__kernel_rem_pio2f+0xa4>
 801d3be:	2100      	movs	r1, #0
 801d3c0:	e7d7      	b.n	801d372 <__kernel_rem_pio2f+0x2a>
 801d3c2:	42d8      	cmn	r0, r3
 801d3c4:	bf5d      	ittte	pl
 801d3c6:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 801d3ca:	ee07 2a90 	vmovpl	s15, r2
 801d3ce:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801d3d2:	eef0 7a47 	vmovmi.f32	s15, s14
 801d3d6:	ecea 7a01 	vstmia	sl!, {s15}
 801d3da:	3301      	adds	r3, #1
 801d3dc:	e7da      	b.n	801d394 <__kernel_rem_pio2f+0x4c>
 801d3de:	ecfe 6a01 	vldmia	lr!, {s13}
 801d3e2:	ed90 7a00 	vldr	s14, [r0]
 801d3e6:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d3ea:	3201      	adds	r2, #1
 801d3ec:	454a      	cmp	r2, r9
 801d3ee:	f1a0 0004 	sub.w	r0, r0, #4
 801d3f2:	ddf4      	ble.n	801d3de <__kernel_rem_pio2f+0x96>
 801d3f4:	ecea 7a01 	vstmia	sl!, {s15}
 801d3f8:	3304      	adds	r3, #4
 801d3fa:	f10c 0c01 	add.w	ip, ip, #1
 801d3fe:	e7d3      	b.n	801d3a8 <__kernel_rem_pio2f+0x60>
 801d400:	ab06      	add	r3, sp, #24
 801d402:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 801d406:	9304      	str	r3, [sp, #16]
 801d408:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801d40a:	eddf 8a92 	vldr	s17, [pc, #584]	; 801d654 <__kernel_rem_pio2f+0x30c>
 801d40e:	ed9f 9a90 	vldr	s18, [pc, #576]	; 801d650 <__kernel_rem_pio2f+0x308>
 801d412:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801d416:	9303      	str	r3, [sp, #12]
 801d418:	46ba      	mov	sl, r7
 801d41a:	ab56      	add	r3, sp, #344	; 0x158
 801d41c:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801d420:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 801d424:	ab06      	add	r3, sp, #24
 801d426:	4618      	mov	r0, r3
 801d428:	4652      	mov	r2, sl
 801d42a:	2a00      	cmp	r2, #0
 801d42c:	dc51      	bgt.n	801d4d2 <__kernel_rem_pio2f+0x18a>
 801d42e:	4620      	mov	r0, r4
 801d430:	9305      	str	r3, [sp, #20]
 801d432:	f000 fb13 	bl	801da5c <scalbnf>
 801d436:	eeb0 8a40 	vmov.f32	s16, s0
 801d43a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801d43e:	ee28 0a00 	vmul.f32	s0, s16, s0
 801d442:	f000 fa67 	bl	801d914 <floorf>
 801d446:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801d44a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801d44e:	2c00      	cmp	r4, #0
 801d450:	9b05      	ldr	r3, [sp, #20]
 801d452:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801d456:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801d45a:	edcd 7a00 	vstr	s15, [sp]
 801d45e:	ee38 8a40 	vsub.f32	s16, s16, s0
 801d462:	dd4b      	ble.n	801d4fc <__kernel_rem_pio2f+0x1b4>
 801d464:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d468:	aa06      	add	r2, sp, #24
 801d46a:	f1c4 0e08 	rsb	lr, r4, #8
 801d46e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801d472:	ee17 1a90 	vmov	r1, s15
 801d476:	fa42 f00e 	asr.w	r0, r2, lr
 801d47a:	4401      	add	r1, r0
 801d47c:	9100      	str	r1, [sp, #0]
 801d47e:	fa00 f00e 	lsl.w	r0, r0, lr
 801d482:	a906      	add	r1, sp, #24
 801d484:	1a12      	subs	r2, r2, r0
 801d486:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801d48a:	f1c4 0007 	rsb	r0, r4, #7
 801d48e:	fa42 fb00 	asr.w	fp, r2, r0
 801d492:	f1bb 0f00 	cmp.w	fp, #0
 801d496:	dd43      	ble.n	801d520 <__kernel_rem_pio2f+0x1d8>
 801d498:	9a00      	ldr	r2, [sp, #0]
 801d49a:	f04f 0e00 	mov.w	lr, #0
 801d49e:	3201      	adds	r2, #1
 801d4a0:	9200      	str	r2, [sp, #0]
 801d4a2:	4670      	mov	r0, lr
 801d4a4:	45f2      	cmp	sl, lr
 801d4a6:	dc6c      	bgt.n	801d582 <__kernel_rem_pio2f+0x23a>
 801d4a8:	2c00      	cmp	r4, #0
 801d4aa:	dd04      	ble.n	801d4b6 <__kernel_rem_pio2f+0x16e>
 801d4ac:	2c01      	cmp	r4, #1
 801d4ae:	d079      	beq.n	801d5a4 <__kernel_rem_pio2f+0x25c>
 801d4b0:	2c02      	cmp	r4, #2
 801d4b2:	f000 8082 	beq.w	801d5ba <__kernel_rem_pio2f+0x272>
 801d4b6:	f1bb 0f02 	cmp.w	fp, #2
 801d4ba:	d131      	bne.n	801d520 <__kernel_rem_pio2f+0x1d8>
 801d4bc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801d4c0:	ee30 8a48 	vsub.f32	s16, s0, s16
 801d4c4:	b360      	cbz	r0, 801d520 <__kernel_rem_pio2f+0x1d8>
 801d4c6:	4620      	mov	r0, r4
 801d4c8:	f000 fac8 	bl	801da5c <scalbnf>
 801d4cc:	ee38 8a40 	vsub.f32	s16, s16, s0
 801d4d0:	e026      	b.n	801d520 <__kernel_rem_pio2f+0x1d8>
 801d4d2:	ee60 7a28 	vmul.f32	s15, s0, s17
 801d4d6:	3a01      	subs	r2, #1
 801d4d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d4dc:	a942      	add	r1, sp, #264	; 0x108
 801d4de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d4e2:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 801d4e6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801d4ea:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d4ee:	eca0 0a01 	vstmia	r0!, {s0}
 801d4f2:	ed9c 0a00 	vldr	s0, [ip]
 801d4f6:	ee37 0a80 	vadd.f32	s0, s15, s0
 801d4fa:	e796      	b.n	801d42a <__kernel_rem_pio2f+0xe2>
 801d4fc:	d107      	bne.n	801d50e <__kernel_rem_pio2f+0x1c6>
 801d4fe:	f10a 32ff 	add.w	r2, sl, #4294967295
 801d502:	a906      	add	r1, sp, #24
 801d504:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 801d508:	ea4f 2b22 	mov.w	fp, r2, asr #8
 801d50c:	e7c1      	b.n	801d492 <__kernel_rem_pio2f+0x14a>
 801d50e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801d512:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801d516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d51a:	da2f      	bge.n	801d57c <__kernel_rem_pio2f+0x234>
 801d51c:	f04f 0b00 	mov.w	fp, #0
 801d520:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801d524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d528:	f040 8098 	bne.w	801d65c <__kernel_rem_pio2f+0x314>
 801d52c:	f10a 33ff 	add.w	r3, sl, #4294967295
 801d530:	469c      	mov	ip, r3
 801d532:	2200      	movs	r2, #0
 801d534:	45bc      	cmp	ip, r7
 801d536:	da48      	bge.n	801d5ca <__kernel_rem_pio2f+0x282>
 801d538:	2a00      	cmp	r2, #0
 801d53a:	d05f      	beq.n	801d5fc <__kernel_rem_pio2f+0x2b4>
 801d53c:	aa06      	add	r2, sp, #24
 801d53e:	3c08      	subs	r4, #8
 801d540:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801d544:	2900      	cmp	r1, #0
 801d546:	d07d      	beq.n	801d644 <__kernel_rem_pio2f+0x2fc>
 801d548:	4620      	mov	r0, r4
 801d54a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801d54e:	9301      	str	r3, [sp, #4]
 801d550:	f000 fa84 	bl	801da5c <scalbnf>
 801d554:	9b01      	ldr	r3, [sp, #4]
 801d556:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 801d654 <__kernel_rem_pio2f+0x30c>
 801d55a:	4619      	mov	r1, r3
 801d55c:	2900      	cmp	r1, #0
 801d55e:	f280 80af 	bge.w	801d6c0 <__kernel_rem_pio2f+0x378>
 801d562:	4618      	mov	r0, r3
 801d564:	2400      	movs	r4, #0
 801d566:	2800      	cmp	r0, #0
 801d568:	f2c0 80d0 	blt.w	801d70c <__kernel_rem_pio2f+0x3c4>
 801d56c:	a942      	add	r1, sp, #264	; 0x108
 801d56e:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 801d572:	4a36      	ldr	r2, [pc, #216]	; (801d64c <__kernel_rem_pio2f+0x304>)
 801d574:	eddf 7a38 	vldr	s15, [pc, #224]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d578:	2100      	movs	r1, #0
 801d57a:	e0bb      	b.n	801d6f4 <__kernel_rem_pio2f+0x3ac>
 801d57c:	f04f 0b02 	mov.w	fp, #2
 801d580:	e78a      	b.n	801d498 <__kernel_rem_pio2f+0x150>
 801d582:	681a      	ldr	r2, [r3, #0]
 801d584:	b948      	cbnz	r0, 801d59a <__kernel_rem_pio2f+0x252>
 801d586:	b11a      	cbz	r2, 801d590 <__kernel_rem_pio2f+0x248>
 801d588:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 801d58c:	601a      	str	r2, [r3, #0]
 801d58e:	2201      	movs	r2, #1
 801d590:	f10e 0e01 	add.w	lr, lr, #1
 801d594:	3304      	adds	r3, #4
 801d596:	4610      	mov	r0, r2
 801d598:	e784      	b.n	801d4a4 <__kernel_rem_pio2f+0x15c>
 801d59a:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 801d59e:	601a      	str	r2, [r3, #0]
 801d5a0:	4602      	mov	r2, r0
 801d5a2:	e7f5      	b.n	801d590 <__kernel_rem_pio2f+0x248>
 801d5a4:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d5a8:	ab06      	add	r3, sp, #24
 801d5aa:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801d5ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d5b2:	aa06      	add	r2, sp, #24
 801d5b4:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 801d5b8:	e77d      	b.n	801d4b6 <__kernel_rem_pio2f+0x16e>
 801d5ba:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d5be:	ab06      	add	r3, sp, #24
 801d5c0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801d5c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801d5c8:	e7f3      	b.n	801d5b2 <__kernel_rem_pio2f+0x26a>
 801d5ca:	a906      	add	r1, sp, #24
 801d5cc:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 801d5d0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801d5d4:	4302      	orrs	r2, r0
 801d5d6:	e7ad      	b.n	801d534 <__kernel_rem_pio2f+0x1ec>
 801d5d8:	3001      	adds	r0, #1
 801d5da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d5de:	2a00      	cmp	r2, #0
 801d5e0:	d0fa      	beq.n	801d5d8 <__kernel_rem_pio2f+0x290>
 801d5e2:	a91a      	add	r1, sp, #104	; 0x68
 801d5e4:	eb0a 0208 	add.w	r2, sl, r8
 801d5e8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801d5ec:	f10a 0301 	add.w	r3, sl, #1
 801d5f0:	eb0a 0100 	add.w	r1, sl, r0
 801d5f4:	4299      	cmp	r1, r3
 801d5f6:	da04      	bge.n	801d602 <__kernel_rem_pio2f+0x2ba>
 801d5f8:	468a      	mov	sl, r1
 801d5fa:	e70e      	b.n	801d41a <__kernel_rem_pio2f+0xd2>
 801d5fc:	9b04      	ldr	r3, [sp, #16]
 801d5fe:	2001      	movs	r0, #1
 801d600:	e7eb      	b.n	801d5da <__kernel_rem_pio2f+0x292>
 801d602:	9803      	ldr	r0, [sp, #12]
 801d604:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d608:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801d60c:	9000      	str	r0, [sp, #0]
 801d60e:	ee07 0a90 	vmov	s15, r0
 801d612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d616:	2000      	movs	r0, #0
 801d618:	ece2 7a01 	vstmia	r2!, {s15}
 801d61c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d620:	4696      	mov	lr, r2
 801d622:	4548      	cmp	r0, r9
 801d624:	dd06      	ble.n	801d634 <__kernel_rem_pio2f+0x2ec>
 801d626:	a842      	add	r0, sp, #264	; 0x108
 801d628:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801d62c:	edc0 7a00 	vstr	s15, [r0]
 801d630:	3301      	adds	r3, #1
 801d632:	e7df      	b.n	801d5f4 <__kernel_rem_pio2f+0x2ac>
 801d634:	ecfc 6a01 	vldmia	ip!, {s13}
 801d638:	ed3e 7a01 	vldmdb	lr!, {s14}
 801d63c:	3001      	adds	r0, #1
 801d63e:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d642:	e7ee      	b.n	801d622 <__kernel_rem_pio2f+0x2da>
 801d644:	3b01      	subs	r3, #1
 801d646:	e779      	b.n	801d53c <__kernel_rem_pio2f+0x1f4>
 801d648:	0801e760 	.word	0x0801e760
 801d64c:	0801e734 	.word	0x0801e734
 801d650:	43800000 	.word	0x43800000
 801d654:	3b800000 	.word	0x3b800000
 801d658:	00000000 	.word	0x00000000
 801d65c:	9b02      	ldr	r3, [sp, #8]
 801d65e:	eeb0 0a48 	vmov.f32	s0, s16
 801d662:	1b98      	subs	r0, r3, r6
 801d664:	f000 f9fa 	bl	801da5c <scalbnf>
 801d668:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801d650 <__kernel_rem_pio2f+0x308>
 801d66c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801d670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d674:	db1b      	blt.n	801d6ae <__kernel_rem_pio2f+0x366>
 801d676:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801d654 <__kernel_rem_pio2f+0x30c>
 801d67a:	ee60 7a27 	vmul.f32	s15, s0, s15
 801d67e:	aa06      	add	r2, sp, #24
 801d680:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d684:	a906      	add	r1, sp, #24
 801d686:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d68a:	3408      	adds	r4, #8
 801d68c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801d690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d694:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d698:	ee10 3a10 	vmov	r3, s0
 801d69c:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801d6a0:	ee17 2a90 	vmov	r2, s15
 801d6a4:	f10a 0301 	add.w	r3, sl, #1
 801d6a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801d6ac:	e74c      	b.n	801d548 <__kernel_rem_pio2f+0x200>
 801d6ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d6b2:	aa06      	add	r2, sp, #24
 801d6b4:	ee10 3a10 	vmov	r3, s0
 801d6b8:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801d6bc:	4653      	mov	r3, sl
 801d6be:	e743      	b.n	801d548 <__kernel_rem_pio2f+0x200>
 801d6c0:	aa42      	add	r2, sp, #264	; 0x108
 801d6c2:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801d6c6:	aa06      	add	r2, sp, #24
 801d6c8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801d6cc:	9201      	str	r2, [sp, #4]
 801d6ce:	ee07 2a90 	vmov	s15, r2
 801d6d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d6d6:	3901      	subs	r1, #1
 801d6d8:	ee67 7a80 	vmul.f32	s15, s15, s0
 801d6dc:	ee20 0a07 	vmul.f32	s0, s0, s14
 801d6e0:	edc0 7a00 	vstr	s15, [r0]
 801d6e4:	e73a      	b.n	801d55c <__kernel_rem_pio2f+0x214>
 801d6e6:	ecf2 6a01 	vldmia	r2!, {s13}
 801d6ea:	ecb6 7a01 	vldmia	r6!, {s14}
 801d6ee:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d6f2:	3101      	adds	r1, #1
 801d6f4:	42b9      	cmp	r1, r7
 801d6f6:	dc01      	bgt.n	801d6fc <__kernel_rem_pio2f+0x3b4>
 801d6f8:	428c      	cmp	r4, r1
 801d6fa:	daf4      	bge.n	801d6e6 <__kernel_rem_pio2f+0x39e>
 801d6fc:	aa56      	add	r2, sp, #344	; 0x158
 801d6fe:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 801d702:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801d706:	3801      	subs	r0, #1
 801d708:	3401      	adds	r4, #1
 801d70a:	e72c      	b.n	801d566 <__kernel_rem_pio2f+0x21e>
 801d70c:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d70e:	2a02      	cmp	r2, #2
 801d710:	dc0a      	bgt.n	801d728 <__kernel_rem_pio2f+0x3e0>
 801d712:	2a00      	cmp	r2, #0
 801d714:	dc61      	bgt.n	801d7da <__kernel_rem_pio2f+0x492>
 801d716:	d03c      	beq.n	801d792 <__kernel_rem_pio2f+0x44a>
 801d718:	9b00      	ldr	r3, [sp, #0]
 801d71a:	f003 0007 	and.w	r0, r3, #7
 801d71e:	b057      	add	sp, #348	; 0x15c
 801d720:	ecbd 8b04 	vpop	{d8-d9}
 801d724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d728:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d72a:	2a03      	cmp	r2, #3
 801d72c:	d1f4      	bne.n	801d718 <__kernel_rem_pio2f+0x3d0>
 801d72e:	aa2e      	add	r2, sp, #184	; 0xb8
 801d730:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d734:	4608      	mov	r0, r1
 801d736:	461c      	mov	r4, r3
 801d738:	2c00      	cmp	r4, #0
 801d73a:	f1a0 0004 	sub.w	r0, r0, #4
 801d73e:	dc59      	bgt.n	801d7f4 <__kernel_rem_pio2f+0x4ac>
 801d740:	4618      	mov	r0, r3
 801d742:	2801      	cmp	r0, #1
 801d744:	f1a1 0104 	sub.w	r1, r1, #4
 801d748:	dc64      	bgt.n	801d814 <__kernel_rem_pio2f+0x4cc>
 801d74a:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d74e:	2b01      	cmp	r3, #1
 801d750:	dc70      	bgt.n	801d834 <__kernel_rem_pio2f+0x4ec>
 801d752:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801d756:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 801d75a:	f1bb 0f00 	cmp.w	fp, #0
 801d75e:	d172      	bne.n	801d846 <__kernel_rem_pio2f+0x4fe>
 801d760:	edc5 6a00 	vstr	s13, [r5]
 801d764:	ed85 7a01 	vstr	s14, [r5, #4]
 801d768:	edc5 7a02 	vstr	s15, [r5, #8]
 801d76c:	e7d4      	b.n	801d718 <__kernel_rem_pio2f+0x3d0>
 801d76e:	aa2e      	add	r2, sp, #184	; 0xb8
 801d770:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d774:	ed91 7a00 	vldr	s14, [r1]
 801d778:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d77c:	3b01      	subs	r3, #1
 801d77e:	2b00      	cmp	r3, #0
 801d780:	daf5      	bge.n	801d76e <__kernel_rem_pio2f+0x426>
 801d782:	f1bb 0f00 	cmp.w	fp, #0
 801d786:	d001      	beq.n	801d78c <__kernel_rem_pio2f+0x444>
 801d788:	eef1 7a67 	vneg.f32	s15, s15
 801d78c:	edc5 7a00 	vstr	s15, [r5]
 801d790:	e7c2      	b.n	801d718 <__kernel_rem_pio2f+0x3d0>
 801d792:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d796:	e7f2      	b.n	801d77e <__kernel_rem_pio2f+0x436>
 801d798:	aa2e      	add	r2, sp, #184	; 0xb8
 801d79a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801d79e:	edd0 7a00 	vldr	s15, [r0]
 801d7a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 801d7a6:	3901      	subs	r1, #1
 801d7a8:	2900      	cmp	r1, #0
 801d7aa:	daf5      	bge.n	801d798 <__kernel_rem_pio2f+0x450>
 801d7ac:	f1bb 0f00 	cmp.w	fp, #0
 801d7b0:	d017      	beq.n	801d7e2 <__kernel_rem_pio2f+0x49a>
 801d7b2:	eef1 7a47 	vneg.f32	s15, s14
 801d7b6:	edc5 7a00 	vstr	s15, [r5]
 801d7ba:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 801d7be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d7c2:	a82f      	add	r0, sp, #188	; 0xbc
 801d7c4:	2101      	movs	r1, #1
 801d7c6:	428b      	cmp	r3, r1
 801d7c8:	da0e      	bge.n	801d7e8 <__kernel_rem_pio2f+0x4a0>
 801d7ca:	f1bb 0f00 	cmp.w	fp, #0
 801d7ce:	d001      	beq.n	801d7d4 <__kernel_rem_pio2f+0x48c>
 801d7d0:	eef1 7a67 	vneg.f32	s15, s15
 801d7d4:	edc5 7a01 	vstr	s15, [r5, #4]
 801d7d8:	e79e      	b.n	801d718 <__kernel_rem_pio2f+0x3d0>
 801d7da:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 801d658 <__kernel_rem_pio2f+0x310>
 801d7de:	4619      	mov	r1, r3
 801d7e0:	e7e2      	b.n	801d7a8 <__kernel_rem_pio2f+0x460>
 801d7e2:	eef0 7a47 	vmov.f32	s15, s14
 801d7e6:	e7e6      	b.n	801d7b6 <__kernel_rem_pio2f+0x46e>
 801d7e8:	ecb0 7a01 	vldmia	r0!, {s14}
 801d7ec:	3101      	adds	r1, #1
 801d7ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7f2:	e7e8      	b.n	801d7c6 <__kernel_rem_pio2f+0x47e>
 801d7f4:	edd0 7a00 	vldr	s15, [r0]
 801d7f8:	edd0 6a01 	vldr	s13, [r0, #4]
 801d7fc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801d800:	3c01      	subs	r4, #1
 801d802:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d806:	ed80 7a00 	vstr	s14, [r0]
 801d80a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d80e:	edc0 7a01 	vstr	s15, [r0, #4]
 801d812:	e791      	b.n	801d738 <__kernel_rem_pio2f+0x3f0>
 801d814:	edd1 7a00 	vldr	s15, [r1]
 801d818:	edd1 6a01 	vldr	s13, [r1, #4]
 801d81c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801d820:	3801      	subs	r0, #1
 801d822:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d826:	ed81 7a00 	vstr	s14, [r1]
 801d82a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d82e:	edc1 7a01 	vstr	s15, [r1, #4]
 801d832:	e786      	b.n	801d742 <__kernel_rem_pio2f+0x3fa>
 801d834:	aa2e      	add	r2, sp, #184	; 0xb8
 801d836:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d83a:	ed91 7a00 	vldr	s14, [r1]
 801d83e:	3b01      	subs	r3, #1
 801d840:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d844:	e783      	b.n	801d74e <__kernel_rem_pio2f+0x406>
 801d846:	eef1 6a66 	vneg.f32	s13, s13
 801d84a:	eeb1 7a47 	vneg.f32	s14, s14
 801d84e:	edc5 6a00 	vstr	s13, [r5]
 801d852:	ed85 7a01 	vstr	s14, [r5, #4]
 801d856:	eef1 7a67 	vneg.f32	s15, s15
 801d85a:	e785      	b.n	801d768 <__kernel_rem_pio2f+0x420>

0801d85c <__kernel_sinf>:
 801d85c:	ee10 3a10 	vmov	r3, s0
 801d860:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d864:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801d868:	da04      	bge.n	801d874 <__kernel_sinf+0x18>
 801d86a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801d86e:	ee17 3a90 	vmov	r3, s15
 801d872:	b35b      	cbz	r3, 801d8cc <__kernel_sinf+0x70>
 801d874:	ee20 7a00 	vmul.f32	s14, s0, s0
 801d878:	eddf 7a15 	vldr	s15, [pc, #84]	; 801d8d0 <__kernel_sinf+0x74>
 801d87c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801d8d4 <__kernel_sinf+0x78>
 801d880:	eea7 6a27 	vfma.f32	s12, s14, s15
 801d884:	eddf 7a14 	vldr	s15, [pc, #80]	; 801d8d8 <__kernel_sinf+0x7c>
 801d888:	eee6 7a07 	vfma.f32	s15, s12, s14
 801d88c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801d8dc <__kernel_sinf+0x80>
 801d890:	eea7 6a87 	vfma.f32	s12, s15, s14
 801d894:	eddf 7a12 	vldr	s15, [pc, #72]	; 801d8e0 <__kernel_sinf+0x84>
 801d898:	ee60 6a07 	vmul.f32	s13, s0, s14
 801d89c:	eee6 7a07 	vfma.f32	s15, s12, s14
 801d8a0:	b930      	cbnz	r0, 801d8b0 <__kernel_sinf+0x54>
 801d8a2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801d8e4 <__kernel_sinf+0x88>
 801d8a6:	eea7 6a27 	vfma.f32	s12, s14, s15
 801d8aa:	eea6 0a26 	vfma.f32	s0, s12, s13
 801d8ae:	4770      	bx	lr
 801d8b0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801d8b4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801d8b8:	eee0 7a86 	vfma.f32	s15, s1, s12
 801d8bc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801d8c0:	eddf 7a09 	vldr	s15, [pc, #36]	; 801d8e8 <__kernel_sinf+0x8c>
 801d8c4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801d8c8:	ee30 0a60 	vsub.f32	s0, s0, s1
 801d8cc:	4770      	bx	lr
 801d8ce:	bf00      	nop
 801d8d0:	2f2ec9d3 	.word	0x2f2ec9d3
 801d8d4:	b2d72f34 	.word	0xb2d72f34
 801d8d8:	3638ef1b 	.word	0x3638ef1b
 801d8dc:	b9500d01 	.word	0xb9500d01
 801d8e0:	3c088889 	.word	0x3c088889
 801d8e4:	be2aaaab 	.word	0xbe2aaaab
 801d8e8:	3e2aaaab 	.word	0x3e2aaaab

0801d8ec <fabsf>:
 801d8ec:	ee10 3a10 	vmov	r3, s0
 801d8f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d8f4:	ee00 3a10 	vmov	s0, r3
 801d8f8:	4770      	bx	lr

0801d8fa <finitef>:
 801d8fa:	b082      	sub	sp, #8
 801d8fc:	ed8d 0a01 	vstr	s0, [sp, #4]
 801d900:	9801      	ldr	r0, [sp, #4]
 801d902:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801d906:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801d90a:	bfac      	ite	ge
 801d90c:	2000      	movge	r0, #0
 801d90e:	2001      	movlt	r0, #1
 801d910:	b002      	add	sp, #8
 801d912:	4770      	bx	lr

0801d914 <floorf>:
 801d914:	ee10 3a10 	vmov	r3, s0
 801d918:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801d91c:	3a7f      	subs	r2, #127	; 0x7f
 801d91e:	2a16      	cmp	r2, #22
 801d920:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801d924:	dc2a      	bgt.n	801d97c <floorf+0x68>
 801d926:	2a00      	cmp	r2, #0
 801d928:	da11      	bge.n	801d94e <floorf+0x3a>
 801d92a:	eddf 7a18 	vldr	s15, [pc, #96]	; 801d98c <floorf+0x78>
 801d92e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d932:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d93a:	dd05      	ble.n	801d948 <floorf+0x34>
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	da23      	bge.n	801d988 <floorf+0x74>
 801d940:	4a13      	ldr	r2, [pc, #76]	; (801d990 <floorf+0x7c>)
 801d942:	2900      	cmp	r1, #0
 801d944:	bf18      	it	ne
 801d946:	4613      	movne	r3, r2
 801d948:	ee00 3a10 	vmov	s0, r3
 801d94c:	4770      	bx	lr
 801d94e:	4911      	ldr	r1, [pc, #68]	; (801d994 <floorf+0x80>)
 801d950:	4111      	asrs	r1, r2
 801d952:	420b      	tst	r3, r1
 801d954:	d0fa      	beq.n	801d94c <floorf+0x38>
 801d956:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801d98c <floorf+0x78>
 801d95a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d95e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d966:	ddef      	ble.n	801d948 <floorf+0x34>
 801d968:	2b00      	cmp	r3, #0
 801d96a:	bfbe      	ittt	lt
 801d96c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801d970:	fa40 f202 	asrlt.w	r2, r0, r2
 801d974:	189b      	addlt	r3, r3, r2
 801d976:	ea23 0301 	bic.w	r3, r3, r1
 801d97a:	e7e5      	b.n	801d948 <floorf+0x34>
 801d97c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801d980:	d3e4      	bcc.n	801d94c <floorf+0x38>
 801d982:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d986:	4770      	bx	lr
 801d988:	2300      	movs	r3, #0
 801d98a:	e7dd      	b.n	801d948 <floorf+0x34>
 801d98c:	7149f2ca 	.word	0x7149f2ca
 801d990:	bf800000 	.word	0xbf800000
 801d994:	007fffff 	.word	0x007fffff

0801d998 <nanf>:
 801d998:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d9a0 <nanf+0x8>
 801d99c:	4770      	bx	lr
 801d99e:	bf00      	nop
 801d9a0:	7fc00000 	.word	0x7fc00000

0801d9a4 <rintf>:
 801d9a4:	ee10 2a10 	vmov	r2, s0
 801d9a8:	b513      	push	{r0, r1, r4, lr}
 801d9aa:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d9ae:	397f      	subs	r1, #127	; 0x7f
 801d9b0:	2916      	cmp	r1, #22
 801d9b2:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 801d9b6:	dc47      	bgt.n	801da48 <rintf+0xa4>
 801d9b8:	b32b      	cbz	r3, 801da06 <rintf+0x62>
 801d9ba:	2900      	cmp	r1, #0
 801d9bc:	ee10 3a10 	vmov	r3, s0
 801d9c0:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 801d9c4:	da21      	bge.n	801da0a <rintf+0x66>
 801d9c6:	f3c2 0316 	ubfx	r3, r2, #0, #23
 801d9ca:	425b      	negs	r3, r3
 801d9cc:	4921      	ldr	r1, [pc, #132]	; (801da54 <rintf+0xb0>)
 801d9ce:	0a5b      	lsrs	r3, r3, #9
 801d9d0:	0d12      	lsrs	r2, r2, #20
 801d9d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801d9d6:	0512      	lsls	r2, r2, #20
 801d9d8:	4313      	orrs	r3, r2
 801d9da:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 801d9de:	ee07 3a90 	vmov	s15, r3
 801d9e2:	edd1 6a00 	vldr	s13, [r1]
 801d9e6:	ee36 7aa7 	vadd.f32	s14, s13, s15
 801d9ea:	ed8d 7a01 	vstr	s14, [sp, #4]
 801d9ee:	eddd 7a01 	vldr	s15, [sp, #4]
 801d9f2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d9f6:	ee17 3a90 	vmov	r3, s15
 801d9fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d9fe:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 801da02:	ee00 3a10 	vmov	s0, r3
 801da06:	b002      	add	sp, #8
 801da08:	bd10      	pop	{r4, pc}
 801da0a:	4a13      	ldr	r2, [pc, #76]	; (801da58 <rintf+0xb4>)
 801da0c:	410a      	asrs	r2, r1
 801da0e:	4213      	tst	r3, r2
 801da10:	d0f9      	beq.n	801da06 <rintf+0x62>
 801da12:	0854      	lsrs	r4, r2, #1
 801da14:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 801da18:	d006      	beq.n	801da28 <rintf+0x84>
 801da1a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801da1e:	ea23 0304 	bic.w	r3, r3, r4
 801da22:	fa42 f101 	asr.w	r1, r2, r1
 801da26:	430b      	orrs	r3, r1
 801da28:	4a0a      	ldr	r2, [pc, #40]	; (801da54 <rintf+0xb0>)
 801da2a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801da2e:	ed90 7a00 	vldr	s14, [r0]
 801da32:	ee07 3a90 	vmov	s15, r3
 801da36:	ee77 7a27 	vadd.f32	s15, s14, s15
 801da3a:	edcd 7a01 	vstr	s15, [sp, #4]
 801da3e:	ed9d 0a01 	vldr	s0, [sp, #4]
 801da42:	ee30 0a47 	vsub.f32	s0, s0, s14
 801da46:	e7de      	b.n	801da06 <rintf+0x62>
 801da48:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801da4c:	d3db      	bcc.n	801da06 <rintf+0x62>
 801da4e:	ee30 0a00 	vadd.f32	s0, s0, s0
 801da52:	e7d8      	b.n	801da06 <rintf+0x62>
 801da54:	0801e76c 	.word	0x0801e76c
 801da58:	007fffff 	.word	0x007fffff

0801da5c <scalbnf>:
 801da5c:	ee10 3a10 	vmov	r3, s0
 801da60:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801da64:	d025      	beq.n	801dab2 <scalbnf+0x56>
 801da66:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801da6a:	d302      	bcc.n	801da72 <scalbnf+0x16>
 801da6c:	ee30 0a00 	vadd.f32	s0, s0, s0
 801da70:	4770      	bx	lr
 801da72:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801da76:	d122      	bne.n	801dabe <scalbnf+0x62>
 801da78:	4b2a      	ldr	r3, [pc, #168]	; (801db24 <scalbnf+0xc8>)
 801da7a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801db28 <scalbnf+0xcc>
 801da7e:	4298      	cmp	r0, r3
 801da80:	ee20 0a27 	vmul.f32	s0, s0, s15
 801da84:	db16      	blt.n	801dab4 <scalbnf+0x58>
 801da86:	ee10 3a10 	vmov	r3, s0
 801da8a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801da8e:	3a19      	subs	r2, #25
 801da90:	4402      	add	r2, r0
 801da92:	2afe      	cmp	r2, #254	; 0xfe
 801da94:	dd15      	ble.n	801dac2 <scalbnf+0x66>
 801da96:	ee10 3a10 	vmov	r3, s0
 801da9a:	eddf 7a24 	vldr	s15, [pc, #144]	; 801db2c <scalbnf+0xd0>
 801da9e:	eddf 6a24 	vldr	s13, [pc, #144]	; 801db30 <scalbnf+0xd4>
 801daa2:	2b00      	cmp	r3, #0
 801daa4:	eeb0 7a67 	vmov.f32	s14, s15
 801daa8:	bfb8      	it	lt
 801daaa:	eef0 7a66 	vmovlt.f32	s15, s13
 801daae:	ee27 0a27 	vmul.f32	s0, s14, s15
 801dab2:	4770      	bx	lr
 801dab4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801db34 <scalbnf+0xd8>
 801dab8:	ee20 0a27 	vmul.f32	s0, s0, s15
 801dabc:	4770      	bx	lr
 801dabe:	0dd2      	lsrs	r2, r2, #23
 801dac0:	e7e6      	b.n	801da90 <scalbnf+0x34>
 801dac2:	2a00      	cmp	r2, #0
 801dac4:	dd06      	ble.n	801dad4 <scalbnf+0x78>
 801dac6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801daca:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801dace:	ee00 3a10 	vmov	s0, r3
 801dad2:	4770      	bx	lr
 801dad4:	f112 0f16 	cmn.w	r2, #22
 801dad8:	da1a      	bge.n	801db10 <scalbnf+0xb4>
 801dada:	f24c 3350 	movw	r3, #50000	; 0xc350
 801dade:	4298      	cmp	r0, r3
 801dae0:	ee10 3a10 	vmov	r3, s0
 801dae4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801dae8:	dd0a      	ble.n	801db00 <scalbnf+0xa4>
 801daea:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801db2c <scalbnf+0xd0>
 801daee:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801db30 <scalbnf+0xd4>
 801daf2:	eef0 7a40 	vmov.f32	s15, s0
 801daf6:	2b00      	cmp	r3, #0
 801daf8:	bf18      	it	ne
 801dafa:	eeb0 0a47 	vmovne.f32	s0, s14
 801dafe:	e7db      	b.n	801dab8 <scalbnf+0x5c>
 801db00:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 801db34 <scalbnf+0xd8>
 801db04:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801db38 <scalbnf+0xdc>
 801db08:	eef0 7a40 	vmov.f32	s15, s0
 801db0c:	2b00      	cmp	r3, #0
 801db0e:	e7f3      	b.n	801daf8 <scalbnf+0x9c>
 801db10:	3219      	adds	r2, #25
 801db12:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801db16:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801db1a:	eddf 7a08 	vldr	s15, [pc, #32]	; 801db3c <scalbnf+0xe0>
 801db1e:	ee07 3a10 	vmov	s14, r3
 801db22:	e7c4      	b.n	801daae <scalbnf+0x52>
 801db24:	ffff3cb0 	.word	0xffff3cb0
 801db28:	4c000000 	.word	0x4c000000
 801db2c:	7149f2ca 	.word	0x7149f2ca
 801db30:	f149f2ca 	.word	0xf149f2ca
 801db34:	0da24260 	.word	0x0da24260
 801db38:	8da24260 	.word	0x8da24260
 801db3c:	33000000 	.word	0x33000000

0801db40 <_init>:
 801db40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db42:	bf00      	nop
 801db44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db46:	bc08      	pop	{r3}
 801db48:	469e      	mov	lr, r3
 801db4a:	4770      	bx	lr

0801db4c <_fini>:
 801db4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db4e:	bf00      	nop
 801db50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db52:	bc08      	pop	{r3}
 801db54:	469e      	mov	lr, r3
 801db56:	4770      	bx	lr
