# Design of Single stage simple HDL MIPS Processor that executes 10 Basic instructions Feb 2024
Hardware Implementation of a RISC processor with Pipelined stages using Verilog Behavioral modeling style.
