// Seed: 882976144
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5
    , id_7
);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd62,
    parameter id_2  = 32'd27
) (
    input wand id_0,
    input tri id_1,
    input wire _id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    input uwire _id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    input tri id_16,
    output supply1 id_17
);
  always disable id_19;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
  wire [id_2 : id_12] id_20;
endmodule
