============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:41:59 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int2)            launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs42/A                                           +0     109   
      drc_bufs42/Y          BUFX2             4 12.6   31   +49     158 R 
    ctr/countval[2] 
    g117/A                                                   +0     158   
    g117/Y                  INVX1             1  2.3   11   +22     179 F 
    g114/A                                                   +0     179   
    g114/Y                  OR2X1             1  1.9   11   +39     218 F 
    g113/A                                                   +0     218   
    g113/Y                  AND2X1            1  2.2   17   +32     251 F 
    g111/B                                                   +0     251   
    g111/Y                  OR2X1             2  3.8   17   +52     303 F 
  genblk1[2].genblk1.sng/sn_out[0] 
  g186/A                                                     +0     303   
  g186/Y                    AND2X1            2  3.6   21   +36     339 F 
  g180/B                                                     +0     339   
  g180/Y                    AND2X1            1  8.8   35   +58     397 F 
  genblk2.stoch2bin/data_in[6] 
    par_ctr/a[6] 
      p0/a[2] 
        fa0/b 
          g2/B                                               +0     397   
          g2/YS             FAX1              1  3.4   12   +88     485 F 
        fa0/s 
        ha0/b 
          g17/B                                              +0     485   
          g17/YC            HAX1              1  3.4   20   +48     533 F 
        ha0/cout 
        ha1/a 
          g17/B                                              +0     533   
          g17/YS            HAX1              1 12.7   65   +82     615 R 
        ha1/s 
      p0/y[1] 
      g167/A                                                 +0     615   
      g167/YS               FAX1              2 10.2   31  +106     720 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g588/C                                                 +0     720   
      g588/YC               FAX1              1  7.1   29   +82     802 F 
      g584/C                                                 +0     802   
      g584/YC               FAX1              1  7.1   29   +82     884 F 
      g580/C                                                 +0     884   
      g580/YC               FAX1              1  7.1   29   +82     966 F 
      g576/C                                                 +0     966   
      g576/YC               FAX1              1  7.1   26   +82    1047 F 
      g572/C                                                 +0    1047   
      g572/YC               FAX1              1  7.1   27   +81    1128 F 
      g568/C                                                 +0    1128   
      g568/YC               FAX1              1  7.1   27   +81    1209 F 
      g564/C                                                 +0    1209   
      g564/YC               FAX1              1 10.9   37   +89    1298 F 
      g2/A                                                   +0    1298   
      g2/YS                 FAX1              1  2.8   21   +84    1382 R 
      g558/A                                                 +0    1382   
      g558/Y                MUX2X1            1  1.5   18   +23    1405 F 
      g557/A                                                 +0    1405   
      g557/Y                INVX1             1  2.0    0    +3    1408 R 
      countval_reg[8]/D     DFFSR                            +0    1408   
      countval_reg[8]/CLK   setup                       0   +70    1478 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3472ps 
Start-point  : TOP/genblk1[2].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[8]/D
