# Square_root_computing
Mini-project of ADE course: Design of generic square root computing architectures on FPGA using VHDL

## Resource
| Architecture                | Fclk (MHz) | Fclk max (MHz) | ALMs | Regs |
|-----------------------------|------------|----------------|------|------|
| a1 (Sequential, Newton)     | 4          | 4.53           | 2086 | 101  |
| a2 (Sequential)             | 111.11     | 111.47         | 160  | 248  |
| a3 (Combinational)          | 9.52       | 10.07          | 1352 | 111  |
| a4 (Pipeline)               | 100        | 116.54         | 1418 | 2596 |
| a5 (Sequential, structural) | 4          | 77.68          | 128  | 209  |