var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[70.6938, 36.632, 36.2269, 33.2217, 29.2748], "total":[506075, 1003964, 2975, 1308, 76], "name":"Kernel System", "max_resources":[1385660, 2771320, 8955, 4468, 69283], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[480580, 961160, 2766, 1292, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"SAXPY", "compute_units":1, "type":"function", "total_percent":[1.7195, 0.961419, 0.827259, 1.44054, 0.358102], "total_kernel_resources":[11802, 22926, 129, 16, 76], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (SAXPY3_ivdep.cl:13)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:17)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":17}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:21)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":21}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:25)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":25}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"SAXPY3_ivdep.cl:14 (local_x)", "type":"resource", "data":[0, 0, 13, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]], "details":[{"type":"table", "Private memory":"Good but replicated", "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Good but replicated,\\n4096B requested,\\n16384B implemented."}]}, {"name":"SAXPY3_ivdep.cl:15 (local_y)", "type":"resource", "data":[0, 0, 13, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":15}]], "details":[{"type":"table", "Private memory":"Good but replicated", "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Good but replicated,\\n4096B requested,\\n16384B implemented."}]}, {"name":"SAXPY.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 51, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 11, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[0, 8, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]]}, {"name":"SAXPY3_ivdep.cl:26", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"SAXPY3_ivdep.cl:7", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":7}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[22, 34, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY3_ivdep.cl:26", "type":"resource", "data":[382, 385, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "children":[{"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[382, 385, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"SAXPY.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"SAXPY3_ivdep.cl:29", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":29}]]}]}]}, {"name":"SAXPY.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 107, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 107, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[48, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 5, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[32, 9, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]]}, {"name":"SAXPY3_ivdep.cl:14", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[40, 63, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[69, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"SAXPY.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[338, 2112, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[338, 2112, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[135, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[12, 8, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[65, 98, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]]}, {"name":"SAXPY3_ivdep.cl:14", "type":"resource", "data":[14, 12, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]]}, {"name":"SAXPY3_ivdep.cl:17", "type":"resource", "data":[44, 23, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":17}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[149, 264, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY3_ivdep.cl:17", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":17}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY3_ivdep.cl:18", "type":"resource", "data":[3301, 4803, 43, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":18}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"14"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"SAXPY.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[394, 2496, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[394, 2496, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[158, 225, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]]}, {"name":"SAXPY3_ivdep.cl:14", "type":"resource", "data":[12, 8, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]]}, {"name":"SAXPY3_ivdep.cl:21", "type":"resource", "data":[44, 23, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":21}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[179, 324, 0, 0, 15], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY3_ivdep.cl:21", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":21}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY3_ivdep.cl:22", "type":"resource", "data":[3301, 4803, 43, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":22}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"SAXPY.B7", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[24, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[12, 20, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:14", "type":"resource", "data":[12, 20, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]]}]}]}, {"name":"SAXPY.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[59, 575, 0, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 575, 0, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[243, 409, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[65, 98, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]]}, {"name":"SAXPY3_ivdep.cl:25", "type":"resource", "data":[60, 55, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":25}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[316, 614, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY3_ivdep.cl:13", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY3_ivdep.cl:25", "type":"resource", "data":[44, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":25}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY3_ivdep.cl:26", "type":"resource", "data":[933, 3723, 17, 16, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[532, 1042, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"14"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[369, 2681, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}, {"type":"brief", "text":"Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"SAXPY","total_kernel_resources":[11802,22926,129,16,76],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"type":"function","total_percent":[1.7195,0.961419,0.827259,1.44054,0.358102],"children":[{"name":"Data control overhead","type":"resource","data":[1326,2143,0,0,60],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (SAXPY3_ivdep.cl:13)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:17)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:21)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (SAXPY3_ivdep.cl:25)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"SAXPY3_ivdep.cl:14 (local_x)","type":"resource","data":[0,0,13,0,0],"details":[{"Private memory":"Good but replicated","Total replication":4,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text","links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"16384 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Good but replicated,\\n4096B requested,\\n16384B implemented.","type":"brief"}]},{"name":"SAXPY3_ivdep.cl:15 (local_y)","type":"resource","data":[0,0,13,0,0],"details":[{"Private memory":"Good but replicated","Total replication":4,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text","links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"16384 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Good but replicated,\\n4096B requested,\\n16384B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":5,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[797,5301,0,0,10]}],"type":"resource","data":[797,5301,0,0,10]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:13","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"type":"resource","data":[0,8,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"1-bit And","data":[2,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":13}]],"name":"1-bit Or","data":[1,0,0,0,0],"type":"resource"}],"type":"resource","data":[105,10,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:26","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"32-bit Integer to Floating-point Conversion","data":[382,385,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Hardened Floating-Point Multiply-Add","data":[0,0,0,16,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Load","data":[532,1042,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":26}]],"name":"Store","data":[369,2681,17,0,0],"type":"resource"}],"type":"resource","data":[1315,4140,17,16,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:17","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[2,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":17}]],"type":"resource","data":[2,1,0,0,0]}],"data":[43,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:18","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[3235,4779,43,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":18}]],"type":"resource","data":[34,24,0,0,0]}],"data":[3301,4803,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:21","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[2,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":21}]],"type":"resource","data":[2,1,0,0,0]}],"data":[43,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:22","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[3235,4779,43,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":22}]],"type":"resource","data":[34,24,0,0,0]}],"data":[3301,4803,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl:25","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[2,0,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl","line":25}]],"type":"resource","data":[2,1,0,0,0]}],"data":[44,1,0,0,0],"type":"resource"}],"data":[11802,22926,129,16,76],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[25495,42804,209,16,76],"total_percent":[70.6938,36.632,36.2269,33.2217,29.2748],"total":[506075,1003964,2975,1308,76],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"SAXPY", "children":[{"type":"bb", "id":3, "name":"SAXPY.B0", "details":[{"type":"table", "Latency":"19"}]}, {"type":"bb", "id":4, "name":"SAXPY.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"SAXPY.B2", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"10"}]}, {"type":"bb", "id":6, "name":"SAXPY.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":7, "name":"SAXPY.B4", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":18}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":18}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_x", "Start Cycle":"237", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":17}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"20"}]}, {"type":"inst", "id":20, "name":"loop end", "details":[{"type":"table", "Start Cycle":"244", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"244", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"SAXPY.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":9, "name":"SAXPY.B6", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":22}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":22}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_y", "Start Cycle":"237", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":21}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"22"}]}, {"type":"inst", "id":22, "name":"loop end", "details":[{"type":"table", "Start Cycle":"244", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"244", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":10, "name":"SAXPY.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":11, "name":"SAXPY.B8", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_x", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_y", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced write-ack", "Stall-free":"No", "Start Cycle":"23", "Latency":"56", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":25}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"24"}]}, {"type":"inst", "id":24, "name":"loop end", "details":[{"type":"table", "Start Cycle":"79", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"79", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":25, "name":"Local Memory", "children":[{"type":"memsys", "id":26, "name":"local_x", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n16384B implemented"}], "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":30, "name":"local_y", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":15}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n16384B implemented"}], "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":34, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":26, "to":16}, {"from":13, "to":26}, {"from":30, "to":17}, {"from":15, "to":30}, {"from":10, "to":4}, {"from":10, "to":5}, {"from":3, "to":5}, {"from":20, "to":6}, {"from":20, "to":19}, {"from":5, "to":19}, {"from":12, "to":20}, {"from":13, "to":20}, {"from":22, "to":8}, {"from":22, "to":21}, {"from":6, "to":21}, {"from":14, "to":22}, {"from":15, "to":22}, {"from":24, "to":10}, {"from":24, "to":23}, {"from":8, "to":23}, {"from":16, "to":24}, {"from":17, "to":24}, {"from":18, "to":24}, {"from":19, "to":12}, {"from":12, "to":13}, {"from":21, "to":14}, {"from":14, "to":15}, {"from":23, "to":16}, {"from":23, "to":17}, {"from":16, "to":18}, {"from":17, "to":18}, {"from":34, "to":14}, {"from":34, "to":12}, {"from":18, "to":34}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"SAXPY", "children":[{"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":18}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_x", "Start Cycle":"237", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":22}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_y", "Start Cycle":"237", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_x", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":26}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_y", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":25, "name":"Local Memory", "children":[{"type":"memsys", "id":26, "name":"local_x", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]], "children":[{"type":"bank", "id":27, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":14}]], "children":[{"type":"port", "id":28, "name":"R"}, {"type":"port", "id":29, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"4"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n16384B implemented"}], "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":30, "name":"local_y", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":15}]], "children":[{"type":"bank", "id":31, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":15}]], "children":[{"type":"port", "id":32, "name":"R"}, {"type":"port", "id":33, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"4"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n16384B implemented"}], "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"13"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}], "links":[{"from":28, "to":16}, {"from":13, "to":29}, {"from":32, "to":17}, {"from":15, "to":33}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: SAXPY", "data":["", "", ""], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":6}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"SAXPY.B2", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":13}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count."}], "children":[{"name":"16X Partially unrolled SAXPY.B4", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":17}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"18"}]}]}], "children":[]}, {"name":"16X Partially unrolled SAXPY.B6", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":21}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"22"}]}]}], "children":[]}, {"name":"16X Partially unrolled SAXPY.B8", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":25}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":"26"}]}]}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"SAXPY", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":6}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"SAXPY", "data":[11802, 22926, 129, 16, 76], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":6}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[480580, 961160, 2766, 1292, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[506075, 1003964, 2975, 1308, 76], "data_percent":[36.5223, 36.2269, 33.2217, 29.2748, 70.6014]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1385660, 2771320, 8955, 4468, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":18}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "line":22}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["SAXPY3_ivdep"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, nalla_pcie:p520_max_sg280l"]},{"name":"AOC Version","data":["18.1.1 Build 263"]},{"name":"Quartus Version","data":["18.1.1 Build 263 Pro"]},{"name":"Command","data":["aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/SAXPY3_ivdep.cl"]},{"name":"Reports Generated At","data":["Sun Mar 24 18:31:02 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "name":"SAXPY3_ivdep.cl", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY3_ivdep.cl", "content":"#include \"macros.h\"\012\012#define BLOCK_SIZE 1024\012\012__kernel\012void SAXPY(\012__global const float *restrict x,\012__global float *restrict y,\012const int a,\012const int size)\012{\012    #pragma ivdep\012    for (int i=0; i<size; i+=BLOCK_SIZE){\012        float local_x[BLOCK_SIZE];\012        float local_y[BLOCK_SIZE];\012        __attribute__((opencl_unroll_hint(16)))\012        for (int j=0; j<BLOCK_SIZE; j++){\012            local_x[j] = x[i+j];\012        }\012        __attribute__((opencl_unroll_hint(16)))\012        for (int j=0; j<BLOCK_SIZE; j++){\012            local_y[j] = y[i+j];\012        }\012        __attribute__((opencl_unroll_hint(16)))\012        for (int j=0; j<BLOCK_SIZE; j++){\012            y[i+j] = a*local_x[j] + local_y[j];\012        }\012    }\012}\012"}, {"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/macros.h", "name":"macros.h", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/macros.h", "content":"#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012\012#if defined(__xilinx__)\012    #define PIPE pipe\012    #define PIPE_READ(name, val) read_pipe_block(name, &val)\012    #define PIPE_WRITE(name, val) write_pipe_block(name, &val)\012    #define LABEL(x) x:\012#elif defined(INTELFPGA_CL)\012    #define PIPE channel\012    #define PIPE_READ(name, val) val = read_channel_intel(name)\012    #define PIPE_WRITE(name, val) write_channel_intel(name, val)\012    #define LABEL(x)\012#endif\012\012#define TYPE float"}];