ğŸ—ï¸ Testbench Architecture Overview
ğŸ”§ Core Components
ğŸ•µï¸ Agent - Contains Driver ğŸš— + Monitor ğŸ“¹ + Sequencer ğŸ“‹ | Manages DUT communication for specific interfaces

ğŸ¬ Generator - Creates test scenarios & stimulus patterns | Generates transactions for DUT

ğŸ“Š Scoreboard - Verifies DUT correctness âœ… | Compares expected vs actual results | Reports pass/fail status

ğŸš— Driver - Pushes transactions into DUT | Converts abstract transactions â†’ actual signal transitions

ğŸ“¹ Monitor - Observes DUT activity | Captures output transactions | Sends data to scoreboard for checking

ğŸ¯ DUT - The actual hardware design being verified | Your SystemVerilog/Verilog module

ğŸ¢ Infrastructure
ğŸ  Environment - Container holding all testbench components | Configures and connects agents & scoreboards

ğŸ”Œ Interface - Bundles signals together | Connects testbench to DUT ports | Contains clocks â°, resets ğŸ”„, data signals

ğŸ“¡ IPC - TLM channels for communication | Enables transaction-based messaging between components

ğŸ“š Layered Architecture
ğŸ”„ Layer 2 - Transaction level (high-level data)

âš¡ Layer - Signal level (physical pins)

ğŸ”„ Data Flow
text
ğŸ¬ â†’ ğŸš— â†’ ğŸ¯ â†’ ğŸ“¹ â†’ ğŸ“Š
Generator â†’ Driver â†’ DUT â†’ Monitor â†’ Scoreboard



<img width="2692" height="1448" alt="image" src="https://github.com/user-attachments/assets/03149296-a014-4bae-a08a-683ceebd0053" />
