// Seed: 3094942536
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output supply1 id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 module_0,
    input supply0 id_12
);
  id_14(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(1 - id_0), .id_5(id_2), .id_6(1'b0)
  );
  tri0 id_15 = id_2;
  wire id_16;
  assign module_1.id_1 = 0;
  tri0 id_17 = 1 & 1 < id_5;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input uwire id_5,
    inout tri1 id_6
);
  assign id_6 = 1 == id_1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_6,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_2,
      id_6
  );
endmodule
