// Seed: 1033082971
module module_0;
  wire id_1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial id_2 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output wand id_2
    , id_17,
    input tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    output tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input wand id_12
    , id_18,
    output tri id_13,
    output wor id_14,
    output wand id_15
);
  wire id_19;
  module_0 modCall_1 ();
endmodule
