# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BFISA.srcs/sources_1/imports/rtl/convert_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/uart_sqclk_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/async_syscon_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/auto_baud_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/block_ram_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/dds_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/fifo_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/flancter_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/ucrc_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/signal_conditioning_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/sd_host_pack.vhd" \
"../../../../BFISA.srcs/sources_1/imports/rtl/sd_card_pack.vhd" \
"../../../../BFISA.srcs/sim_1/imports/rtl/mmc_test_pack.vhd" \

# Do not sort compile order
nosort
