# 16x8-FIFO-Implementation-in-VHDL
This project implements a 16x8 First-In-First-Out (FIFO) buffer with the use of VHDL. FIFO is a special kind of buffer that operates on a First-In-First-Out principle(the first entered data is the first to come out. 
