
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                           02_powerplan                                   **
#**              power planning, preroute and global route                   **
#******************************************************************************
# Power Network Synthesis (PNS)
# Creates macro power rings since all macro which needs to supply voltage cannot
# route to core power pad directly
# Creates the power grid
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                           02_powerplan.tcl                            "
                           02_powerplan.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "02_powerplan"
02_powerplan
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_19:18:15
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_02_powerplan
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_01_floorplan -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_02_powerplan ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_02_powerplan.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_02_powerplan}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Current scenario is func1_wst.

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: scenario: func1_wst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 1
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)
Warning: Some objects from '_sel403' were of the incorrect class. (SEL-010)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 19:18:20 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: func1_bst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Warning: Some objects from '_sel815' were of the incorrect class. (SEL-010)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:18:21 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_bst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_bst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_bst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Warning: Some objects from '_sel1227' were of the incorrect class. (SEL-010)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:18:22 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   funccts_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $FLOORPLAN_SCN
Information: Scenario func1_bst is no longer active. (UID-1022)
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
#set_dont_touch_placement [all_macro_cells]
# Describe VDD and VSS used by the standard cell
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
derive_pg_connection 	-power_net VDD 	-power_pin VDD 	-ground_net VSS 	-ground_pin VSS
Information: connected 33775 power ports and 33775 ground ports
1
derive_pg_connection 	-power_net VDD 	-power_pin VDDI 	-ground_net VSS 	-ground_pin VSSIP
Information: connected 8 power ports and 8 ground ports
1
#derive_pg_connection 	-power_net VDD 	-power_pin VDDCE 	-ground_net VSS 	-ground_pin VSSE
#derive_pg_connection 	-power_net VDD 	-power_pin VDDPE
# tie cell - constant logic 1 and constant logic 0
derive_pg_connection 	-power_net VDD 	-ground_net VSS 	-tie
reconnected total 963 tie highs and 252 tie lows
1
# Normal Operation Mode Setting
# If you do not need retention or failsafe function of I/O, you can use only
# general function of I/O by tie-up CLTCH pin to VDDT.
derive_pg_connection 	-power_net VDDT 	-power_pin VDDT
Information: connected 8 power ports and 0 ground ports
1
# CLTCH: Retention Control (Retention or Fail-safe IO have feature for reducing leakage power consumption.)
connect_net VDDT [get_pins pad*/CLTCH]
Reading reference libraries ...
Connecting net 'VDDT' to pin 'pad22/CLTCH'.
Connecting net 'VDDT' to pin 'pad10/CLTCH'.
Connecting net 'VDDT' to pin 'pad43/CLTCH'.
Connecting net 'VDDT' to pin 'pad11/CLTCH'.
Connecting net 'VDDT' to pin 'pad36/CLTCH'.
Connecting net 'VDDT' to pin 'pad17/CLTCH'.
Connecting net 'VDDT' to pin 'pad14/CLTCH'.
Connecting net 'VDDT' to pin 'pad27/CLTCH'.
Connecting net 'VDDT' to pin 'pad34/CLTCH'.
Connecting net 'VDDT' to pin 'pad56/CLTCH'.
Connecting net 'VDDT' to pin 'pad25/CLTCH'.
Connecting net 'VDDT' to pin 'pad45/CLTCH'.
Connecting net 'VDDT' to pin 'pad3/CLTCH'.
1
#******************************************************************************
# Memory P/G ring
#set_fp_rail_region_constraints #	-polygon {{533.180 700.495} {533.180 485.855} {627.370 485.855} {627.370 700.495}}
#create_fp_group_block_ring #	-nets  {$MW_R_POWER_NET $MW_R_GROUND_NET} #	-horizontal_ring_layer MET3
#	-horizontal_ring_offset 5
#	-horizontal_ring_width 5
#	-vertical_ring_layer MET4
#	-vertical_ring_offset 5
#	-vertical_ring_width 5
#	-horizontal_strap_layer MET3
#	-horizontal_strap_width 5
#	-vertical_strap_layer MET4
#	-vertical_strap_width 5
#	-output_directory ./pns_outputs
#commit_fp_group_block_ring
#preroute_instances  -ignore_pads -ignore_cover_cells -primary_routing_layer pin
#******************************************************************************
#******************************************************************************
# power net robustness
#******************************************************************************
# Note Voltage noise induced by inductance
#
# In Reality, current flows in loops. In this case, we only deal in terms of power,
# not fast-switching signal, such as clock. We use wide, thick, upper-level metal
# because of preventing IC Chip from IR-Drop. (The  wider and thicker metal, the less resistance)
# In addition, in order to minimize the effect of IR-Drop, Designers frequently
# draw power lines by shape of mesh. However, this shape make a plethora of loops which yield
# producing or changing magnetic fields.
# (If there is return path of currents, metals have inductance)
# Changing magnetic fields in turn current in other loops(mutual inductive coupling).
# Inductance take a toll on delay and power. (Even if resistance is 0,
# delay(edge rates) would not 0 since resonant factor(LC) is existed.)
# In power case, when turning on chips voltage will switch simultaneously and flow substantial
# currents.(A role of Power PAD is also impact on it since most of PADs tend to charge quickly)
# By following the formula of V_drop = L*di/dt, Simultaneously Switching leads to Voltage change
# which is often called 'Ground Bounce' or 'Inductive voltage noise'. Granted, most of PADs have
# preventing these phenomenons but we should care about it.
#
# Return to our design, we placed mesh power straps for the sake of effective supplying voltage.
# Moreover, given aforementioned risk, we placed straps at moderate intervals.
# (The effect of mutual inductive coupling is greatly increasing especially when the return path
# is far from conductor.)
#******************************************************************************
#******************************************************************************
# power rail (strap)
set_fp_rail_constraints 	-add_layer -layer EA -direction horizontal 	-max_strap 50 -min_strap 16 -max_width 3 -min_width 0.200 	-spacing minimum
1
set_fp_rail_constraints 	-add_layer  -layer B2 -direction vertical 	-max_strap 50 -min_strap 16 -max_width 3 -min_width 0.440 	-spacing minimum
1
set_fp_rail_region_constraints 	-polygon {{169.070 1228.420} {169.070 172.595} {1230.950 172.595} {1230.950 1228.420}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_constraints  -set_ring -nets {VDD VSS} 	-horizontal_ring_layer { M3 } -vertical_ring_layer { M2 }
1
set_fp_rail_constraints -set_global -no_routing_over_hard_macros
1
# 10% error in voltage is okay.
synthesize_fp_rail 	-nets {VDD VSS} -voltage_supply 1.32 	-synthesize_power_plan -power_budget 320 -pad_masters {  vddivh vssipvh  }
Geometry mapping begins.
Removing all the files with the prefix khu_sensor_pad in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]


TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
lower mask id 0, upper mask id 1, via layer 14, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 16, resistivity 7.000000
lower mask id 2, upper mask id 3, via layer 18, resistivity 7.000000
lower mask id 3, upper mask id 4, via layer 20, resistivity 7.000000
lower mask id 4, upper mask id 5, via layer 26, resistivity 3.000000
lower mask id 5, upper mask id 6, via layer 28, resistivity 3.000000
lower mask id 6, upper mask id 7, via layer 45, resistivity 1.000000
lower mask id 7, upper mask id 8, via layer 47, resistivity 0.137500
lower mask id 8, upper mask id 9, via layer 120, resistivity 0.100000
Ignoring all CONN views
Number of pad instances: 16
Geometry mapping took     0.29 seconds

Name of design : khu_sensor_pad
Number of cell instance masters in the library : 129
Power Network Synthesis Begins ...
Target IR drop : 132.000 mV
Processing net VDD ...
Average power dissipation in khu_sensor_pad :   320.00 mW
Power supply voltage :     1.32 V
Average current in khu_sensor_pad :   242.42 mA
Number of cell instances in the specified region: 7125
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 24x24 straps
Number of iteration for the incremental sizing : 1
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 242.424233
Total assigned connected port current is 0.000000
Total assigned current is 242.424233
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell pad39 at (1288.000 896.000) Supplies   37.50 mA Current (15.47%)
Pad Cell pad5 at (0.000 840.000) Supplies   37.19 mA Current (15.34%)
Pad Cell pad30 at (1288.000 260.000) Supplies   30.51 mA Current (12.58%)
Pad Cell pad48 at (748.000 1288.000) Supplies   30.03 mA Current (12.39%)
Pad Cell pad52 at (476.000 1288.000) Supplies   27.52 mA Current (11.35%)
Pad Cell pad13 at (0.000 272.000) Supplies   26.86 mA Current (11.08%)
Pad Cell pad24 at (828.000 0.000) Supplies   26.85 mA Current (11.08%)
Pad Cell pad19 at (476.000 0.000) Supplies   25.96 mA Current (10.71%)
Total Current from Pad Cells:  242.42 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in khu_sensor_pad : 130.77 mV
Maximum current in khu_sensor_pad : 37.503 mA
Maximum EM of wires in khu_sensor_pad : 2.010007e+02 A/cm, layer M2
Maximum EM of vias in khu_sensor_pad : 6.797499e+06 A/cm_square, layer V3
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is 130.768 mV
Processing net VSS ...
Average power dissipation in khu_sensor_pad :   320.00 mW
Power supply voltage :     1.32 V
Average current in khu_sensor_pad :   242.42 mA
Number of cell instances in the specified region: 7125
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 242.424233
Total assigned connected port current is 0.000000
Total assigned current is 242.424233
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell pad38 at (1288.000 828.000) Supplies   38.33 mA Current (15.81%)
Pad Cell pad4 at (0.000 908.000) Supplies   34.83 mA Current (14.37%)
Pad Cell pad51 at (544.000 1288.000) Supplies   29.81 mA Current (12.30%)
Pad Cell pad12 at (0.000 340.000) Supplies   29.69 mA Current (12.25%)
Pad Cell pad23 at (760.000 0.000) Supplies   28.81 mA Current (11.88%)
Pad Cell pad47 at (816.000 1288.000) Supplies   28.77 mA Current (11.87%)
Pad Cell pad29 at (1288.000 192.000) Supplies   27.07 mA Current (11.17%)
Pad Cell pad18 at (408.000 0.000) Supplies   25.12 mA Current (10.36%)
Total Current from Pad Cells:  242.42 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in khu_sensor_pad : 129.22 mV
Maximum current in khu_sensor_pad : 38.331 mA
Maximum EM of wires in khu_sensor_pad : 1.767063e+02 A/cm, layer M2
Maximum EM of vias in khu_sensor_pad : 6.135889e+06 A/cm_square, layer V3
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is 129.221

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:	On
Use Stack Via:			On
Same PG Width Sizing:		On
Optimize Track Usage:		Off
Keep Ring Outside Core Area:	Off
No Straps Over Hard Macros:	On
No Straps Over Plan Groups:	Off
No Straps Over Soft Macros:	Off
Ignore Blockage:		Off
Target IR drop :  132.00 mV
Net name : VDD
IR drop of the synthesized net :  130.77 mV
Core ring segment: Horizontal: M3, Width: 1.220 microns
Core ring segment: Vertical: M2, Width: 1.220 microns
Layer: EA, Direction: Horizontal, # of Straps: 24, PG spacing
The maximum width of straps: 0.650 microns
The average width of straps: 0.650 microns
Layer: B2, Direction: Vertical, # of Straps: 24, PG spacing
The maximum width of straps: 0.650 microns
The average width of straps: 0.650 microns
The percentage of routing tracks used by the power net VDD for layer LB: 0.00%
The percentage of routing tracks used by the power net VDD for layer OA: 0.00%
The percentage of routing tracks used by the power net VDD for layer EA: 2.08%
The percentage of routing tracks used by the power net VDD for layer B2: 1.55%
The percentage of routing tracks used by the power net VDD for layer B1: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.24%
The percentage of routing tracks used by the power net VDD for layer M2: 0.24%
The percentage of routing tracks used by the power net VDD for layer M1: 0.00%
The average percentage of routing tracks used by net VDD : 0.46%
Net name : VSS
IR drop of the synthesized net :  129.22 mV
Core ring segment: Horizontal: M3, Width: 1.220 microns
Core ring segment: Vertical: M2, Width: 1.220 microns
Layer: EA, Direction: Horizontal, # of Straps: 24, PG spacing
The maximum width of straps: 0.650 microns
The average width of straps: 0.650 microns
Layer: B2, Direction: Vertical, # of Straps: 24, PG spacing
The maximum width of straps: 0.650 microns
The average width of straps: 0.650 microns
The percentage of routing tracks used by the power net VSS for layer LB: 0.00%
The percentage of routing tracks used by the power net VSS for layer OA: 0.00%
The percentage of routing tracks used by the power net VSS for layer EA: 2.08%
The percentage of routing tracks used by the power net VSS for layer B2: 1.55%
The percentage of routing tracks used by the power net VSS for layer B1: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.24%
The percentage of routing tracks used by the power net VSS for layer M2: 0.24%
The percentage of routing tracks used by the power net VSS for layer M1: 0.00%
The average percentage of routing tracks used by net VSS : 0.46%
Generating instance power and IR drop file ./pna_output/khu_sensor_pad.inst_hl.pna
Maximum instance IR drop : 259.481 mV at tapfiller_FILLTIEMTR_2767 (806.010 672.010)
Memory usage for design data :      54280.192 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.29 seconds
Please read khu_sensor_pad.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/khu_sensor_pad.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
commit_fp_rail
Committing the synthesized power plan ... 
**** WARNING:duplicate Fat Wire Via found for layer[B1]

Done with committing power plan!
1
#******************************************************************************
# creates power ring
# power rings help all macro cells to be supplied voltage.
create_rectangular_rings 	-nets {VDDT} 	-left_offset 25 -left_segment_layer M4 -left_segment_width 1 	-right_offset 25 -right_segment_layer M4 -right_segment_width 1 	-bottom_offset 25 -bottom_segment_layer B1 -bottom_segment_width 1 	-top_offset 25 -top_segment_layer B1 -top_segment_width 1
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]


[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      627M Data =        8M
1
create_fp_placement -timing_driven -no_hierarchy_gravity
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:01
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  32 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 33775 (fixed = 7125)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 60
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 28770
Num     zero wt nets = 0
A net with highest fanout (364) is w_clk_p
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: No driver connected with the Power net 'VDDT'. (MWDC-284)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)

28701 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:06
Elapsed time for rc extraction =    0:00:07
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.97
  Critical Path Slack:           2.70
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          3.77
  Critical Path Slack:           0.75
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:         13.54
  Critical Path Slack:          -8.88
  Critical Path Clk Period:      5.40
  Total Negative Slack:       -166.49
  No. of Violating Paths:       93.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          3.11
  Critical Path Slack:           1.53
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.13
  Critical Path Slack:          -0.13
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -88.96
  No. of Violating Paths:     4955.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6131
  Leaf Cell Count:              26706
  Buf/Inv Cell Count:            2528
  Buf Cell Count:                  10
  Inv Cell Count:                2518
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21302
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        56059.20
  Noncombinational Area:     44377.92
  Buf/Inv Area:               2554.56
  Total Buffer Area:            46.08
  Total Inverter Area:        2508.48
  Macro/Black Box Area:          0.00
  Net Area:                      0.00
  Net XLength        :      729411.31
  Net YLength        :      722359.69
  -----------------------------------
  Cell Area:                100437.12
  Design Area:              100437.12
  Net Length        :      1451771.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         29001
  Nets With Violations:           599
  Max Trans Violations:           596
  Max Cap Violations:             456
  -----------------------------------

CPU time for timing report =    0:00:01
Elapsed time for timing report =    0:00:01
Info: worst slack in the design is -8.878942
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:00
Timing weight calculated.
CPU time for freeing timing design =    0:00:01
Elapsed time for freeing timing design =    0:00:01
Number of plan group pins = 0
net weight set.
28770 timing weight set.
max net weight: 9.676835
min net weight: 0.650623
0 net set to minimum weight 0.650623.
  32 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : khu_sensor_pad
Version    : N-2017.09
Date       : Thu Nov 19 19:18:40 2020
*********************************************

Total wirelength: 1352098.85
Number of 100x100 tracks cell density regions: 2601
Number of low (< 10%) cell density regions: 1116 (0.429%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 14.31% (at 958 1136 978 1156)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    300 pre-routes for placement blockage/checking
    300 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: "Treat tapfiller_FILLTIEMTR_5744 as physical-only since it has no signal connection!" (DPI-020)
Note - message 'DPI-020' limit (1) exceeded.  Remainder will be suppressed.
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "iofillerv1" of size (5 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerv_1" of size (1 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerv_005" of size (1 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerv30" of size (150 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "ec_breakv" of size (15 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvhbcudtbrt" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vddivh" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vssipvh" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vddtvh" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vsstvh" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvhbcudtart" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "cornerv" of size (663 sites x 83 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvhbsudtart" of size (300 sites x 70 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:41 2020
****************************************
Std cell utilization: 9.39%  (313866/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.47%  (313866/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313866   sites, (non-fixed:313866 fixed:0)
                      26650    cells, (non-fixed:26650  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       128 
Avg. std cell width:  6.75 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:41 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
B1         none          ---         ---       via additive      ---
B2         none          ---         ---       via additive      ---
EA         none          ---         ---       via additive      ---
OA         none          ---         ---       via additive      ---
LB         none          ---         ---       via additive      ---
Legalizing 26650 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:45 2020
****************************************

avg cell displacement:    0.425 um ( 0.27 row height)
max cell displacement:    1.566 um ( 0.98 row height)
std deviation:            0.238 um ( 0.15 row height)
number of cell moved:     26650 cells (out of 26650 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

...100%
Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
#******************************************************************************
# route_guide
#create_route_guide 	-name route_guide_0 	-no_signal_layers {M4 B1 B2 EA OA LB} 	-preferred_direction_only_layers {M1 M2 M3} 	-coordin {{187.630 187.630} {1212.390 1209.860}} -no_snap
# connect P/G (I/O STD)
set_preroute_drc_strategy  -treat_fat_blockage_as_fat_wire  -min_layer M1  -max_layer LB
1
preroute_instances  -ignore_macros -primary_routing_layer pin
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]

Instance being processed:
 [1] pfiller250
 [2] pfiller251
 [3] pfiller252
 [4] pfiller253
 [5] pfiller254
 [6] pfiller255
 [7] pfiller256
 [8] pfiller257
 [9] pfiller258
 [10] pfiller259
 [11] pfiller260
 [12] pfiller261
 [13] pfiller262
 [14] pfiller263
 [15] pfiller264
 [16] pfiller265
 [17] pfiller266
 [18] pfiller267
 [19] pfiller268
 [20] pfiller269
 [21] pfiller270
 [22] pfiller271
 [23] pfiller272
 [24] pfiller273
 [25] pad56
 [26] pfiller274
 [27] pfiller275
 [28] pfiller276
 [29] pfiller277
 [30] pfiller278
 [31] pfiller279
 [32] pfiller280
 [33] pfiller281
 [34] pfiller282
 [35] pfiller283
 [36] pfiller284
 [37] pfiller285
 [38] pfiller286
 [39] pfiller287
 [40] pfiller288
 [41] pfiller289
 [42] pfiller290
 [43] pfiller291
 [44] pfiller292
 [45] pfiller293
 [46] pfiller294
 [47] pfiller295
 [48] pfiller296
 [49] pfiller297
 [50] pfiller298
 [51] pfiller299
 [52] pfiller300
 [53] pfiller301
 [54] pfiller302
 [55] pfiller303
 [56] pfiller304
 [57] pfiller305
 [58] pfiller306
 [59] pfiller307
 [60] pfiller308
 [61] pfiller309
 [62] pfiller310
 [63] pfiller311
 [64] pfiller312
 [65] pfiller313
 [66] pfiller314
 [67] pfiller315
 [68] pad55
 [69] pfiller316
 [70] pfiller317
 [71] pfiller318
 [72] pfiller319
 [73] pfiller320
 [74] pfiller321
 [75] pfiller322
 [76] pfiller323
 [77] pfiller324
 [78] pad54
 [79] pfiller325
 [80] pfiller326
 [81] pfiller327
 [82] pfiller328
 [83] pfiller329
 [84] pfiller330
 [85] pad53
 [86] pfiller331
 [87] pfiller332
 [88] pfiller333
 [89] pfiller334
 [90] pfiller335
 [91] pfiller336
 [92] pfiller337
 [93] pfiller338
 [94] pad52
 [95] pfiller339
 [96] pfiller340
 [97] pfiller341
 [98] pfiller342
 [99] pfiller343
 [100] pfiller344
 [101] pfiller345
 [102] pfiller346
 [103] pad51
WARNING:  Failed to make a connection for the following pin:
((547.800, 1288.000) (560.050, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((558.800 1292.580) (560.050 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((547.800 1288.000) (560.050 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((561.050, 1288.000) (573.300, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((572.050 1292.580) (573.300 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((561.050 1288.000) (573.300 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((574.700, 1288.000) (586.950, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((585.700 1292.580) (586.950 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((574.700 1288.000) (586.950 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((587.950, 1288.000) (600.200, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((598.950 1292.580) (600.200 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((587.950 1288.000) (600.200 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((547.800, 1288.000) (560.050, 1292.600)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((547.800 1292.760) (560.050 1292.900)) (Net: VSS) (Layer: M3 [19]) is blocked by ((547.800 1288.000) (560.050 1292.600)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((587.950, 1288.000) (600.200, 1292.600)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((587.950 1292.760) (600.200 1292.900)) (Net: VSS) (Layer: M3 [19]) is blocked by ((587.950 1288.000) (600.200 1292.600)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
 [104] pfiller347
 [105] pfiller348
 [106] pfiller349
 [107] pfiller350
 [108] pfiller351
 [109] pfiller352
 [110] pfiller353
 [111] pfiller354
 [112] pad50
 [113] pfiller355
 [114] pfiller356
 [115] pfiller357
 [116] pfiller358
 [117] pfiller359
 [118] pfiller360
 [119] pfiller361
 [120] pfiller362
 [121] pfiller363
 [122] pad49
 [123] pfiller364
 [124] pfiller365
 [125] pfiller366
 [126] pfiller367
 [127] pfiller368
 [128] pfiller369
 [129] pad48
 [130] pfiller370
 [131] pfiller371
 [132] pfiller372
 [133] pfiller373
 [134] pfiller374
 [135] pfiller375
 [136] pfiller376
 [137] pfiller377
 [138] pad47
WARNING:  Failed to make a connection for the following pin:
((819.800, 1288.000) (832.050, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((830.800 1292.580) (832.050 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((819.800 1288.000) (832.050 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((833.050, 1288.000) (845.300, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((844.050 1292.580) (845.300 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((833.050 1288.000) (845.300 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((846.700, 1288.000) (858.950, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((857.700 1292.580) (858.950 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((846.700 1288.000) (858.950 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((859.950, 1288.000) (872.200, 1292.600)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((870.950 1292.580) (872.200 1292.720)) (Net: VSS) (Layer: M2 [17]) is blocked by ((859.950 1288.000) (872.200 1292.600)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((846.700, 1288.000) (858.950, 1292.600)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((846.700 1292.760) (858.950 1292.900)) (Net: VSS) (Layer: M3 [19]) is blocked by ((846.700 1288.000) (858.950 1292.600)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
 [139] pfiller378
 [140] pfiller379
 [141] pfiller380
 [142] pfiller381
 [143] pfiller382
 [144] pfiller383
 [145] pfiller384
 [146] pfiller385
 [147] pad46
 [148] pfiller386
 [149] pfiller387
 [150] pfiller388
 [151] pfiller389
 [152] pfiller390
 [153] pfiller391
 [154] pfiller392
 [155] pfiller393
 [156] pfiller394
 [157] pad45
 [158] pfiller395
 [159] pfiller396
 [160] pfiller397
 [161] pfiller398
 [162] pfiller399
 [163] pfiller400
 [164] pfiller401
 [165] pfiller402
 [166] pfiller403
 [167] pfiller404
 [168] pfiller405
 [169] pfiller406
 [170] pfiller407
 [171] pfiller408
 [172] pfiller409
 [173] pfiller410
 [174] pfiller411
 [175] pfiller412
 [176] pfiller413
 [177] pad44
 [178] pfiller414
 [179] pfiller415
 [180] pfiller416
 [181] pfiller417
 [182] pfiller418
 [183] pfiller419
 [184] pfiller420
 [185] pfiller421
 [186] pfiller422
 [187] pad43
 [188] pfiller423
 [189] pfiller424
 [190] pfiller425
 [191] pfiller426
 [192] pfiller427
 [193] pfiller428
 [194] pfiller429
 [195] pfiller430
 [196] pfiller431
 [197] pfiller432
 [198] pfiller433
 [199] pfiller434
 [200] pfiller435
 [201] pfiller436
 [202] pfiller437
 [203] pfiller438
 [204] pfiller439
 [205] pfiller440
 [206] pfiller441
 [207] pfiller442
 [208] pfiller443
 [209] pfiller444
 [210] pfiller445
 [211] pfiller446
 [212] pfiller447
 [213] pfiller448
 [214] pfiller449
 [215] pfiller450
 [216] pfiller451
 [217] pfiller452
 [218] pfiller453
 [219] pfiller454
 [220] pfiller455
 [221] pfiller456
 [222] pfiller457
 [223] pfiller458
 [224] pfiller459
 [225] pfiller460
 [226] pfiller461
 [227] pfiller462
 [228] pfiller463
 [229] pfiller464
 [230] pfiller465
 [231] pfiller466
 [232] pfiller467
 [233] pfiller468
 [234] pfiller469
 [235] pfiller470
 [236] pfiller0
 [237] pfiller1
 [238] pfiller2
 [239] pfiller3
 [240] pfiller4
 [241] pfiller5
 [242] pfiller6
 [243] pfiller7
 [244] pfiller8
 [245] pfiller9
 [246] pfiller10
 [247] pfiller11
 [248] pfiller12
 [249] pfiller13
 [250] pfiller14
 [251] pfiller15
 [252] pfiller16
 [253] pfiller17
 [254] pfiller18
 [255] pfiller19
 [256] pfiller20
 [257] pfiller21
 [258] pfiller22
 [259] pad15
 [260] pfiller23
 [261] pfiller24
 [262] pfiller25
 [263] pfiller26
 [264] pfiller27
 [265] pfiller28
 [266] pfiller29
 [267] pfiller30
 [268] pfiller31
 [269] pfiller32
 [270] pfiller33
 [271] pfiller34
 [272] pfiller35
 [273] pfiller36
 [274] pfiller37
 [275] pfiller38
 [276] pfiller39
 [277] pfiller40
 [278] pfiller41
 [279] pfiller42
 [280] pfiller43
 [281] pfiller44
 [282] pfiller45
 [283] pfiller46
 [284] pfiller47
 [285] pfiller48
 [286] pfiller49
 [287] pfiller50
 [288] pfiller51
 [289] pfiller52
 [290] pfiller53
 [291] pfiller54
 [292] pad16
 [293] pfiller55
 [294] pfiller56
 [295] pfiller57
 [296] pfiller58
 [297] pfiller59
 [298] pfiller60
 [299] pfiller61
 [300] pad17
 [301] pfiller62
 [302] pfiller63
 [303] pfiller64
 [304] pfiller65
 [305] pfiller66
 [306] pfiller67
 [307] pfiller68
 [308] pfiller69
 [309] pfiller70
 [310] pfiller71
 [311] pfiller72
 [312] pfiller73
 [313] pfiller74
 [314] pfiller75
 [315] pfiller76
 [316] pfiller77
 [317] pfiller78
 [318] pfiller79
 [319] pfiller80
 [320] pad18
WARNING:  Failed to make a connection for the following pin:
((451.950, 107.400) (464.200, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((462.950 107.280) (464.200 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((451.950 107.400) (464.200 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((438.700, 107.400) (450.950, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((449.700 107.280) (450.950 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((438.700 107.400) (450.950 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((425.050, 107.400) (437.300, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((436.050 107.280) (437.300 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((425.050 107.400) (437.300 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((411.800, 107.400) (424.050, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((422.800 107.280) (424.050 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((411.800 107.400) (424.050 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((425.050, 107.400) (437.300, 112.000)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((425.050 107.100) (437.300 107.240)) (Net: VSS) (Layer: M3 [19]) is blocked by ((425.050 107.400) (437.300 112.000)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
 [321] pfiller81
 [322] pfiller82
 [323] pfiller83
 [324] pfiller84
 [325] pfiller85
 [326] pfiller86
 [327] pfiller87
 [328] pfiller88
 [329] pad19
 [330] pfiller89
 [331] pfiller90
 [332] pfiller91
 [333] pfiller92
 [334] pfiller93
 [335] pfiller94
 [336] pfiller95
 [337] pfiller96
 [338] pad20
 [339] pfiller97
 [340] pfiller98
 [341] pfiller99
 [342] pfiller100
 [343] pfiller101
 [344] pfiller102
 [345] pfiller103
 [346] pfiller104
 [347] pad21
 [348] pfiller105
 [349] pfiller106
 [350] pfiller107
 [351] pfiller108
 [352] pfiller109
 [353] pfiller110
 [354] pfiller111
 [355] pfiller112
 [356] pfiller113
 [357] pad22
 [358] pfiller114
 [359] pfiller115
 [360] pfiller116
 [361] pfiller117
 [362] pfiller118
 [363] pfiller119
 [364] pfiller120
 [365] pfiller121
 [366] pfiller122
 [367] pfiller123
 [368] pfiller124
 [369] pfiller125
 [370] pfiller126
 [371] pfiller127
 [372] pfiller128
 [373] pfiller129
 [374] pfiller130
 [375] pfiller131
 [376] pad23
WARNING:  Failed to make a connection for the following pin:
((803.950, 107.400) (816.200, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((814.950 107.280) (816.200 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((803.950 107.400) (816.200 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((790.700, 107.400) (802.950, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((801.700 107.280) (802.950 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((790.700 107.400) (802.950 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((777.050, 107.400) (789.300, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((788.050 107.280) (789.300 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((777.050 107.400) (789.300 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
Warning: wire dropped because obstruction, ((763.110 174.210) (776.050 175.430)) (Net: VSS) (Layer: B2 [29]) is blocked by ((762.260 172.590) (762.910 1228.420)) (Net: VDD) (Layer: B2 [29]). (PGRT-030)
Warning: wire dropped because obstruction, ((763.110 174.210) (776.050 175.430)) (Net: VSS) (Layer: B2 [29]) is blocked by ((762.260 172.590) (762.910 1228.420)) (Net: VDD) (Layer: B2 [29]). (PGRT-030)
Warning: wire dropped because obstruction, ((763.110 174.210) (776.050 175.430)) (Net: VSS) (Layer: B2 [29]) is blocked by ((762.260 172.590) (762.910 1228.420)) (Net: VDD) (Layer: B2 [29]). (PGRT-030)
Warning: wire dropped because obstruction, ((763.110 174.210) (776.050 175.430)) (Net: VSS) (Layer: B2 [29]) is blocked by ((762.260 172.590) (762.910 1228.420)) (Net: VDD) (Layer: B2 [29]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((763.800, 107.400) (776.050, 112.000)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((774.800 107.280) (776.050 107.420)) (Net: VSS) (Layer: M2 [17]) is blocked by ((763.800 107.400) (776.050 112.000)) (Net: null) (Layer: via2Blockage [225]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((803.950, 107.400) (816.200, 112.000)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((803.950 107.100) (816.200 107.240)) (Net: VSS) (Layer: M3 [19]) is blocked by ((803.950 107.400) (816.200 112.000)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
 [377] pfiller132
 [378] pfiller133
 [379] pfiller134
 [380] pfiller135
 [381] pfiller136
 [382] pfiller137
 [383] pfiller138
 [384] pfiller139
 [385] pad24
 [386] pfiller140
 [387] pfiller141
 [388] pfiller142
 [389] pfiller143
 [390] pfiller144
 [391] pfiller145
 [392] pfiller146
 [393] pfiller147
 [394] pfiller148
 [395] pad25
 [396] pfiller149
 [397] pfiller150
 [398] pfiller151
 [399] pfiller152
 [400] pfiller153
 [401] pfiller154
 [402] pfiller155
 [403] pfiller156
 [404] pfiller157
 [405] pfiller158
 [406] pfiller159
 [407] pfiller160
 [408] pfiller161
 [409] pfiller162
 [410] pfiller163
 [411] pfiller164
 [412] pfiller165
 [413] pfiller166
 [414] pfiller167
 [415] pad26
 [416] pfiller168
 [417] pfiller169
 [418] pfiller170
 [419] pfiller171
 [420] pfiller172
 [421] pfiller173
 [422] pfiller174
 [423] pfiller175
 [424] pfiller176
 [425] pad27
 [426] pfiller177
 [427] pfiller178
 [428] pfiller179
 [429] pfiller180
 [430] pfiller181
 [431] pfiller182
 [432] pfiller183
 [433] pfiller184
 [434] pfiller185
 [435] pfiller186
 [436] pfiller187
 [437] pfiller188
 [438] pfiller189
 [439] pfiller190
 [440] pfiller191
 [441] pfiller192
 [442] pfiller193
 [443] pfiller194
 [444] pad28
 [445] pfiller195
 [446] pfiller196
 [447] pfiller197
 [448] pfiller198
 [449] pfiller199
 [450] pfiller200
 [451] pfiller201
 [452] pfiller202
 [453] pfiller203
 [454] pfiller204
 [455] pfiller205
 [456] pfiller206
 [457] pfiller207
 [458] pfiller208
 [459] pfiller209
 [460] pfiller210
 [461] pfiller211
 [462] pfiller212
 [463] pfiller213
 [464] pfiller214
 [465] pfiller215
 [466] pfiller216
 [467] pfiller217
 [468] pfiller218
 [469] pfiller219
 [470] pfiller220
 [471] pfiller221
 [472] pfiller222
 [473] pfiller223
 [474] pfiller224
 [475] pfiller225
 [476] pfiller226
 [477] pfiller227
 [478] pfiller228
 [479] pfiller229
 [480] pfiller230
 [481] pfiller231
 [482] pfiller232
 [483] pfiller233
 [484] pfiller234
 [485] pfiller235
 [486] pfiller236
 [487] pfiller237
 [488] pfiller238
 [489] pfiller239
 [490] pfiller240
 [491] pfiller241
 [492] pfiller242
 [493] pfiller243
 [494] pfiller244
 [495] pfiller245
 [496] pfiller246
 [497] pfiller247
 [498] pfiller248
 [499] pfiller249
 [500] pfiller722
 [501] pfiller723
 [502] pfiller724
 [503] pfiller725
 [504] pfiller726
 [505] pfiller727
 [506] pfiller728
 [507] pfiller729
 [508] pfiller730
 [509] pfiller731
 [510] pfiller732
 [511] pfiller733
 [512] pfiller734
 [513] pfiller735
 [514] pfiller736
 [515] pfiller737
 [516] pfiller738
 [517] pfiller739
 [518] pfiller740
 [519] pfiller741
 [520] pfiller742
 [521] pfiller743
 [522] pfiller744
 [523] pad29
WARNING:  Failed to make a connection for the following pin:
((1288.000, 235.950) (1292.600, 248.200)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 235.950) (1292.720 248.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 222.700) (1292.600, 234.950)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 222.700) (1292.720 234.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 209.050) (1292.600, 221.300)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 209.050) (1292.720 221.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 195.800) (1292.600, 208.050)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 195.800) (1292.720 208.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 209.050) (1292.600, 221.300)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((1228.060 209.050) (1292.900 221.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 235.950) (1292.600, 248.200)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 235.950) (1292.720 248.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 222.700) (1292.600, 234.950)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 222.700) (1292.720 234.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 209.050) (1292.600, 221.300)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 209.050) (1292.720 221.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 195.800) (1292.600, 208.050)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 195.800) (1292.720 208.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 192.000) (1400.000 252.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [524] pfiller745
 [525] pfiller746
 [526] pfiller747
 [527] pfiller748
 [528] pfiller749
 [529] pfiller750
 [530] pfiller751
 [531] pfiller752
 [532] pfiller753
 [533] pfiller754
 [534] pfiller755
 [535] pfiller756
 [536] pfiller757
 [537] pfiller758
 [538] pfiller759
 [539] pfiller760
 [540] pfiller761
 [541] pfiller762
 [542] pfiller763
 [543] pfiller764
 [544] pfiller765
 [545] pfiller766
 [546] pfiller767
 [547] pfiller768
 [548] pfiller769
 [549] pfiller770
 [550] pfiller771
 [551] pfiller772
 [552] pfiller773
 [553] pfiller774
 [554] pfiller775
 [555] pad30
WARNING:  Failed to make a connection for the following pin:
((1288.000, 303.950) (1292.600, 316.200)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 303.950) (1292.720 316.200)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 260.000) (1400.000 320.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 290.700) (1292.600, 302.950)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 290.700) (1292.720 302.950)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 260.000) (1400.000 320.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 277.050) (1292.600, 289.300)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 277.050) (1292.720 289.300)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 260.000) (1400.000 320.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 263.800) (1292.600, 276.050)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 263.800) (1292.720 276.050)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 260.000) (1400.000 320.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [556] pfiller776
 [557] pfiller777
 [558] pfiller778
 [559] pfiller779
 [560] pfiller780
 [561] pfiller781
 [562] pfiller782
 [563] pfiller783
 [564] pad31
 [565] pfiller784
 [566] pfiller785
 [567] pfiller786
 [568] pfiller787
 [569] pfiller788
 [570] pfiller789
 [571] pfiller790
 [572] pfiller791
 [573] pad32
 [574] pfiller792
 [575] pfiller793
 [576] pfiller794
 [577] pfiller795
 [578] pfiller796
 [579] pfiller797
 [580] pfiller798
 [581] pfiller799
 [582] pfiller800
 [583] pad33
 [584] pfiller801
 [585] pfiller802
 [586] pfiller803
 [587] pfiller804
 [588] pfiller805
 [589] pfiller806
 [590] pfiller807
 [591] pad34
 [592] pfiller808
 [593] pfiller809
 [594] pfiller810
 [595] pfiller811
 [596] pfiller812
 [597] pfiller813
 [598] pfiller814
 [599] pfiller815
 [600] pfiller816
 [601] pfiller817
 [602] pfiller818
 [603] pfiller819
 [604] pfiller820
 [605] pfiller821
 [606] pfiller822
 [607] pfiller823
 [608] pfiller824
 [609] pfiller825
 [610] pfiller826
 [611] pad35
 [612] pfiller827
 [613] pfiller828
 [614] pfiller829
 [615] pfiller830
 [616] pfiller831
 [617] pfiller832
 [618] pfiller833
 [619] pfiller834
 [620] pfiller835
 [621] pad36
 [622] pfiller836
 [623] pfiller837
 [624] pfiller838
 [625] pfiller839
 [626] pfiller840
 [627] pfiller841
 [628] pfiller842
 [629] pfiller843
 [630] pfiller844
 [631] pfiller845
 [632] pfiller846
 [633] pfiller847
 [634] pfiller848
 [635] pfiller849
 [636] pfiller850
 [637] pfiller851
 [638] pfiller852
 [639] pfiller853
 [640] pad37
 [641] pfiller854
 [642] pfiller855
 [643] pfiller856
 [644] pfiller857
 [645] pfiller858
 [646] pfiller859
 [647] pfiller860
 [648] pfiller861
 [649] pad38
WARNING:  Failed to make a connection for the following pin:
((1288.000, 871.950) (1292.600, 884.200)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 871.950) (1292.720 884.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 858.700) (1292.600, 870.950)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 858.700) (1292.720 870.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 845.050) (1292.600, 857.300)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 845.050) (1292.720 857.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 831.800) (1292.600, 844.050)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((1228.060 831.800) (1292.720 844.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 845.050) (1292.600, 857.300)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((1228.060 845.050) (1292.900 857.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 871.950) (1292.600, 884.200)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 871.950) (1292.720 884.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 858.700) (1292.600, 870.950)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 858.700) (1292.720 870.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 845.050) (1292.600, 857.300)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 845.050) (1292.720 857.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 831.800) (1292.600, 844.050)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1228.060 831.800) (1292.720 844.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1288.000 828.000) (1400.000 888.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [650] pfiller862
 [651] pfiller863
 [652] pfiller864
 [653] pfiller865
 [654] pfiller866
 [655] pfiller867
 [656] pfiller868
 [657] pfiller869
 [658] pad39
WARNING:  Failed to make a connection for the following pin:
((1288.000, 939.950) (1292.600, 952.200)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 939.950) (1292.720 952.200)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 896.000) (1400.000 956.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 926.700) (1292.600, 938.950)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 926.700) (1292.720 938.950)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 896.000) (1400.000 956.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 913.050) (1292.600, 925.300)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 913.050) (1292.720 925.300)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 896.000) (1400.000 956.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((1288.000, 899.800) (1292.600, 912.050)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((1229.730 899.800) (1292.720 912.050)) (Net: VDD) (Layer: M1 [15]) is blocked by ((1288.000 896.000) (1400.000 956.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [659] pfiller870
 [660] pfiller871
 [661] pfiller872
 [662] pfiller873
 [663] pfiller874
 [664] pfiller875
 [665] pfiller876
 [666] pfiller877
 [667] pad40
 [668] pfiller878
 [669] pfiller879
 [670] pfiller880
 [671] pfiller881
 [672] pfiller882
 [673] pfiller883
 [674] pfiller884
 [675] pfiller885
 [676] pad41
 [677] pfiller886
 [678] pfiller887
 [679] pfiller888
 [680] pfiller889
 [681] pfiller890
 [682] pfiller891
 [683] pfiller892
 [684] pfiller893
 [685] pfiller894
 [686] pad42
 [687] pfiller895
 [688] pfiller896
 [689] pfiller897
 [690] pfiller898
 [691] pfiller899
 [692] pfiller900
 [693] pfiller901
 [694] pfiller902
 [695] pfiller903
 [696] pfiller904
 [697] pfiller905
 [698] pfiller906
 [699] pfiller907
 [700] pfiller908
 [701] pfiller909
 [702] pfiller910
 [703] pfiller911
 [704] pfiller912
 [705] pfiller913
 [706] pfiller914
 [707] pfiller915
 [708] pfiller916
 [709] pfiller917
 [710] pfiller918
 [711] pfiller919
 [712] pfiller920
 [713] pfiller921
 [714] pfiller922
 [715] pfiller923
 [716] pfiller924
 [717] pfiller925
 [718] pfiller926
 [719] pfiller927
 [720] pfiller928
 [721] pfiller929
 [722] pfiller930
 [723] pfiller931
 [724] pfiller932
 [725] pfiller933
 [726] pfiller934
 [727] pfiller935
 [728] pfiller936
 [729] pfiller937
 [730] pfiller938
 [731] pfiller939
 [732] pfiller940
 [733] pfiller941
 [734] pfiller942
 [735] pfiller471
 [736] pfiller472
 [737] pfiller473
 [738] pfiller474
 [739] pfiller475
 [740] pfiller476
 [741] pfiller477
 [742] pfiller478
 [743] pfiller479
 [744] pfiller480
 [745] pfiller481
 [746] pfiller482
 [747] pfiller483
 [748] pfiller484
 [749] pfiller485
 [750] pfiller486
 [751] pfiller487
 [752] pfiller488
 [753] pfiller489
 [754] pfiller490
 [755] pfiller491
 [756] pfiller492
 [757] pfiller493
 [758] pfiller494
 [759] pad14
 [760] pfiller495
 [761] pfiller496
 [762] pfiller497
 [763] pfiller498
 [764] pfiller499
 [765] pfiller500
 [766] pfiller501
 [767] pfiller502
 [768] pfiller503
 [769] pfiller504
 [770] pfiller505
 [771] pfiller506
 [772] pfiller507
 [773] pfiller508
 [774] pfiller509
 [775] pfiller510
 [776] pfiller511
 [777] pfiller512
 [778] pfiller513
 [779] pfiller514
 [780] pfiller515
 [781] pfiller516
 [782] pfiller517
 [783] pfiller518
 [784] pfiller519
 [785] pfiller520
 [786] pfiller521
 [787] pfiller522
 [788] pfiller523
 [789] pfiller524
 [790] pfiller525
 [791] pfiller526
 [792] pfiller527
 [793] pfiller528
 [794] pfiller529
 [795] pfiller530
 [796] pfiller531
 [797] pfiller532
 [798] pfiller533
 [799] pfiller534
 [800] pfiller535
 [801] pfiller536
 [802] pad13
WARNING:  Failed to make a connection for the following pin:
((107.400, 275.800) (112.000, 288.050)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 275.800) (170.290 288.050)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 272.000) (112.000 332.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 289.050) (112.000, 301.300)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 289.050) (170.125 301.300)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 272.000) (112.000 332.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 302.700) (112.000, 314.950)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 302.700) (170.290 314.950)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 272.000) (112.000 332.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 315.950) (112.000, 328.200)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 315.950) (170.290 328.200)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 272.000) (112.000 332.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [803] pfiller537
 [804] pfiller538
 [805] pfiller539
 [806] pfiller540
 [807] pfiller541
 [808] pfiller542
 [809] pfiller543
 [810] pfiller544
 [811] pad12
WARNING:  Failed to make a connection for the following pin:
((107.400, 343.800) (112.000, 356.050)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 343.800) (171.960 356.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 357.050) (112.000, 369.300)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 357.050) (171.960 369.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 370.700) (112.000, 382.950)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 370.700) (171.960 382.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 383.950) (112.000, 396.200)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 383.950) (171.960 396.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 343.800) (112.000, 356.050)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((107.100 343.800) (171.960 356.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 383.950) (112.000, 396.200)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((107.100 383.950) (171.960 396.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 343.800) (112.000, 356.050)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 343.800) (171.960 356.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 357.050) (112.000, 369.300)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 357.050) (171.960 369.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 370.700) (112.000, 382.950)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 370.700) (171.960 382.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 383.950) (112.000, 396.200)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 383.950) (171.960 396.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 340.000) (112.000 400.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [812] pfiller545
 [813] pfiller546
 [814] pfiller547
 [815] pfiller548
 [816] pfiller549
 [817] pfiller550
 [818] pfiller551
 [819] pfiller552
 [820] pfiller553
 [821] pad11
 [822] pfiller554
 [823] pfiller555
 [824] pfiller556
 [825] pfiller557
 [826] pfiller558
 [827] pfiller559
 [828] pfiller560
 [829] pfiller561
 [830] pfiller562
 [831] pfiller563
 [832] pfiller564
 [833] pfiller565
 [834] pfiller566
 [835] pfiller567
 [836] pfiller568
 [837] pfiller569
 [838] pfiller570
 [839] pfiller571
 [840] pfiller572
 [841] pfiller573
 [842] pad10
 [843] pfiller574
 [844] pfiller575
 [845] pfiller576
 [846] pfiller577
 [847] pfiller578
 [848] pfiller579
 [849] pfiller580
 [850] pfiller581
 [851] pfiller582
 [852] pfiller583
 [853] pfiller584
 [854] pfiller585
 [855] pfiller586
 [856] pfiller587
 [857] pfiller588
 [858] pfiller589
 [859] pfiller590
 [860] pfiller591
 [861] pfiller592
 [862] pad9
 [863] pfiller593
 [864] pfiller594
 [865] pfiller595
 [866] pfiller596
 [867] pfiller597
 [868] pfiller598
 [869] pfiller599
 [870] pfiller600
 [871] pad8
 [872] pfiller601
 [873] pfiller602
 [874] pfiller603
 [875] pfiller604
 [876] pfiller605
 [877] pfiller606
 [878] pfiller607
 [879] pfiller608
 [880] pad7
 [881] pfiller609
 [882] pfiller610
 [883] pfiller611
 [884] pfiller612
 [885] pfiller613
 [886] pfiller614
 [887] pfiller615
 [888] pfiller616
 [889] pfiller617
 [890] pad6
 [891] pfiller618
 [892] pfiller619
 [893] pfiller620
 [894] pfiller621
 [895] pfiller622
 [896] pfiller623
 [897] pad5
WARNING:  Failed to make a connection for the following pin:
((107.400, 843.800) (112.000, 856.050)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 843.800) (170.290 856.050)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 840.000) (112.000 900.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 857.050) (112.000, 869.300)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 857.050) (170.290 869.300)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 840.000) (112.000 900.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 870.700) (112.000, 882.950)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 870.700) (170.290 882.950)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 840.000) (112.000 900.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 883.950) (112.000, 896.200)) (Net: VDD)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 883.950) (170.290 896.200)) (Net: VDD) (Layer: M1 [15]) is blocked by ((0.000 840.000) (112.000 900.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [898] pfiller624
 [899] pfiller625
 [900] pfiller626
 [901] pfiller627
 [902] pfiller628
 [903] pfiller629
 [904] pfiller630
 [905] pfiller631
 [906] pad4
WARNING:  Failed to make a connection for the following pin:
((107.400, 911.800) (112.000, 924.050)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 911.800) (171.960 924.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 925.050) (112.000, 937.300)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 925.050) (171.960 937.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 938.700) (112.000, 950.950)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 938.700) (171.960 950.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 951.950) (112.000, 964.200)) (Net: VSS)(wire on layer: M2 [17])
Warning: wire dropped because obstruction, ((107.280 951.950) (171.960 964.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 925.050) (112.000, 937.300)) (Net: VSS)(wire on layer: M3 [19])
Warning: wire dropped because obstruction, ((107.100 925.050) (171.960 937.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 911.800) (112.000, 924.050)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 911.800) (171.960 924.050)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 925.050) (112.000, 937.300)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 925.050) (171.960 937.300)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 938.700) (112.000, 950.950)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 938.700) (171.960 950.950)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((107.400, 951.950) (112.000, 964.200)) (Net: VSS)(wire on layer: M4 [21])
Warning: wire dropped because obstruction, ((107.280 951.950) (171.960 964.200)) (Net: VSS) (Layer: M1 [15]) is blocked by ((0.000 908.000) (112.000 968.000)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [907] pfiller632
 [908] pfiller633
 [909] pfiller634
 [910] pfiller635
 [911] pfiller636
 [912] pfiller637
 [913] pfiller638
 [914] pfiller639
 [915] pfiller640
 [916] pad3
 [917] pfiller641
 [918] pfiller642
 [919] pfiller643
 [920] pfiller644
 [921] pfiller645
 [922] pfiller646
 [923] pfiller647
 [924] pfiller648
 [925] pfiller649
 [926] pfiller650
 [927] pfiller651
 [928] pfiller652
 [929] pfiller653
 [930] pfiller654
 [931] pfiller655
 [932] pfiller656
 [933] pfiller657
 [934] pfiller658
 [935] pfiller659
 [936] pad2
 [937] pfiller660
 [938] pfiller661
 [939] pfiller662
 [940] pfiller663
 [941] pfiller664
 [942] pfiller665
 [943] pfiller666
 [944] pfiller667
 [945] pad1
 [946] pfiller668
 [947] pfiller669
 [948] pfiller670
 [949] pfiller671
 [950] pfiller672
 [951] pfiller673
 [952] pfiller674
 [953] pfiller675
 [954] pfiller676
 [955] pfiller677
 [956] pfiller678
 [957] pfiller679
 [958] pfiller680
 [959] pfiller681
 [960] pfiller682
 [961] pfiller683
 [962] pfiller684
 [963] pfiller685
 [964] pfiller686
 [965] pfiller687
 [966] pfiller688
 [967] pfiller689
 [968] pfiller690
 [969] pfiller691
 [970] pfiller692
 [971] pfiller693
 [972] pfiller694
 [973] pfiller695
 [974] pfiller696
 [975] pfiller697
 [976] pfiller698
 [977] pfiller699
 [978] pfiller700
 [979] pfiller701
 [980] pfiller702
 [981] pfiller703
 [982] pfiller704
 [983] pfiller705
 [984] pfiller706
 [985] pfiller707
 [986] pfiller708
 [987] pfiller709
 [988] pfiller710
 [989] pfiller711
 [990] pfiller712
 [991] pfiller713
 [992] pfiller714
 [993] pfiller715
 [994] pfiller716
 [995] pfiller717
 [996] pfiller718
 [997] pfiller719
 [998] pfiller720
 [999] pfiller721
 [1003] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      629M Data =       10M
1
preroute_standard_cells 	-connect horizontal -skip_macro_pins -skip_pad_pins  -remove_floating_pieces 	-do_not_route_over_macros 	-port_filter_mode off 	-cell_master_filter_mode off 	-cell_instance_filter_mode off 	-voltage_area_filter_mode off 	-route_type {P/G Std. Cell Pin Conn}
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]

Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((1231.850 209.510) (1232.230 209.710)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 209.275) (1232.110 210.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.840 209.560) (1232.240 209.660)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 209.275) (1232.110 210.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 209.510) (1232.230 209.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 209.510) (1232.230 209.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 209.510) (1232.230 209.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 212.710) (1232.230 212.910)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 212.275) (1232.110 213.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 212.710) (1232.230 212.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 212.710) (1232.230 212.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 212.710) (1232.230 212.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 215.910) (1232.230 216.110)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 215.910) (1232.230 216.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 215.910) (1232.230 216.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 215.910) (1232.230 216.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 215.290) (1232.090 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 215.290) (1232.090 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 215.290) (1232.090 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 215.290) (1232.090 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.940 215.325) (1232.140 216.025)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 215.275) (1232.110 216.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 215.290) (1232.130 216.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 216.275) (1232.110 217.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 219.110) (1232.230 219.310)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 219.110) (1232.230 219.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 219.110) (1232.230 219.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 219.110) (1232.230 219.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 209.075) (1232.130 221.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 219.190) (1232.090 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 219.190) (1232.090 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 219.190) (1232.090 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 219.190) (1232.090 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.940 219.165) (1232.140 220.065)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 219.190) (1232.130 219.990)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 218.275) (1232.110 219.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
 [10.13%]  
Warning: wire dropped because obstruction, ((169.260 287.880) (170.000 288.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((169.185 287.825) (170.075 288.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.260 287.880) (170.000 288.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((169.185 287.825) (170.075 288.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.260 287.880) (170.000 288.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((169.185 287.825) (170.075 288.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.070 291.055) (1230.950 291.280)) (Net: VDD) (Layer: M1 [15]) is blocked by ((212.805 290.965) (213.700 291.040)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.070 291.055) (1230.950 291.280)) (Net: VDD) (Layer: M1 [15]) is blocked by ((212.805 290.965) (213.700 291.040)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.070 291.055) (1230.950 291.280)) (Net: VDD) (Layer: M1 [15]) is blocked by ((212.805 290.965) (213.700 291.040)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 291.110) (170.270 291.310)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 291.110) (170.050 291.310)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 291.110) (170.270 291.310)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 291.110) (170.050 291.310)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 291.110) (170.270 291.310)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 291.110) (170.050 291.310)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 291.110) (170.270 291.310)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 291.110) (170.050 291.310)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 294.310) (170.270 294.510)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 294.310) (170.050 294.510)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 294.310) (170.270 294.510)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 294.310) (170.050 294.510)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 294.310) (170.270 294.510)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 294.310) (170.050 294.510)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 294.310) (170.270 294.510)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 294.310) (170.050 294.510)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 297.510) (170.270 297.710)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 297.510) (170.050 297.710)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 297.510) (170.270 297.710)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 297.510) (170.050 297.710)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 297.510) (170.270 297.710)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 297.510) (170.050 297.710)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.090 297.510) (170.270 297.710)) (Net: VDD) (Layer: M1 [15]) is blocked by ((169.310 297.510) (170.050 297.710)) (Net: VDD) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 343.965) (168.070 344.765)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 344.025) (168.050 344.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 347.110) (168.170 347.310)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 347.025) (168.050 347.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 347.110) (168.170 347.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 347.110) (168.170 347.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 347.110) (168.170 347.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 350.310) (168.170 350.510)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 350.025) (168.050 350.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 350.310) (168.170 350.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 350.310) (168.170 350.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 350.310) (168.170 350.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 353.510) (168.170 353.710)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 353.025) (168.050 353.825)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 353.510) (168.170 353.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 353.510) (168.170 353.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 353.510) (168.170 353.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 343.825) (168.070 356.025)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
 [20.20%]  
Warning: wire dropped because obstruction, ((167.790 385.510) (168.170 385.710)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 385.175) (168.050 385.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 385.510) (168.170 385.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 385.510) (168.170 385.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 385.510) (168.170 385.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 388.710) (168.170 388.910)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 388.175) (168.050 388.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 388.710) (168.170 388.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 388.710) (168.170 388.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 388.710) (168.170 388.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 391.910) (168.170 392.110)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 391.910) (168.170 392.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 391.910) (168.170 392.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 391.910) (168.170 392.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 391.240) (168.030 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 391.240) (168.030 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 391.240) (168.030 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 391.240) (168.030 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.880 391.265) (168.080 391.965)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 391.240) (168.070 392.040)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 392.175) (168.050 392.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 395.110) (168.170 395.310)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 395.110) (168.170 395.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 395.110) (168.170 395.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 395.110) (168.170 395.310)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 383.975) (168.070 396.175)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 395.140) (168.030 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 395.140) (168.030 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 395.140) (168.030 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 395.140) (168.030 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.880 395.215) (168.080 395.915)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 395.140) (168.070 395.940)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 395.175) (168.050 395.975)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
 [30.32%]  
 [40.43%]  
 [50.45%]  
 [60.45%]  
Warning: wire dropped because obstruction, ((1231.850 846.310) (1232.230 846.510)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 846.275) (1232.110 847.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 846.310) (1232.230 846.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 846.310) (1232.230 846.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 846.310) (1232.230 846.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 849.510) (1232.230 849.710)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 849.275) (1232.110 850.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 849.510) (1232.230 849.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 849.510) (1232.230 849.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 849.510) (1232.230 849.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 852.710) (1232.230 852.910)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 852.275) (1232.110 853.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 852.710) (1232.230 852.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 852.710) (1232.230 852.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 852.710) (1232.230 852.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 855.910) (1232.230 856.110)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 855.910) (1232.230 856.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 855.910) (1232.230 856.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.850 855.910) (1232.230 856.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((1231.950 845.075) (1232.130 857.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 855.290) (1232.090 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 855.290) (1232.090 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 855.290) (1232.090 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.990 855.290) (1232.090 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.940 855.325) (1232.140 856.025)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((1231.950 855.290) (1232.130 856.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((1231.970 855.275) (1232.110 856.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 871.855) (1229.280 872.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((201.260 872.170) (203.250 872.255)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 871.855) (1229.280 872.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((201.260 872.170) (203.250 872.255)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 871.855) (1229.280 872.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((201.260 872.170) (203.250 872.255)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 871.855) (1229.280 872.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((201.260 872.170) (203.250 872.255)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [70.54%]  
Warning: wire dropped because obstruction, ((1230.020 911.880) (1230.760 912.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((1229.945 911.825) (1230.835 912.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1230.020 911.880) (1230.760 912.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((1229.945 911.825) (1230.835 912.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1230.020 911.880) (1230.760 912.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((1229.945 911.825) (1230.835 912.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((1230.020 911.880) (1230.760 912.080)) (Net: VDD) (Layer: M3 [19]) is blocked by ((1229.945 911.825) (1230.835 912.025)) (Net: VDD) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 926.310) (168.170 926.510)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 926.275) (168.050 927.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 926.310) (168.170 926.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 926.310) (168.170 926.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 926.310) (168.170 926.510)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 929.510) (168.170 929.710)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 929.275) (168.050 930.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 929.510) (168.170 929.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 929.510) (168.170 929.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 929.510) (168.170 929.710)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 932.710) (168.170 932.910)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 932.275) (168.050 933.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 932.710) (168.170 932.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 932.710) (168.170 932.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 932.710) (168.170 932.910)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 935.910) (168.170 936.110)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 935.910) (168.170 936.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 935.910) (168.170 936.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.790 935.910) (168.170 936.110)) (Net: VSS) (Layer: M3 [19]) is blocked by ((167.890 925.075) (168.070 937.275)) (Net: VSS) (Layer: M3 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 935.290) (168.030 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 935.290) (168.030 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 935.290) (168.030 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.930 935.290) (168.030 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.880 935.325) (168.080 936.025)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 935.275) (168.050 936.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.890 935.290) (168.070 936.090)) (Net: VSS) (Layer: M1 [15]) is blocked by ((167.910 936.275) (168.050 937.075)) (Net: VSS) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 951.940) (1229.280 952.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((469.985 952.170) (470.145 952.230)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 951.940) (1229.280 952.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((469.985 952.170) (470.145 952.230)) (Net: null) (Layer: M1 [15]). (PGRT-030)
Warning: wire dropped because obstruction, ((170.740 951.940) (1229.280 952.095)) (Net: VSS) (Layer: M1 [15]) is blocked by ((469.985 952.170) (470.145 952.230)) (Net: null) (Layer: M1 [15]). (PGRT-030)
 [80.56%]  
 [90.57%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:03, Elapsed = 00:00:03
	Peak Memory =      629M Data =       22M
1
preroute_instances  -ignore_macros -ignore_cover_cells 	-select_net_by_type specified 	-nets  {VDDT}
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]

Instance being processed:
 [1] pfiller250
 [2] pfiller251
 [3] pfiller252
 [4] pfiller253
 [5] pfiller254
 [6] pfiller255
 [7] pfiller256
 [8] pfiller257
 [9] pfiller258
 [10] pfiller259
 [11] pfiller260
 [12] pfiller261
 [13] pfiller262
 [14] pfiller263
 [15] pfiller264
 [16] pfiller265
 [17] pfiller266
 [18] pfiller267
 [19] pfiller268
 [20] pfiller269
 [21] pfiller270
 [22] pfiller271
 [23] pfiller272
 [24] pfiller273
 [25] pad56
 [26] pfiller274
 [27] pfiller275
 [28] pfiller276
 [29] pfiller277
 [30] pfiller278
 [31] pfiller279
 [32] pfiller280
 [33] pfiller281
 [34] pfiller282
 [35] pfiller283
 [36] pfiller284
 [37] pfiller285
 [38] pfiller286
 [39] pfiller287
 [40] pfiller288
 [41] pfiller289
 [42] pfiller290
 [43] pfiller291
 [44] pfiller292
 [45] pfiller293
 [46] pfiller294
 [47] pfiller295
 [48] pfiller296
 [49] pfiller297
 [50] pfiller298
 [51] pfiller299
 [52] pfiller300
 [53] pfiller301
 [54] pfiller302
 [55] pfiller303
 [56] pfiller304
 [57] pfiller305
 [58] pfiller306
 [59] pfiller307
 [60] pfiller308
 [61] pfiller309
 [62] pfiller310
 [63] pfiller311
 [64] pfiller312
 [65] pfiller313
 [66] pfiller314
 [67] pfiller315
 [68] pad55
 [69] pfiller316
 [70] pfiller317
 [71] pfiller318
 [72] pfiller319
 [73] pfiller320
 [74] pfiller321
 [75] pfiller322
 [76] pfiller323
 [77] pfiller324
 [78] pad54
 [79] pfiller325
 [80] pfiller326
 [81] pfiller327
 [82] pfiller328
 [83] pfiller329
 [84] pfiller330
 [85] pad53
 [86] pfiller331
 [87] pfiller332
 [88] pfiller333
 [89] pfiller334
 [90] pfiller335
 [91] pfiller336
 [92] pfiller337
 [93] pfiller338
 [94] pad52
 [95] pfiller339
 [96] pfiller340
 [97] pfiller341
 [98] pfiller342
 [99] pfiller343
 [100] pfiller344
 [101] pfiller345
 [102] pfiller346
 [103] pad51
 [104] pfiller347
 [105] pfiller348
 [106] pfiller349
 [107] pfiller350
 [108] pfiller351
 [109] pfiller352
 [110] pfiller353
 [111] pfiller354
 [112] pad50
 [113] pfiller355
 [114] pfiller356
 [115] pfiller357
 [116] pfiller358
 [117] pfiller359
 [118] pfiller360
 [119] pfiller361
 [120] pfiller362
 [121] pfiller363
 [122] pad49
 [123] pfiller364
 [124] pfiller365
 [125] pfiller366
 [126] pfiller367
 [127] pfiller368
 [128] pfiller369
 [129] pad48
 [130] pfiller370
 [131] pfiller371
 [132] pfiller372
 [133] pfiller373
 [134] pfiller374
 [135] pfiller375
 [136] pfiller376
 [137] pfiller377
 [138] pad47
 [139] pfiller378
 [140] pfiller379
 [141] pfiller380
 [142] pfiller381
 [143] pfiller382
 [144] pfiller383
 [145] pfiller384
 [146] pfiller385
 [147] pad46
 [148] pfiller386
 [149] pfiller387
 [150] pfiller388
 [151] pfiller389
 [152] pfiller390
 [153] pfiller391
 [154] pfiller392
 [155] pfiller393
 [156] pfiller394
 [157] pad45
 [158] pfiller395
 [159] pfiller396
 [160] pfiller397
 [161] pfiller398
 [162] pfiller399
 [163] pfiller400
 [164] pfiller401
 [165] pfiller402
 [166] pfiller403
 [167] pfiller404
 [168] pfiller405
 [169] pfiller406
 [170] pfiller407
 [171] pfiller408
 [172] pfiller409
 [173] pfiller410
 [174] pfiller411
 [175] pfiller412
 [176] pfiller413
 [177] pad44
 [178] pfiller414
 [179] pfiller415
 [180] pfiller416
 [181] pfiller417
 [182] pfiller418
 [183] pfiller419
 [184] pfiller420
 [185] pfiller421
 [186] pfiller422
 [187] pad43
 [188] pfiller423
 [189] pfiller424
 [190] pfiller425
 [191] pfiller426
 [192] pfiller427
 [193] pfiller428
 [194] pfiller429
 [195] pfiller430
 [196] pfiller431
 [197] pfiller432
 [198] pfiller433
 [199] pfiller434
 [200] pfiller435
 [201] pfiller436
 [202] pfiller437
 [203] pfiller438
 [204] pfiller439
 [205] pfiller440
 [206] pfiller441
 [207] pfiller442
 [208] pfiller443
 [209] pfiller444
 [210] pfiller445
 [211] pfiller446
 [212] pfiller447
 [213] pfiller448
 [214] pfiller449
 [215] pfiller450
 [216] pfiller451
 [217] pfiller452
 [218] pfiller453
 [219] pfiller454
 [220] pfiller455
 [221] pfiller456
 [222] pfiller457
 [223] pfiller458
 [224] pfiller459
 [225] pfiller460
 [226] pfiller461
 [227] pfiller462
 [228] pfiller463
 [229] pfiller464
 [230] pfiller465
 [231] pfiller466
 [232] pfiller467
 [233] pfiller468
 [234] pfiller469
 [235] pfiller470
 [236] pfiller0
 [237] pfiller1
 [238] pfiller2
 [239] pfiller3
 [240] pfiller4
 [241] pfiller5
 [242] pfiller6
 [243] pfiller7
 [244] pfiller8
 [245] pfiller9
 [246] pfiller10
 [247] pfiller11
 [248] pfiller12
 [249] pfiller13
 [250] pfiller14
 [251] pfiller15
 [252] pfiller16
 [253] pfiller17
 [254] pfiller18
 [255] pfiller19
 [256] pfiller20
 [257] pfiller21
 [258] pfiller22
 [259] pad15
 [260] pfiller23
 [261] pfiller24
 [262] pfiller25
 [263] pfiller26
 [264] pfiller27
 [265] pfiller28
 [266] pfiller29
 [267] pfiller30
 [268] pfiller31
 [269] pfiller32
 [270] pfiller33
 [271] pfiller34
 [272] pfiller35
 [273] pfiller36
 [274] pfiller37
 [275] pfiller38
 [276] pfiller39
 [277] pfiller40
 [278] pfiller41
 [279] pfiller42
 [280] pfiller43
 [281] pfiller44
 [282] pfiller45
 [283] pfiller46
 [284] pfiller47
 [285] pfiller48
 [286] pfiller49
 [287] pfiller50
 [288] pfiller51
 [289] pfiller52
 [290] pfiller53
 [291] pfiller54
 [292] pad16
 [293] pfiller55
 [294] pfiller56
 [295] pfiller57
 [296] pfiller58
 [297] pfiller59
 [298] pfiller60
 [299] pfiller61
 [300] pad17
 [301] pfiller62
 [302] pfiller63
 [303] pfiller64
 [304] pfiller65
 [305] pfiller66
 [306] pfiller67
 [307] pfiller68
 [308] pfiller69
 [309] pfiller70
 [310] pfiller71
 [311] pfiller72
 [312] pfiller73
 [313] pfiller74
 [314] pfiller75
 [315] pfiller76
 [316] pfiller77
 [317] pfiller78
 [318] pfiller79
 [319] pfiller80
 [320] pad18
 [321] pfiller81
 [322] pfiller82
 [323] pfiller83
 [324] pfiller84
 [325] pfiller85
 [326] pfiller86
 [327] pfiller87
 [328] pfiller88
 [329] pad19
 [330] pfiller89
 [331] pfiller90
 [332] pfiller91
 [333] pfiller92
 [334] pfiller93
 [335] pfiller94
 [336] pfiller95
 [337] pfiller96
 [338] pad20
 [339] pfiller97
 [340] pfiller98
 [341] pfiller99
 [342] pfiller100
 [343] pfiller101
 [344] pfiller102
 [345] pfiller103
 [346] pfiller104
 [347] pad21
 [348] pfiller105
 [349] pfiller106
 [350] pfiller107
 [351] pfiller108
 [352] pfiller109
 [353] pfiller110
 [354] pfiller111
 [355] pfiller112
 [356] pfiller113
 [357] pad22
 [358] pfiller114
 [359] pfiller115
 [360] pfiller116
 [361] pfiller117
 [362] pfiller118
 [363] pfiller119
 [364] pfiller120
 [365] pfiller121
 [366] pfiller122
 [367] pfiller123
 [368] pfiller124
 [369] pfiller125
 [370] pfiller126
 [371] pfiller127
 [372] pfiller128
 [373] pfiller129
 [374] pfiller130
 [375] pfiller131
 [376] pad23
 [377] pfiller132
 [378] pfiller133
 [379] pfiller134
 [380] pfiller135
 [381] pfiller136
 [382] pfiller137
 [383] pfiller138
 [384] pfiller139
 [385] pad24
 [386] pfiller140
 [387] pfiller141
 [388] pfiller142
 [389] pfiller143
 [390] pfiller144
 [391] pfiller145
 [392] pfiller146
 [393] pfiller147
 [394] pfiller148
 [395] pad25
 [396] pfiller149
 [397] pfiller150
 [398] pfiller151
 [399] pfiller152
 [400] pfiller153
 [401] pfiller154
 [402] pfiller155
 [403] pfiller156
 [404] pfiller157
 [405] pfiller158
 [406] pfiller159
 [407] pfiller160
 [408] pfiller161
 [409] pfiller162
 [410] pfiller163
 [411] pfiller164
 [412] pfiller165
 [413] pfiller166
 [414] pfiller167
 [415] pad26
 [416] pfiller168
 [417] pfiller169
 [418] pfiller170
 [419] pfiller171
 [420] pfiller172
 [421] pfiller173
 [422] pfiller174
 [423] pfiller175
 [424] pfiller176
 [425] pad27
 [426] pfiller177
 [427] pfiller178
 [428] pfiller179
 [429] pfiller180
 [430] pfiller181
 [431] pfiller182
 [432] pfiller183
 [433] pfiller184
 [434] pfiller185
 [435] pfiller186
 [436] pfiller187
 [437] pfiller188
 [438] pfiller189
 [439] pfiller190
 [440] pfiller191
 [441] pfiller192
 [442] pfiller193
 [443] pfiller194
 [444] pad28
 [445] pfiller195
 [446] pfiller196
 [447] pfiller197
 [448] pfiller198
 [449] pfiller199
 [450] pfiller200
 [451] pfiller201
 [452] pfiller202
 [453] pfiller203
 [454] pfiller204
 [455] pfiller205
 [456] pfiller206
 [457] pfiller207
 [458] pfiller208
 [459] pfiller209
 [460] pfiller210
 [461] pfiller211
 [462] pfiller212
 [463] pfiller213
 [464] pfiller214
 [465] pfiller215
 [466] pfiller216
 [467] pfiller217
 [468] pfiller218
 [469] pfiller219
 [470] pfiller220
 [471] pfiller221
 [472] pfiller222
 [473] pfiller223
 [474] pfiller224
 [475] pfiller225
 [476] pfiller226
 [477] pfiller227
 [478] pfiller228
 [479] pfiller229
 [480] pfiller230
 [481] pfiller231
 [482] pfiller232
 [483] pfiller233
 [484] pfiller234
 [485] pfiller235
 [486] pfiller236
 [487] pfiller237
 [488] pfiller238
 [489] pfiller239
 [490] pfiller240
 [491] pfiller241
 [492] pfiller242
 [493] pfiller243
 [494] pfiller244
 [495] pfiller245
 [496] pfiller246
 [497] pfiller247
 [498] pfiller248
 [499] pfiller249
 [500] pfiller722
 [501] pfiller723
 [502] pfiller724
 [503] pfiller725
 [504] pfiller726
 [505] pfiller727
 [506] pfiller728
 [507] pfiller729
 [508] pfiller730
 [509] pfiller731
 [510] pfiller732
 [511] pfiller733
 [512] pfiller734
 [513] pfiller735
 [514] pfiller736
 [515] pfiller737
 [516] pfiller738
 [517] pfiller739
 [518] pfiller740
 [519] pfiller741
 [520] pfiller742
 [521] pfiller743
 [522] pfiller744
 [523] pad29
 [524] pfiller745
 [525] pfiller746
 [526] pfiller747
 [527] pfiller748
 [528] pfiller749
 [529] pfiller750
 [530] pfiller751
 [531] pfiller752
 [532] pfiller753
 [533] pfiller754
 [534] pfiller755
 [535] pfiller756
 [536] pfiller757
 [537] pfiller758
 [538] pfiller759
 [539] pfiller760
 [540] pfiller761
 [541] pfiller762
 [542] pfiller763
 [543] pfiller764
 [544] pfiller765
 [545] pfiller766
 [546] pfiller767
 [547] pfiller768
 [548] pfiller769
 [549] pfiller770
 [550] pfiller771
 [551] pfiller772
 [552] pfiller773
 [553] pfiller774
 [554] pfiller775
 [555] pad30
 [556] pfiller776
 [557] pfiller777
 [558] pfiller778
 [559] pfiller779
 [560] pfiller780
 [561] pfiller781
 [562] pfiller782
 [563] pfiller783
 [564] pad31
 [565] pfiller784
 [566] pfiller785
 [567] pfiller786
 [568] pfiller787
 [569] pfiller788
 [570] pfiller789
 [571] pfiller790
 [572] pfiller791
 [573] pad32
 [574] pfiller792
 [575] pfiller793
 [576] pfiller794
 [577] pfiller795
 [578] pfiller796
 [579] pfiller797
 [580] pfiller798
 [581] pfiller799
 [582] pfiller800
 [583] pad33
 [584] pfiller801
 [585] pfiller802
 [586] pfiller803
 [587] pfiller804
 [588] pfiller805
 [589] pfiller806
 [590] pfiller807
 [591] pad34
 [592] pfiller808
 [593] pfiller809
 [594] pfiller810
 [595] pfiller811
 [596] pfiller812
 [597] pfiller813
 [598] pfiller814
 [599] pfiller815
 [600] pfiller816
 [601] pfiller817
 [602] pfiller818
 [603] pfiller819
 [604] pfiller820
 [605] pfiller821
 [606] pfiller822
 [607] pfiller823
 [608] pfiller824
 [609] pfiller825
 [610] pfiller826
 [611] pad35
 [612] pfiller827
 [613] pfiller828
 [614] pfiller829
 [615] pfiller830
 [616] pfiller831
 [617] pfiller832
 [618] pfiller833
 [619] pfiller834
 [620] pfiller835
 [621] pad36
 [622] pfiller836
 [623] pfiller837
 [624] pfiller838
 [625] pfiller839
 [626] pfiller840
 [627] pfiller841
 [628] pfiller842
 [629] pfiller843
 [630] pfiller844
 [631] pfiller845
 [632] pfiller846
 [633] pfiller847
 [634] pfiller848
 [635] pfiller849
 [636] pfiller850
 [637] pfiller851
 [638] pfiller852
 [639] pfiller853
 [640] pad37
 [641] pfiller854
 [642] pfiller855
 [643] pfiller856
 [644] pfiller857
 [645] pfiller858
 [646] pfiller859
 [647] pfiller860
 [648] pfiller861
 [649] pad38
 [650] pfiller862
 [651] pfiller863
 [652] pfiller864
 [653] pfiller865
 [654] pfiller866
 [655] pfiller867
 [656] pfiller868
 [657] pfiller869
 [658] pad39
 [659] pfiller870
 [660] pfiller871
 [661] pfiller872
 [662] pfiller873
 [663] pfiller874
 [664] pfiller875
 [665] pfiller876
 [666] pfiller877
 [667] pad40
 [668] pfiller878
 [669] pfiller879
 [670] pfiller880
 [671] pfiller881
 [672] pfiller882
 [673] pfiller883
 [674] pfiller884
 [675] pfiller885
 [676] pad41
 [677] pfiller886
 [678] pfiller887
 [679] pfiller888
 [680] pfiller889
 [681] pfiller890
 [682] pfiller891
 [683] pfiller892
 [684] pfiller893
 [685] pfiller894
 [686] pad42
 [687] pfiller895
 [688] pfiller896
 [689] pfiller897
 [690] pfiller898
 [691] pfiller899
 [692] pfiller900
 [693] pfiller901
 [694] pfiller902
 [695] pfiller903
 [696] pfiller904
 [697] pfiller905
 [698] pfiller906
 [699] pfiller907
 [700] pfiller908
 [701] pfiller909
 [702] pfiller910
 [703] pfiller911
 [704] pfiller912
 [705] pfiller913
 [706] pfiller914
 [707] pfiller915
 [708] pfiller916
 [709] pfiller917
 [710] pfiller918
 [711] pfiller919
 [712] pfiller920
 [713] pfiller921
 [714] pfiller922
 [715] pfiller923
 [716] pfiller924
 [717] pfiller925
 [718] pfiller926
 [719] pfiller927
 [720] pfiller928
 [721] pfiller929
 [722] pfiller930
 [723] pfiller931
 [724] pfiller932
 [725] pfiller933
 [726] pfiller934
 [727] pfiller935
 [728] pfiller936
 [729] pfiller937
 [730] pfiller938
 [731] pfiller939
 [732] pfiller940
 [733] pfiller941
 [734] pfiller942
 [735] pfiller471
 [736] pfiller472
 [737] pfiller473
 [738] pfiller474
 [739] pfiller475
 [740] pfiller476
 [741] pfiller477
 [742] pfiller478
 [743] pfiller479
 [744] pfiller480
 [745] pfiller481
 [746] pfiller482
 [747] pfiller483
 [748] pfiller484
 [749] pfiller485
 [750] pfiller486
 [751] pfiller487
 [752] pfiller488
 [753] pfiller489
 [754] pfiller490
 [755] pfiller491
 [756] pfiller492
 [757] pfiller493
 [758] pfiller494
 [759] pad14
 [760] pfiller495
 [761] pfiller496
 [762] pfiller497
 [763] pfiller498
 [764] pfiller499
 [765] pfiller500
 [766] pfiller501
 [767] pfiller502
 [768] pfiller503
 [769] pfiller504
 [770] pfiller505
 [771] pfiller506
 [772] pfiller507
 [773] pfiller508
 [774] pfiller509
 [775] pfiller510
 [776] pfiller511
 [777] pfiller512
 [778] pfiller513
 [779] pfiller514
 [780] pfiller515
 [781] pfiller516
 [782] pfiller517
 [783] pfiller518
 [784] pfiller519
 [785] pfiller520
 [786] pfiller521
 [787] pfiller522
 [788] pfiller523
 [789] pfiller524
 [790] pfiller525
 [791] pfiller526
 [792] pfiller527
 [793] pfiller528
 [794] pfiller529
 [795] pfiller530
 [796] pfiller531
 [797] pfiller532
 [798] pfiller533
 [799] pfiller534
 [800] pfiller535
 [801] pfiller536
 [802] pad13
 [803] pfiller537
 [804] pfiller538
 [805] pfiller539
 [806] pfiller540
 [807] pfiller541
 [808] pfiller542
 [809] pfiller543
 [810] pfiller544
 [811] pad12
 [812] pfiller545
 [813] pfiller546
 [814] pfiller547
 [815] pfiller548
 [816] pfiller549
 [817] pfiller550
 [818] pfiller551
 [819] pfiller552
 [820] pfiller553
 [821] pad11
 [822] pfiller554
 [823] pfiller555
 [824] pfiller556
 [825] pfiller557
 [826] pfiller558
 [827] pfiller559
 [828] pfiller560
 [829] pfiller561
 [830] pfiller562
 [831] pfiller563
 [832] pfiller564
 [833] pfiller565
 [834] pfiller566
 [835] pfiller567
 [836] pfiller568
 [837] pfiller569
 [838] pfiller570
 [839] pfiller571
 [840] pfiller572
 [841] pfiller573
 [842] pad10
 [843] pfiller574
 [844] pfiller575
 [845] pfiller576
 [846] pfiller577
 [847] pfiller578
 [848] pfiller579
 [849] pfiller580
 [850] pfiller581
 [851] pfiller582
 [852] pfiller583
 [853] pfiller584
 [854] pfiller585
 [855] pfiller586
 [856] pfiller587
 [857] pfiller588
 [858] pfiller589
 [859] pfiller590
 [860] pfiller591
 [861] pfiller592
 [862] pad9
 [863] pfiller593
 [864] pfiller594
 [865] pfiller595
 [866] pfiller596
 [867] pfiller597
 [868] pfiller598
 [869] pfiller599
 [870] pfiller600
 [871] pad8
 [872] pfiller601
 [873] pfiller602
 [874] pfiller603
 [875] pfiller604
 [876] pfiller605
 [877] pfiller606
 [878] pfiller607
 [879] pfiller608
 [880] pad7
 [881] pfiller609
 [882] pfiller610
 [883] pfiller611
 [884] pfiller612
 [885] pfiller613
 [886] pfiller614
 [887] pfiller615
 [888] pfiller616
 [889] pfiller617
 [890] pad6
 [891] pfiller618
 [892] pfiller619
 [893] pfiller620
 [894] pfiller621
 [895] pfiller622
 [896] pfiller623
 [897] pad5
 [898] pfiller624
 [899] pfiller625
 [900] pfiller626
 [901] pfiller627
 [902] pfiller628
 [903] pfiller629
 [904] pfiller630
 [905] pfiller631
 [906] pad4
 [907] pfiller632
 [908] pfiller633
 [909] pfiller634
 [910] pfiller635
 [911] pfiller636
 [912] pfiller637
 [913] pfiller638
 [914] pfiller639
 [915] pfiller640
 [916] pad3
 [917] pfiller641
 [918] pfiller642
 [919] pfiller643
 [920] pfiller644
 [921] pfiller645
 [922] pfiller646
 [923] pfiller647
 [924] pfiller648
 [925] pfiller649
 [926] pfiller650
 [927] pfiller651
 [928] pfiller652
 [929] pfiller653
 [930] pfiller654
 [931] pfiller655
 [932] pfiller656
 [933] pfiller657
 [934] pfiller658
 [935] pfiller659
 [936] pad2
 [937] pfiller660
 [938] pfiller661
 [939] pfiller662
 [940] pfiller663
 [941] pfiller664
 [942] pfiller665
 [943] pfiller666
 [944] pfiller667
 [945] pad1
 [946] pfiller668
 [947] pfiller669
 [948] pfiller670
 [949] pfiller671
 [950] pfiller672
 [951] pfiller673
 [952] pfiller674
 [953] pfiller675
 [954] pfiller676
 [955] pfiller677
 [956] pfiller678
 [957] pfiller679
 [958] pfiller680
 [959] pfiller681
 [960] pfiller682
 [961] pfiller683
 [962] pfiller684
 [963] pfiller685
 [964] pfiller686
 [965] pfiller687
 [966] pfiller688
 [967] pfiller689
 [968] pfiller690
 [969] pfiller691
 [970] pfiller692
 [971] pfiller693
 [972] pfiller694
 [973] pfiller695
 [974] pfiller696
 [975] pfiller697
 [976] pfiller698
 [977] pfiller699
 [978] pfiller700
 [979] pfiller701
 [980] pfiller702
 [981] pfiller703
 [982] pfiller704
 [983] pfiller705
 [984] pfiller706
 [985] pfiller707
 [986] pfiller708
 [987] pfiller709
 [988] pfiller710
 [989] pfiller711
 [990] pfiller712
 [991] pfiller713
 [992] pfiller714
 [993] pfiller715
 [994] pfiller716
 [995] pfiller717
 [996] pfiller718
 [997] pfiller719
 [998] pfiller720
 [999] pfiller721
 [1003] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      629M Data =       14M
1
#preroute_instances  -ignore_macros -ignore_cover_cells
verify_pg_nets  -error_cell test
Create error cell test.err ...
Using [4 x 4] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [4 x 4] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [4 x 4] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for V3
Using [4 x 4] Fat Wire Table for M4
Using [4 x 4] Fat Wire Table for W0
Using [4 x 4] Fat Wire Table for B1
Using [4 x 4] Fat Wire Table for W1
Using [4 x 4] Fat Wire Table for B2
Using [4 x 4] Fat Wire Table for EA
**** WARNING:duplicate Fat Wire Via found for layer[B1]

Checking [VSS]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checking [VDD]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checking [VDDT]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checked 3 nets, 0 have Errors
Update error cell ...
1
# short checking
set_pnet_options -partial "M2 M3 M4 B1 B2 EA OA LB"
1
# legalize
# To resolve cell placement conflicts after doing initial placement, such as violating Standard(STD)
# cells away from the power straps, overlaps, legalize placement.
# command "legalize_fp_placement" is obsolete
legalize_placement -effort high
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: No driver connected with the Power net 'VDDT'. (MWDC-284)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'




Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:55 2020
****************************************
Std cell utilization: 9.39%  (313866/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.47%  (313866/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313866   sites, (non-fixed:313866 fixed:0)
                      26650    cells, (non-fixed:26650  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       114 
Avg. std cell width:  2.43 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:55 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:18:55 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
# Perform actual global routing to make sure the congestion
# Global routing
# Abstract the routing problem to a notional set of abutting channels
route_zrt_global
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2237 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   44  Alloctr   45  Proc    0 
[End of Read DB] Total (MB): Used   51  Alloctr   52  Proc 2237 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  105  Alloctr  106  Proc 2237 
Net statistics:
Total number of nets     = 28774
Number of nets to route  = 28761
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  115  Alloctr  116  Proc 2237 
Average gCell capacity  3.68	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr   14  Proc    0 
[End of Build Congestion map] Total (MB): Used  114  Alloctr  131  Proc 2237 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   62  Alloctr   78  Proc    0 
[End of Build Data] Total (MB): Used  114  Alloctr  131  Proc 2237 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  131  Proc 2237 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   20  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  148  Proc 2237 
Initial. Routing result:
Initial. Both Dirs: Overflow =   461 Max = 3 GRCs =   766 (0.05%)
Initial. H routing: Overflow =    65 Max = 2 (GRCs =  2) GRCs =   149 (0.02%)
Initial. V routing: Overflow =   395 Max = 3 (GRCs =  4) GRCs =   617 (0.08%)
Initial. M1         Overflow =    11 Max = 1 (GRCs =  9) GRCs =    13 (0.00%)
Initial. M2         Overflow =   395 Max = 3 (GRCs =  4) GRCs =   616 (0.08%)
Initial. M3         Overflow =    51 Max = 2 (GRCs =  2) GRCs =   133 (0.02%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1532286.51
Initial. Layer M1 wire length = 70786.96
Initial. Layer M2 wire length = 721286.11
Initial. Layer M3 wire length = 706437.15
Initial. Layer M4 wire length = 33681.85
Initial. Layer B1 wire length = 8.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 86.45
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 203289
Initial. Via via1 count = 107580
Initial. Via via2 count = 94179
Initial. Via via3 count = 1523
Initial. Via via4 count = 3
Initial. Via via5 count = 1
Initial. Via via6 count = 1
Initial. Via via7 count = 1
Initial. Via viatop count = 1
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  149  Proc 2237 
phase1. Routing result:
phase1. Both Dirs: Overflow =   220 Max = 3 GRCs =   269 (0.02%)
phase1. H routing: Overflow =    16 Max = 1 (GRCs = 14) GRCs =    18 (0.00%)
phase1. V routing: Overflow =   204 Max = 3 (GRCs =  4) GRCs =   251 (0.03%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  1) GRCs =     5 (0.00%)
phase1. M2         Overflow =   204 Max = 3 (GRCs =  4) GRCs =   251 (0.03%)
phase1. M3         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1532354.20
phase1. Layer M1 wire length = 70984.27
phase1. Layer M2 wire length = 713970.04
phase1. Layer M3 wire length = 706422.66
phase1. Layer M4 wire length = 40930.33
phase1. Layer B1 wire length = 40.69
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 4.80
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 1.41
phase1. Total Number of Contacts = 203755
phase1. Via via1 count = 107615
phase1. Via via2 count = 94330
phase1. Via via3 count = 1799
phase1. Via via4 count = 7
phase1. Via via5 count = 1
phase1. Via via6 count = 1
phase1. Via via7 count = 1
phase1. Via viatop count = 1
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  133  Alloctr  147  Proc 2237 
phase2. Routing result:
phase2. Both Dirs: Overflow =   138 Max = 2 GRCs =   175 (0.01%)
phase2. H routing: Overflow =    22 Max = 1 (GRCs = 12) GRCs =    32 (0.00%)
phase2. V routing: Overflow =   116 Max = 2 (GRCs =  4) GRCs =   143 (0.02%)
phase2. M1         Overflow =    10 Max = 0 (GRCs = 20) GRCs =    20 (0.00%)
phase2. M2         Overflow =   116 Max = 2 (GRCs =  4) GRCs =   143 (0.02%)
phase2. M3         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1532354.21
phase2. Layer M1 wire length = 70983.07
phase2. Layer M2 wire length = 713958.72
phase2. Layer M3 wire length = 706355.06
phase2. Layer M4 wire length = 40941.67
phase2. Layer B1 wire length = 40.69
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 72.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 3.01
phase2. Total Number of Contacts = 203757
phase2. Via via1 count = 107614
phase2. Via via2 count = 94331
phase2. Via via3 count = 1801
phase2. Via via4 count = 7
phase2. Via via5 count = 1
phase2. Via via6 count = 1
phase2. Via via7 count = 1
phase2. Via viatop count = 1
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  133  Alloctr  147  Proc 2237 
phase3. Routing result:
phase3. Both Dirs: Overflow =   132 Max = 2 GRCs =   169 (0.01%)
phase3. H routing: Overflow =    22 Max = 1 (GRCs = 12) GRCs =    32 (0.00%)
phase3. V routing: Overflow =   110 Max = 2 (GRCs =  4) GRCs =   137 (0.02%)
phase3. M1         Overflow =    10 Max = 0 (GRCs = 20) GRCs =    20 (0.00%)
phase3. M2         Overflow =   110 Max = 2 (GRCs =  4) GRCs =   137 (0.02%)
phase3. M3         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1532355.24
phase3. Layer M1 wire length = 70970.46
phase3. Layer M2 wire length = 713960.33
phase3. Layer M3 wire length = 706367.09
phase3. Layer M4 wire length = 40941.67
phase3. Layer B1 wire length = 40.69
phase3. Layer B2 wire length = 0.00
phase3. Layer EA wire length = 72.00
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 3.01
phase3. Total Number of Contacts = 203759
phase3. Via via1 count = 107610
phase3. Via via2 count = 94337
phase3. Via via3 count = 1801
phase3. Via via4 count = 7
phase3. Via via5 count = 1
phase3. Via via6 count = 1
phase3. Via via7 count = 1
phase3. Via viatop count = 1
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used   81  Alloctr   95  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  133  Alloctr  147  Proc 2237 

Congestion utilization per direction:
Average vertical track utilization   =  5.07 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  5.21 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -40  Alloctr  -49  Proc    0 
[GR: Done] Total (MB): Used  118  Alloctr  122  Proc 2237 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:14 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[GR: Done] Stage (MB): Used  111  Alloctr  116  Proc    0 
[GR: Done] Total (MB): Used  118  Alloctr  122  Proc 2237 
Updating the database ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:15 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Global Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used    9  Alloctr   10  Proc 2237 
Information: RC extraction has been freed. (PSYN-503)
1
report_congestion -grc_based -by_layer -routing_stage global
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    9  Alloctr   10  Proc 2237 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   64  Alloctr   64  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 2237 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  127  Alloctr  128  Proc 2237 
Net statistics:
Total number of nets     = 28774
Number of nets to route  = 28761
28774 nets are fully connected,
 of which 13 are detail routed and 28761 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -7  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  119  Alloctr  129  Proc 2237 
Average gCell capacity  3.68	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    7  Proc    0 
[End of Build Congestion map] Total (MB): Used  118  Alloctr  137  Proc 2237 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   44  Alloctr   62  Proc    0 
[End of Build Data] Total (MB): Used  118  Alloctr  137  Proc 2237 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  118  Alloctr  137  Proc 2237 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   19  Alloctr   15  Proc    0 
[End of Initial Routing] Total (MB): Used  137  Alloctr  152  Proc 2237 
Initial. Routing result:
Initial. Both Dirs: Overflow =   487 Max = 3 GRCs =   760 (0.05%)
Initial. H routing: Overflow =    63 Max = 2 (GRCs =  1) GRCs =   133 (0.02%)
Initial. V routing: Overflow =   423 Max = 3 (GRCs =  6) GRCs =   627 (0.08%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  4) GRCs =    13 (0.00%)
Initial. M2         Overflow =   422 Max = 3 (GRCs =  6) GRCs =   626 (0.08%)
Initial. M3         Overflow =    52 Max = 2 (GRCs =  1) GRCs =   117 (0.02%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1533033.00
Initial. Layer M1 wire length = 69762.48
Initial. Layer M2 wire length = 722348.45
Initial. Layer M3 wire length = 708165.27
Initial. Layer M4 wire length = 32597.49
Initial. Layer B1 wire length = 13.53
Initial. Layer B2 wire length = 59.20
Initial. Layer EA wire length = 86.60
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 203396
Initial. Via via1 count = 107599
Initial. Via via2 count = 94268
Initial. Via via3 count = 1520
Initial. Via via4 count = 4
Initial. Via via5 count = 2
Initial. Via via6 count = 1
Initial. Via via7 count = 1
Initial. Via viatop count = 1
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  137  Alloctr  152  Proc 2237 
phase1. Routing result:
phase1. Both Dirs: Overflow =   220 Max = 3 GRCs =   281 (0.02%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs =  8) GRCs =    17 (0.00%)
phase1. V routing: Overflow =   207 Max = 3 (GRCs =  4) GRCs =   264 (0.03%)
phase1. M1         Overflow =     4 Max = 0 (GRCs =  9) GRCs =     9 (0.00%)
phase1. M2         Overflow =   207 Max = 3 (GRCs =  4) GRCs =   264 (0.03%)
phase1. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1533186.46
phase1. Layer M1 wire length = 69877.69
phase1. Layer M2 wire length = 715326.77
phase1. Layer M3 wire length = 708296.19
phase1. Layer M4 wire length = 39588.77
phase1. Layer B1 wire length = 31.62
phase1. Layer B2 wire length = 59.20
phase1. Layer EA wire length = 4.80
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 1.41
phase1. Total Number of Contacts = 203865
phase1. Via via1 count = 107640
phase1. Via via2 count = 94433
phase1. Via via3 count = 1779
phase1. Via via4 count = 8
phase1. Via via5 count = 2
phase1. Via via6 count = 1
phase1. Via via7 count = 1
phase1. Via viatop count = 1
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  136  Alloctr  150  Proc 2237 
phase2. Routing result:
phase2. Both Dirs: Overflow =   132 Max = 2 GRCs =   164 (0.01%)
phase2. H routing: Overflow =    18 Max = 1 (GRCs =  7) GRCs =    30 (0.00%)
phase2. V routing: Overflow =   113 Max = 2 (GRCs =  3) GRCs =   134 (0.02%)
phase2. M1         Overflow =    11 Max = 0 (GRCs = 23) GRCs =    23 (0.00%)
phase2. M2         Overflow =   113 Max = 2 (GRCs =  3) GRCs =   134 (0.02%)
phase2. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1533196.23
phase2. Layer M1 wire length = 69880.15
phase2. Layer M2 wire length = 715237.23
phase2. Layer M3 wire length = 708228.27
phase2. Layer M4 wire length = 39684.76
phase2. Layer B1 wire length = 31.62
phase2. Layer B2 wire length = 59.20
phase2. Layer EA wire length = 72.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 3.01
phase2. Total Number of Contacts = 203872
phase2. Via via1 count = 107640
phase2. Via via2 count = 94434
phase2. Via via3 count = 1785
phase2. Via via4 count = 8
phase2. Via via5 count = 2
phase2. Via via6 count = 1
phase2. Via via7 count = 1
phase2. Via viatop count = 1
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  136  Alloctr  150  Proc 2237 
phase3. Routing result:
phase3. Both Dirs: Overflow =   129 Max = 2 GRCs =   161 (0.01%)
phase3. H routing: Overflow =    18 Max = 1 (GRCs =  7) GRCs =    30 (0.00%)
phase3. V routing: Overflow =   111 Max = 2 (GRCs =  3) GRCs =   131 (0.02%)
phase3. M1         Overflow =    11 Max = 0 (GRCs = 23) GRCs =    23 (0.00%)
phase3. M2         Overflow =   111 Max = 2 (GRCs =  3) GRCs =   131 (0.02%)
phase3. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1533198.99
phase3. Layer M1 wire length = 69882.85
phase3. Layer M2 wire length = 715237.17
phase3. Layer M3 wire length = 708228.39
phase3. Layer M4 wire length = 39684.76
phase3. Layer B1 wire length = 31.62
phase3. Layer B2 wire length = 59.20
phase3. Layer EA wire length = 72.00
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 3.01
phase3. Total Number of Contacts = 203874
phase3. Via via1 count = 107639
phase3. Via via2 count = 94437
phase3. Via via3 count = 1785
phase3. Via via4 count = 8
phase3. Via via5 count = 2
phase3. Via via6 count = 1
phase3. Via via7 count = 1
phase3. Via viatop count = 1
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used   62  Alloctr   76  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  136  Alloctr  150  Proc 2237 

Congestion utilization per direction:
Average vertical track utilization   =  5.07 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  5.21 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -40  Alloctr  -47  Proc    0 
[GR: Done] Total (MB): Used  121  Alloctr  128  Proc 2237 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:14 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[GR: Done] Stage (MB): Used  112  Alloctr  117  Proc    0 
[GR: Done] Total (MB): Used  121  Alloctr  128  Proc 2237 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DBOUT] Stage (MB): Used  -98  Alloctr -106  Proc    0 
[DBOUT] Total (MB): Used   11  Alloctr   12  Proc 2237 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:16 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   11  Alloctr   12  Proc 2237 

Information: Reporting global route congestion data from Milkyway...

++++++++++++++++++++++++++++++++++++++++++++++++
Layer M1 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  5/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {108810 1150410 110410 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {107210 1150410 108810 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {105610 1150410 107210 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {104010 1150410 105610 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {102410 1150410 104010 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {100810 1150410 102410 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {99210 1150410 100810 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {97610 1150410 99210 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {96010 1150410 97610 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {94410 1150410 96010 1152010}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer M2 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  60 GRCs with overflow: 0 with H overflow and 60 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {297610 1080010 299210 1081610}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {889610 590410 891210 592010}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {297610 1094410 299210 1096010}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {1288010 692810 1289610 694410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {972810 878410 974410 880010}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/4 (occupy rate = 1.33) with overflow 1
 GRC {382410 505610 384010 507210}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {804810 958410 806410 960010}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {804810 982410 806410 984010}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {1288010 547210 1289610 548810}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {889610 340810 891210 342410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/4 (occupy rate = 1.33) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {889610 590410 891210 592010}: V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {297610 1080010 299210 1081610}: V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {297610 1094410 299210 1096010}: V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {214410 400010 216010 401610}: V routing capacity/demand =  3/4 (occupy rate = 1.33) with overflow 1
 GRC {110410 451210 112010 452810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1184010 833610 1185610 835210}: V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {846410 697610 848010 699210}: V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {214410 433610 216010 435210}: V routing capacity/demand =  3/4 (occupy rate = 1.33) with overflow 1
 GRC {1016010 1059210 1017610 1060810}: V routing capacity/demand =  3/4 (occupy rate = 1.33) with overflow 1
 GRC {1057610 476810 1059210 478410}: V routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
++++++++++++++++++++++++++++++++++++++++++++++++
Layer M3 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  6 GRCs with overflow: 6 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {232010 1288035 233610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {995210 1288035 996810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {235210 1288035 236810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1145610 1288035 1147210 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {992010 1288035 993610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1059210 110400 1060810 112000}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  8/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  8/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  7/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  8/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {232010 1288035 233610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {235210 1288035 236810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {995210 1288035 996810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1145610 1288035 1147210 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {992010 1288035 993610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1059210 110400 1060810 112000}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {78410 1177610 80010 1179210}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {80010 1177610 81610 1179210}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {72010 1177610 73610 1179210}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {76810 1177610 78410 1179210}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer M4 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/0 (occupy rate = 0.00) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/0 (occupy rate = 0.00) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {84810 299210 86410 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {86410 299210 88010 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {88010 299210 89610 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {89610 299210 91210 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {91210 299210 92810 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {92810 299210 94410 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {94410 299210 96010 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {96010 299210 97610 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {97610 299210 99210 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {99210 299210 100810 300810}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer B1 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  3/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {704010 1302430 705610 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {705610 1302430 707210 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {707210 1302430 708810 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {708810 1302430 710410 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {710410 1302430 712010 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {712010 1302430 713610 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {713610 1302430 715210 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {715210 1302430 716810 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {68810 952010 70410 953610}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {716810 1302430 718410 1304030}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer B2 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/0 (occupy rate = 0.00) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  2/0 (occupy rate = 0.00) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {515210 1238450 516810 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {513610 1238450 515210 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {512010 1238450 513610 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {510410 1238450 512010 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {508810 1238450 510410 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {507210 1238450 508810 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {505610 1238450 507210 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {504010 1238450 505610 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {502410 1238450 504010 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {500810 1238450 502410 1240050}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer EA Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  1 GRCs with overflow: 1 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {110410 979210 112010 980810}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {564810 932810 566410 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {563210 932810 564810 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {561610 932810 563210 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: H routing capacity/demand =  2/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {110410 979210 112010 980810}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {81610 292810 83210 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {83210 292810 84810 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {84810 292810 86410 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {86410 292810 88010 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {80010 292810 81610 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {89610 292810 91210 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {91210 292810 92810 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {92810 292810 94410 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {94410 292810 96010 294410}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {561610 932810 563210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {560010 932810 561610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {558410 932810 560010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {556810 932810 558410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {555210 932810 556810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {553610 932810 555210 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {552010 932810 553610 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {550410 932810 552010 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {548810 932810 550410 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {547210 932810 548810 934410}: V routing capacity/demand =  0/0 (occupy rate = inf) 
Information: Layer 'OA' is ignored. (PSYN-1237)
Information: Layer 'LB' is ignored. (PSYN-1237)
++++++++++++++++++++++++++++++++++++++++++++++++
 Overall Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 765625 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  14 GRCs with overflow: 7 with H overflow and 7 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {110410 1019210 112010 1020810}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {995210 1288035 996810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {992010 1288035 993610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1145610 1288035 1147210 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1059210 110400 1060810 112000}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {110410 451210 112010 452810}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1288010 547210 1289610 548810}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1288010 712010 1289610 713610}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {232010 1288035 233610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {110410 979210 112010 980810}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1145610 1288035 1147210 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {232010 1288035 233610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {235210 1288035 236810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {110410 979210 112010 980810}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {995210 1288035 996810 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {992010 1288035 993610 1289634}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1059210 110400 1060810 112000}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1217610 1294433 1219210 1296032}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1214410 1294433 1216010 1296032}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1212810 1294433 1214410 1296032}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {110410 531210 112010 532810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {110410 235210 112010 236810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {110410 1019210 112010 1020810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1288010 547210 1289610 548810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1288010 712010 1289610 713610}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1288010 692810 1289610 694410}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {110410 451210 112010 452810}: V routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {268810 1315226 270410 1316826}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {270410 1315226 272010 1316826}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {86410 564810 88010 566410}: V routing capacity/demand =  0/0 (occupy rate = inf) 

1
# Perform global route congestion map analysis from the GUI (no need to "Reload)
# Perform timing analysis
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
#start_gui
exit

Thank you...
Exit IC Compiler!
