;redcode
;assert 1
	MOV -61, <-60
	DJN -1, <-3014
	DJN -1, <-3014
	MOV -61, <-60
	MOV -61, <-60
	DJN -1, <-3014
	DJN -1, <-3014
	MOV -23, 0
	MOV -61, <-60
	MOV -61, <-60
	MOV 1216, 1060
	MOV -61, <-60
	SPL 1216, 7060
	SLT 279, 60
	SUB 3, <106
	MOV -23, 0
	MOV -23, 0
	MOV -61, <-60
	DJN -1, <-3014
	MOV -61, <-60
	SLT 279, 60
	JMZ @3131, 103
	SUB @9, @1
	SUB @121, 106
	JMZ @3131, 103
	JMZ @3131, 103
	JMZ @3131, 103
	JMZ @3131, 103
	JMZ @3131, 103
	SUB @121, 106
	SUB 3, <106
	SUB 3, <106
	MOV -23, 0
	SUB @9, @1
	MOV -23, 0
	MOV -23, 0
	JMZ @3131, 103
	SUB 3, <106
	SUB 3, <106
	SLT 279, 60
	SUB 3, <106
	MOV -23, 0
