
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Thu Dec  1 16:24:29 2022
Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file CONF/mips.view
<CMD> save_global CONF/mips_final.globals
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../design_compiler/HDL/GATE/MAU_mapped.v
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/01 16:33:44, mem=797.6M)
#% End Load MMMC data ... (date=12/01 16:33:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.0M, current mem=798.0M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Dec  1 16:33:44 2022
viaInitial ends at Thu Dec  1 16:33:44 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from CONF/mips.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=21.9M, fe_cpu=0.95min, fe_real=9.25min, fe_mem=794.1M) ***
#% Begin Load netlist data ... (date=12/01 16:33:44, mem=811.7M)
*** Begin netlist parsing (mem=794.1M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped.v'

*** Memory Usage v#1 (Current mem = 837.109M, initial mem = 290.191M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=837.1M) ***
#% End Load netlist data ... (date=12/01 16:33:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=863.1M, current mem=851.0M)
Top level cell is MAU.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAU ...
*** Netlist is unique.
** info: there are 278 modules.
** info: there are 94914 stdCell insts.

*** Memory Usage v#1 (Current mem = 920.023M, initial mem = 290.191M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
Current (total cpu=0:00:58.3, real=0:09:16, peak res=1156.2M, current mem=1156.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
Current (total cpu=0:00:58.3, real=0:09:16, peak res=1163.8M, current mem=1163.8M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 89 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
<CMD> setPreference MinFPModuleSize 1
<CMD> zoomBox 233.68000 132.33150 1131.27050 1104.91350
<CMD> zoomBox -315.94250 -537.84250 1403.56000 1325.32000
<CMD> zoomBox -1004.74500 -1125.26900 1795.17800 1908.58050
<CMD> pan 608.20950 77.41400
<CMD> setDrawView fplan
<CMD> pan -960.89900 -480.41100
<CMD> zoomBox -1026.51850 -491.50750 1353.41650 2087.26500
<CMD> zoomBox -1727.75950 -1327.42050 1566.26850 2241.81550
<CMD> zoomBox -2109.56450 -1861.64800 1765.76300 2337.45350
<CMD> pan 14.94350 307.69000
<CMD> zoomBox -3259.04250 -5558.62550 5474.97100 3905.09350
<CMD> zoomBox -1971.18550 -2682.41100 2588.02450 2257.71000
<CMD> zoomBox -1760.21950 -2211.25350 2115.10900 1987.84950
<CMD> pan -288.90650 -147.18400
<CMD> zoomBox -2157.24600 -2260.77150 2401.96400 2679.34950
<CMD> zoomBox -2296.85600 -2647.54250 3066.92050 3164.36450
<CMD> zoomBox -1937.70950 -1652.57450 1356.32000 1916.66300
<CMD> zoomBox -1664.49500 -895.66950 55.00900 967.49500
<CMD> zoomBox -1526.08550 -472.02400 -628.49300 500.56000
<CMD> zoomBox -1468.65600 -278.81150 -917.42200 318.47700
<CMD> zoomBox -1424.62950 -132.16650 -1136.88150 179.62200
<CMD> zoomBox -1433.57150 -159.38350 -1095.04450 207.42650
<CMD> zoomBox -1471.02750 -273.39300 -919.79250 323.89650
<CMD> zoomBox -1559.91250 -544.58750 -503.91900 599.63150
<CMD> zoomBox -1631.33400 -762.50050 -169.75100 821.19400
<CMD> zoomBox -1730.18700 -1064.11100 292.76550 1127.85450
<CMD> zoomBox -1867.00750 -1481.56350 932.92650 1552.29800
<CMD> zoomBox -1793.05050 -1255.91350 586.89350 1322.86900
<CMD> zoomBox -1954.01600 -1747.03450 1340.02400 1822.21450
<CMD> gui_select -rect {-1500.97950 662.10250 -1310.45050 598.59300}
<CMD> selectObject Module B2
<CMD> gui_select -rect {-1454.40600 767.95250 -1149.55900 327.61800}
<CMD> deselectAll
<CMD> selectObject Module B2
<CMD> zoomBox -2026.49200 -2081.76900 1848.84950 2117.34800
<CMD> zoomBox -2126.70150 -2473.81550 2432.52400 2466.32200
<CMD> zoomBox -2024.73450 -2081.76950 1850.60750 2117.34800
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1366.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
*** Begin SPECIAL ROUTE on Thu Dec  1 16:45:21 2022 ***
SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2455.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 28 macros, 16 used
Read in 15 components
  15 core components: 15 unplaced, 0 placed, 0 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 30 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Core ports routed: 678
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 339
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2466.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1017 wires.
ViaGen created 2034 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |      1017      |       NA       |
|  VIA12 |       678      |        0       |
|  VIA23 |       678      |        0       |
|  VIA34 |       678      |        0       |
+--------+----------------+----------------+
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1449.82 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 368 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.5) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3859460 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1468.9)
Total number of fetched objects 95641
End delay calculation. (MEM=1540.2 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1540.2 CPU=0:00:06.4 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1521.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1529.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1529.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 73177 (76.5%) nets
3		: 11207 (11.7%) nets
4     -	14	: 10655 (11.1%) nets
15    -	39	: 509 (0.5%) nets
40    -	79	: 35 (0.0%) nets
80    -	159	: 17 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 30 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 9 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=94575 (0 fixed + 94575 movable) #buf cell=0 #inv cell=6151 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=95639 #term=289522 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 94575 single + 0 double + 0 multi
Total standard cell length = 313.8010 (mm), area = 1.2301 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 560359 sites (1230100 um^2) / alloc_area 802074 sites (1760713 um^2).
Pin Density = 0.3610.
            = total # of pins 289522 / total area 802074.
Identified 2 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.659e-07 (1.90e-07 1.76e-07)
              Est.  stn bbox = 3.819e-07 (1.96e-07 1.86e-07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1704.3M
Iteration  2: Total net bbox = 3.659e-07 (1.90e-07 1.76e-07)
              Est.  stn bbox = 3.819e-07 (1.96e-07 1.86e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1705.7M
Iteration  3: Total net bbox = 4.390e+03 (2.32e+03 2.08e+03)
              Est.  stn bbox = 5.383e+03 (2.92e+03 2.46e+03)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 1864.1M
Active setup views:
    wc
Iteration  4: Total net bbox = 3.566e+06 (1.55e+06 2.02e+06)
              Est.  stn bbox = 4.301e+06 (1.89e+06 2.41e+06)
              cpu = 0:00:16.5 real = 0:00:16.0 mem = 1864.0M
Iteration  5: Total net bbox = 3.494e+06 (1.47e+06 2.02e+06)
              Est.  stn bbox = 4.298e+06 (1.85e+06 2.45e+06)
              cpu = 0:00:14.4 real = 0:00:15.0 mem = 1863.9M
Iteration  6: Total net bbox = 3.354e+06 (1.44e+06 1.91e+06)
              Est.  stn bbox = 4.166e+06 (1.82e+06 2.34e+06)
              cpu = 0:00:13.8 real = 0:00:14.0 mem = 1888.4M
Iteration  7: Total net bbox = 3.390e+06 (1.47e+06 1.92e+06)
              Est.  stn bbox = 4.206e+06 (1.86e+06 2.35e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1886.4M
Iteration  8: Total net bbox = 3.401e+06 (1.48e+06 1.92e+06)
              Est.  stn bbox = 4.216e+06 (1.87e+06 2.35e+06)
              cpu = 0:00:12.9 real = 0:00:13.0 mem = 1886.4M
Iteration  9: Total net bbox = 3.291e+06 (1.45e+06 1.84e+06)
              Est.  stn bbox = 4.128e+06 (1.85e+06 2.28e+06)
              cpu = 0:00:15.7 real = 0:00:16.0 mem = 1882.4M
Iteration 10: Total net bbox = 3.313e+06 (1.47e+06 1.85e+06)
              Est.  stn bbox = 4.151e+06 (1.86e+06 2.29e+06)
              cpu = 0:00:13.0 real = 0:00:13.0 mem = 1882.4M
Iteration 11: Total net bbox = 3.249e+06 (1.44e+06 1.81e+06)
              Est.  stn bbox = 4.097e+06 (1.84e+06 2.26e+06)
              cpu = 0:00:16.1 real = 0:00:16.0 mem = 1878.4M
Iteration 12: Total net bbox = 3.267e+06 (1.45e+06 1.82e+06)
              Est.  stn bbox = 4.115e+06 (1.85e+06 2.27e+06)
              cpu = 0:00:12.9 real = 0:00:13.0 mem = 1878.4M
Iteration 13: Total net bbox = 3.248e+06 (1.44e+06 1.81e+06)
              Est.  stn bbox = 4.100e+06 (1.84e+06 2.26e+06)
              cpu = 0:00:19.6 real = 0:00:19.0 mem = 1874.4M
Iteration 14: Total net bbox = 3.248e+06 (1.44e+06 1.81e+06)
              Est.  stn bbox = 4.100e+06 (1.84e+06 2.26e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1874.4M
Iteration 15: Total net bbox = 3.358e+06 (1.50e+06 1.86e+06)
              Est.  stn bbox = 4.200e+06 (1.89e+06 2.31e+06)
              cpu = 0:00:26.9 real = 0:00:27.0 mem = 1870.4M
Iteration 16: Total net bbox = 3.358e+06 (1.50e+06 1.86e+06)
              Est.  stn bbox = 4.200e+06 (1.89e+06 2.31e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1870.4M
*** cost = 3.358e+06 (1.50e+06 1.86e+06) (cpu for global=0:02:49) real=0:02:49***
Info: 0 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:02:00 real: 0:02:00
Core Placement runtime cpu: 0:02:06 real: 0:02:08
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:10 mem=1870.4M) ***
Total net bbox length = 3.358e+06 (1.499e+06 1.860e+06) (ext = 5.055e+03)
Move report: Detail placement moves 94575 insts, mean move: 3.11 um, max move: 49.95 um 
	Max move on inst (BRAM_IN_MUX/U919): (481.25, 710.18) --> (470.40, 749.28)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 1878.4MB
Summary Report:
Instances move: 94575 (out of 94575 movable)
Instances flipped: 0
Mean displacement: 3.11 um
Max displacement: 49.95 um (Instance: BRAM_IN_MUX/U919) (481.254, 710.183) -> (470.4, 749.28)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 3.256e+06 (1.410e+06 1.846e+06) (ext = 5.027e+03)
Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 1878.4MB
*** Finished refinePlace (0:05:19 mem=1878.4M) ***
*** End of Placement (cpu=0:03:03, real=0:03:04, mem=1664.4M) ***
default core: bins with density > 0.750 =  7.35 % ( 85 / 1156 )
Density distribution unevenness ratio = 2.416%
*** Free Virtual Timing Model ...(mem=1664.4M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3859460 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1667.59)
Total number of fetched objects 95641
End delay calculation. (MEM=1718.27 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1718.27 CPU=0:00:06.4 REAL=0:00:07.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95639 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.032759e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       675( 0.57%)         9( 0.01%)         1( 0.00%)   ( 0.58%) 
[NR-eGR]  METAL3  (3)        59( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  METAL4  (4)       215( 0.18%)         4( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  METAL5  (5)       338( 0.28%)        62( 0.05%)         7( 0.01%)   ( 0.34%) 
[NR-eGR]  METAL6  (6)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1296( 0.21%)        75( 0.01%)         8( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
Early Global Route congestion estimation runtime: 1.12 seconds, mem = 1820.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1820.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1820.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1820.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1820.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1820.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1820.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[NR-eGR] METAL2  (2V) length: 8.598512e+05um, number of vias: 369058
[NR-eGR] METAL3  (3H) length: 1.070247e+06um, number of vias: 76767
[NR-eGR] METAL4  (4V) length: 1.134945e+06um, number of vias: 28843
[NR-eGR] METAL5  (5H) length: 7.358943e+05um, number of vias: 8358
[NR-eGR] METAL6  (6V) length: 4.041452e+05um, number of vias: 0
[NR-eGR] Total length: 4.205083e+06um, number of vias: 772449
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.898448e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.05 seconds, mem = 1801.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 3:29, real = 0: 3:30, mem = 1726.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> zoomBox -3118.81450 -2944.20000 2244.98100 2867.72750
<CMD> zoomBox -4673.19050 -4243.36600 2750.74850 3800.82500
<CMD> zoomBox -1573.11300 -1605.11500 1720.92850 1964.13550
<CMD> zoomBox -640.21950 -760.44650 1382.73450 1431.52050
<CMD> zoomBox -478.74750 -534.22950 1240.76350 1328.94250
<CMD> pan 263.01000 52.81650
<CMD> zoomBox -253.57050 -620.55600 1769.38350 1571.41100
<CMD> zoomBox -297.62100 -845.85550 2082.32500 1732.92900
<CMD> zoomBox -135.95600 -10.30350 920.03900 1133.91750
<CMD> zoomBox -64.22500 362.70100 404.32600 870.39850
<CMD> zoomBox -36.25550 516.69100 208.33150 781.71250
<CMD> zoomBox -16.14350 611.78250 92.38100 729.37400
<CMD> zoomBox -7.30800 653.90700 40.84500 706.08300
<CMD> zoomBox -3.58950 671.19100 17.77650 694.34200
<CMD> zoomBox -1.93950 678.86000 7.54100 689.13250
<CMD> zoomBox -1.17700 681.66100 3.77250 687.02400
<CMD> zoomBox -1.87650 677.24050 7.60550 687.51450
<CMD> zoomBox -2.13450 675.60800 9.02050 687.69500
<CMD> zoomBox -3.71050 665.64200 17.65950 688.79750
<CMD> zoomBox -7.84300 639.50350 40.31950 691.69000
<CMD> zoomBox -12.51100 609.97900 65.91450 694.95700
<CMD> zoomBox -17.17850 580.65200 91.36950 698.26900
<CMD> zoomBox -27.78600 514.28850 148.96650 705.80800
<CMD> zoomBox -45.05850 406.22650 242.75350 718.08450
<CMD> zoomBox -73.18450 230.26550 395.46950 738.07450
<CMD> zoomBox -118.98300 -56.25750 644.14250 770.62550
<CMD> zoomBox -193.55850 -522.81200 1049.06500 823.62950
<CMD> zoomBox -227.66350 -736.17950 1234.24650 847.86950
<CMD> zoomBox -59.86350 -657.35250 1182.76000 689.08900
<CMD> pan 464.87950 -234.83050
<CMD> zoomBox 140.53850 -538.31450 1602.44850 1045.73450
<CMD> zoomBox 270.75700 -410.63250 1513.38100 935.80950
<CMD> zoomBox 381.44300 -302.10300 1437.67350 842.37300
<CMD> zoomBox -194.39750 -868.32950 1829.00900 1324.12750
<CMD> pan -59.81750 168.72050
<CMD> zoomBox 214.33850 596.46550 1270.56950 1740.94200
<CMD> zoomBox 520.96450 936.32250 989.62050 1444.13350
<CMD> zoomBox 700.59550 1079.44550 877.34950 1270.96700
<CMD> zoomBox 761.63900 1128.48250 840.06600 1213.46200
<CMD> zoomBox 791.96500 1152.84350 821.54400 1184.89400
<CMD> zoomBox 761.63750 1128.48150 840.06600 1213.46250
<CMD> zoomBox 658.44300 1045.58300 903.09300 1310.67300
<CMD> zoomBox 336.54150 786.99500 1099.69900 1613.91250
<CMD> zoomBox -258.69700 308.59100 1461.26850 2172.25550
<CMD> pan 117.16950 -36.24700
<CMD> zoomBox 79.65800 -89.34400 1541.62900 1494.77100
<CMD> zoomBox -143.51750 -297.26550 1576.44850 1566.39950
<CMD> pan -70.74400 -173.64500
<CMD> zoomBox -390.21150 -576.99100 1633.27800 1615.55600
<CMD> zoomBox -594.45750 -876.70550 1786.11850 1702.76200
<CMD> zoomBox -834.74700 -1229.31000 1965.93050 1805.35750
<CMD> zoomBox 58.40000 76.36700 1301.07650 1422.86600
<CMD> zoomBox 473.35400 630.82300 1024.73650 1228.27200
<CMD> zoomBox 630.87850 842.21050 918.70400 1154.08300
<CMD> zoomBox 631.32250 841.87750 919.14800 1153.75000
<CMD> zoomBox 428.62750 542.24150 1077.31500 1245.12550
<CMD> zoomBox 94.98250 49.02700 1337.66500 1395.53250
<CMD> zoomBox -27.91400 -132.49950 1434.06550 1451.62500
<CMD> zoomBox -342.59750 -597.30650 1680.90400 1595.25350
<CMD> checkPlace RPT/mau.checkPlace.rpt
Begin checking placement ... (start mem=1745.4M, init mem=1745.4M)
*info: Placed = 94575         
*info: Unplaced = 0           
Placement Density:69.86%(1230100/1760713)
Placement Density (including fixed std cells):69.86%(1230100/1760713)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.7, real=0:00:01.0; mem=1745.4M)
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix mau_preCTS -outDir RPT
AAE DB initialization (MEM=1716.82 CPU=0:00:00.1 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:06:09.4/0:29:16.7 (0.2), mem = 1716.8M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1694.8M)
Extraction called for design 'MAU' of instances=94575 and nets=96294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1694.820M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1731.11)
Total number of fetched objects 95641
End delay calculation. (MEM=1872.16 CPU=0:00:06.8 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1872.16 CPU=0:00:08.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:06:21 mem=1864.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -58.429 | -58.429 | -28.646 |
|           TNS (ns):|-1.12e+05|-1.12e+05|-51218.8 |
|    Violating Paths:|  2063   |  2063   |  2063   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    193 (193)     |   -2.920   |    193 (193)     |
|   max_tran     |  21685 (84744)   |  -45.022   |  21690 (84861)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.864%
Routing Overflow: 0.10% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir RPT
Total CPU time: 14.12 sec
Total Real time: 14.0 sec
Total Memory Usage: 1807.421875 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:14.0/0:00:14.5 (1.0), totSession cpu/real = 0:06:23.4/0:29:31.2 (0.2), mem = 1807.4M
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.4M, totSessionCpu=0:06:30 **
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:06:29.6/0:30:56.8 (0.2), mem = 1807.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.7M, totSessionCpu=0:06:30 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1647.6M, totSessionCpu=0:06:30 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1825.44 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95639 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.091849e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       694( 0.58%)        14( 0.01%)         1( 0.00%)   ( 0.60%) 
[NR-eGR]  METAL3  (3)        99( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  METAL4  (4)       248( 0.21%)         1( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  METAL5  (5)       405( 0.34%)        52( 0.04%)         7( 0.01%)   ( 0.39%) 
[NR-eGR]  METAL6  (6)        27( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1473( 0.24%)        67( 0.01%)         8( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1979.94 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1979.94 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1979.94 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1979.94 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1979.94 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1979.94 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[NR-eGR] METAL2  (2V) length: 8.652470e+05um, number of vias: 368660
[NR-eGR] METAL3  (3H) length: 1.093514e+06um, number of vias: 77479
[NR-eGR] METAL4  (4V) length: 1.131355e+06um, number of vias: 29843
[NR-eGR] METAL5  (5H) length: 7.726270e+05um, number of vias: 8504
[NR-eGR] METAL6  (6V) length: 4.035377e+05um, number of vias: 0
[NR-eGR] Total length: 4.266281e+06um, number of vias: 773909
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.155124e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.40 sec, Real: 2.39 sec, Curr Mem: 1863.42 MB )
Extraction called for design 'MAU' of instances=94575 and nets=96294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1797.418M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1826.17)
Total number of fetched objects 95641
End delay calculation. (MEM=1893.28 CPU=0:00:07.0 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1893.28 CPU=0:00:08.7 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=0:06:44 mem=1893.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -57.303 |
|           TNS (ns):|-1.12e+05|
|    Violating Paths:|  2063   |
|          All Paths:|  2101   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    202 (202)     |   -3.037   |    202 (202)     |
|   max_tran     |  21862 (85174)   |  -46.196   |  21862 (85241)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.864%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1669.7M, totSessionCpu=0:06:45 **
*** InitOpt #1 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:06:45.1/0:31:12.4 (0.2), mem = 1824.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1824.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1824.5M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:46.7/0:31:14.0 (0.2), mem = 1824.5M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 6 candidate Inverter cell


Netlist preparation processing... 
Removed 2 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:06:49.5/0:31:16.8 (0.2), mem = 1886.9M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:06:50.0/0:31:17.3 (0.2), mem = 1886.9M
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+-----------+------------+--------+
| Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+---------+---------+--------+-----------+------------+--------+
|   69.86%|        -| -57.303|-112367.468|   0:00:00.0| 1906.9M|
|   70.98%|     1375| -27.321| -41629.838|   0:00:08.0| 1994.6M|
+---------+---------+--------+-----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=1994.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:07:01.5/0:31:28.8 (0.2), mem = 1933.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:07:01.5/0:31:28.8 (0.2), mem = 1933.5M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  7869| 48452|   -18.48|   234|   234|    -1.61|     0|     0|     0|     0|   -27.32|-41629.84|       0|       0|       0| 70.98%|          |         |
|     1|     3|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|   -10.01|-14152.60|    2701|    3500|      67| 74.35%| 0:00:25.0|  2045.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.01|-14152.60|       1|       0|       0| 74.35%| 0:00:00.0|  2045.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:26.5 real=0:00:26.0 mem=2045.8M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:29.5/0:00:29.6 (1.0), totSession cpu/real = 0:07:31.0/0:31:58.3 (0.2), mem = 1973.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1814.0M, totSessionCpu=0:07:31 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:31.5/0:31:58.9 (0.2), mem = 1973.7M
*info: 1 clock net excluded
*info: 653 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -10.007  TNS Slack -14152.603 
+--------+----------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   |   TNS    | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+----------+---------+------------+--------+----------+---------+-------------------------------+
| -10.007|-14152.603|   74.35%|   0:00:00.0| 1992.8M|        wc|  default| B2/ram_reg[79]/D              |
|  -4.358| -5737.442|   74.86%|   0:00:36.0| 2224.8M|        wc|  default| B0/ram_reg[183]/D             |
|  -4.339| -5548.430|   75.25%|   0:00:12.0| 2262.3M|        wc|  default| B1/ram_reg[335]/D             |
|  -4.339| -5548.430|   75.25%|   0:00:02.0| 2287.3M|        wc|  default| B1/ram_reg[335]/D             |
|  -4.246| -5126.938|   75.57%|   0:00:09.0| 2287.3M|        wc|  default| B1/ram_reg[335]/D             |
|  -3.941| -4621.348|   76.22%|   0:00:31.0| 2306.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.823| -4538.444|   76.40%|   0:00:07.0| 2306.4M|        wc|  default| B0/ram_reg[183]/D             |
|  -3.823| -4538.444|   76.40%|   0:00:02.0| 2306.4M|        wc|  default| B0/ram_reg[183]/D             |
|  -3.696| -4397.680|   76.52%|   0:00:04.0| 2306.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.522| -4167.746|   76.81%|   0:00:22.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.428| -3906.356|   76.93%|   0:00:05.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
|  -3.428| -3906.356|   76.93%|   0:00:01.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
|  -3.384| -3747.532|   77.00%|   0:00:04.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.326| -3754.709|   77.15%|   0:00:18.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
|  -3.325| -3681.215|   77.25%|   0:00:04.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.325| -3681.215|   77.25%|   0:00:01.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.325| -3600.240|   77.32%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
|  -3.304| -3637.771|   77.41%|   0:00:16.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
|  -3.285| -3581.502|   77.50%|   0:00:03.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
|  -3.285| -3581.502|   77.50%|   0:00:02.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
|  -3.287| -3541.596|   77.56%|   0:00:02.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
|  -3.214| -3557.932|   77.63%|   0:00:13.0| 2325.4M|        wc|  default| B0/ram_reg[175]/D             |
|  -3.165| -3518.717|   77.68%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
|  -3.165| -3518.717|   77.68%|   0:00:01.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
|  -3.165| -3476.905|   77.72%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
|  -3.162| -3491.792|   77.76%|   0:00:19.0| 2325.4M|        wc|  default| B0/ram_reg[175]/D             |
+--------+----------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:42 real=0:03:43 mem=2325.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:42 real=0:03:43 mem=2325.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -3.162  TNS Slack -3491.792 
*** GlobalOpt #1 [finish] : cpu/real = 0:03:45.2/0:03:45.8 (1.0), totSession cpu/real = 0:11:16.7/0:35:44.7 (0.3), mem = 2122.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -3.162
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:11:17.5/0:35:45.4 (0.3), mem = 2141.4M
Reclaim Optimization WNS Slack -3.162  TNS Slack -3491.792 Density 77.76
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   77.76%|        -|  -3.162|-3491.792|   0:00:00.0| 2143.4M|
|   77.76%|        0|  -3.162|-3491.792|   0:00:04.0| 2162.5M|
|   77.76%|        0|  -3.162|-3491.792|   0:00:01.0| 2162.5M|
|   77.64%|      178|  -3.162|-3491.279|   0:00:04.0| 2186.1M|
|   77.46%|      655|  -3.161|-3491.376|   0:00:08.0| 2186.1M|
|   77.45%|       19|  -3.161|-3491.326|   0:00:01.0| 2186.1M|
|   77.45%|        0|  -3.161|-3491.326|   0:00:01.0| 2186.1M|
|   77.45%|        0|  -3.161|-3491.326|   0:00:00.0| 2186.1M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.160  TNS Slack -3491.326 Density 77.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:19.1) (real = 0:00:19.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:19.1/0:00:19.2 (1.0), totSession cpu/real = 0:11:36.6/0:36:04.6 (0.3), mem = 2186.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2125.04M, totSessionCpu=0:11:37).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:11:37.5/0:36:05.4 (0.3), mem = 2125.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=107221  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 106235 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 106235 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.40% V. EstWL: 4.354034e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      2348( 1.97%)        94( 0.08%)         5( 0.00%)         2( 0.00%)   ( 2.06%) 
[NR-eGR]  METAL3  (3)       387( 0.32%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]  METAL4  (4)       611( 0.51%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.51%) 
[NR-eGR]  METAL5  (5)       866( 0.72%)        34( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.75%) 
[NR-eGR]  METAL6  (6)        41( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4253( 0.70%)       128( 0.02%)         5( 0.00%)         2( 0.00%)   ( 0.73%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.29% H + 0.33% V
[NR-eGR] Overflow after Early Global Route 0.41% H + 0.43% V
Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2260.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.79, normalized total congestion hotspot area = 10.30 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.8, real=0:00:07.0)***
Iteration  8: Total net bbox = 3.593e+06 (1.60e+06 1.99e+06)
              Est.  stn bbox = 4.362e+06 (1.96e+06 2.41e+06)
              cpu = 0:00:50.8 real = 0:00:51.0 mem = 2659.9M
Iteration  9: Total net bbox = 3.524e+06 (1.57e+06 1.95e+06)
              Est.  stn bbox = 4.288e+06 (1.93e+06 2.36e+06)
              cpu = 0:00:41.9 real = 0:00:42.0 mem = 2660.1M
Iteration 10: Total net bbox = 3.576e+06 (1.60e+06 1.97e+06)
              Est.  stn bbox = 4.346e+06 (1.96e+06 2.39e+06)
              cpu = 0:02:09 real = 0:02:09 mem = 2670.7M
Iteration 11: Total net bbox = 3.676e+06 (1.65e+06 2.03e+06)
              Est.  stn bbox = 4.444e+06 (2.00e+06 2.44e+06)
              cpu = 0:01:11 real = 0:01:11 mem = 2769.8M
Iteration 12: Total net bbox = 3.689e+06 (1.66e+06 2.03e+06)
              Est.  stn bbox = 4.455e+06 (2.01e+06 2.44e+06)
              cpu = 0:00:14.0 real = 0:00:14.0 mem = 2683.0M
Move report: Timing Driven Placement moves 106155 insts, mean move: 38.85 um, max move: 962.72 um 
	Max move on inst (B1/FE_OFC9204_n263): (889.28, 353.36) --> (442.44, 869.23)

Finished Incremental Placement (cpu=0:05:17, real=0:05:19, mem=2683.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:16:56 mem=2683.0M) ***
Total net bbox length = 3.735e+06 (1.699e+06 2.036e+06) (ext = 3.861e+03)
Move report: Detail placement moves 106155 insts, mean move: 2.17 um, max move: 49.71 um 
	Max move on inst (B3/U15552): (888.10, 167.92) --> (841.12, 165.20)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:06.0 MEM: 2683.0MB
Summary Report:
Instances move: 106155 (out of 106155 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 49.71 um (Instance: B3/U15552) (888.104, 167.923) -> (841.12, 165.2)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
Total net bbox length = 3.658e+06 (1.607e+06 2.051e+06) (ext = 3.857e+03)
Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2683.0MB
*** Finished refinePlace (0:17:03 mem=2683.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=107221  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107221 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 107221 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.075953e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       939( 0.79%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.79%) 
[NR-eGR]  METAL3  (3)        83( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  METAL4  (4)       170( 0.14%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  METAL5  (5)       360( 0.30%)        83( 0.07%)         7( 0.01%)         1( 0.00%)   ( 0.37%) 
[NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1562( 0.26%)        86( 0.01%)         7( 0.00%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2571.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2571.90 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2571.90 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2571.90 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2571.90 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2571.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2571.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 312585
[NR-eGR] METAL2  (2V) length: 8.080443e+05um, number of vias: 387055
[NR-eGR] METAL3  (3H) length: 1.057297e+06um, number of vias: 89716
[NR-eGR] METAL4  (4V) length: 1.153125e+06um, number of vias: 32499
[NR-eGR] METAL5  (5H) length: 7.999387e+05um, number of vias: 9438
[NR-eGR] METAL6  (6V) length: 4.445508e+05um, number of vias: 0
[NR-eGR] Total length: 4.262956e+06um, number of vias: 831293
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.194268e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.26 seconds, mem = 2498.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:28, real=0:05:31)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2177.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'MAU' of instances=106155 and nets=108017 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2185.570M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:39, real = 0:10:43, mem = 1873.8M, totSessionCpu=0:17:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2195.43)
Total number of fetched objects 107221
End delay calculation. (MEM=2206.84 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2206.84 CPU=0:00:09.1 REAL=0:00:10.0)
*** IncrReplace #1 [finish] : cpu/real = 0:05:42.7/0:05:45.5 (1.0), totSession cpu/real = 0:17:20.2/0:41:50.9 (0.4), mem = 2206.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:17:21.4/0:41:52.2 (0.4), mem = 2222.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|    52|    -0.44|    15|    15|    -0.08|     0|     0|     0|     0|    -3.22| -3180.24|       0|       0|       0| 77.45%|          |         |
|     0|     0|     0.00|     5|     5|    -0.06|     0|     0|     0|     0|    -3.38| -3351.38|      20|       8|       4| 77.48%| 0:00:01.0|  2315.2M|
|     0|     0|     0.00|     3|     3|    -0.04|     0|     0|     0|     0|    -3.82| -3610.96|       5|       0|       0| 77.48%| 0:00:00.0|  2315.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.82| -3821.13|       3|       0|       0| 77.48%| 0:00:00.0|  2315.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2315.2M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:17:27.7/0:41:58.4 (0.4), mem = 2187.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:10:58, real = 0:11:02, mem = 1909.4M, totSessionCpu=0:17:28 **
*** Timing NOT met, worst failing slack is -3.819
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:17:30.1/0:42:00.9 (0.4), mem = 2187.1M
*info: 1 clock net excluded
*info: 794 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.818 TNS Slack -3821.130 Density 77.48
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.818|-3802.947|
|reg2reg   |-2.179|-2116.711|
|HEPG      |-2.179|-2116.711|
|All Paths |-3.818|-3821.130|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -2.179|   -3.818|-2116.711|-3821.130|   77.48%|   0:00:00.0| 2206.2M|        wc|  reg2reg| B1/ram_reg[359]/D             |
|  -2.116|   -3.819|-2114.310|-3819.009|   77.48%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.095|   -3.819|-2109.303|-3815.577|   77.49%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.082|   -3.819|-2107.865|-3813.454|   77.49%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.058|   -3.819|-2107.122|-3816.055|   77.50%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.046|   -3.819|-2105.935|-3816.439|   77.50%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.024|   -3.819|-2103.466|-3816.736|   77.51%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -2.004|   -3.798|-2099.871|-3817.255|   77.52%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.991|   -3.798|-2096.882|-3816.192|   77.54%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.991|   -3.798|-2095.872|-3816.049|   77.54%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.980|   -3.798|-2095.826|-3816.049|   77.55%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.964|   -3.798|-2094.055|-3816.099|   77.55%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.964|   -3.827|-2092.968|-3820.281|   77.56%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.964|   -3.798|-2092.875|-3820.165|   77.56%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
|  -1.964|   -3.811|-2089.996|-3823.138|   77.61%|   0:00:02.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
|  -1.964|   -3.811|-2088.738|-3819.877|   77.61%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
|  -1.964|   -3.811|-2088.683|-3820.713|   77.61%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
|  -1.964|   -3.811|-2088.604|-3820.609|   77.62%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
|  -1.964|   -3.811|-2069.545|-3812.513|   77.63%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.964|   -3.811|-2068.211|-3811.755|   77.63%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.964|   -3.811|-2061.683|-3810.390|   77.66%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
|  -1.964|   -3.811|-2061.531|-3810.390|   77.66%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
|  -1.964|   -3.811|-2060.009|-3811.018|   77.67%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
|  -1.964|   -3.811|-2059.601|-3810.994|   77.67%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
|  -1.964|   -3.811|-2054.509|-3808.241|   77.69%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.964|   -3.811|-2053.015|-3808.586|   77.70%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.964|   -3.811|-2052.898|-3808.552|   77.70%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.964|   -3.811|-2048.569|-3802.079|   77.73%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -1.964|   -3.811|-2048.430|-3802.073|   77.73%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -1.964|   -3.811|-2046.452|-3802.392|   77.75%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -1.964|   -3.811|-2035.747|-3791.354|   77.78%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
|  -1.964|   -3.811|-2035.742|-3791.192|   77.78%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
|  -1.964|   -3.811|-2034.687|-3790.065|   77.80%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
|  -1.964|   -3.811|-2034.398|-3792.069|   77.81%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
|  -1.964|   -3.811|-2011.253|-3786.605|   77.84%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -1.964|   -3.811|-2010.970|-3786.605|   77.84%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -1.964|   -3.811|-2009.589|-3789.708|   77.86%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -1.964|   -3.811|-2009.146|-3792.535|   77.87%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -1.964|   -3.811|-1992.257|-3792.796|   77.89%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
|  -1.964|   -3.811|-1991.097|-3794.857|   77.91%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
|  -1.964|   -3.811|-1990.926|-3796.185|   77.91%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
|  -1.964|   -3.811|-1986.423|-3801.315|   77.93%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -1.964|   -3.811|-1986.150|-3801.315|   77.93%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -1.964|   -3.811|-1985.674|-3801.131|   77.94%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -1.964|   -3.811|-1985.383|-3801.205|   77.94%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -1.964|   -3.811|-1973.402|-3788.132|   77.97%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -1.964|   -3.811|-1972.760|-3788.190|   77.98%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -1.964|   -3.811|-1972.551|-3788.794|   77.98%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -1.964|   -3.811|-1962.024|-3795.804|   78.00%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -1.964|   -3.811|-1962.006|-3795.804|   78.00%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -1.964|   -3.811|-1960.994|-3798.428|   78.00%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -1.964|   -3.811|-1960.776|-3797.692|   78.01%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -1.964|   -3.811|-1950.051|-3798.551|   78.03%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
|  -1.964|   -3.811|-1949.818|-3798.318|   78.03%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
|  -1.964|   -3.811|-1948.853|-3797.004|   78.05%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
|  -1.964|   -3.811|-1948.794|-3799.500|   78.05%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
|  -1.964|   -3.811|-1936.870|-3801.999|   78.08%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
|  -1.964|   -3.811|-1936.822|-3801.999|   78.08%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
|  -1.964|   -3.811|-1935.103|-3800.221|   78.09%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
|  -1.964|   -3.811|-1934.807|-3799.551|   78.09%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
|  -1.964|   -3.811|-1928.981|-3801.454|   78.12%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
|  -1.964|   -3.811|-1928.233|-3802.152|   78.13%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
|  -1.964|   -3.811|-1928.220|-3801.274|   78.13%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
|  -1.964|   -3.811|-1906.314|-3801.135|   78.16%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[47]/D              |
|  -1.964|   -3.811|-1906.101|-3801.314|   78.16%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[47]/D              |
|  -1.964|   -3.811|-1890.148|-3793.966|   78.20%|   0:00:02.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
|  -1.964|   -3.811|-1889.355|-3795.069|   78.21%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
|  -1.964|   -3.811|-1889.303|-3795.821|   78.21%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
|  -1.964|   -3.811|-1856.890|-3794.826|   78.25%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
|  -1.964|   -3.811|-1856.836|-3794.826|   78.25%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
|  -1.964|   -3.811|-1856.431|-3794.824|   78.26%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
|  -1.964|   -3.811|-1842.873|-3793.754|   78.29%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[199]/D             |
|  -1.964|   -3.811|-1841.912|-3793.754|   78.29%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[199]/D             |
|  -1.964|   -3.802|-1809.088|-3781.244|   78.33%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[199]/D             |
|  -1.964|   -3.802|-1805.012|-3781.304|   78.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[199]/D             |
|  -1.964|   -3.802|-1788.734|-3779.160|   78.38%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
|  -1.964|   -3.802|-1783.404|-3779.074|   78.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
|  -1.964|   -3.802|-1782.788|-3779.054|   78.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
|  -1.964|   -3.802|-1760.210|-3779.007|   78.42%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[470]/D             |
|  -1.964|   -3.802|-1752.312|-3779.188|   78.48%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
|  -1.964|   -3.802|-1752.024|-3779.240|   78.49%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
|  -1.964|   -3.802|-1749.488|-3775.664|   78.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
|  -1.964|   -3.802|-1749.441|-3775.664|   78.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
|  -1.964|   -3.802|-1740.834|-3774.394|   78.54%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[117]/D             |
|  -1.964|   -3.802|-1740.608|-3774.394|   78.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[198]/D             |
|  -1.964|   -3.802|-1739.711|-3774.027|   78.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[198]/D             |
|  -1.964|   -3.802|-1720.408|-3770.506|   78.62%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[148]/D             |
|  -1.964|   -3.802|-1705.638|-3770.855|   78.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[190]/D             |
|  -1.964|   -3.802|-1705.233|-3770.855|   78.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[190]/D             |
|  -1.964|   -3.802|-1677.307|-3771.299|   78.70%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[114]/D             |
|  -1.964|   -3.802|-1677.276|-3771.272|   78.70%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
|  -1.964|   -3.802|-1675.829|-3771.067|   78.71%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
|  -1.964|   -3.802|-1675.687|-3771.067|   78.71%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
|  -1.964|   -3.802|-1666.081|-3770.862|   78.78%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[21]/D              |
|  -1.964|   -3.802|-1665.870|-3770.862|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -1.964|   -3.802|-1664.847|-3770.862|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -1.964|   -3.802|-1664.720|-3770.860|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[494]/D             |
|  -1.964|   -3.802|-1646.409|-3773.392|   78.86%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[126]/D             |
|  -1.964|   -3.802|-1646.332|-3773.392|   78.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[126]/D             |
|  -1.964|   -3.802|-1644.678|-3773.392|   78.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[29]/D              |
|  -1.964|   -3.802|-1644.129|-3773.077|   78.87%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[29]/D              |
|  -1.964|   -3.802|-1631.191|-3767.158|   78.96%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[302]/D             |
|  -1.964|   -3.802|-1631.141|-3767.158|   78.96%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
|  -1.964|   -3.802|-1630.020|-3767.158|   78.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
|  -1.964|   -3.802|-1629.881|-3767.158|   78.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
|  -1.964|   -3.802|-1613.552|-3763.930|   79.06%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[181]/D             |
|  -1.964|   -3.802|-1613.471|-3763.634|   79.06%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[262]/D             |
|  -1.964|   -3.802|-1609.971|-3763.018|   79.11%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[344]/D             |
|  -1.964|   -3.802|-1609.888|-3763.018|   79.11%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[318]/D             |
|  -1.964|   -3.802|-1609.550|-3762.031|   79.11%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[318]/D             |
|  -1.964|   -3.802|-1594.196|-3757.887|   79.19%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[241]/D             |
|  -1.964|   -3.802|-1591.781|-3757.887|   79.19%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
|  -1.964|   -3.802|-1591.233|-3757.866|   79.21%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
|  -1.964|   -3.802|-1590.915|-3757.866|   79.21%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
|  -1.964|   -3.802|-1580.191|-3756.535|   79.34%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[155]/D             |
|  -1.964|   -3.802|-1579.879|-3756.535|   79.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[155]/D             |
|  -1.964|   -3.802|-1579.392|-3756.535|   79.35%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[141]/D             |
|  -1.964|   -3.802|-1579.108|-3756.535|   79.35%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
|  -1.964|   -3.802|-1576.165|-3755.974|   79.40%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
|  -1.964|   -3.802|-1575.942|-3755.974|   79.40%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
|  -1.964|   -3.802|-1562.864|-3755.084|   79.50%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[324]/D             |
|  -1.964|   -3.802|-1562.392|-3755.084|   79.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
|  -1.964|   -3.802|-1557.404|-3753.596|   79.55%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[69]/D              |
|  -1.964|   -3.802|-1557.321|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
|  -1.964|   -3.802|-1556.186|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[365]/D             |
|  -1.964|   -3.802|-1555.980|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[237]/D             |
|  -1.964|   -3.802|-1555.557|-3753.596|   79.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
|  -1.964|   -3.802|-1534.834|-3750.348|   79.70%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
|  -1.964|   -3.802|-1533.777|-3750.840|   79.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
|  -1.964|   -3.802|-1533.761|-3750.840|   79.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
|  -1.964|   -3.802|-1517.927|-3744.938|   79.85%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[18]/D              |
|  -1.964|   -3.802|-1517.835|-3744.938|   79.85%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[277]/D             |
|  -1.964|   -3.802|-1516.987|-3744.915|   79.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[18]/D              |
|  -1.964|   -3.802|-1515.178|-3744.965|   79.89%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[429]/D             |
|  -1.964|   -3.802|-1514.418|-3744.904|   79.90%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[429]/D             |
|  -1.964|   -3.802|-1514.067|-3744.904|   79.90%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[125]/D             |
|  -1.964|   -3.802|-1513.697|-3744.904|   79.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[125]/D             |
|  -1.964|   -3.802|-1499.707|-3742.022|   80.04%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[320]/D             |
|  -1.964|   -3.802|-1499.364|-3742.022|   80.04%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[320]/D             |
|  -1.964|   -3.802|-1496.662|-3742.022|   80.04%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[181]/D             |
|  -1.964|   -3.802|-1494.444|-3742.022|   80.06%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[484]/D             |
|  -1.964|   -3.802|-1493.410|-3742.022|   80.06%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
|  -1.964|   -3.802|-1491.809|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[77]/D              |
|  -1.964|   -3.802|-1491.744|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
|  -1.964|   -3.802|-1491.437|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
|  -1.964|   -3.802|-1472.121|-3736.337|   80.20%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
|  -1.964|   -3.802|-1472.076|-3736.337|   80.20%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
|  -1.964|   -3.802|-1471.855|-3735.949|   80.20%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
|  -1.964|   -3.802|-1469.946|-3735.385|   80.24%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[120]/D             |
|  -1.964|   -3.802|-1469.907|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[120]/D             |
|  -1.964|   -3.802|-1469.836|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[237]/D             |
|  -1.964|   -3.802|-1469.802|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[237]/D             |
|  -1.964|   -3.802|-1469.643|-3735.385|   80.25%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[121]/D             |
|  -1.964|   -3.802|-1469.235|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[272]/D             |
|  -1.964|   -3.802|-1448.129|-3731.389|   80.36%|   0:00:04.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[97]/D              |
|  -1.964|   -3.802|-1447.784|-3731.119|   80.36%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[291]/D             |
|  -1.964|   -3.802|-1443.925|-3732.638|   80.42%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
|  -1.964|   -3.802|-1443.360|-3732.428|   80.44%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -1.964|   -3.802|-1443.339|-3732.428|   80.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -1.964|   -3.802|-1443.229|-3732.428|   80.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -1.964|   -3.802|-1429.216|-3730.479|   80.57%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[12]/D              |
|  -1.964|   -3.802|-1428.981|-3730.479|   80.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[205]/D             |
|  -1.964|   -3.802|-1428.568|-3730.479|   80.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[466]/D             |
|  -1.964|   -3.802|-1426.135|-3731.901|   80.60%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[145]/D             |
|  -1.964|   -3.802|-1426.067|-3731.883|   80.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[145]/D             |
|  -1.964|   -3.802|-1422.526|-3731.686|   80.63%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[251]/D             |
|  -1.964|   -3.802|-1421.743|-3730.647|   80.63%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
|  -1.964|   -3.802|-1421.346|-3729.086|   80.64%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
|  -1.964|   -3.802|-1421.325|-3729.243|   80.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
|  -1.964|   -3.802|-1409.195|-3726.114|   80.75%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[444]/D             |
|  -1.964|   -3.802|-1409.062|-3726.114|   80.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[49]/D              |
|  -1.964|   -3.802|-1407.484|-3725.768|   80.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
|  -1.964|   -3.802|-1405.502|-3725.350|   80.81%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
|  -1.964|   -3.802|-1405.391|-3724.791|   80.81%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
|  -1.964|   -3.802|-1389.326|-3723.336|   80.93%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
|  -1.964|   -3.802|-1389.297|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
|  -1.964|   -3.802|-1389.215|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
|  -1.964|   -3.802|-1388.979|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[29]/D              |
|  -1.964|   -3.802|-1387.958|-3722.209|   80.96%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[347]/D             |
|  -1.964|   -3.802|-1387.775|-3720.462|   80.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
|  -1.964|   -3.802|-1387.736|-3720.462|   80.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
|  -1.964|   -3.802|-1387.709|-3720.462|   80.97%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
|  -1.964|   -3.802|-1377.190|-3716.016|   81.08%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[88]/D              |
|  -1.964|   -3.802|-1377.019|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[281]/D             |
|  -1.964|   -3.802|-1376.978|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[281]/D             |
|  -1.964|   -3.802|-1375.994|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[108]/D             |
|  -1.964|   -3.802|-1375.953|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[401]/D             |
|  -1.964|   -3.802|-1375.326|-3715.823|   81.09%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[268]/D             |
|  -1.964|   -3.802|-1373.743|-3716.178|   81.12%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[268]/D             |
|  -1.964|   -3.802|-1360.398|-3712.491|   81.23%|   0:00:04.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
|  -1.964|   -3.802|-1360.359|-3712.491|   81.23%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
|  -1.964|   -3.802|-1360.156|-3712.491|   81.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
|  -1.964|   -3.802|-1359.739|-3712.491|   81.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
|  -1.964|   -3.802|-1357.817|-3712.958|   81.26%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
|  -1.964|   -3.802|-1357.279|-3712.958|   81.26%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[337]/D             |
|  -1.964|   -3.802|-1356.539|-3712.824|   81.27%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[337]/D             |
|  -1.964|   -3.802|-1347.807|-3712.344|   81.41%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[264]/D             |
|  -1.964|   -3.802|-1347.023|-3712.344|   81.41%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
|  -1.964|   -3.802|-1346.701|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
|  -1.964|   -3.802|-1346.613|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
|  -1.964|   -3.802|-1346.557|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
|  -1.964|   -3.802|-1345.849|-3711.205|   81.43%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[300]/D             |
|  -1.964|   -3.802|-1345.780|-3711.205|   81.43%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[283]/D             |
|  -1.964|   -3.802|-1345.619|-3711.205|   81.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[283]/D             |
|  -1.964|   -3.802|-1338.850|-3708.448|   81.53%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[291]/D             |
|  -1.964|   -3.802|-1338.811|-3708.448|   81.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[284]/D             |
|  -1.964|   -3.802|-1338.586|-3708.448|   81.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[290]/D             |
|  -1.964|   -3.802|-1338.309|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
|  -1.964|   -3.802|-1337.353|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
|  -1.964|   -3.802|-1337.313|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
|  -1.964|   -3.802|-1337.030|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
|  -1.964|   -3.802|-1336.949|-3708.448|   81.54%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
|  -1.964|   -3.802|-1336.692|-3708.448|   81.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
|  -1.964|   -3.802|-1327.051|-3708.362|   81.64%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[368]/D             |
|  -1.964|   -3.802|-1327.020|-3708.362|   81.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[411]/D             |
|  -1.964|   -3.802|-1325.933|-3708.363|   81.67%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[212]/D             |
|  -1.962|   -3.802|-1324.026|-3708.314|   81.69%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[275]/D             |
|  -1.962|   -3.802|-1323.862|-3708.217|   81.72%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1323.278|-3708.217|   81.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1322.284|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1321.435|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[43]/D              |
|  -1.962|   -3.802|-1320.993|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[58]/D              |
|  -1.962|   -3.802|-1320.732|-3708.217|   81.74%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[52]/D              |
|  -1.962|   -3.802|-1320.431|-3708.217|   81.74%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[52]/D              |
|  -1.962|   -3.802|-1319.659|-3708.217|   81.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1319.278|-3708.217|   81.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1315.310|-3707.593|   81.79%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -1.962|   -3.802|-1315.161|-3707.593|   81.79%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
|  -1.962|   -3.802|-1315.089|-3707.593|   81.80%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
|  -1.962|   -3.802|-1314.754|-3707.593|   81.80%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
|  -1.962|   -3.802|-1308.274|-3708.153|   81.88%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
|  -1.962|   -3.802|-1308.215|-3708.153|   81.88%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
|  -1.962|   -3.802|-1308.123|-3708.153|   81.88%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
|  -1.962|   -3.802|-1307.937|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
|  -1.962|   -3.802|-1307.860|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
|  -1.962|   -3.802|-1307.820|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
|  -1.962|   -3.802|-1307.783|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
|  -1.962|   -3.802|-1307.638|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[419]/D             |
|  -1.962|   -3.802|-1307.629|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[24]/D              |
|  -1.962|   -3.802|-1307.532|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[419]/D             |
|  -1.962|   -3.802|-1306.206|-3705.816|   81.91%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
|  -1.962|   -3.802|-1306.170|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
|  -1.962|   -3.802|-1306.013|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[416]/D             |
|  -1.962|   -3.802|-1305.658|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[416]/D             |
|  -1.962|   -3.802|-1298.267|-3703.402|   81.98%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
|  -1.962|   -3.802|-1296.887|-3703.954|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
|  -1.962|   -3.802|-1296.736|-3703.952|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
|  -1.962|   -3.802|-1296.464|-3703.312|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
|  -1.962|   -3.802|-1296.353|-3703.312|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
|  -1.962|   -3.802|-1296.175|-3703.219|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
|  -1.962|   -3.802|-1294.632|-3701.238|   82.02%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[89]/D              |
|  -1.962|   -3.802|-1294.368|-3701.238|   82.02%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[16]/D              |
|  -1.962|   -3.802|-1294.186|-3701.238|   82.03%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[43]/D              |
|  -1.962|   -3.802|-1287.202|-3700.997|   82.15%|   0:00:05.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[123]/D             |
|  -1.962|   -3.802|-1286.696|-3701.034|   82.15%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[123]/D             |
|  -1.962|   -3.802|-1286.109|-3701.034|   82.16%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[450]/D             |
|  -1.962|   -3.802|-1286.093|-3701.034|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[451]/D             |
|  -1.962|   -3.802|-1285.898|-3701.034|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[451]/D             |
|  -1.962|   -3.802|-1285.059|-3701.108|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[322]/D             |
|  -1.962|   -3.802|-1284.279|-3698.333|   82.17%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
|  -1.962|   -3.802|-1284.268|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
|  -1.962|   -3.802|-1284.244|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
|  -1.962|   -3.802|-1284.058|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[219]/D             |
|  -1.962|   -3.802|-1283.771|-3698.333|   82.18%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[322]/D             |
|  -1.962|   -3.802|-1283.629|-3698.333|   82.18%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[322]/D             |
|  -1.962|   -3.802|-1277.301|-3696.237|   82.23%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[419]/D             |
|  -1.962|   -3.802|-1276.934|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[419]/D             |
|  -1.962|   -3.802|-1276.859|-3696.237|   82.24%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
|  -1.962|   -3.802|-1276.823|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
|  -1.962|   -3.802|-1276.515|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[424]/D             |
|  -1.962|   -3.802|-1272.122|-3691.681|   82.29%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[97]/D              |
|  -1.962|   -3.802|-1272.085|-3691.681|   82.29%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[384]/D             |
|  -1.962|   -3.802|-1268.278|-3692.786|   82.33%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[41]/D              |
|  -1.962|   -3.802|-1268.134|-3692.786|   82.33%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[32]/D              |
|  -1.962|   -3.802|-1267.891|-3692.786|   82.33%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[440]/D             |
|  -1.962|   -3.802|-1267.542|-3692.786|   82.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[440]/D             |
|  -1.962|   -3.802|-1262.938|-3694.135|   82.39%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[449]/D             |
|  -1.962|   -3.802|-1262.660|-3692.902|   82.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
|  -1.962|   -3.802|-1262.154|-3692.694|   82.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
|  -1.962|   -3.802|-1262.088|-3692.694|   82.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
|  -1.962|   -3.802|-1258.017|-3692.036|   82.45%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[388]/D             |
|  -1.962|   -3.802|-1258.008|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[388]/D             |
|  -1.962|   -3.802|-1257.928|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
|  -1.962|   -3.802|-1257.869|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
|  -1.962|   -3.802|-1257.844|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
|  -1.962|   -3.802|-1256.235|-3692.179|   82.48%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
|  -1.962|   -3.802|-1256.199|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[104]/D             |
|  -1.962|   -3.802|-1256.162|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[104]/D             |
|  -1.962|   -3.802|-1256.047|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
|  -1.962|   -3.802|-1255.969|-3692.179|   82.49%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[248]/D             |
|  -1.962|   -3.802|-1255.899|-3692.179|   82.49%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
|  -1.962|   -3.802|-1253.050|-3686.001|   82.51%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[482]/D             |
|  -1.962|   -3.802|-1252.855|-3685.967|   82.52%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[9]/D               |
|  -1.962|   -3.802|-1252.824|-3685.967|   82.52%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[233]/D             |
|  -1.962|   -3.802|-1252.700|-3685.967|   82.52%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[233]/D             |
|  -1.962|   -3.802|-1252.453|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
|  -1.962|   -3.802|-1252.424|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
|  -1.962|   -3.802|-1252.379|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
|  -1.962|   -3.802|-1252.336|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
|  -1.962|   -3.802|-1250.745|-3684.288|   82.55%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[330]/D             |
|  -1.962|   -3.802|-1250.564|-3684.288|   82.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[330]/D             |
|  -1.962|   -3.802|-1249.477|-3682.924|   82.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[369]/D             |
|  -1.962|   -3.802|-1249.386|-3682.924|   82.56%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[369]/D             |
|  -1.962|   -3.802|-1249.378|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[132]/D             |
|  -1.962|   -3.802|-1249.345|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[352]/D             |
|  -1.962|   -3.802|-1249.341|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[131]/D             |
|  -1.962|   -3.802|-1249.304|-3682.534|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
|  -1.962|   -3.802|-1249.276|-3682.534|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
|  -1.962|   -3.802|-1248.834|-3682.534|   82.58%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
|  -1.962|   -3.802|-1248.802|-3682.087|   82.58%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
|  -1.962|   -3.802|-1248.083|-3681.205|   82.60%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[9]/D               |
|  -1.962|   -3.802|-1247.942|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[9]/D               |
|  -1.962|   -3.802|-1247.853|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[3]/D               |
|  -1.962|   -3.802|-1247.453|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
|  -1.962|   -3.802|-1246.402|-3678.549|   82.62%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
|  -1.962|   -3.802|-1246.317|-3678.549|   82.62%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
|  -1.962|   -3.802|-1246.305|-3678.549|   82.62%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
|  -1.962|   -3.802|-1245.551|-3678.145|   82.64%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[369]/D             |
|  -1.962|   -3.802|-1245.464|-3678.145|   82.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[202]/D             |
|  -1.962|   -3.802|-1245.440|-3678.114|   82.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[202]/D             |
|  -1.962|   -3.802|-1245.366|-3678.114|   82.65%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[168]/D             |
|  -1.962|   -3.802|-1245.484|-3678.114|   82.65%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[487]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:02:25 real=0:02:26 mem=2363.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:25 real=0:02:26 mem=2363.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.802|-3678.102|
|reg2reg   |-1.962|-1245.484|
|HEPG      |-1.962|-1245.484|
|All Paths |-3.802|-3678.114|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.802 TNS Slack -3678.114 Density 82.65
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:19:58.5/0:44:29.5 (0.4), mem = 2363.3M
Reclaim Optimization WNS Slack -3.802  TNS Slack -3678.114 Density 82.65
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   82.65%|        -|  -3.802|-3678.114|   0:00:00.0| 2363.3M|
|   82.42%|      443|  -3.802|-3665.833|   0:00:06.0| 2363.3M|
|   82.23%|      942|  -3.605|-3462.161|   0:00:09.0| 2363.3M|
|   82.23%|       10|  -3.605|-3462.162|   0:00:00.0| 2363.3M|
|   82.23%|        0|  -3.605|-3462.162|   0:00:01.0| 2363.3M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.604  TNS Slack -3462.162 Density 82.23
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:16.4) (real = 0:00:16.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:16.4/0:00:16.4 (1.0), totSession cpu/real = 0:20:14.9/0:44:45.9 (0.5), mem = 2363.3M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2262.30M, totSessionCpu=0:20:15).
** GigaOpt Optimizer WNS Slack -3.604 TNS Slack -3462.162 Density 82.23
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.604|-3461.954|
|reg2reg   |-1.962|-1247.465|
|HEPG      |-1.962|-1247.465|
|All Paths |-3.604|-3462.162|
+----------+------+---------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:02:42 real=0:02:42 mem=2262.3M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:02:45.3/0:02:45.5 (1.0), totSession cpu/real = 0:20:15.4/0:44:46.4 (0.5), mem = 2199.2M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] : totSession cpu/real = 0:20:16.4/0:44:47.4 (0.5), mem = 2199.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=115818  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 115135 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 115135 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.26% V. EstWL: 4.349659e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      2599( 2.18%)       166( 0.14%)        11( 0.01%)         3( 0.00%)   ( 2.33%) 
[NR-eGR]  METAL3  (3)       277( 0.23%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  METAL4  (4)       473( 0.39%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]  METAL5  (5)       796( 0.66%)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.68%) 
[NR-eGR]  METAL6  (6)        48( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4193( 0.69%)       188( 0.03%)        11( 0.00%)         3( 0.00%)   ( 0.73%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.25% H + 0.31% V
[NR-eGR] Overflow after Early Global Route 0.34% H + 0.45% V
Early Global Route congestion estimation runtime: 1.21 seconds, mem = 2356.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:05.7, real=0:00:06.0)***
Iteration  8: Total net bbox = 3.716e+06 (1.66e+06 2.06e+06)
              Est.  stn bbox = 4.433e+06 (1.99e+06 2.45e+06)
              cpu = 0:00:45.1 real = 0:00:46.0 mem = 2743.1M
Iteration  9: Total net bbox = 3.737e+06 (1.66e+06 2.07e+06)
              Est.  stn bbox = 4.469e+06 (2.00e+06 2.47e+06)
              cpu = 0:01:18 real = 0:01:19 mem = 2737.1M
Iteration 10: Total net bbox = 3.783e+06 (1.69e+06 2.10e+06)
              Est.  stn bbox = 4.518e+06 (2.03e+06 2.49e+06)
              cpu = 0:01:56 real = 0:01:55 mem = 2743.8M
Iteration 11: Total net bbox = 3.890e+06 (1.74e+06 2.15e+06)
              Est.  stn bbox = 4.624e+06 (2.08e+06 2.55e+06)
              cpu = 0:01:23 real = 0:01:23 mem = 2846.6M
Iteration 12: Total net bbox = 3.919e+06 (1.76e+06 2.16e+06)
              Est.  stn bbox = 4.652e+06 (2.10e+06 2.56e+06)
              cpu = 0:00:21.0 real = 0:00:21.0 mem = 2753.0M
Move report: Timing Driven Placement moves 114752 insts, mean move: 34.35 um, max move: 945.85 um 
	Max move on inst (B2/FE_OCPC37137_FE_OFN20018_n30952): (905.52, 498.40) --> (311.55, 850.28)

Finished Incremental Placement (cpu=0:05:55, real=0:05:55, mem=2753.0M)
*** Starting refinePlace (0:26:13 mem=2753.0M) ***
Total net bbox length = 3.962e+06 (1.796e+06 2.166e+06) (ext = 3.109e+03)
Move report: Detail placement moves 114752 insts, mean move: 2.18 um, max move: 47.25 um 
	Max move on inst (B2/U16309): (1067.91, 343.50) --> (1022.56, 341.60)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:08.0 MEM: 2753.0MB
Summary Report:
Instances move: 114752 (out of 114752 movable)
Instances flipped: 0
Mean displacement: 2.18 um
Max displacement: 47.25 um (Instance: B2/U16309) (1067.91, 343.501) -> (1022.56, 341.6)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 3.875e+06 (1.696e+06 2.180e+06) (ext = 3.103e+03)
Runtime: CPU: 0:00:07.4 REAL: 0:00:08.0 MEM: 2753.0MB
*** Finished refinePlace (0:26:20 mem=2753.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=115818  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 115818 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 115818 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.284086e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       970( 0.82%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.82%) 
[NR-eGR]  METAL3  (3)        52( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  METAL4  (4)       124( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  METAL5  (5)       372( 0.31%)        79( 0.07%)         7( 0.01%)         1( 0.00%)   ( 0.38%) 
[NR-eGR]  METAL6  (6)        15( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1533( 0.25%)        85( 0.01%)         7( 0.00%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.01% V
Early Global Route congestion estimation runtime: 1.26 seconds, mem = 2674.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2674.90 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2674.90 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2674.90 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2674.90 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2674.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 329962
[NR-eGR] METAL2  (2V) length: 8.335939e+05um, number of vias: 404395
[NR-eGR] METAL3  (3H) length: 1.096469e+06um, number of vias: 94645
[NR-eGR] METAL4  (4V) length: 1.221943e+06um, number of vias: 34107
[NR-eGR] METAL5  (5H) length: 8.459242e+05um, number of vias: 9972
[NR-eGR] METAL6  (6V) length: 4.826088e+05um, number of vias: 0
[NR-eGR] Total length: 4.480540e+06um, number of vias: 873081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.221428e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.39 seconds, mem = 2557.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:07, real=0:06:07)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2231.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'MAU' of instances=114752 and nets=116626 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2239.551M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:19:56, real = 0:20:01, mem = 1918.3M, totSessionCpu=0:26:26 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2257.54)
Total number of fetched objects 115818
End delay calculation. (MEM=2276.22 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2276.22 CPU=0:00:09.8 REAL=0:00:09.0)
*** IncrReplace #2 [finish] : cpu/real = 0:06:22.3/0:06:22.5 (1.0), totSession cpu/real = 0:26:38.7/0:51:09.9 (0.5), mem = 2276.2M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:26:40.1/0:51:11.3 (0.5), mem = 2292.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   140|   651|    -1.20|   167|   167|    -0.18|     0|     0|     0|     0|    -3.15| -3080.72|       0|       0|       0| 82.23%|          |         |
|     3|    12|    -0.13|    46|    46|    -0.12|     0|     0|     0|     0|    -3.86| -4203.12|     329|     149|      67| 82.52%| 0:00:10.0|  2384.5M|
|     0|     0|     0.00|    13|    13|    -0.11|     0|     0|     0|     0|    -4.50| -4884.93|      46|      19|       3| 82.56%| 0:00:02.0|  2384.5M|
|     0|     0|     0.00|     4|     4|    -0.07|     0|     0|     0|     0|    -4.86| -5326.30|      18|       4|       1| 82.58%| 0:00:01.0|  2384.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:13.7 real=0:00:14.0 mem=2384.5M) ***

*** Starting refinePlace (0:26:58 mem=2316.5M) ***
Total net bbox length = 3.901e+06 (1.707e+06 2.195e+06) (ext = 3.103e+03)
Move report: Detail placement moves 4046 insts, mean move: 1.11 um, max move: 7.84 um 
	Max move on inst (B0/FE_OFC43719_n): (716.24, 1223.60) --> (716.24, 1215.76)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2343.8MB
Summary Report:
Instances move: 4046 (out of 115317 movable)
Instances flipped: 0
Mean displacement: 1.11 um
Max displacement: 7.84 um (Instance: B0/FE_OFC43719_n) (716.24, 1223.6) -> (716.24, 1215.76)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX1
Total net bbox length = 3.903e+06 (1.708e+06 2.195e+06) (ext = 3.103e+03)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2343.8MB
*** Finished refinePlace (0:27:01 mem=2343.8M) ***
*** maximum move = 7.84 um ***
*** Finished re-routing un-routed nets (2317.8M) ***

*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=2317.8M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:22.3/0:00:22.3 (1.0), totSession cpu/real = 0:27:02.3/0:51:33.6 (0.5), mem = 2255.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=2253.7M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.858  | -2.761  | -4.858  |
|           TNS (ns):| -5326.3 | -1828.4 | -5275.8 |
|    Violating Paths:|  2049   |  2049   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.579%
Routing Overflow: 0.09% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:20:34, real = 0:20:38, mem = 1952.4M, totSessionCpu=0:27:03 **
*** Timing NOT met, worst failing slack is -4.858
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:27:03.7/0:51:34.9 (0.5), mem = 2251.8M
*info: 1 clock net excluded
*info: 806 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.858 TNS Slack -5326.298 Density 82.58
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-4.858|-5275.806|
|reg2reg   |-2.761|-1828.434|
|HEPG      |-2.761|-1828.434|
|All Paths |-4.858|-5326.298|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -2.761|   -4.858|-1828.434|-5326.298|   82.58%|   0:00:00.0| 2272.8M|        wc|  reg2reg| B2/ram_reg[110]/D             |
|  -2.057|   -4.858|-1811.141|-5289.279|   82.58%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[487]/D             |
|  -1.959|   -4.858|-1809.939|-5287.989|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -1.928|   -4.858|-1789.885|-5285.853|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.897|   -4.858|-1748.071|-5283.993|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[119]/D             |
|  -1.852|   -4.858|-1749.968|-5282.936|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.809|   -4.847|-1747.683|-5282.075|   82.59%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[271]/D             |
|  -1.773|   -4.818|-1729.399|-5281.283|   82.59%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.745|   -4.818|-1724.206|-5281.123|   82.59%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[271]/D             |
|  -1.722|   -4.818|-1771.820|-5280.927|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.700|   -4.818|-1771.321|-5280.514|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -1.679|   -4.766|-1751.905|-5280.082|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[103]/D             |
|  -1.658|   -4.766|-1751.439|-5279.733|   82.61%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -1.646|   -4.759|-1746.594|-5278.862|   82.61%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[405]/D             |
|  -1.621|   -4.759|-1738.708|-5279.031|   82.61%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[351]/D             |
|  -1.617|   -4.759|-1732.359|-5276.321|   82.62%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.596|   -4.759|-1731.928|-5275.755|   82.62%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -1.596|   -4.759|-1693.062|-5268.790|   82.63%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[23]/D              |
|  -1.584|   -4.759|-1692.996|-5268.915|   82.63%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -1.569|   -4.723|-1688.456|-5266.287|   82.63%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.546|   -4.723|-1687.932|-5263.889|   82.64%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.539|   -4.719|-1678.770|-5258.926|   82.66%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.518|   -4.719|-1676.778|-5257.224|   82.66%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.510|   -4.719|-1666.929|-5255.947|   82.67%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.490|   -4.684|-1665.066|-5254.308|   82.68%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -1.473|   -4.684|-1660.523|-5253.050|   82.69%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.469|   -4.643|-1655.100|-5251.062|   82.70%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.448|   -4.643|-1651.596|-5250.768|   82.70%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -1.426|   -4.604|-1647.244|-5248.309|   82.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[271]/D             |
|  -1.415|   -4.604|-1641.505|-5246.286|   82.71%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[462]/D             |
|  -1.395|   -4.604|-1635.841|-5243.308|   82.71%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -1.377|   -4.604|-1630.710|-5236.769|   82.72%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
|  -1.366|   -4.604|-1625.289|-5231.378|   82.74%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -1.351|   -4.604|-1620.519|-5228.861|   82.75%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
|  -1.337|   -4.579|-1615.022|-5222.247|   82.76%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[94]/D              |
|  -1.320|   -4.579|-1609.001|-5217.499|   82.77%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -1.307|   -4.573|-1603.946|-5211.378|   82.79%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.298|   -4.573|-1598.103|-5207.637|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.292|   -4.550|-1594.444|-5204.363|   82.81%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
|  -1.279|   -4.550|-1592.623|-5202.427|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.263|   -4.550|-1585.723|-5196.919|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.255|   -4.501|-1576.258|-5182.995|   82.80%|   0:00:09.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
|  -1.240|   -4.544|-1572.646|-5180.209|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
|  -1.233|   -4.544|-1563.907|-5171.161|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
|  -1.227|   -4.544|-1493.253|-5168.641|   82.81%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.209|   -4.544|-1480.952|-5169.382|   82.83%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.202|   -4.544|-1474.933|-5164.680|   82.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.195|   -4.532|-1472.308|-5162.150|   82.84%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -1.182|   -4.509|-1469.883|-5159.983|   82.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -1.172|   -4.509|-1465.860|-5151.299|   82.85%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -1.165|   -4.491|-1462.636|-5147.307|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.153|   -4.491|-1443.718|-5143.330|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[254]/D             |
|  -1.150|   -4.491|-1438.825|-5137.552|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.147|   -4.482|-1435.036|-5136.134|   82.86%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -1.137|   -4.482|-1434.128|-5135.230|   82.87%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[150]/D             |
|  -1.130|   -4.482|-1428.486|-5128.685|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.126|   -4.482|-1426.869|-5126.283|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -1.121|   -4.482|-1422.742|-5124.151|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[135]/D             |
|  -1.117|   -4.482|-1403.684|-5121.637|   82.90%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[135]/D             |
|  -1.107|   -4.482|-1378.688|-5118.794|   82.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -1.101|   -4.482|-1367.726|-5115.587|   82.92%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -1.090|   -4.459|-1366.203|-5113.745|   82.93%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[150]/D             |
|  -1.080|   -4.459|-1359.766|-5107.781|   82.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[471]/D             |
|  -1.074|   -4.413|-1351.609|-5108.155|   83.09%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
|  -1.072|   -4.408|-1354.186|-5108.206|   83.13%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -1.056|   -4.393|-1353.922|-5106.901|   83.15%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[238]/D             |
|  -1.049|   -4.393|-1359.936|-5109.125|   83.28%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[254]/D             |
|  -1.047|   -4.388|-1357.937|-5109.334|   83.32%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[150]/D             |
|  -1.040|   -4.388|-1354.618|-5109.355|   83.34%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -1.031|   -4.388|-1352.256|-5108.368|   83.39%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -1.026|   -4.378|-1352.050|-5107.104|   83.46%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
|  -1.016|   -4.378|-1346.682|-5106.610|   83.51%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -0.996|   -4.378|-1343.881|-5109.071|   83.55%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[143]/D             |
|  -0.993|   -4.378|-1345.886|-5108.756|   83.68%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -0.986|   -4.378|-1344.917|-5108.286|   83.70%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
|  -0.983|   -4.378|-1343.364|-5106.679|   83.78%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -0.979|   -4.378|-1341.853|-5107.003|   83.79%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[359]/D             |
|  -0.966|   -4.378|-1339.771|-5108.130|   83.85%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[151]/D             |
|  -0.957|   -4.378|-1335.057|-5109.543|   84.00%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[477]/D             |
|  -0.952|   -4.367|-1330.850|-5107.877|   84.09%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.947|   -4.367|-1323.112|-5106.066|   84.16%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[175]/D             |
|  -0.942|   -4.367|-1320.183|-5107.546|   84.21%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.939|   -4.367|-1315.906|-5106.631|   84.26%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.931|   -4.353|-1315.915|-5109.715|   84.28%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.919|   -4.353|-1311.334|-5110.976|   84.34%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[439]/D             |
|  -0.916|   -4.335|-1303.995|-5105.447|   84.48%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[38]/D              |
|  -0.914|   -4.335|-1301.807|-5104.646|   84.51%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.907|   -4.335|-1300.319|-5104.736|   84.54%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[149]/D             |
|  -0.905|   -4.335|-1294.362|-5105.005|   84.62%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.902|   -4.335|-1291.930|-5104.841|   84.66%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[55]/D              |
|  -0.897|   -4.335|-1289.671|-5104.012|   84.69%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[463]/D             |
|  -0.887|   -4.320|-1285.460|-5103.900|   84.74%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[271]/D             |
|  -0.884|   -4.320|-1278.112|-5102.018|   84.87%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.877|   -4.320|-1276.297|-5102.672|   84.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.874|   -4.320|-1268.752|-5101.341|   84.97%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[199]/D             |
|  -0.871|   -4.320|-1267.605|-5101.558|   85.01%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[503]/D             |
|  -0.865|   -4.320|-1266.461|-5102.508|   85.05%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.862|   -4.320|-1263.406|-5102.335|   85.11%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.858|   -4.291|-1263.778|-5101.929|   85.14%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.858|   -4.291|-1260.988|-5104.731|   85.19%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.848|   -4.291|-1261.430|-5104.443|   85.20%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.844|   -4.291|-1230.542|-5105.988|   85.30%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[215]/D             |
|  -0.840|   -4.287|-1226.329|-5103.939|   85.35%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.837|   -4.272|-1223.188|-5103.322|   85.39%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.834|   -4.272|-1222.102|-5102.447|   85.41%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
|  -0.833|   -4.272|-1221.224|-5104.590|   85.43%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
|  -0.831|   -4.272|-1220.167|-5104.381|   85.45%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[463]/D             |
|  -0.828|   -4.272|-1218.647|-5104.508|   85.47%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.825|   -4.272|-1217.215|-5102.025|   85.50%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
|  -0.822|   -4.272|-1217.574|-5101.410|   85.52%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[358]/D             |
|  -0.820|   -4.272|-1215.880|-5101.092|   85.55%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[415]/D             |
|  -0.816|   -4.272|-1214.986|-5100.550|   85.58%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.813|   -4.272|-1211.184|-5099.942|   85.63%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.810|   -4.267|-1209.089|-5097.426|   85.65%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.807|   -4.267|-1208.178|-5097.819|   85.68%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.803|   -4.267|-1206.964|-5096.530|   85.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[447]/D             |
|  -0.801|   -4.267|-1205.368|-5094.678|   85.75%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.799|   -4.267|-1197.083|-5090.816|   85.78%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.795|   -4.267|-1194.634|-5090.545|   85.81%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[358]/D             |
|  -0.791|   -4.267|-1193.868|-5090.687|   85.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[367]/D             |
|  -0.788|   -4.260|-1192.986|-5090.917|   85.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[327]/D             |
|  -0.786|   -4.260|-1191.920|-5089.835|   85.91%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.784|   -4.260|-1190.620|-5089.205|   85.93%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[293]/D             |
|  -0.781|   -4.253|-1190.547|-5092.873|   85.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.779|   -4.253|-1187.173|-5093.287|   85.99%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
|  -0.775|   -4.253|-1182.994|-5088.179|   86.09%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[357]/D             |
|  -0.767|   -4.253|-1175.151|-5088.530|   86.12%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[486]/D             |
|  -0.758|   -4.251|-1170.988|-5086.511|   86.19%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.751|   -4.251|-1148.837|-5084.852|   86.26%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.798|   -4.231|-1134.437|-5080.807|   86.37%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.748|   -4.231|-1134.176|-5080.505|   86.38%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.747|   -4.231|-1131.685|-5080.317|   86.41%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.744|   -4.231|-1129.472|-5078.507|   86.43%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.741|   -4.231|-1127.552|-5077.473|   86.46%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.738|   -4.218|-1122.547|-5076.333|   86.51%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.735|   -4.218|-1120.150|-5074.737|   86.56%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.732|   -4.218|-1118.169|-5072.098|   86.58%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.728|   -4.218|-1115.875|-5070.906|   86.64%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.725|   -4.218|-1112.107|-5070.938|   86.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[455]/D             |
|  -0.722|   -4.214|-1110.128|-5071.648|   86.74%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.722|   -4.195|-1107.213|-5070.053|   86.76%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.719|   -4.195|-1107.144|-5070.053|   86.77%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[366]/D             |
|  -0.716|   -4.195|-1099.844|-5066.347|   86.81%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.716|   -4.195|-1095.920|-5062.448|   86.87%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.716|   -4.195|-1095.800|-5062.448|   86.88%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.714|   -4.195|-1095.538|-5062.138|   86.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.714|   -4.195|-1095.047|-5062.603|   86.95%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.714|   -4.195|-1093.014|-5061.021|   86.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
|  -0.714|   -4.195|-1093.004|-5061.061|   86.98%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.714|   -4.195|-1092.992|-5061.050|   86.98%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.714|   -4.195|-1092.992|-5061.050|   86.98%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:02:38 real=0:02:39 mem=2334.6M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -4.195|   -4.195|-5060.377|-5061.050|   86.98%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.989|   -3.989|-4821.717|-4822.390|   86.98%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.737|   -3.737|-4617.901|-4618.574|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.654|   -3.654|-4560.172|-4560.846|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.572|   -3.572|-4320.047|-4320.720|   86.98%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[319]/D             |
|  -3.410|   -3.410|-4164.779|-4165.453|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[319]/D             |
|  -3.296|   -3.296|-4116.045|-4116.718|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.274|   -3.274|-3926.791|-3927.464|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
|  -3.147|   -3.147|-3946.356|-3947.030|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
|  -3.081|   -3.081|-3885.027|-3885.700|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
|  -3.032|   -3.032|-3977.426|-3978.099|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -3.002|   -3.002|-3963.564|-3964.237|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
|  -2.958|   -2.958|-3951.472|-3952.145|   86.99%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -2.911|   -2.911|-3939.365|-3940.038|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[351]/D             |
|  -2.889|   -2.889|-3981.389|-3982.062|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
|  -2.862|   -2.862|-3975.303|-3975.976|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
|  -2.836|   -2.836|-3971.100|-3971.773|   87.01%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
|  -2.803|   -2.803|-3870.828|-3871.501|   87.02%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
|  -2.761|   -2.761|-3851.460|-3852.133|   87.02%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[334]/D             |
|  -2.736|   -2.736|-3841.791|-3842.464|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[327]/D             |
|  -2.721|   -2.721|-3806.008|-3806.681|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
|  -2.705|   -2.705|-3788.426|-3789.099|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[63]/D              |
|  -2.682|   -2.682|-3798.490|-3799.164|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
|  -2.663|   -2.663|-3797.812|-3798.486|   87.04%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[63]/D              |
|  -2.618|   -2.618|-3601.936|-3602.609|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
|  -2.595|   -2.595|-3620.917|-3621.590|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[174]/D             |
|  -2.571|   -2.571|-3343.390|-3344.064|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
|  -2.544|   -2.544|-3339.841|-3340.514|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[431]/D             |
|  -2.517|   -2.517|-3338.538|-3339.212|   87.04%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[431]/D             |
|  -2.496|   -2.496|-3329.550|-3330.223|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[38]/D              |
|  -2.461|   -2.461|-3331.006|-3331.679|   87.05%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[383]/D             |
|  -2.411|   -2.411|-3281.961|-3282.635|   87.05%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[38]/D              |
|  -2.370|   -2.370|-3291.903|-3292.576|   87.05%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[167]/D             |
|  -2.330|   -2.330|-3228.673|-3229.346|   87.06%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
|  -2.301|   -2.301|-3204.173|-3204.894|   87.06%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[174]/D             |
|  -2.263|   -2.263|-3205.991|-3206.712|   87.07%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[334]/D             |
|  -2.239|   -2.239|-3158.434|-3159.190|   87.09%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[302]/D             |
|  -2.219|   -2.219|-3130.027|-3130.783|   87.10%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
|  -2.193|   -2.193|-3108.567|-3109.346|   87.11%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[7]/D               |
|  -2.176|   -2.176|-3079.262|-3080.040|   87.12%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[303]/D             |
|  -2.154|   -2.154|-3063.174|-3063.988|   87.12%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
|  -2.138|   -2.138|-3000.356|-3001.184|   87.13%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
|  -2.116|   -2.116|-2964.952|-2965.984|   87.14%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
|  -2.106|   -2.106|-2923.559|-2924.641|   87.14%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
|  -2.084|   -2.084|-2863.731|-2865.420|   87.14%|   0:00:01.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
|  -2.063|   -2.063|-2818.826|-2820.714|   87.15%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[87]/D              |
|  -2.043|   -2.043|-2790.341|-2792.401|   87.15%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[151]/D             |
|  -2.020|   -2.020|-2774.960|-2776.703|   87.15%|   0:00:01.0| 2334.6M|        wc|  default| B3/ram_reg[207]/D             |
|  -2.002|   -2.002|-2765.815|-2767.559|   87.16%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
|  -2.002|   -2.002|-2749.515|-2751.439|   87.18%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
|  -1.979|   -1.979|-2744.736|-2746.660|   87.18%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[79]/D              |
|  -1.955|   -1.955|-2716.337|-2718.992|   87.19%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.939|   -1.939|-2684.424|-2686.997|   87.19%|   0:00:02.0| 2334.7M|        wc|  default| B1/ram_reg[141]/D             |
|  -1.920|   -1.920|-2675.429|-2678.010|   87.20%|   0:00:00.0| 2334.7M|        wc|  default| B3/ram_reg[87]/D              |
|  -1.904|   -1.904|-2662.355|-2665.064|   87.22%|   0:00:01.0| 2334.7M|        wc|  default| B3/ram_reg[143]/D             |
|  -1.898|   -1.898|-2627.115|-2630.677|   87.23%|   0:00:02.0| 2353.8M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.876|   -1.876|-2624.199|-2627.761|   87.23%|   0:00:00.0| 2353.8M|        wc|  default| B0/ram_reg[351]/D             |
|  -1.856|   -1.856|-2556.840|-2561.244|   87.24%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.850|   -1.850|-2547.069|-2551.658|   87.25%|   0:00:00.0| 2353.8M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.827|   -1.827|-2523.604|-2528.354|   87.25%|   0:00:01.0| 2353.8M|        wc|  default| B2/ram_reg[383]/D             |
|  -1.809|   -1.809|-2497.679|-2503.625|   87.28%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[135]/D             |
|  -1.796|   -1.796|-2469.881|-2476.781|   87.30%|   0:00:00.0| 2353.8M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.788|   -1.788|-2453.133|-2460.056|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[63]/D              |
|  -1.775|   -1.775|-2421.056|-2428.865|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.754|   -1.754|-2411.176|-2419.220|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[7]/D               |
|  -1.751|   -1.751|-2380.944|-2390.379|   87.33%|   0:00:01.0| 2353.8M|        wc|  default| B3/ram_reg[63]/D              |
|  -1.728|   -1.728|-2377.315|-2386.511|   87.34%|   0:00:00.0| 2353.8M|        wc|  default| B2/ram_reg[383]/D             |
|  -1.707|   -1.707|-2339.723|-2350.739|   87.35%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[399]/D             |
|  -1.691|   -1.691|-2308.160|-2320.323|   87.39%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[399]/D             |
|  -1.686|   -1.686|-2288.669|-2301.983|   87.41%|   0:00:02.0| 2334.8M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.681|   -1.681|-2278.456|-2292.026|   87.41%|   0:00:00.0| 2334.8M|        wc|  default| B0/ram_reg[271]/D             |
|  -1.678|   -1.678|-2272.419|-2286.178|   87.41%|   0:00:01.0| 2334.8M|        wc|  default| B3/ram_reg[463]/D             |
|  -1.672|   -1.672|-2220.105|-2236.902|   87.40%|   0:00:00.0| 2334.8M|        wc|  default| B1/ram_reg[295]/D             |
|  -1.660|   -1.660|-2209.559|-2226.957|   87.40%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[143]/D             |
|  -1.655|   -1.655|-2189.805|-2207.288|   87.41%|   0:00:00.0| 2353.8M|        wc|  default| B1/ram_reg[95]/D              |
|  -1.632|   -1.632|-2176.638|-2194.826|   87.41%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[135]/D             |
|  -1.627|   -1.627|-2171.378|-2189.608|   87.43%|   0:00:01.0| 2372.9M|        wc|  default| B0/ram_reg[255]/D             |
|  -1.613|   -1.613|-2154.563|-2173.543|   87.42%|   0:00:00.0| 2372.9M|        wc|  default| B1/ram_reg[174]/D             |
|  -1.603|   -1.603|-2152.621|-2171.777|   87.43%|   0:00:01.0| 2372.9M|        wc|  default| B3/ram_reg[223]/D             |
|  -1.599|   -1.599|-2141.589|-2161.383|   87.45%|   0:00:02.0| 2372.9M|        wc|  default| B0/ram_reg[143]/D             |
|  -1.592|   -1.592|-2123.261|-2145.329|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B3/ram_reg[207]/D             |
|  -1.585|   -1.585|-2102.001|-2124.537|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.571|   -1.571|-2091.762|-2114.673|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[47]/D              |
|  -1.563|   -1.563|-2075.060|-2099.326|   87.46%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.552|   -1.552|-2055.332|-2081.856|   87.48%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[135]/D             |
|  -1.536|   -1.536|-2016.440|-2045.382|   87.50%|   0:00:01.0| 2353.9M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.520|   -1.520|-2002.766|-2031.817|   87.52%|   0:00:01.0| 2353.9M|        wc|  default| B3/ram_reg[471]/D             |
|  -1.501|   -1.501|-1991.768|-2020.664|   87.54%|   0:00:01.0| 2353.9M|        wc|  default| B3/ram_reg[471]/D             |
|  -1.486|   -1.486|-1972.347|-2002.477|   87.57%|   0:00:02.0| 2353.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.476|   -1.476|-1946.121|-1980.279|   87.61%|   0:00:03.0| 2373.0M|        wc|  default| B3/ram_reg[223]/D             |
|  -1.467|   -1.467|-1928.792|-1964.783|   87.62%|   0:00:01.0| 2373.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.459|   -1.459|-1915.307|-1951.602|   87.65%|   0:00:01.0| 2373.0M|        wc|  default| B3/ram_reg[439]/D             |
|  -1.449|   -1.449|-1899.117|-1935.858|   87.68%|   0:00:03.0| 2373.0M|        wc|  default| B0/ram_reg[143]/D             |
|  -1.438|   -1.438|-1882.250|-1921.000|   87.72%|   0:00:02.0| 2354.0M|        wc|  default| B3/ram_reg[207]/D             |
|  -1.427|   -1.427|-1861.752|-1903.278|   87.75%|   0:00:02.0| 2354.0M|        wc|  default| B3/ram_reg[223]/D             |
|  -1.422|   -1.422|-1836.301|-1879.563|   87.78%|   0:00:02.0| 2354.0M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.411|   -1.411|-1827.596|-1872.404|   87.80%|   0:00:02.0| 2354.0M|        wc|  default| B2/ram_reg[55]/D              |
|  -1.411|   -1.411|-1806.202|-1852.622|   87.82%|   0:00:03.0| 2354.0M|        wc|  default| B2/ram_reg[55]/D              |
|  -1.396|   -1.396|-1798.512|-1846.363|   87.86%|   0:00:00.0| 2373.1M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.394|   -1.394|-1790.868|-1839.063|   87.88%|   0:00:04.0| 2354.1M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.390|   -1.390|-1787.443|-1835.967|   87.89%|   0:00:00.0| 2354.1M|        wc|  default| B3/ram_reg[63]/D              |
|  -1.387|   -1.387|-1777.856|-1828.835|   87.89%|   0:00:02.0| 2354.1M|        wc|  default| B0/ram_reg[143]/D             |
|  -1.376|   -1.376|-1782.091|-1831.425|   87.89%|   0:00:01.0| 2354.1M|        wc|  default| B3/ram_reg[439]/D             |
|  -1.370|   -1.370|-1772.123|-1822.649|   87.92%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[478]/D             |
|  -1.364|   -1.364|-1768.104|-1818.790|   87.93%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.361|   -1.361|-1757.629|-1809.557|   87.94%|   0:00:03.0| 2354.1M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.358|   -1.358|-1754.226|-1807.046|   87.94%|   0:00:01.0| 2354.1M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.355|   -1.355|-1750.923|-1803.540|   87.96%|   0:00:01.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1746.161|-1800.078|   88.08%|   0:00:06.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1740.480|-1794.854|   88.13%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1739.529|-1794.022|   88.13%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1738.954|-1793.689|   88.16%|   0:00:01.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1738.815|-1793.549|   88.16%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.355|   -1.355|-1738.815|-1793.549|   88.16%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=2354.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:10 real=0:04:10 mem=2354.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.355|-1738.815|
|reg2reg   |-0.708|-1082.058|
|HEPG      |-0.708|-1082.058|
|All Paths |-1.355|-1793.549|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.355 TNS Slack -1793.549 Density 88.16
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:31:17.3/0:55:48.9 (0.6), mem = 2354.1M
Reclaim Optimization WNS Slack -1.355  TNS Slack -1793.549 Density 88.16
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   88.16%|        -|  -1.355|-1793.549|   0:00:00.0| 2354.1M|
|   87.45%|     1189|  -1.355|-1769.173|   0:00:10.0| 2354.1M|
|   87.25%|      900|  -1.354|-1769.560|   0:00:06.0| 2354.1M|
|   87.25%|        4|  -1.354|-1769.560|   0:00:00.0| 2354.1M|
|   87.25%|        0|  -1.354|-1769.560|   0:00:01.0| 2354.1M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.353  TNS Slack -1769.560 Density 87.25
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |         77 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:18.0/0:00:18.0 (1.0), totSession cpu/real = 0:31:35.3/0:56:06.9 (0.6), mem = 2354.1M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2316.06M, totSessionCpu=0:31:35).
*** Starting refinePlace (0:31:36 mem=2316.1M) ***
Total net bbox length = 4.049e+06 (1.787e+06 2.262e+06) (ext = 3.101e+03)

Starting Small incrNP...

Move report: incrNP moves 100014 insts, mean move: 14.01 um, max move: 283.36 um 
	Max move on inst (DD_MUX/FE_OCPC44310_FE_OFN43543_FE_DBTN4_n9): (369.04, 1121.68) --> (215.04, 1251.04)
Finished incrNP (cpu=0:00:21.8, real=0:00:22.0, mem=2452.7M)
End of Small incrNP (cpu=0:00:21.8, real=0:00:22.0)
Move report: Detail placement moves 31698 insts, mean move: 1.07 um, max move: 11.76 um 
	Max move on inst (B1/U3490): (397.60, 251.44) --> (401.52, 259.28)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2452.7MB
Summary Report:
Instances move: 106103 (out of 122523 movable)
Instances flipped: 464
Mean displacement: 13.32 um
Max displacement: 283.36 um (Instance: DD_MUX/FE_OCPC44310_FE_OFN43543_FE_DBTN4_n9) (369.04, 1121.68) -> (215.04, 1251.04)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.987e+06 (1.808e+06 2.180e+06) (ext = 3.276e+03)
Runtime: CPU: 0:00:23.9 REAL: 0:00:23.0 MEM: 2452.7MB
*** Finished refinePlace (0:31:59 mem=2452.7M) ***
*** maximum move = 283.36 um ***
*** Finished re-routing un-routed nets (2324.7M) ***

*** Finish Physical Update (cpu=0:00:29.1 real=0:00:29.0 mem=2324.7M) ***
** GigaOpt Optimizer WNS Slack -1.670 TNS Slack -1904.493 Density 87.25
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.670|-1847.282|
|reg2reg   |-1.070|-1141.569|
|HEPG      |-1.070|-1141.569|
|All Paths |-1.670|-1904.493|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.070|   -1.670|-1141.569|-1904.493|   87.25%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B2/ram_reg[123]/D             |
|  -0.994|   -1.721|-1171.864|-1915.293|   87.26%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.974|   -1.687|-1168.741|-1915.124|   87.26%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[231]/D             |
|  -0.953|   -1.687|-1158.190|-1911.883|   87.26%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.933|   -1.687|-1155.183|-1910.989|   87.27%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[103]/D             |
|  -0.918|   -1.660|-1138.121|-1902.633|   87.27%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.909|   -1.660|-1135.381|-1901.424|   87.28%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.896|   -1.660|-1135.125|-1902.569|   87.28%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[119]/D             |
|  -0.876|   -1.676|-1150.504|-1909.271|   87.29%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.861|   -1.648|-1172.696|-1919.446|   87.31%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.841|   -1.643|-1172.169|-1918.640|   87.32%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
|  -0.847|   -1.640|-1166.219|-1917.936|   87.34%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[223]/D             |
|  -0.824|   -1.640|-1165.999|-1918.066|   87.34%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[127]/D             |
|  -0.813|   -1.640|-1163.226|-1917.609|   87.37%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[127]/D             |
|  -0.814|   -1.669|-1159.476|-1917.135|   87.40%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.800|   -1.669|-1159.377|-1917.135|   87.40%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[119]/D             |
|  -0.789|   -1.669|-1156.508|-1915.246|   87.44%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.778|   -1.646|-1153.087|-1914.459|   87.47%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[223]/D             |
|  -0.807|   -1.639|-1151.413|-1915.847|   87.50%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[180]/D             |
|  -0.776|   -1.639|-1151.361|-1915.793|   87.50%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
|  -0.764|   -1.637|-1150.001|-1915.197|   87.50%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[399]/D             |
|  -0.755|   -1.632|-1143.771|-1913.986|   87.54%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[311]/D             |
|  -0.744|   -1.632|-1138.822|-1913.818|   87.57%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[311]/D             |
|  -0.738|   -1.590|-1119.128|-1905.653|   87.60%|   0:00:05.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.733|   -1.590|-1116.258|-1904.023|   87.60%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[237]/D             |
|  -0.738|   -1.590|-1114.335|-1903.013|   87.61%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.719|   -1.590|-1114.110|-1902.957|   87.61%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[316]/D             |
|  -0.710|   -1.590|-1110.524|-1902.158|   87.62%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[316]/D             |
|  -0.705|   -1.578|-1082.771|-1896.164|   87.64%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.702|   -1.578|-1078.113|-1895.158|   87.64%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[159]/D             |
|  -0.700|   -1.578|-1075.879|-1894.177|   87.64%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[279]/D             |
|  -0.693|   -1.578|-1075.109|-1893.065|   87.65%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.690|   -1.573|-1073.520|-1893.548|   87.66%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[119]/D             |
|  -0.688|   -1.573|-1072.428|-1893.262|   87.67%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.683|   -1.573|-1059.687|-1888.439|   87.67%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
|  -0.677|   -1.566|-1057.181|-1887.102|   87.68%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.674|   -1.566|-1054.374|-1885.126|   87.70%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.671|   -1.566|-1030.354|-1879.241|   87.70%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[486]/D             |
|  -0.671|   -1.556|-1027.601|-1876.884|   87.70%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.671|   -1.556|-1027.570|-1876.868|   87.70%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.671|   -1.556|-1027.624|-1876.904|   87.70%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.668|   -1.556|-1027.791|-1876.904|   87.70%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.666|   -1.556|-1026.549|-1875.481|   87.71%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.663|   -1.556|-1025.992|-1873.745|   87.71%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.663|   -1.556|-1024.816|-1871.980|   87.72%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.663|   -1.556|-1024.786|-1871.729|   87.72%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
|  -0.663|   -1.556|-1024.983|-1871.956|   87.72%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:05 real=0:01:06 mem=2343.8M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.556|   -1.556|-1831.539|-1871.956|   87.72%|   0:00:00.0| 2343.8M|        wc|  default| B1/ram_reg[95]/D              |
|  -1.401|   -1.401|-1813.678|-1854.969|   87.73%|   0:00:07.0| 2381.9M|        wc|  default| B1/ram_reg[63]/D              |
|  -1.385|   -1.385|-1787.935|-1833.249|   87.74%|   0:00:02.0| 2362.9M|        wc|  default| B0/ram_reg[175]/D             |
|  -1.374|   -1.374|-1769.341|-1817.526|   87.76%|   0:00:02.0| 2362.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.359|   -1.359|-1765.673|-1814.183|   87.77%|   0:00:02.0| 2362.9M|        wc|  default| B1/ram_reg[439]/D             |
|  -1.349|   -1.349|-1752.861|-1802.786|   87.80%|   0:00:04.0| 2362.9M|        wc|  default| B1/ram_reg[39]/D              |
|  -1.346|   -1.346|-1747.842|-1797.853|   87.82%|   0:00:05.0| 2362.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.344|   -1.344|-1746.858|-1795.961|   87.83%|   0:00:04.0| 2382.0M|        wc|  default| B1/ram_reg[95]/D              |
|  -1.330|   -1.330|-1745.026|-1794.168|   87.84%|   0:00:03.0| 2401.2M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.327|   -1.327|-1738.684|-1787.786|   87.86%|   0:00:04.0| 2401.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.325|   -1.325|-1737.895|-1787.223|   87.87%|   0:00:01.0| 2401.2M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.321|   -1.321|-1729.457|-1780.049|   87.87%|   0:00:01.0| 2401.2M|        wc|  default| B3/ram_reg[367]/D             |
|  -1.317|   -1.317|-1727.537|-1777.658|   87.88%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[119]/D             |
|  -1.309|   -1.309|-1724.848|-1775.112|   87.89%|   0:00:02.0| 2401.2M|        wc|  default| B2/ram_reg[7]/D               |
|  -1.307|   -1.307|-1700.528|-1751.830|   87.88%|   0:00:07.0| 2401.2M|        wc|  default| B1/ram_reg[103]/D             |
|  -1.300|   -1.300|-1694.626|-1746.285|   87.88%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[439]/D             |
|  -1.297|   -1.297|-1686.750|-1739.456|   87.88%|   0:00:04.0| 2401.2M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.293|   -1.293|-1684.513|-1734.545|   87.90%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[15]/D              |
|  -1.306|   -1.306|-1681.525|-1731.883|   87.92%|   0:00:02.0| 2401.2M|        wc|  default| B1/ram_reg[159]/D             |
|  -1.288|   -1.288|-1680.691|-1731.230|   87.92%|   0:00:00.0| 2401.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.278|   -1.278|-1683.848|-1731.803|   87.91%|   0:00:03.0| 2401.2M|        wc|  default| B1/ram_reg[39]/D              |
|  -1.265|   -1.265|-1677.751|-1726.105|   87.96%|   0:00:05.0| 2382.2M|        wc|  default| B2/ram_reg[391]/D             |
|  -1.261|   -1.261|-1670.912|-1718.173|   87.98%|   0:00:03.0| 2382.2M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.255|   -1.255|-1654.382|-1706.659|   87.99%|   0:00:02.0| 2382.2M|        wc|  default| B0/ram_reg[119]/D             |
|  -1.252|   -1.252|-1645.478|-1701.116|   88.02%|   0:00:06.0| 2363.2M|        wc|  default| B1/ram_reg[182]/D             |
|  -1.249|   -1.249|-1642.703|-1699.445|   88.03%|   0:00:03.0| 2363.2M|        wc|  default| B1/ram_reg[239]/D             |
|  -1.247|   -1.247|-1639.764|-1696.739|   88.04%|   0:00:04.0| 2363.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.244|   -1.244|-1639.047|-1695.977|   88.04%|   0:00:01.0| 2363.2M|        wc|  default| B1/ram_reg[503]/D             |
|  -1.241|   -1.241|-1638.608|-1694.581|   88.06%|   0:00:04.0| 2363.2M|        wc|  default| B0/ram_reg[15]/D              |
|  -1.239|   -1.239|-1634.157|-1689.758|   88.07%|   0:00:01.0| 2363.2M|        wc|  default| B3/ram_reg[335]/D             |
|  -1.238|   -1.238|-1631.856|-1687.447|   88.09%|   0:00:01.0| 2382.3M|        wc|  default| B0/ram_reg[383]/D             |
|  -1.235|   -1.235|-1629.812|-1685.400|   88.09%|   0:00:03.0| 2382.3M|        wc|  default| B0/ram_reg[239]/D             |
|  -1.232|   -1.232|-1629.954|-1685.192|   88.10%|   0:00:01.0| 2382.3M|        wc|  default| B0/ram_reg[383]/D             |
|  -1.230|   -1.230|-1630.911|-1684.049|   88.11%|   0:00:02.0| 2382.3M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.229|   -1.229|-1627.848|-1681.291|   88.12%|   0:00:06.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
|  -1.229|   -1.229|-1630.377|-1680.880|   88.39%|   0:00:15.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
|  -1.229|   -1.229|-1630.377|-1680.880|   88.39%|   0:00:00.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:52 real=0:01:53 mem=2401.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:58 real=0:02:59 mem=2401.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.229|-1630.377|
|reg2reg   |-0.658|-1005.727|
|HEPG      |-0.658|-1005.727|
|All Paths |-1.229|-1680.880|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.229 TNS Slack -1680.880 Density 88.39
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:35:03.5/0:59:35.5 (0.6), mem = 2401.4M
Reclaim Optimization WNS Slack -1.229  TNS Slack -1680.880 Density 88.39
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   88.39%|        -|  -1.229|-1680.880|   0:00:00.0| 2401.4M|
|   88.00%|      658|  -1.229|-1666.396|   0:00:10.0| 2401.4M|
|   87.91%|      521|  -1.228|-1665.923|   0:00:05.0| 2401.4M|
|   87.91%|        0|  -1.228|-1665.923|   0:00:01.0| 2401.4M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.228  TNS Slack -1665.923 Density 87.91
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        117 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:18.0/0:00:18.1 (1.0), totSession cpu/real = 0:35:21.6/0:59:53.6 (0.6), mem = 2401.4M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2325.40M, totSessionCpu=0:35:22).
*** Starting refinePlace (0:35:22 mem=2325.4M) ***
Total net bbox length = 4.066e+06 (1.844e+06 2.222e+06) (ext = 3.277e+03)

Starting Small incrNP...

Move report: incrNP moves 61580 insts, mean move: 8.04 um, max move: 194.32 um 
	Max move on inst (AA_MUX/FE_OCPC45970_FE_OFN599_FE_DBTN8_n9): (240.80, 1113.84) --> (132.72, 1027.60)
Finished incrNP (cpu=0:00:12.6, real=0:00:13.0, mem=2426.1M)
End of Small incrNP (cpu=0:00:12.6, real=0:00:13.0)
Move report: Detail placement moves 37090 insts, mean move: 1.39 um, max move: 14.56 um 
	Max move on inst (DD_MUX/FE_OCPC45493_FE_OFN37301_FE_DBTN4_n9): (710.08, 278.88) --> (703.36, 271.04)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2426.1MB
Summary Report:
Instances move: 80193 (out of 123671 movable)
Instances flipped: 72
Mean displacement: 6.63 um
Max displacement: 197.12 um (Instance: AA_MUX/FE_OCPC45970_FE_OFN599_FE_DBTN8_n9) (240.8, 1113.84) -> (133.84, 1023.68)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 4.041e+06 (1.837e+06 2.204e+06) (ext = 3.330e+03)
Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 2426.1MB
*** Finished refinePlace (0:35:37 mem=2426.1M) ***
*** maximum move = 197.12 um ***
*** Finished re-routing un-routed nets (2328.1M) ***

*** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=2332.1M) ***
** GigaOpt Optimizer WNS Slack -1.423 TNS Slack -1695.161 Density 87.91
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.423|-1644.482|
|reg2reg   |-0.888|-1022.751|
|HEPG      |-0.888|-1022.751|
|All Paths |-1.423|-1695.161|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.888|   -1.423|-1022.751|-1695.161|   87.91%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.845|   -1.440|-1021.801|-1695.481|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.821|   -1.440|-1021.348|-1695.559|   87.92%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.800|   -1.440|-1020.927|-1695.964|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[351]/D             |
|  -0.778|   -1.453|-1019.523|-1695.718|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[103]/D             |
|  -0.762|   -1.453|-1018.218|-1696.121|   87.92%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[351]/D             |
|  -0.741|   -1.453|-1016.513|-1695.415|   87.93%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.729|   -1.453|-1009.995|-1693.977|   87.93%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.714|   -1.453|-1008.497|-1694.032|   87.93%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.700|   -1.406| -989.652|-1688.107|   87.95%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.688|   -1.406| -985.516|-1683.971|   87.97%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
|  -0.676|   -1.406| -982.244|-1682.625|   87.98%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.666|   -1.387| -977.387|-1681.782|   88.00%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B2/ram_reg[327]/D             |
|  -0.654|   -1.387| -971.928|-1680.512|   88.03%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.666|   -1.387| -967.568|-1678.806|   88.09%|   0:00:04.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[63]/D              |
|  -0.646|   -1.387| -967.533|-1678.823|   88.09%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.641|   -1.387| -965.670|-1677.988|   88.12%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
|  -0.641|   -1.387| -961.947|-1676.704|   88.14%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
|  -0.638|   -1.387| -961.855|-1676.606|   88.14%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.635|   -1.387| -960.023|-1675.544|   88.16%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[511]/D             |
|  -0.631|   -1.387| -957.289|-1676.012|   88.17%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[503]/D             |
|  -0.629|   -1.387| -955.708|-1675.526|   88.19%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.673|   -1.387| -955.035|-1674.863|   88.20%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[503]/D             |
|  -0.626|   -1.387| -954.655|-1674.825|   88.20%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.626|   -1.387| -953.611|-1674.190|   88.23%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.626|   -1.387| -953.573|-1674.155|   88.23%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.626|   -1.387| -953.785|-1674.533|   88.23%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.4 real=0:00:28.0 mem=2332.1M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.387|   -1.387|-1633.628|-1674.533|   88.23%|   0:00:00.0| 2332.1M|        wc|  default| B1/ram_reg[255]/D             |
|  -1.292|   -1.292|-1624.496|-1667.652|   88.24%|   0:00:03.0| 2370.3M|        wc|  default| B1/ram_reg[471]/D             |
|  -1.266|   -1.266|-1616.221|-1660.478|   88.24%|   0:00:00.0| 2370.3M|        wc|  default| B2/ram_reg[407]/D             |
|  -1.252|   -1.252|-1608.824|-1653.475|   88.25%|   0:00:01.0| 2370.3M|        wc|  default| B0/ram_reg[439]/D             |
|  -1.243|   -1.243|-1610.012|-1654.636|   88.25%|   0:00:01.0| 2370.3M|        wc|  default| B2/ram_reg[407]/D             |
|  -1.233|   -1.233|-1596.221|-1642.735|   88.24%|   0:00:01.0| 2370.3M|        wc|  default| B1/ram_reg[399]/D             |
|  -1.220|   -1.220|-1578.667|-1627.940|   88.22%|   0:00:03.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.212|   -1.212|-1578.409|-1627.650|   88.23%|   0:00:07.0| 2389.3M|        wc|  default| B0/ram_reg[439]/D             |
|  -1.208|   -1.208|-1570.084|-1619.873|   88.24%|   0:00:03.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.201|   -1.201|-1573.556|-1622.217|   88.25%|   0:00:06.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.198|   -1.198|-1571.246|-1620.023|   88.26%|   0:00:04.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.198|   -1.198|-1570.258|-1619.171|   88.27%|   0:00:02.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.198|   -1.198|-1570.200|-1619.113|   88.27%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.198|   -1.198|-1562.441|-1609.619|   88.38%|   0:00:15.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.199|   -1.199|-1561.324|-1607.740|   88.44%|   0:00:03.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.199|   -1.199|-1561.286|-1607.702|   88.44%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.199|   -1.199|-1558.543|-1605.073|   88.46%|   0:00:02.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.199|   -1.199|-1557.709|-1604.258|   88.46%|   0:00:01.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.198|   -1.198|-1557.709|-1604.258|   88.46%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.8 real=0:00:52.0 mem=2408.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:01:20 mem=2408.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.198|-1557.709|
|reg2reg   |-0.623| -943.317|
|HEPG      |-0.623| -943.317|
|All Paths |-1.198|-1604.258|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.198 TNS Slack -1604.258 Density 88.46
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:37:00.4/1:01:32.6 (0.6), mem = 2408.4M
Reclaim Optimization WNS Slack -1.198  TNS Slack -1604.258 Density 88.46
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   88.46%|        -|  -1.198|-1604.258|   0:00:00.0| 2408.4M|
|   88.19%|      452|  -1.199|-1598.693|   0:00:10.0| 2408.4M|
|   88.14%|      420|  -1.199|-1597.951|   0:00:05.0| 2408.4M|
|   88.14%|        0|  -1.199|-1597.951|   0:00:01.0| 2408.4M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.198  TNS Slack -1597.951 Density 88.14
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        127 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:17.9) (real = 0:00:18.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:17.9/0:00:17.9 (1.0), totSession cpu/real = 0:37:18.3/1:01:50.5 (0.6), mem = 2408.4M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2332.41M, totSessionCpu=0:37:18).
*** Starting refinePlace (0:37:19 mem=2332.4M) ***
Total net bbox length = 4.055e+06 (1.843e+06 2.212e+06) (ext = 3.330e+03)

Starting Small incrNP...

Move report: incrNP moves 59413 insts, mean move: 6.68 um, max move: 122.08 um 
	Max move on inst (B2/FE_OCPC43815_FE_OFN19900_n28709): (414.96, 290.64) --> (478.24, 349.44)
Finished incrNP (cpu=0:00:11.3, real=0:00:12.0, mem=2430.2M)
End of Small incrNP (cpu=0:00:11.3, real=0:00:12.0)
Move report: Detail placement moves 25078 insts, mean move: 1.08 um, max move: 12.32 um 
	Max move on inst (DD_MUX/FE_OCPC46093_FE_OFN34253_n): (1156.40, 764.96) --> (1160.88, 757.12)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2430.2MB
Summary Report:
Instances move: 67434 (out of 124074 movable)
Instances flipped: 57
Mean displacement: 6.10 um
Max displacement: 122.08 um (Instance: B2/FE_OCPC43815_FE_OFN19900_n28709) (414.96, 290.64) -> (478.24, 349.44)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
Total net bbox length = 4.032e+06 (1.836e+06 2.196e+06) (ext = 3.345e+03)
Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 2430.2MB
*** Finished refinePlace (0:37:32 mem=2430.2M) ***
*** maximum move = 122.08 um ***
*** Finished re-routing un-routed nets (2332.2M) ***

*** Finish Physical Update (cpu=0:00:16.8 real=0:00:17.0 mem=2332.2M) ***
** GigaOpt Optimizer WNS Slack -1.266 TNS Slack -1625.426 Density 88.14
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.266|-1571.647|
|reg2reg   |-0.771| -979.018|
|HEPG      |-0.771| -979.018|
|All Paths |-1.266|-1625.426|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.771|   -1.266|-979.018|-1625.426|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B2/ram_reg[295]/D             |
|  -0.746|   -1.266|-978.803|-1625.426|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B3/ram_reg[271]/D             |
|  -0.726|   -1.381|-976.157|-1625.875|   88.14%|   0:00:01.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.705|   -1.381|-973.752|-1625.642|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B1/ram_reg[102]/D             |
|  -0.693|   -1.381|-966.272|-1626.080|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B2/ram_reg[383]/D             |
|  -0.676|   -1.381|-963.140|-1625.133|   88.14%|   0:00:01.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.661|   -1.346|-960.504|-1623.069|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.641|   -1.346|-957.431|-1622.512|   88.15%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[134]/D             |
|  -0.629|   -1.346|-948.290|-1620.433|   88.19%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[479]/D             |
|  -0.618|   -1.281|-932.543|-1616.912|   88.23%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B3/ram_reg[84]/D              |
|  -0.608|   -1.281|-923.217|-1615.211|   88.26%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[127]/D             |
|  -0.639|   -1.281|-916.121|-1613.634|   88.31%|   0:00:05.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[116]/D             |
|  -0.606|   -1.281|-916.065|-1613.615|   88.31%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[344]/D             |
|  -0.600|   -1.281|-905.448|-1611.629|   88.31%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.600|   -1.281|-903.493|-1612.104|   88.34%|   0:00:05.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.593|   -1.281|-903.328|-1612.102|   88.34%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.589|   -1.266|-900.054|-1611.842|   88.37%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[327]/D             |
|  -0.587|   -1.266|-898.959|-1612.098|   88.39%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.587|   -1.253|-897.766|-1611.500|   88.41%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.587|   -1.253|-897.743|-1611.451|   88.41%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.587|   -1.253|-897.461|-1612.048|   88.42%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.587|   -1.253|-897.408|-1612.048|   88.42%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
|  -0.587|   -1.253|-897.389|-1612.028|   88.42%|   0:00:00.0| 2351.3M|        NA|       NA| NA                            |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (wc 1) (bc 0.493227)
|  -0.587|   -1.253|-897.945|-1612.755|   88.42%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.2 real=0:00:31.0 mem=2351.3M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.253|   -1.253|-1572.681|-1612.755|   88.42%|   0:00:00.0| 2351.3M|        wc|  default| B1/ram_reg[47]/D              |
|  -1.212|   -1.212|-1567.738|-1607.844|   88.42%|   0:00:01.0| 2370.3M|        wc|  default| B1/ram_reg[71]/D              |
|  -1.201|   -1.201|-1564.527|-1605.115|   88.42%|   0:00:01.0| 2370.3M|        wc|  default| B0/ram_reg[479]/D             |
|  -1.183|   -1.183|-1558.858|-1599.360|   88.43%|   0:00:01.0| 2370.3M|        wc|  default| B3/ram_reg[335]/D             |
|  -1.168|   -1.168|-1553.334|-1594.215|   88.44%|   0:00:08.0| 2370.4M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.168|   -1.168|-1545.245|-1587.499|   88.44%|   0:00:12.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.168|   -1.168|-1545.223|-1587.571|   88.44%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.168|   -1.168|-1535.300|-1578.004|   88.48%|   0:00:14.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.168|   -1.168|-1534.376|-1577.296|   88.50%|   0:00:02.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
Analyzing useful skew in preCTS mode ...
|  -1.168|   -1.168|-1534.257|-1577.177|   88.50%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.168|   -1.168|-1534.257|-1577.177|   88.50%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.3 real=0:00:39.0 mem=2408.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:11 real=0:01:10 mem=2408.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.168|-1534.257|
|reg2reg   |-0.587| -893.543|
|HEPG      |-0.587| -893.543|
|All Paths |-1.168|-1577.177|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.168 TNS Slack -1577.177 Density 88.50
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:38:46.8/1:03:19.1 (0.6), mem = 2408.6M
Reclaim Optimization WNS Slack -1.168  TNS Slack -1577.177 Density 88.50
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   88.50%|        -|  -1.168|-1577.177|   0:00:00.0| 2408.6M|
|   88.37%|      222|  -1.168|-1568.781|   0:00:09.0| 2408.6M|
|   88.33%|      370|  -1.168|-1569.809|   0:00:05.0| 2408.6M|
|   88.33%|        1|  -1.168|-1569.809|   0:00:01.0| 2408.6M|
|   88.33%|        0|  -1.168|-1569.809|   0:00:01.0| 2408.6M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.168  TNS Slack -1569.809 Density 88.33
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        124 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:19.0) **
*** AreaOpt #6 [finish] : cpu/real = 0:00:18.2/0:00:18.3 (1.0), totSession cpu/real = 0:39:05.0/1:03:37.4 (0.6), mem = 2408.6M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:19, mem=2332.57M, totSessionCpu=0:39:05).
*** Starting refinePlace (0:39:05 mem=2332.6M) ***
Total net bbox length = 4.044e+06 (1.840e+06 2.204e+06) (ext = 3.351e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2332.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 11947 insts, mean move: 1.39 um, max move: 11.20 um 
	Max move on inst (AA_MUX/FE_OCPC47514_FE_OFN37952_n1): (801.92, 1066.80) --> (798.56, 1058.96)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2362.0MB
Summary Report:
Instances move: 11947 (out of 124381 movable)
Instances flipped: 51787
Mean displacement: 1.39 um
Max displacement: 11.20 um (Instance: AA_MUX/FE_OCPC47514_FE_OFN37952_n1) (801.92, 1066.8) -> (798.56, 1058.96)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
Total net bbox length = 4.052e+06 (1.845e+06 2.206e+06) (ext = 3.349e+03)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2362.0MB
*** Finished refinePlace (0:39:09 mem=2362.0M) ***
*** maximum move = 11.20 um ***
*** Finished re-routing un-routed nets (2334.0M) ***

*** Finish Physical Update (cpu=0:00:05.1 real=0:00:05.0 mem=2334.0M) ***
** GigaOpt Optimizer WNS Slack -1.212 TNS Slack -1575.821 Density 88.33
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.675|   -1.212|-894.586|-1575.821|   88.33%|   0:00:01.0| 2334.0M|        wc|  reg2reg| B3/ram_reg[103]/D             |
|  -0.610|   -1.219|-893.973|-1577.119|   88.33%|   0:00:00.0| 2334.0M|        wc|  reg2reg| B1/ram_reg[135]/D             |
|  -0.590|   -1.208|-893.353|-1575.232|   88.33%|   0:00:01.0| 2334.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.513|-1572.409|   88.35%|   0:00:05.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.323|-1572.274|   88.35%|   0:00:01.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.217|-1572.122|   88.35%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.211|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.187|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.589|   -1.208|-887.187|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=2353.1M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.208|   -1.208|-1529.901|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  default| B1/ram_reg[135]/D             |
|  -1.179|   -1.179|-1526.441|-1570.340|   88.36%|   0:00:03.0| 2372.2M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.161|   -1.161|-1523.942|-1568.526|   88.35%|   0:00:02.0| 2372.2M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.150|   -1.150|-1515.625|-1560.630|   88.36%|   0:00:09.0| 2410.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1511.911|-1557.151|   88.38%|   0:00:09.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1508.967|-1554.346|   88.39%|   0:00:01.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1494.696|-1541.140|   88.44%|   0:00:22.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1492.556|-1537.825|   88.46%|   0:00:03.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1492.326|-1537.605|   88.46%|   0:00:00.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1491.317|-1536.653|   88.47%|   0:00:01.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.150|   -1.150|-1491.317|-1536.653|   88.47%|   0:00:00.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.3 real=0:00:50.0 mem=2391.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:57.2 real=0:00:58.0 mem=2391.4M) ***
*** Starting refinePlace (0:40:08 mem=2333.4M) ***
Total net bbox length = 4.058e+06 (1.848e+06 2.211e+06) (ext = 3.349e+03)
Move report: Detail placement moves 2605 insts, mean move: 4.77 um, max move: 30.80 um 
	Max move on inst (FE_OCPC45641_chunk_input_485): (1113.84, 1137.36) --> (1144.64, 1137.36)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2336.4MB
Summary Report:
Instances move: 2605 (out of 124551 movable)
Instances flipped: 0
Mean displacement: 4.77 um
Max displacement: 30.80 um (Instance: FE_OCPC45641_chunk_input_485) (1113.84, 1137.36) -> (1144.64, 1137.36)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 4.069e+06 (1.853e+06 2.216e+06) (ext = 3.353e+03)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2336.4MB
*** Finished refinePlace (0:40:10 mem=2336.4M) ***
*** maximum move = 30.80 um ***
*** Finished re-routing un-routed nets (2333.4M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=2333.4M) ***
** GigaOpt Optimizer WNS Slack -1.192 TNS Slack -1539.561 Density 88.47
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.192|-1494.635|
|reg2reg   |-0.642| -885.400|
|HEPG      |-0.642| -885.400|
|All Paths |-1.192|-1539.561|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        124 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:13:05 real=0:13:06 mem=2333.4M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:13:07.9/0:13:09.2 (1.0), totSession cpu/real = 0:40:11.6/1:04:44.1 (0.6), mem = 2269.4M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.192
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:40:12.1/1:04:44.6 (0.6), mem = 2269.4M
*info: 1 clock net excluded
*info: 840 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.192 TNS Slack -1539.561 Density 88.47
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.192|-1494.635|
|reg2reg   |-0.642| -885.400|
|HEPG      |-0.642| -885.400|
|All Paths |-1.192|-1539.561|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.642|   -1.192|-885.400|-1539.561|   88.47%|   0:00:00.0| 2290.5M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.611|   -1.161|-884.009|-1537.902|   88.47%|   0:00:01.0| 2333.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.603|   -1.161|-864.782|-1534.718|   88.53%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.601|   -1.161|-855.658|-1532.977|   88.59%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.601|   -1.203|-850.877|-1533.524|   88.60%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.601|   -1.203|-850.767|-1532.930|   88.60%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.601|   -1.197|-813.810|-1518.355|   88.70%|   0:00:19.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.601|   -1.197|-813.567|-1518.355|   88.71%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.601|   -1.197|-809.002|-1515.313|   88.75%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.601|   -1.197|-808.995|-1515.309|   88.75%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.601|   -1.197|-808.411|-1515.553|   88.76%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
|  -0.601|   -1.176|-777.068|-1508.301|   88.90%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
|  -0.601|   -1.176|-772.731|-1507.738|   88.94%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
|  -0.601|   -1.176|-772.718|-1507.738|   88.94%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
|  -0.601|   -1.176|-771.903|-1507.234|   88.95%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
|  -0.601|   -1.176|-771.896|-1507.234|   88.96%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
|  -0.601|   -1.176|-740.186|-1497.714|   89.11%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[211]/D             |
|  -0.601|   -1.176|-739.122|-1498.014|   89.12%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[223]/D             |
|  -0.601|   -1.176|-728.522|-1495.403|   89.17%|   0:00:03.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
|  -0.601|   -1.176|-728.204|-1495.435|   89.17%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
|  -0.601|   -1.176|-725.306|-1494.256|   89.20%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
|  -0.601|   -1.176|-725.178|-1494.431|   89.21%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
|  -0.601|   -1.176|-698.026|-1481.445|   89.34%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[69]/D              |
|  -0.601|   -1.176|-697.717|-1481.361|   89.34%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[431]/D             |
|  -0.601|   -1.176|-680.688|-1473.136|   89.39%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[288]/D             |
|  -0.601|   -1.176|-679.468|-1472.997|   89.39%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
|  -0.601|   -1.176|-675.271|-1475.333|   89.40%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
|  -0.601|   -1.176|-675.234|-1475.332|   89.40%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
|  -0.601|   -1.176|-646.784|-1464.152|   89.51%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[291]/D             |
|  -0.601|   -1.176|-646.707|-1463.877|   89.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[166]/D             |
|  -0.601|   -1.176|-641.667|-1460.846|   89.55%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
|  -0.601|   -1.176|-639.195|-1460.511|   89.58%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
|  -0.601|   -1.176|-638.701|-1459.780|   89.59%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
|  -0.601|   -1.176|-610.883|-1449.112|   89.71%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
|  -0.601|   -1.176|-610.767|-1448.926|   89.71%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
|  -0.601|   -1.176|-608.163|-1446.596|   89.74%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[102]/D             |
|  -0.601|   -1.176|-605.153|-1444.525|   89.76%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
|  -0.601|   -1.176|-605.117|-1444.520|   89.77%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
|  -0.601|   -1.176|-604.022|-1443.885|   89.78%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
|  -0.601|   -1.176|-581.079|-1433.711|   89.92%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
|  -0.601|   -1.176|-578.343|-1431.525|   89.95%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[62]/D              |
|  -0.601|   -1.176|-574.855|-1428.306|   89.99%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[213]/D             |
|  -0.601|   -1.176|-574.063|-1428.177|   89.99%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[213]/D             |
|  -0.601|   -1.176|-572.859|-1428.101|   89.99%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
|  -0.601|   -1.176|-570.285|-1428.082|   90.03%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[96]/D              |
|  -0.601|   -1.176|-569.808|-1427.955|   90.03%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
|  -0.601|   -1.176|-569.321|-1427.380|   90.02%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[429]/D             |
|  -0.601|   -1.176|-569.078|-1427.311|   90.02%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[70]/D              |
|  -0.601|   -1.176|-563.029|-1423.604|   90.07%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[313]/D             |
|  -0.601|   -1.176|-562.952|-1423.590|   90.07%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
|  -0.601|   -1.176|-545.608|-1411.715|   90.17%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
|  -0.601|   -1.176|-545.447|-1411.715|   90.17%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
|  -0.601|   -1.176|-545.346|-1411.660|   90.18%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
|  -0.601|   -1.176|-544.968|-1410.488|   90.18%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
|  -0.601|   -1.176|-544.715|-1410.469|   90.18%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
|  -0.601|   -1.176|-544.370|-1410.462|   90.19%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.601|   -1.176|-541.811|-1409.865|   90.20%|   0:00:03.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.601|   -1.176|-541.804|-1409.865|   90.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.601|   -1.176|-541.394|-1409.595|   90.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.601|   -1.176|-519.614|-1388.380|   90.33%|   0:00:14.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[251]/D             |
|  -0.601|   -1.176|-519.573|-1388.380|   90.33%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[140]/D             |
|  -0.601|   -1.176|-517.918|-1387.919|   90.35%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[142]/D             |
|  -0.601|   -1.176|-516.439|-1386.158|   90.36%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[339]/D             |
|  -0.601|   -1.176|-516.266|-1386.158|   90.36%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[341]/D             |
|  -0.601|   -1.176|-504.256|-1378.030|   90.45%|   0:00:10.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[238]/D             |
|  -0.601|   -1.176|-504.191|-1378.030|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[238]/D             |
|  -0.601|   -1.176|-504.098|-1377.229|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[188]/D             |
|  -0.601|   -1.176|-503.989|-1377.179|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[188]/D             |
|  -0.601|   -1.176|-502.699|-1376.987|   90.48%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[406]/D             |
|  -0.601|   -1.176|-501.833|-1376.976|   90.49%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[230]/D             |
|  -0.601|   -1.176|-501.718|-1376.976|   90.49%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[230]/D             |
|  -0.601|   -1.176|-501.520|-1376.976|   90.49%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[406]/D             |
|  -0.601|   -1.176|-495.194|-1378.051|   90.48%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[408]/D             |
|  -0.601|   -1.176|-494.600|-1377.828|   90.48%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[276]/D             |
|  -0.601|   -1.176|-475.371|-1369.497|   90.56%|   0:00:13.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[164]/D             |
|  -0.601|   -1.176|-473.800|-1369.497|   90.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
|  -0.601|   -1.176|-471.245|-1369.122|   90.58%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
|  -0.601|   -1.176|-471.105|-1368.981|   90.58%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
|  -0.601|   -1.176|-468.545|-1367.598|   90.66%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[336]/D             |
|  -0.601|   -1.176|-467.916|-1367.545|   90.66%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[235]/D             |
|  -0.601|   -1.176|-464.829|-1367.768|   90.66%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.601|   -1.176|-461.161|-1366.400|   90.69%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.601|   -1.176|-460.751|-1365.008|   90.69%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.601|   -1.176|-445.209|-1356.501|   90.77%|   0:00:17.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[252]/D             |
|  -0.601|   -1.176|-444.585|-1357.299|   90.77%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[145]/D             |
|  -0.601|   -1.176|-443.844|-1356.145|   90.78%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[78]/D              |
|  -0.601|   -1.176|-439.227|-1354.660|   90.81%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[216]/D             |
|  -0.601|   -1.176|-435.949|-1352.965|   90.83%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[78]/D              |
|  -0.601|   -1.176|-420.082|-1342.021|   90.96%|   0:00:12.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[236]/D             |
|  -0.601|   -1.176|-419.938|-1342.005|   90.96%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
|  -0.601|   -1.176|-413.418|-1339.249|   91.02%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[140]/D             |
|  -0.601|   -1.176|-413.418|-1339.249|   91.02%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
|  -0.601|   -1.176|-412.430|-1338.538|   91.03%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
|  -0.601|   -1.176|-397.146|-1332.861|   91.20%|   0:00:16.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[453]/D             |
|  -0.601|   -1.176|-396.831|-1332.545|   91.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[453]/D             |
|  -0.601|   -1.176|-396.175|-1332.545|   91.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
|  -0.601|   -1.176|-393.438|-1333.603|   91.25%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
|  -0.601|   -1.176|-392.225|-1333.155|   91.27%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
|  -0.601|   -1.176|-392.150|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
|  -0.601|   -1.176|-392.012|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
|  -0.601|   -1.176|-391.965|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
|  -0.601|   -1.176|-383.526|-1331.382|   91.50%|   0:00:14.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[392]/D             |
|  -0.601|   -1.176|-383.434|-1331.382|   91.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[392]/D             |
|  -0.601|   -1.176|-383.086|-1331.382|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[396]/D             |
|  -0.601|   -1.176|-382.749|-1331.383|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[54]/D              |
|  -0.601|   -1.176|-381.818|-1331.273|   91.51%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[6]/D               |
|  -0.601|   -1.176|-381.802|-1331.240|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[6]/D               |
|  -0.601|   -1.176|-380.752|-1330.715|   91.52%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[243]/D             |
|  -0.601|   -1.176|-380.719|-1330.715|   91.52%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
|  -0.601|   -1.176|-380.547|-1330.810|   91.53%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
|  -0.601|   -1.176|-380.545|-1330.810|   91.53%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
|  -0.601|   -1.176|-379.280|-1329.465|   91.60%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[144]/D             |
|  -0.601|   -1.176|-379.137|-1329.465|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[19]/D              |
|  -0.601|   -1.176|-378.868|-1328.566|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[156]/D             |
|  -0.601|   -1.176|-378.777|-1328.566|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[156]/D             |
|  -0.601|   -1.176|-378.481|-1328.529|   91.63%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[113]/D             |
|  -0.601|   -1.176|-378.399|-1328.529|   91.64%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
|  -0.601|   -1.176|-378.364|-1328.529|   91.65%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[224]/D             |
|  -0.601|   -1.176|-378.271|-1328.529|   91.65%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
|  -0.601|   -1.176|-378.260|-1328.529|   91.65%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
|  -0.601|   -1.176|-370.661|-1325.392|   91.86%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
|  -0.601|   -1.176|-370.624|-1325.392|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[137]/D             |
|  -0.601|   -1.176|-370.185|-1324.260|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[137]/D             |
|  -0.601|   -1.176|-370.141|-1324.260|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[138]/D             |
|  -0.601|   -1.176|-369.810|-1323.219|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
|  -0.601|   -1.176|-369.763|-1323.131|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
|  -0.601|   -1.176|-362.014|-1321.734|   91.98%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[60]/D              |
|  -0.601|   -1.176|-361.922|-1321.163|   91.98%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
|  -0.601|   -1.176|-357.740|-1308.655|   92.04%|   0:00:37.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[233]/D             |
|  -0.601|   -1.176|-357.610|-1308.523|   92.04%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[99]/D              |
|  -0.601|   -1.176|-356.792|-1308.018|   92.06%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
|  -0.601|   -1.176|-355.929|-1308.024|   92.07%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
|  -0.601|   -1.176|-347.811|-1303.568|   92.25%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[395]/D             |
|  -0.601|   -1.176|-347.052|-1301.438|   92.25%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
|  -0.601|   -1.176|-346.628|-1301.434|   92.25%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
|  -0.601|   -1.176|-346.567|-1303.322|   92.28%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[380]/D             |
|  -0.601|   -1.176|-346.012|-1302.639|   92.29%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
|  -0.601|   -1.176|-345.941|-1302.639|   92.29%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
|  -0.601|   -1.176|-345.803|-1302.487|   92.29%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
|  -0.601|   -1.176|-343.988|-1301.656|   92.31%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[408]/D             |
|  -0.601|   -1.176|-343.914|-1301.109|   92.31%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[408]/D             |
|  -0.601|   -1.176|-341.139|-1297.481|   92.41%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[336]/D             |
|  -0.601|   -1.176|-341.072|-1297.481|   92.41%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[276]/D             |
|  -0.601|   -1.176|-338.118|-1297.736|   92.43%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[188]/D             |
|  -0.601|   -1.176|-338.044|-1297.632|   92.43%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[188]/D             |
|  -0.601|   -1.176|-337.504|-1296.036|   92.50%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[345]/D             |
|  -0.601|   -1.176|-337.294|-1295.630|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[345]/D             |
|  -0.601|   -1.176|-337.248|-1295.630|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[345]/D             |
|  -0.601|   -1.176|-337.020|-1295.406|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[176]/D             |
|  -0.601|   -1.176|-336.935|-1295.406|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
|  -0.601|   -1.176|-336.836|-1295.406|   92.51%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
|  -0.601|   -1.176|-336.832|-1295.406|   92.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
|  -0.601|   -1.176|-336.341|-1294.597|   92.56%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[121]/D             |
|  -0.601|   -1.176|-336.306|-1294.597|   92.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[25]/D              |
|  -0.601|   -1.176|-336.260|-1294.679|   92.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[25]/D              |
|  -0.601|   -1.176|-336.213|-1293.956|   92.60%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[160]/D             |
|  -0.601|   -1.176|-336.130|-1293.870|   92.60%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[58]/D              |
|  -0.601|   -1.176|-335.846|-1293.767|   92.60%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[98]/D              |
|  -0.601|   -1.176|-335.740|-1293.521|   92.61%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
|  -0.601|   -1.176|-335.715|-1293.843|   92.62%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
|  -0.601|   -1.176|-335.075|-1291.986|   92.66%|   0:00:05.0| 2371.8M|        wc|  reg2reg| B3/ram_reg[232]/D             |
|  -0.601|   -1.176|-335.017|-1291.986|   92.66%|   0:00:00.0| 2371.8M|        wc|  reg2reg| B2/ram_reg[89]/D              |
|  -0.601|   -1.176|-334.957|-1291.589|   92.67%|   0:00:01.0| 2371.8M|        wc|  reg2reg| B2/ram_reg[89]/D              |
|  -0.601|   -1.176|-335.178|-1288.762|   92.69%|   0:00:16.0| 2371.8M|        wc|  reg2reg| B1/ram_reg[295]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:06:49 real=0:06:50 mem=2371.8M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.176|   -1.176|-1287.935|-1288.762|   92.69%|   0:00:00.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.176|   -1.176|-1284.237|-1285.014|   92.69%|   0:00:08.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.176|   -1.176|-1283.111|-1283.888|   92.69%|   0:00:00.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.176|   -1.176|-1278.161|-1278.937|   92.70%|   0:00:19.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.176|   -1.176|-1276.979|-1277.755|   92.70%|   0:00:02.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.176|   -1.176|-1276.973|-1277.748|   92.70%|   0:00:00.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.176|   -1.176|-1274.000|-1274.772|   92.70%|   0:00:16.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
|  -1.176|   -1.176|-1272.829|-1273.601|   92.71%|   0:00:04.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
|  -1.176|   -1.176|-1272.793|-1273.560|   92.71%|   0:00:00.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
|  -1.176|   -1.176|-1272.215|-1273.067|   92.72%|   0:00:08.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
|  -1.176|   -1.176|-1270.754|-1271.606|   92.72%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
|  -1.176|   -1.176|-1269.841|-1270.693|   92.73%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
|  -1.176|   -1.176|-1267.579|-1268.436|   92.75%|   0:00:10.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
|  -1.176|   -1.176|-1266.946|-1267.804|   92.75%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
|  -1.176|   -1.176|-1266.935|-1267.793|   92.75%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
|  -1.176|   -1.176|-1266.843|-1267.700|   92.75%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
|  -1.176|   -1.176|-1265.469|-1266.327|   92.76%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[70]/D              |
|  -1.176|   -1.176|-1263.713|-1264.571|   92.76%|   0:00:09.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
|  -1.176|   -1.176|-1262.125|-1262.982|   92.76%|   0:00:04.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
|  -1.176|   -1.176|-1261.788|-1262.645|   92.77%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
|  -1.176|   -1.176|-1260.823|-1261.680|   92.78%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
|  -1.176|   -1.176|-1259.497|-1260.383|   92.78%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
|  -1.176|   -1.176|-1259.168|-1260.054|   92.78%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
|  -1.176|   -1.176|-1253.870|-1254.756|   92.79%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[142]/D             |
|  -1.176|   -1.176|-1252.535|-1253.441|   92.80%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
|  -1.176|   -1.176|-1252.513|-1253.418|   92.80%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
|  -1.176|   -1.176|-1252.424|-1253.329|   92.80%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
|  -1.176|   -1.176|-1252.101|-1253.007|   92.80%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
|  -1.176|   -1.176|-1250.857|-1251.763|   92.81%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
|  -1.176|   -1.176|-1250.217|-1251.123|   92.81%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
|  -1.176|   -1.176|-1249.619|-1250.525|   92.81%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
|  -1.176|   -1.176|-1246.289|-1247.194|   92.81%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[181]/D             |
|  -1.176|   -1.176|-1244.992|-1245.897|   92.81%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[181]/D             |
|  -1.176|   -1.176|-1239.980|-1240.885|   92.82%|   0:00:04.0| 2390.9M|        wc|  default| B2/ram_reg[254]/D             |
|  -1.176|   -1.176|-1235.389|-1236.384|   92.82%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[117]/D             |
|  -1.176|   -1.176|-1233.700|-1234.696|   92.83%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[117]/D             |
|  -1.176|   -1.176|-1227.687|-1228.686|   92.83%|   0:00:03.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
|  -1.176|   -1.176|-1227.615|-1228.614|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
|  -1.176|   -1.176|-1227.522|-1228.520|   92.83%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
|  -1.176|   -1.176|-1227.494|-1228.493|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
|  -1.176|   -1.176|-1220.206|-1221.218|   92.83%|   0:00:03.0| 2390.9M|        wc|  default| B2/ram_reg[265]/D             |
|  -1.176|   -1.176|-1216.972|-1217.984|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
|  -1.176|   -1.176|-1216.034|-1217.046|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
|  -1.176|   -1.176|-1215.955|-1216.967|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
|  -1.176|   -1.176|-1209.218|-1210.230|   92.84%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
|  -1.176|   -1.176|-1209.163|-1210.175|   92.84%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
|  -1.176|   -1.176|-1208.412|-1209.424|   92.84%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
|  -1.176|   -1.176|-1208.338|-1209.350|   92.84%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
|  -1.176|   -1.176|-1192.466|-1193.593|   92.85%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
|  -1.176|   -1.176|-1192.080|-1193.207|   92.85%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
|  -1.176|   -1.176|-1191.688|-1192.815|   92.85%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
|  -1.176|   -1.176|-1191.600|-1192.727|   92.85%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
|  -1.176|   -1.176|-1176.039|-1177.473|   92.87%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[189]/D             |
|  -1.176|   -1.176|-1176.005|-1177.438|   92.87%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[189]/D             |
|  -1.176|   -1.176|-1158.713|-1160.516|   92.88%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[45]/D              |
|  -1.176|   -1.176|-1158.384|-1160.186|   92.88%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[45]/D              |
|  -1.176|   -1.176|-1137.236|-1139.573|   92.89%|   0:00:04.0| 2390.9M|        wc|  default| B0/ram_reg[145]/D             |
|  -1.176|   -1.176|-1137.023|-1139.360|   92.89%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[253]/D             |
|  -1.176|   -1.176|-1136.491|-1138.828|   92.89%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[253]/D             |
|  -1.176|   -1.176|-1124.103|-1126.932|   92.90%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
|  -1.176|   -1.176|-1124.046|-1126.875|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
|  -1.176|   -1.176|-1122.753|-1125.615|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
|  -1.176|   -1.176|-1122.398|-1125.346|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
|  -1.176|   -1.176|-1122.272|-1125.219|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
|  -1.176|   -1.176|-1098.978|-1103.076|   92.92%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
|  -1.176|   -1.176|-1098.470|-1102.569|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
|  -1.176|   -1.176|-1098.173|-1102.278|   92.92%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[289]/D             |
|  -1.176|   -1.176|-1097.439|-1101.544|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
|  -1.176|   -1.176|-1097.220|-1101.326|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
|  -1.176|   -1.176|-1086.644|-1091.720|   92.92%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[116]/D             |
|  -1.176|   -1.176|-1086.470|-1091.547|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
|  -1.176|   -1.176|-1086.313|-1091.395|   92.92%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
|  -1.176|   -1.176|-1085.466|-1090.548|   92.93%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
|  -1.176|   -1.176|-1077.264|-1082.742|   92.94%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[185]/D             |
|  -1.176|   -1.176|-1077.079|-1082.557|   92.94%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[196]/D             |
|  -1.176|   -1.176|-1075.994|-1081.533|   92.94%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[196]/D             |
|  -1.176|   -1.176|-1064.721|-1071.924|   92.96%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
|  -1.176|   -1.176|-1064.514|-1071.716|   92.96%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
|  -1.176|   -1.176|-1064.082|-1071.329|   92.96%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
|  -1.176|   -1.176|-1049.328|-1057.196|   92.97%|   0:00:05.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
|  -1.176|   -1.176|-1049.235|-1057.103|   92.97%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
|  -1.176|   -1.176|-1046.653|-1054.585|   92.97%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
|  -1.176|   -1.176|-1046.559|-1054.492|   92.97%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
|  -1.176|   -1.176|-1035.322|-1044.342|   92.99%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[442]/D             |
|  -1.176|   -1.176|-1035.200|-1044.220|   92.99%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[164]/D             |
|  -1.176|   -1.176|-1031.116|-1040.593|   92.99%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[164]/D             |
|  -1.176|   -1.176|-1031.042|-1040.520|   92.99%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
|  -1.176|   -1.176|-1028.635|-1038.267|   93.00%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[75]/D              |
|  -1.176|   -1.176|-1028.444|-1038.076|   93.00%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[75]/D              |
|  -1.176|   -1.176|-1028.129|-1037.762|   93.00%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[472]/D             |
|  -1.176|   -1.176|-1026.366|-1036.104|   93.01%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
|  -1.176|   -1.176|-1025.370|-1035.170|   93.02%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
|  -1.176|   -1.176|-1018.919|-1029.366|   93.04%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[417]/D             |
|  -1.176|   -1.176|-1018.698|-1029.146|   93.04%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[49]/D              |
|  -1.176|   -1.176|-1018.094|-1028.542|   93.04%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[49]/D              |
|  -1.176|   -1.176|-1017.730|-1028.305|   93.05%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[186]/D             |
|  -1.176|   -1.176|-1017.419|-1027.994|   93.05%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[472]/D             |
|  -1.176|   -1.176|-1015.653|-1026.317|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[275]/D             |
|  -1.176|   -1.176|-1015.620|-1026.298|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[275]/D             |
|  -1.176|   -1.176|-1005.237|-1017.198|   93.06%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[137]/D             |
|  -1.176|   -1.176|-1004.927|-1016.948|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[184]/D             |
|  -1.176|   -1.176|-1004.709|-1016.801|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[170]/D             |
|  -1.176|   -1.176|-1004.034|-1016.126|   93.07%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[3]/D               |
|  -1.176|   -1.176| -999.873|-1012.664|   93.07%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[427]/D             |
|  -1.176|   -1.176| -999.620|-1012.569|   93.07%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[427]/D             |
|  -1.176|   -1.176| -994.735|-1009.111|   93.08%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[64]/D              |
|  -1.176|   -1.176| -994.377|-1008.753|   93.08%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[459]/D             |
|  -1.176|   -1.176| -994.086|-1008.531|   93.08%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[459]/D             |
|  -1.176|   -1.176| -988.453|-1004.549|   93.09%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[450]/D             |
|  -1.176|   -1.176| -988.235|-1004.331|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[320]/D             |
|  -1.176|   -1.176| -987.839|-1003.935|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[450]/D             |
|  -1.176|   -1.176| -987.479|-1003.654|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -986.493|-1002.857|   93.09%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[266]/D             |
|  -1.176|   -1.176| -986.390|-1002.755|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[266]/D             |
|  -1.176|   -1.176| -986.355|-1002.730|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -986.099|-1002.474|   93.10%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -979.938| -997.973|   93.10%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[233]/D             |
|  -1.176|   -1.176| -979.825| -997.859|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[209]/D             |
|  -1.176|   -1.176| -978.075| -996.467|   93.11%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[250]/D             |
|  -1.176|   -1.176| -977.549| -996.008|   93.11%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[346]/D             |
|  -1.176|   -1.176| -977.303| -995.762|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[203]/D             |
|  -1.176|   -1.176| -977.156| -995.734|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[259]/D             |
|  -1.176|   -1.176| -976.994| -995.569|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[11]/D              |
|  -1.176|   -1.176| -976.255| -995.110|   93.11%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[203]/D             |
|  -1.176|   -1.176| -975.625| -994.409|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[410]/D             |
|  -1.176|   -1.176| -975.533| -994.340|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[410]/D             |
|  -1.176|   -1.176| -971.112| -990.927|   93.12%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
|  -1.176|   -1.176| -971.049| -990.864|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
|  -1.176|   -1.176| -970.859| -990.666|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
|  -1.176|   -1.176| -970.832| -990.642|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
|  -1.176|   -1.176| -970.807| -990.617|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
|  -1.176|   -1.176| -970.760| -990.591|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
|  -1.176|   -1.176| -967.452| -988.393|   93.14%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[1]/D               |
|  -1.176|   -1.176| -967.419| -988.360|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[1]/D               |
|  -1.176|   -1.176| -967.386| -988.228|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[288]/D             |
|  -1.176|   -1.176| -967.110| -988.143|   93.14%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[11]/D              |
|  -1.176|   -1.176| -967.096| -988.128|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[11]/D              |
|  -1.176|   -1.176| -964.402| -986.411|   93.16%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[448]/D             |
|  -1.176|   -1.176| -964.311| -986.320|   93.16%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[274]/D             |
|  -1.176|   -1.176| -963.142| -985.719|   93.17%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[274]/D             |
|  -1.176|   -1.176| -962.982| -985.743|   93.18%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[448]/D             |
|  -1.176|   -1.176| -962.541| -985.312|   93.18%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[2]/D               |
|  -1.176|   -1.176| -962.516| -985.287|   93.18%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[2]/D               |
|  -1.176|   -1.176| -962.099| -985.050|   93.19%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
|  -1.176|   -1.176| -961.900| -984.841|   93.19%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
|  -1.176|   -1.176| -961.869| -984.866|   93.19%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
|  -1.176|   -1.176| -961.807| -984.948|   93.20%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[456]/D             |
|  -1.176|   -1.176| -961.649| -984.790|   93.20%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
|  -1.176|   -1.176| -961.414| -984.613|   93.20%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
|  -1.176|   -1.176| -961.384| -984.583|   93.20%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
|  -1.176|   -1.176| -961.208| -984.201|   93.20%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
|  -1.176|   -1.176| -961.091| -984.099|   93.20%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
|  -1.176|   -1.176| -961.045| -984.146|   93.21%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
|  -1.176|   -1.176| -960.980| -984.090|   93.21%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
|  -1.176|   -1.176| -960.943| -984.052|   93.21%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
|  -1.176|   -1.176| -960.489| -983.781|   93.22%|   0:00:05.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
|  -1.176|   -1.176| -960.376| -983.715|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
|  -1.176|   -1.176| -960.364| -983.703|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
|  -1.176|   -1.176| -960.308| -983.594|   93.23%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[49]/D              |
|  -1.176|   -1.176| -960.287| -983.588|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[49]/D              |
|  -1.176|   -1.176| -960.580| -983.808|   93.23%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[159]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:04:08 real=0:04:08 mem=2390.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:58 real=0:10:59 mem=2390.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176|-960.580|
|reg2reg   |-0.601|-322.695|
|HEPG      |-0.601|-322.695|
|All Paths |-1.176|-983.808|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.176 TNS Slack -983.808 Density 93.23
*** Starting refinePlace (0:51:14 mem=2333.9M) ***
Total net bbox length = 4.271e+06 (1.939e+06 2.332e+06) (ext = 3.353e+03)

Starting Small incrNP...

Move report: incrNP moves 130865 insts, mean move: 13.15 um, max move: 279.44 um 
	Max move on inst (B2/FE_OCPC48956_FE_OFN19826_n18842): (446.88, 204.40) --> (593.04, 337.68)
Finished incrNP (cpu=0:00:29.3, real=0:00:29.0, mem=2508.9M)
End of Small incrNP (cpu=0:00:29.3, real=0:00:29.0)
Move report: Detail placement moves 88787 insts, mean move: 2.44 um, max move: 19.60 um 
	Max move on inst (FE_OCPC52546_FE_OFN18924_aa_mux_out_353): (1030.40, 1286.32) --> (1010.80, 1286.32)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2553.7MB
Summary Report:
Instances move: 130978 (out of 132067 movable)
Instances flipped: 469
Mean displacement: 13.32 um
Max displacement: 279.44 um (Instance: B2/FE_OCPC48956_FE_OFN19826_n18842) (446.88, 204.4) -> (593.04, 337.68)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.929e+06 (1.736e+06 2.193e+06) (ext = 3.467e+03)
Runtime: CPU: 0:00:38.0 REAL: 0:00:38.0 MEM: 2553.7MB
*** Finished refinePlace (0:51:52 mem=2553.7M) ***
*** maximum move = 279.44 um ***
*** Finished re-routing un-routed nets (2338.7M) ***

*** Finish Physical Update (cpu=0:00:47.0 real=0:00:47.0 mem=2338.7M) ***
** GigaOpt Optimizer WNS Slack -1.347 TNS Slack -1088.101 Density 93.23
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.914|   -1.347|-443.889|-1088.101|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.794|   -1.383|-442.990|-1091.904|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.770|   -1.378|-441.271|-1093.115|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.758|   -1.378|-441.197|-1093.013|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.738|   -1.378|-440.366|-1094.479|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -0.720|   -1.330|-437.805|-1091.209|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[487]/D             |
|  -0.710|   -1.332|-436.305|-1091.518|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.710|   -1.332|-435.407|-1090.003|   93.24%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.698|   -1.332|-435.312|-1090.003|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.698|   -1.332|-434.218|-1090.195|   93.24%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.698|   -1.332|-433.962|-1090.056|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.698|   -1.332|-433.926|-1090.056|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.698|   -1.332|-434.153|-1090.435|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=2338.7M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.332|   -1.332|-1051.208|-1090.435|   93.24%|   0:00:00.0| 2338.7M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.315|   -1.315|-1047.903|-1087.408|   93.23%|   0:00:01.0| 2376.8M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.296|   -1.296|-1058.376|-1097.194|   93.24%|   0:00:01.0| 2376.8M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.283|   -1.283|-1053.706|-1092.811|   93.23%|   0:00:03.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.283|   -1.283|-1053.464|-1092.706|   93.22%|   0:00:00.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.283|   -1.283|-1052.905|-1092.122|   93.22%|   0:00:03.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.283|   -1.283|-1052.873|-1092.111|   93.22%|   0:00:01.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.283|   -1.283|-1052.873|-1092.111|   93.22%|   0:00:00.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:09.0 mem=2434.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.9 real=0:00:14.0 mem=2434.1M) ***
** GigaOpt Optimizer WNS Slack -1.283 TNS Slack -1092.111 Density 93.22
*** Starting refinePlace (0:52:16 mem=2338.1M) ***
Total net bbox length = 3.929e+06 (1.736e+06 2.193e+06) (ext = 3.467e+03)
Move report: Detail placement moves 675 insts, mean move: 5.35 um, max move: 24.08 um 
	Max move on inst (MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248): (1284.08, 106.40) --> (1292.48, 122.08)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2341.2MB
Summary Report:
Instances move: 675 (out of 132084 movable)
Instances flipped: 0
Mean displacement: 5.35 um
Max displacement: 24.08 um (Instance: MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248) (1284.08, 106.4) -> (1292.48, 122.08)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.933e+06 (1.738e+06 2.195e+06) (ext = 3.469e+03)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2341.2MB
*** Finished refinePlace (0:52:18 mem=2341.2M) ***
*** maximum move = 24.08 um ***
*** Finished re-routing un-routed nets (2338.2M) ***

*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2338.2M) ***
** GigaOpt Optimizer WNS Slack -1.283 TNS Slack -1093.360 Density 93.22
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.283|-1054.157|
|reg2reg   |-0.700| -433.978|
|HEPG      |-0.700| -433.978|
|All Paths |-1.283|-1093.360|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        210 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:12:04 real=0:12:06 mem=2338.2M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:12:07.6/0:12:08.9 (1.0), totSession cpu/real = 0:52:19.7/1:16:53.5 (0.7), mem = 2275.1M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:52:21.1/1:16:54.9 (0.7), mem = 2292.2M
Reclaim Optimization WNS Slack -1.283  TNS Slack -1093.360 Density 93.22
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   93.22%|        -|  -1.283|-1093.360|   0:00:00.0| 2292.2M|
|   93.22%|       43|  -1.283|-1092.506|   0:00:00.0| 2334.9M|
|   92.03%|     1990|  -1.283|-1084.047|   0:00:13.0| 2338.9M|
|   91.60%|     1846|  -1.283|-1084.353|   0:00:10.0| 2338.9M|
|   91.58%|       72|  -1.283|-1084.417|   0:00:02.0| 2338.9M|
|   91.58%|        3|  -1.283|-1084.417|   0:00:00.0| 2338.9M|
|   91.58%|        0|  -1.283|-1084.417|   0:00:01.0| 2338.9M|
|   91.58%|        0|  -1.283|-1084.417|   0:00:00.0| 2338.9M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.283  TNS Slack -1084.417 Density 91.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        167 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:27.3) (real = 0:00:27.0) **
*** Starting refinePlace (0:52:49 mem=2336.9M) ***
Total net bbox length = 3.944e+06 (1.746e+06 2.198e+06) (ext = 3.469e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2336.9MB
Summary Report:
Instances move: 0 (out of 129885 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.944e+06 (1.746e+06 2.198e+06) (ext = 3.469e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2336.9MB
*** Finished refinePlace (0:52:50 mem=2336.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2336.9M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2336.9M) ***
*** AreaOpt #7 [finish] : cpu/real = 0:00:30.5/0:00:30.6 (1.0), totSession cpu/real = 0:52:51.6/1:17:25.4 (0.7), mem = 2336.9M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2272.81M, totSessionCpu=0:52:52).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:52:52.1/1:17:26.0 (0.7), mem = 2272.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|   122|    -0.14|    22|    22|    -0.29|     0|     0|     0|     0|    -1.28| -1084.52|       0|       0|       0| 91.58%|          |         |
|     0|     0|     0.00|     3|     3|    -0.24|     0|     0|     0|     0|    -2.03| -1182.89|      35|      18|       5| 91.61%| 0:00:02.0|  2372.7M|
|     0|     0|     0.00|     2|     2|    -0.20|     0|     0|     0|     0|    -2.86| -1404.74|       2|       9|       1| 91.61%| 0:00:00.0|  2372.7M|
|     0|     0|     0.00|     2|     2|    -0.15|     0|     0|     0|     0|    -2.83| -1630.16|       2|       0|       0| 91.61%| 0:00:00.0|  2372.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        167 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2372.7M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:52:59.7/1:17:33.5 (0.7), mem = 2273.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.758 -> -0.913 (bump = 0.155)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:53:00.6/1:17:34.5 (0.7), mem = 2273.6M
*info: 1 clock net excluded
*info: 894 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.832 TNS Slack -1630.160 Density 91.61
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.832|-1596.241|
|reg2reg   |-0.700| -439.807|
|HEPG      |-0.700| -439.807|
|All Paths |-2.832|-1630.160|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.700|   -2.832|-439.807|-1630.160|   91.61%|   0:00:00.0| 2294.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.677|   -2.832|-438.668|-1630.157|   91.61%|   0:00:00.0| 2337.4M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -0.663|   -2.832|-437.073|-1629.591|   91.61%|   0:00:02.0| 2337.4M|        wc|  reg2reg| B3/ram_reg[471]/D             |
|  -0.649|   -2.832|-434.827|-1631.872|   91.61%|   0:00:00.0| 2337.4M|        wc|  reg2reg| B0/ram_reg[487]/D             |
|  -0.632|   -2.832|-418.029|-1629.758|   91.62%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[327]/D             |
|  -0.618|   -2.806|-416.129|-1629.143|   91.62%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B0/ram_reg[255]/D             |
|  -0.606|   -2.806|-412.495|-1627.468|   91.63%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.595|   -2.759|-408.204|-1627.482|   91.64%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[295]/D             |
|  -0.589|   -2.759|-407.193|-1625.939|   91.65%|   0:00:06.0| 2337.5M|        wc|  reg2reg| B3/ram_reg[71]/D              |
|  -0.586|   -2.759|-429.473|-1632.510|   91.67%|   0:00:02.0| 2337.5M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -2.759|-429.039|-1631.590|   91.67%|   0:00:01.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -2.759|-428.587|-1631.241|   91.67%|   0:00:00.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -2.759|-428.056|-1631.613|   91.67%|   0:00:01.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -2.759|-428.358|-1632.127|   91.68%|   0:00:00.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=2356.6M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -2.759|   -2.759|-1598.061|-1632.127|   91.68%|   0:00:00.0| 2356.6M|        wc|  default| B1/ram_reg[135]/D             |
|  -2.545|   -2.545|-1474.772|-1510.796|   91.68%|   0:00:01.0| 2375.6M|        wc|  default| B1/ram_reg[439]/D             |
|  -1.943|   -1.943|-1296.753|-1332.778|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
|  -1.839|   -1.839|-1216.039|-1252.250|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[439]/D             |
|  -1.765|   -1.765|-1117.458|-1158.386|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
|  -1.642|   -1.642|-1187.428|-1223.920|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
|  -1.600|   -1.600|-1254.286|-1283.860|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
|  -1.527|   -1.527|-1246.972|-1276.557|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.473|   -1.473|-1237.828|-1265.843|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.429|   -1.429|-1227.212|-1255.845|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
|  -1.408|   -1.408|-1247.425|-1272.941|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[455]/D             |
|  -1.386|   -1.386|-1224.523|-1251.645|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
|  -1.377|   -1.377|-1225.159|-1252.255|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B0/ram_reg[334]/D             |
|  -1.348|   -1.348|-1160.572|-1193.698|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[447]/D             |
|  -1.309|   -1.309|-1126.308|-1163.434|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B0/ram_reg[207]/D             |
|  -1.276|   -1.276|-1133.935|-1169.206|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[143]/D             |
|  -1.265|   -1.265|-1105.917|-1143.695|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B2/ram_reg[447]/D             |
|  -1.244|   -1.244|-1095.542|-1133.544|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[87]/D              |
|  -1.230|   -1.230|-1084.153|-1123.895|   91.70%|   0:00:01.0| 2413.8M|        wc|  default| B1/ram_reg[446]/D             |
|  -1.209|   -1.209|-1076.088|-1116.289|   91.71%|   0:00:01.0| 2413.8M|        wc|  default| B0/ram_reg[511]/D             |
|  -1.193|   -1.193|-1060.631|-1101.885|   91.72%|   0:00:03.0| 2413.8M|        wc|  default| B2/ram_reg[447]/D             |
|  -1.180|   -1.180|-1059.257|-1099.244|   91.76%|   0:00:05.0| 2445.0M|        wc|  default| B0/ram_reg[175]/D             |
|  -1.168|   -1.168|-1056.748|-1097.384|   91.79%|   0:00:02.0| 2445.0M|        wc|  default| B0/ram_reg[22]/D              |
|  -1.156|   -1.156|-1053.521|-1093.399|   91.81%|   0:00:03.0| 2445.0M|        wc|  default| B3/ram_reg[431]/D             |
|  -1.148|   -1.148|-1050.366|-1090.612|   91.84%|   0:00:02.0| 2445.0M|        wc|  default| B2/ram_reg[447]/D             |
|  -1.146|   -1.146|-1058.121|-1098.188|   91.86%|   0:00:04.0| 2445.0M|        wc|  default| B0/ram_reg[175]/D             |
|  -1.142|   -1.142|-1057.365|-1097.300|   91.87%|   0:00:02.0| 2445.0M|        wc|  default| B2/ram_reg[447]/D             |
|  -1.136|   -1.136|-1057.279|-1097.348|   91.87%|   0:00:01.0| 2445.0M|        wc|  default| B1/ram_reg[95]/D              |
|  -1.132|   -1.132|-1053.648|-1094.045|   91.88%|   0:00:02.0| 2445.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.129|   -1.129|-1051.676|-1091.725|   91.87%|   0:00:04.0| 2445.0M|        wc|  default| B1/ram_reg[327]/D             |
|  -1.128|   -1.128|-1048.021|-1088.266|   91.87%|   0:00:01.0| 2427.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.124|   -1.124|-1047.327|-1087.567|   91.88%|   0:00:01.0| 2427.0M|        wc|  default| B3/ram_reg[71]/D              |
|  -1.116|   -1.116|-1045.581|-1085.661|   91.88%|   0:00:02.0| 2427.0M|        wc|  default| B3/ram_reg[22]/D              |
|  -1.116|   -1.116|-1039.588|-1079.103|   91.90%|   0:00:05.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.116|   -1.116|-1039.117|-1078.191|   91.91%|   0:00:01.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.112|   -1.112|-1053.046|-1088.011|   92.01%|   0:00:10.0| 2407.0M|        wc|  default| B0/ram_reg[455]/D             |
|  -1.112|   -1.112|-1052.797|-1087.745|   92.03%|   0:00:02.0| 2407.0M|        wc|  default| B1/ram_reg[431]/D             |
|  -1.110|   -1.110|-1052.514|-1087.462|   92.03%|   0:00:01.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.110|   -1.110|-1051.924|-1086.863|   92.03%|   0:00:04.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
|  -1.110|   -1.110|-1055.528|-1089.701|   92.21%|   0:00:05.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:01:06 mem=2407.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:01:27 mem=2407.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.110|-1055.528|
|reg2reg   |-0.586| -418.617|
|HEPG      |-0.586| -418.617|
|All Paths |-1.110|-1089.701|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.110 TNS Slack -1089.701 Density 92.21
*** Starting refinePlace (0:54:32 mem=2362.0M) ***
Total net bbox length = 3.991e+06 (1.771e+06 2.221e+06) (ext = 3.469e+03)
Move report: Detail placement moves 36154 insts, mean move: 1.66 um, max move: 19.04 um 
	Max move on inst (DD_MUX/FE_OCPC59161_FE_OFN37687_n): (770.56, 851.20) --> (759.36, 859.04)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2392.9MB
Summary Report:
Instances move: 36154 (out of 130828 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 19.04 um (Instance: DD_MUX/FE_OCPC59161_FE_OFN37687_n) (770.56, 851.2) -> (759.36, 859.04)
	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2392.9MB
*** Finished refinePlace (0:54:35 mem=2392.9M) ***
*** maximum move = 19.04 um ***
*** Finished re-routing un-routed nets (2363.9M) ***

*** Finish Physical Update (cpu=0:00:05.6 real=0:00:05.0 mem=2363.9M) ***
** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -1093.412 Density 92.21
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.616|   -1.149|-423.044|-1093.412|   92.21%|   0:00:00.0| 2363.9M|        wc|  reg2reg| B2/ram_reg[279]/D             |
|  -0.595|   -1.150|-422.872|-1093.304|   92.21%|   0:00:00.0| 2367.0M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -0.586|   -1.150|-421.576|-1093.309|   92.21%|   0:00:01.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -1.150|-421.496|-1093.307|   92.21%|   0:00:00.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.586|   -1.149|-421.496|-1093.306|   92.21%|   0:00:00.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2386.0M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.149|   -1.149|-1058.595|-1093.306|   92.21%|   0:00:00.0| 2386.0M|        wc|  default| B1/ram_reg[23]/D              |
|  -1.131|   -1.131|-1058.183|-1092.894|   92.21%|   0:00:02.0| 2386.0M|        wc|  default| B1/ram_reg[23]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2386.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=2386.0M) ***
*** Starting refinePlace (0:54:41 mem=2367.0M) ***
Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2367.0MB
Summary Report:
Instances move: 0 (out of 130829 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2367.0MB
*** Finished refinePlace (0:54:43 mem=2367.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2367.0M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2367.0M) ***
** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -1092.894 Density 92.21
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.131|-1058.183|
|reg2reg   |-0.586| -421.442|
|HEPG      |-0.586| -421.442|
|All Paths |-1.131|-1092.894|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        187 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:40 real=0:01:41 mem=2367.0M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:01:43.9/0:01:44.1 (1.0), totSession cpu/real = 0:54:44.6/1:19:18.5 (0.7), mem = 2298.0M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1084.521 -> -1092.894
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:54:45.5/1:19:19.4 (0.7), mem = 2298.0M
*info: 1 clock net excluded
*info: 903 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -1092.894 Density 92.21
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.131|-1058.183|
|reg2reg   |-0.586| -421.442|
|HEPG      |-0.586| -421.442|
|All Paths |-1.131|-1092.894|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.586|   -1.131|-421.442|-1092.894|   92.21%|   0:00:00.0| 2319.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
|  -0.567|   -1.131|-384.840|-1080.411|   92.21%|   0:00:10.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.567|   -1.131|-381.706|-1080.673|   92.21%|   0:00:07.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.567|   -1.131|-381.421|-1080.849|   92.21%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
|  -0.567|   -1.131|-377.939|-1080.811|   92.23%|   0:00:12.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
|  -0.567|   -1.131|-377.750|-1080.808|   92.23%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
|  -0.567|   -1.131|-377.011|-1080.819|   92.23%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
|  -0.567|   -1.131|-376.974|-1080.743|   92.23%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
|  -0.567|   -1.131|-373.666|-1081.102|   92.24%|   0:00:11.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.567|   -1.131|-373.058|-1080.693|   92.24%|   0:00:04.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.567|   -1.131|-372.640|-1081.129|   92.24%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.567|   -1.131|-369.551|-1081.305|   92.25%|   0:00:04.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.567|   -1.131|-369.504|-1081.337|   92.25%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.567|   -1.131|-367.872|-1080.544|   92.26%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.567|   -1.131|-367.680|-1080.714|   92.26%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
|  -0.567|   -1.131|-365.739|-1079.710|   92.27%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
|  -0.567|   -1.131|-365.637|-1079.762|   92.27%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
|  -0.567|   -1.131|-365.328|-1079.533|   92.27%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
|  -0.567|   -1.131|-362.587|-1077.674|   92.28%|   0:00:05.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
|  -0.567|   -1.131|-362.110|-1077.459|   92.28%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
|  -0.567|   -1.131|-362.023|-1077.372|   92.28%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
|  -0.567|   -1.131|-357.988|-1074.673|   92.30%|   0:00:20.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
|  -0.567|   -1.131|-357.915|-1074.595|   92.30%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
|  -0.567|   -1.131|-355.419|-1073.602|   92.29%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
|  -0.567|   -1.131|-351.955|-1072.002|   92.29%|   0:00:05.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
|  -0.567|   -1.131|-351.544|-1072.037|   92.29%|   0:00:02.0| 2457.1M|        wc|  reg2reg| B0/ram_reg[472]/D             |
|  -0.567|   -1.131|-351.508|-1072.000|   92.29%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B0/ram_reg[469]/D             |
|  -0.567|   -1.131|-351.434|-1072.059|   92.29%|   0:00:00.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
|  -0.567|   -1.131|-350.270|-1072.868|   92.29%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
|  -0.567|   -1.131|-350.220|-1072.679|   92.30%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
|  -0.567|   -1.131|-344.539|-1070.205|   92.29%|   0:00:09.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
|  -0.567|   -1.131|-344.086|-1070.081|   92.29%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
|  -0.567|   -1.131|-344.028|-1070.046|   92.29%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
|  -0.567|   -1.131|-338.806|-1066.796|   92.30%|   0:00:09.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
|  -0.567|   -1.131|-338.763|-1066.767|   92.30%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
|  -0.567|   -1.131|-338.298|-1066.775|   92.31%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[97]/D              |
|  -0.567|   -1.131|-338.235|-1066.766|   92.31%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[97]/D              |
|  -0.567|   -1.131|-338.191|-1066.766|   92.30%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
|  -0.567|   -1.131|-338.168|-1066.638|   92.30%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
|  -0.567|   -1.131|-332.573|-1063.846|   92.32%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[157]/D             |
|  -0.567|   -1.131|-332.520|-1063.846|   92.32%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
|  -0.567|   -1.131|-331.016|-1063.454|   92.35%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
|  -0.567|   -1.131|-330.993|-1063.383|   92.35%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
|  -0.567|   -1.131|-325.050|-1061.532|   92.38%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[82]/D              |
|  -0.567|   -1.131|-325.034|-1061.532|   92.38%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[82]/D              |
|  -0.567|   -1.131|-319.897|-1060.082|   92.42%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
|  -0.567|   -1.131|-319.850|-1060.030|   92.42%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
|  -0.567|   -1.131|-319.843|-1060.030|   92.42%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
|  -0.567|   -1.131|-315.258|-1058.702|   92.45%|   0:00:04.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[180]/D             |
|  -0.567|   -1.131|-315.054|-1058.619|   92.45%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[180]/D             |
|  -0.567|   -1.131|-307.983|-1057.183|   92.51%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[21]/D              |
|  -0.567|   -1.131|-307.529|-1057.056|   92.51%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[21]/D              |
|  -0.567|   -1.131|-301.127|-1055.354|   92.56%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[504]/D             |
|  -0.567|   -1.131|-301.022|-1055.342|   92.56%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[90]/D              |
|  -0.567|   -1.135|-300.493|-1057.255|   92.57%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[1]/D               |
|  -0.567|   -1.135|-296.018|-1056.235|   92.60%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
|  -0.567|   -1.135|-295.926|-1056.232|   92.61%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
|  -0.567|   -1.135|-295.583|-1056.033|   92.61%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
|  -0.565|   -1.135|-293.595|-1053.359|   92.63%|   0:00:11.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[392]/D             |
|  -0.565|   -1.135|-293.553|-1053.356|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
|  -0.565|   -1.135|-293.539|-1053.477|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
|  -0.565|   -1.135|-293.539|-1053.477|   92.63%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
|  -0.565|   -1.135|-293.159|-1052.964|   92.63%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -0.565|   -1.135|-292.981|-1052.922|   92.62%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -0.565|   -1.135|-292.770|-1052.906|   92.62%|   0:00:11.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -0.565|   -1.135|-292.730|-1052.906|   92.62%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -0.565|   -1.135|-292.719|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
|  -0.565|   -1.135|-292.719|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[359]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:03:38 real=0:03:38 mem=2476.2M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.135|   -1.135|-1042.829|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[383]/D             |
|  -1.131|   -1.131|-1036.097|-1046.202|   92.62%|   0:00:06.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
|  -1.131|   -1.131|-1034.680|-1044.785|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
|  -1.131|   -1.131|-1031.160|-1041.408|   92.61%|   0:00:04.0| 2476.2M|        wc|  default| B2/ram_reg[151]/D             |
|  -1.131|   -1.131|-1031.157|-1041.404|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[151]/D             |
|  -1.131|   -1.131|-1030.614|-1040.865|   92.60%|   0:00:02.0| 2476.2M|        wc|  default| B0/ram_reg[447]/D             |
|  -1.131|   -1.131|-1029.416|-1039.695|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[86]/D              |
|  -1.131|   -1.131|-1029.634|-1039.853|   92.60%|   0:00:02.0| 2476.2M|        wc|  default| B1/ram_reg[102]/D             |
|  -1.131|   -1.131|-1029.040|-1039.260|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[62]/D              |
|  -1.131|   -1.131|-1028.697|-1038.917|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[263]/D             |
|  -1.131|   -1.131|-1022.510|-1033.147|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[222]/D             |
|  -1.131|   -1.131|-1022.006|-1032.642|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[21]/D              |
|  -1.131|   -1.131|-1021.171|-1031.800|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[437]/D             |
|  -1.131|   -1.131|-1018.409|-1029.054|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[69]/D              |
|  -1.131|   -1.131|-1016.194|-1026.839|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[147]/D             |
|  -1.131|   -1.131|-1014.548|-1025.005|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[365]/D             |
|  -1.131|   -1.131|-1012.835|-1023.316|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[53]/D              |
|  -1.131|   -1.131|-1010.044|-1020.525|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[84]/D              |
|  -1.131|   -1.131|-1007.823|-1018.424|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[451]/D             |
|  -1.131|   -1.131|-1007.821|-1018.422|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[451]/D             |
|  -1.131|   -1.131|-1004.928|-1015.560|   92.61%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[380]/D             |
|  -1.131|   -1.131|-1003.036|-1013.674|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[356]/D             |
|  -1.131|   -1.131| -999.143|-1010.090|   92.61%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[196]/D             |
|  -1.131|   -1.131| -997.781|-1008.858|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[196]/D             |
|  -1.131|   -1.131| -995.470|-1006.821|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[500]/D             |
|  -1.131|   -1.131| -995.224|-1006.575|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[500]/D             |
|  -1.131|   -1.131| -991.640|-1002.967|   92.62%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[428]/D             |
|  -1.131|   -1.131| -991.481|-1002.808|   92.62%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[195]/D             |
|  -1.131|   -1.131| -991.211|-1002.676|   92.62%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[195]/D             |
|  -1.131|   -1.131| -987.936|-1000.424|   92.63%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[227]/D             |
|  -1.131|   -1.131| -986.121| -998.684|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[307]/D             |
|  -1.131|   -1.131| -986.099| -998.661|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[307]/D             |
|  -1.131|   -1.131| -984.300| -997.246|   92.64%|   0:00:01.0| 2476.2M|        wc|  default| B3/ram_reg[507]/D             |
|  -1.131|   -1.131| -983.217| -996.456|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[473]/D             |
|  -1.131|   -1.131| -982.652| -995.891|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[505]/D             |
|  -1.131|   -1.131| -982.651| -995.862|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[16]/D              |
|  -1.131|   -1.131| -981.788| -995.236|   92.64%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[499]/D             |
|  -1.131|   -1.131| -979.780| -993.668|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[65]/D              |
|  -1.131|   -1.131| -979.709| -993.596|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[288]/D             |
|  -1.131|   -1.131| -977.415| -991.600|   92.65%|   0:00:01.0| 2476.2M|        wc|  default| B3/ram_reg[120]/D             |
|  -1.131|   -1.131| -977.348| -991.561|   92.65%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[120]/D             |
|  -1.131|   -1.131| -975.678| -990.388|   92.65%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[130]/D             |
|  -1.131|   -1.131| -975.627| -990.355|   92.65%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[130]/D             |
|  -1.131|   -1.131| -976.336| -991.362|   92.66%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[449]/D             |
|  -1.131|   -1.131| -976.121| -991.304|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
|  -1.131|   -1.131| -976.114| -991.298|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
|  -1.131|   -1.131| -976.111| -991.295|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
|  -1.131|   -1.131| -976.061| -991.290|   92.66%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[370]/D             |
|  -1.131|   -1.131| -976.057| -991.290|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[409]/D             |
|  -1.131|   -1.131| -976.057| -991.290|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.6 real=0:00:30.0 mem=2476.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:07 real=0:04:08 mem=2476.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.131|-976.057|
|reg2reg   |-0.565|-291.217|
|HEPG      |-0.565|-291.217|
|All Paths |-1.131|-991.290|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -991.290 Density 92.66
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:58:57.0/1:23:31.6 (0.7), mem = 2476.2M
Reclaim Optimization WNS Slack -1.131  TNS Slack -991.290 Density 92.66
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   92.66%|        -|  -1.131|-991.290|   0:00:00.0| 2476.2M|
|   92.24%|      734|  -1.131|-991.012|   0:00:11.0| 2476.2M|
|   92.06%|      923|  -1.131|-992.785|   0:00:07.0| 2476.2M|
|   92.06%|       11|  -1.131|-992.785|   0:00:01.0| 2476.2M|
|   92.06%|        0|  -1.131|-992.785|   0:00:01.0| 2476.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.131  TNS Slack -992.785 Density 92.06
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        202 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:20.0) (real = 0:00:20.0) **
*** AreaOpt #8 [finish] : cpu/real = 0:00:20.0/0:00:20.0 (1.0), totSession cpu/real = 0:59:17.0/1:23:51.6 (0.7), mem = 2476.2M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2362.20M, totSessionCpu=0:59:17).
*** Starting refinePlace (0:59:17 mem=2360.2M) ***
Total net bbox length = 4.046e+06 (1.804e+06 2.242e+06) (ext = 3.472e+03)

Starting Small incrNP...

Move report: incrNP moves 128348 insts, mean move: 8.00 um, max move: 322.00 um 
	Max move on inst (B2/FE_OFC58963_n365): (904.40, 721.84) --> (747.04, 886.48)
Finished incrNP (cpu=0:00:29.1, real=0:00:29.0, mem=2532.5M)
End of Small incrNP (cpu=0:00:29.1, real=0:00:29.0)
Move report: Detail placement moves 80002 insts, mean move: 2.30 um, max move: 19.60 um 
	Max move on inst (FE_OFC15684_FE_OFN915_data_in_6): (1036.56, 968.80) --> (1016.96, 968.80)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:09.0 MEM: 2532.5MB
Summary Report:
Instances move: 128382 (out of 131074 movable)
Instances flipped: 675
Mean displacement: 8.21 um
Max displacement: 331.52 um (Instance: B2/FE_OFC58963_n365) (904.4, 721.84) -> (737.52, 886.48)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
Runtime: CPU: 0:00:37.7 REAL: 0:00:38.0 MEM: 2532.5MB
*** Finished refinePlace (0:59:55 mem=2532.5M) ***
*** maximum move = 331.52 um ***
*** Finished re-routing un-routed nets (2361.5M) ***

*** Finish Physical Update (cpu=0:00:44.0 real=0:00:44.0 mem=2361.5M) ***
** GigaOpt Optimizer WNS Slack -1.538 TNS Slack -1090.013 Density 92.06
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.028|   -1.538|-404.076|-1090.013|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B3/ram_reg[151]/D             |
|  -0.920|   -1.431|-403.193|-1089.130|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B2/ram_reg[150]/D             |
|  -0.847|   -1.357|-402.948|-1088.894|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B2/ram_reg[150]/D             |
|  -0.809|   -1.355|-402.868|-1089.262|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B2/ram_reg[150]/D             |
|  -0.769|   -1.322|-401.684|-1088.481|   92.06%|   0:00:01.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.748|   -1.322|-401.308|-1088.214|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.732|   -1.322|-398.482|-1087.978|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B0/ram_reg[175]/D             |
|  -0.721|   -1.322|-398.341|-1087.962|   92.06%|   0:00:00.0| 2383.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.703|   -1.322|-397.924|-1087.870|   92.06%|   0:00:01.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.694|   -1.316|-396.264|-1089.108|   92.06%|   0:00:01.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.694|   -1.315|-394.335|-1087.295|   92.06%|   0:00:01.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.694|   -1.315|-394.041|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
|  -0.694|   -1.315|-394.041|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=2383.7M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.315|   -1.315|-1059.308|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  default| B3/ram_reg[151]/D             |
|  -1.292|   -1.292|-1059.825|-1088.032|   92.07%|   0:00:02.0| 2383.7M|        wc|  default| B3/ram_reg[151]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2383.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=2383.7M) ***
** GigaOpt Optimizer WNS Slack -1.292 TNS Slack -1088.032 Density 92.07
*** Starting refinePlace (1:00:09 mem=2364.7M) ***
Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2365.7MB
Summary Report:
Instances move: 0 (out of 131087 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2365.7MB
*** Finished refinePlace (1:00:11 mem=2365.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2365.7M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2365.7M) ***
** GigaOpt Optimizer WNS Slack -1.292 TNS Slack -1088.032 Density 92.07
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.292|-1059.825|
|reg2reg   |-0.694| -394.573|
|HEPG      |-0.694| -394.573|
|All Paths |-1.292|-1088.032|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |        200 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:05:24 real=0:05:25 mem=2365.7M) ***

*** TnsOpt #3 [finish] : cpu/real = 0:05:27.4/0:05:28.0 (1.0), totSession cpu/real = 1:00:12.8/1:24:47.5 (0.7), mem = 2296.7M
End: GigaOpt TNS non-legal recovery
VT info 5.61082736635 5
No multi-vt cells found. Aborting this optimization step

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAU' of instances=131087 and nets=133065 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2286.281M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:2   (Analysis view: wc)
 Advancing count:2, Max:-169.3(ps) Min:-47.9(ps) Total:-217.2(ps)
 Delaying  count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2298.5)
Total number of fetched objects 132153
End delay calculation. (MEM=2317.18 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2317.18 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=1:00:28 mem=2317.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=132153  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 132153 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[NR-eGR] Layer group 2: route 131953 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.03% V. EstWL: 4.349291e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1840( 1.55%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[NR-eGR]  METAL3  (3)       212( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  METAL4  (4)       525( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]  METAL5  (5)       889( 0.74%)        18( 0.01%)         1( 0.00%)   ( 0.75%) 
[NR-eGR]  METAL6  (6)        76( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             3542( 0.59%)        18( 0.00%)         1( 0.00%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.23% H + 0.07% V
[NR-eGR] Overflow after Early Global Route 0.30% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 2454.43 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:54:00, real = 0:54:07, mem = 2065.6M, totSessionCpu=1:00:30 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.292  | -0.693  | -1.292  |
|           TNS (ns):| -1088.2 |-394.470 | -1060.0 |
|    Violating Paths:|  1971   |  1735   |  1766   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.088   |      1 (1)       |
|   max_tran     |      1 (14)      |   -0.407   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.067%
Routing Overflow: 0.30% H and 0.07% V
------------------------------------------------------------------
**optDesign ... cpu = 0:54:03, real = 0:54:11, mem = 2060.1M, totSessionCpu=1:00:33 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.3859460' ***
**place_opt_design ... cpu = 0:54:03, real = 0:54:11, mem = 2242.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:54:03.0/0:54:10.9 (1.0), totSession cpu/real = 1:00:32.7/1:25:07.8 (0.7), mem = 2242.7M
<CMD> setMultiCpuUsage -localCpu max
<CMD> saveDesign DBS/mau_place.enc
#% Begin save design ... (date=12/01 17:51:13, mem=1996.7M)
% Begin Save ccopt configuration ... (date=12/01 17:51:13, mem=1999.7M)
% End Save ccopt configuration ... (date=12/01 17:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2000.0M, current mem=2000.0M)
% Begin Save netlist data ... (date=12/01 17:51:13, mem=2001.4M)
Writing Binary DB to DBS/mau_place.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 17:51:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=2002.8M, current mem=2002.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 17:51:14, mem=2004.2M)
Saving AAE Data ...
Saving congestion map file DBS/mau_place.enc.dat/MAU.route.congmap.gz ...
% End Save AAE data ... (date=12/01 17:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.2M, current mem=2004.2M)
Saving scheduling_file.cts.3859460 in DBS/mau_place.enc.dat/scheduling_file.cts
Saving preference file DBS/mau_place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/mau_place.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 17:51:14 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/mau_place.enc.dat/MAU.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2325.0M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2325.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2317.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map DBS/mau_place.enc.dat/MAU.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 17:51:15, mem=2008.8M)
% End Save power constraints data ... (date=12/01 17:51:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
wc bc
Generated self-contained design mau_place.enc.dat
#% End save design ... (date=12/01 17:51:17, total cpu=0:00:01.8, real=0:00:04.0, peak res=2008.8M, current mem=2004.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> zoomBox -455.50750 -835.97800 1683.35200 1743.50500
<CMD> zoomBox -585.10300 -1114.60750 1931.20250 1920.07850
<CMD> zoomBox -349.34800 -603.13950 1468.68300 1589.42150
<CMD> zoomBox -257.27600 -403.39050 1288.05050 1460.28650
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/01 17:53:42, mem=2005.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 1:00:57.0/1:29:12.4 (0.7), mem = 2276.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               40.9
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2083 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2436.0M, init mem=2468.0M)
*info: Placed = 131087        
*info: Unplaced = 0           
Placement Density:92.07%(1621030/1760713)
Placement Density (including fixed std cells):92.07%(1621030/1760713)
Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2468.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:00.5)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 2 advancing pin insertion delay (0.096% of 2083 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2083 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2460.01 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=132153  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 132153 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[NR-eGR] Layer group 2: route 131953 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.03% V. EstWL: 4.349291e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1840( 1.55%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[NR-eGR]  METAL3  (3)       212( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  METAL4  (4)       525( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]  METAL5  (5)       889( 0.74%)        18( 0.01%)         1( 0.00%)   ( 0.75%) 
[NR-eGR]  METAL6  (6)        76( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             3542( 0.59%)        18( 0.00%)         1( 0.00%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.23% H + 0.07% V
[NR-eGR] Overflow after Early Global Route 0.30% H + 0.07% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2603.14 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2603.14 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.53 sec, Real: 0.04 sec, Curr Mem: 2603.14 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2603.14 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.16 sec, Real: 0.01 sec, Curr Mem: 2603.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.72 sec, Real: 0.09 sec, Curr Mem: 2603.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365626
[NR-eGR] METAL2  (2V) length: 8.145361e+05um, number of vias: 435340
[NR-eGR] METAL3  (3H) length: 1.106381e+06um, number of vias: 106373
[NR-eGR] METAL4  (4V) length: 1.263810e+06um, number of vias: 39892
[NR-eGR] METAL5  (5H) length: 8.854894e+05um, number of vias: 12390
[NR-eGR] METAL6  (6V) length: 5.009295e+05um, number of vias: 0
[NR-eGR] Total length: 4.571145e+06um, number of vias: 959621
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.267404e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.03 sec, Real: 1.63 sec, Curr Mem: 2540.14 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.2 real=0:00:01.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:01.2 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 5 cells
Original list had 5 cells:
INVX32 INVX16 INVX8 INVX4 INVX2 
Library trimming was not able to trim any cells:
INVX32 INVX16 INVX8 INVX4 INVX2 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     
  Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 1760712.845um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.126ns
  Slew time target (trunk):   0.126ns
  Slew time target (top):     0.126ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.107ns
  Buffer max distance: 659.556um
Fastest wire driving cells and distances:
  Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=659.556um, saturatedSlew=0.112ns, speed=6394.145um per ns, cellArea=73.223um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       2083
  Delay constrained sinks:     2083
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.107ns
Primary reporting skew groups are:
skew_group clk/constraint with 2083 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.1 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for wc:setup.late...
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      hp wire lengths  : top=0.000um, trunk=9825.760um, leaf=17375.120um, total=27200.880um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INVX32: 131 INVX16: 9 
    Bottom-up phase done. (took cpu=0:00:02.0 real=0:00:00.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (1:01:16 mem=4830.9M) ***
Total net bbox length = 3.949e+06 (1.748e+06 2.201e+06) (ext = 3.728e+03)
Move report: Detail placement moves 17275 insts, mean move: 1.82 um, max move: 23.52 um 
	Max move on inst (CTS_ccl_inv_00775): (563.36, 239.68) --> (563.36, 216.16)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:02.0 MEM: 5209.0MB
Summary Report:
Instances move: 17275 (out of 131227 movable)
Instances flipped: 0
Mean displacement: 1.82 um
Max displacement: 23.52 um (Instance: CTS_ccl_inv_00775) (563.36, 239.68) -> (563.36, 216.16)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
Total net bbox length = 3.964e+06 (1.758e+06 2.206e+06) (ext = 3.725e+03)
Runtime: CPU: 0:00:10.0 REAL: 0:00:02.0 MEM: 5209.0MB
*** Finished refinePlace (1:01:26 mem=5209.0M) ***
    ClockRefiner summary
    All clock instances: Moved 478, flipped 70 and cell swapped 0 (out of a total of 2223).
    The largest move was 23.5 um for CTS_ccl_inv_00775.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:11.0 real=0:00:02.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock tree timing engine global stage delay update for wc:setup.late...
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [1.68,3.864)              3
    [3.864,6.048)             8
    [6.048,8.232)            27
    [8.232,10.416)            0
    [10.416,12.6)             4
    [12.6,14.784)             0
    [14.784,16.968)           7
    [16.968,19.152)           0
    [19.152,21.336)           0
    [21.336,23.52)            1
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
        23.52        (563.360,239.680)    (563.360,216.160)    CTS_ccl_inv_00775 (a lib_cell INVX32) at (563.360,216.160), in power domain auto-default
        16.8         (563.360,239.680)    (580.160,239.680)    CTS_ccl_inv_00762 (a lib_cell INVX32) at (580.160,239.680), in power domain auto-default
        16.8         (563.360,239.680)    (546.560,239.680)    CTS_ccl_inv_00760 (a lib_cell INVX32) at (546.560,239.680), in power domain auto-default
        16.8         (844.480,949.200)    (827.680,949.200)    CTS_ccl_inv_00759 (a lib_cell INVX32) at (827.680,949.200), in power domain auto-default
        15.68        (845.600,945.280)    (845.600,929.600)    CTS_ccl_a_inv_00579 (a lib_cell INVX32) at (845.600,929.600), in power domain auto-default
        15.68        (953.120,188.720)    (953.120,173.040)    CTS_ccl_inv_00744 (a lib_cell INVX32) at (953.120,173.040), in power domain auto-default
        15.68        (563.360,239.680)    (563.360,255.360)    CTS_ccl_inv_00742 (a lib_cell INVX32) at (563.360,255.360), in power domain auto-default
        15.12        (364.560,239.680)    (371.840,247.520)    CTS_ccl_a_inv_00656 (a lib_cell INVX32) at (371.840,247.520), in power domain auto-default
        11.76        (873.600,176.960)    (873.600,165.200)    CTS_ccl_a_inv_00593 (a lib_cell INVX16) at (873.600,165.200), in power domain auto-default
        11.76        (844.480,949.200)    (844.480,960.960)    CTS_ccl_inv_00745 (a lib_cell INVX32) at (844.480,960.960), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:11.6 real=0:00:03.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.573pF, leaf=4.906pF, total=6.480pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 26 <= 0.101ns, 14 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.031], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.081)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.031], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.081)
    Legalizer API calls during this step: 3070 succeeded with high effort: 3070 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.7 real=0:00:04.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       141 (unrouted=141, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
(ccopt eGR): Start to route 141 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 12 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 12
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 141 clock nets ( 141 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 141 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.383736e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.502120e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 4980.37 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 4980.37 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4980.37 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[NR-eGR] METAL2  (2V) length: 8.135171e+05um, number of vias: 435504
[NR-eGR] METAL3  (3H) length: 1.112978e+06um, number of vias: 106051
[NR-eGR] METAL4  (4V) length: 1.270894e+06um, number of vias: 39766
[NR-eGR] METAL5  (5H) length: 8.847966e+05um, number of vias: 12373
[NR-eGR] METAL6  (6V) length: 5.008214e+05um, number of vias: 0
[NR-eGR] Total length: 4.583006e+06um, number of vias: 959600
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.453508e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[NR-eGR] METAL2  (2V) length: 2.306320e+03um, number of vias: 3020
[NR-eGR] METAL3  (3H) length: 2.165828e+04um, number of vias: 2248
[NR-eGR] METAL4  (4V) length: 2.028040e+04um, number of vias: 40
[NR-eGR] METAL5  (5H) length: 2.900800e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.453508e+04um, number of vias: 7653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.453508e+04um, number of vias: 7653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.70 sec, Curr Mem: 4863.37 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.8)
    Routing using eGR only done.
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 1:01:29.0/1:29:24.7 (0.7), mem = 4863.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8209
[NR-eGR] Read numTotalNets=132293  numIgnoredNets=141
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 132152 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892176e+04um
[NR-eGR] Layer group 2: route 131952 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.08% V. EstWL: 4.334520e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1803( 1.52%)        40( 0.03%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[NR-eGR]  METAL3  (3)       320( 0.26%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  METAL4  (4)       755( 0.63%)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]  METAL5  (5)       952( 0.79%)       165( 0.14%)        31( 0.03%)         2( 0.00%)   ( 0.95%) 
[NR-eGR]  METAL6  (6)        88( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             3918( 0.65%)       221( 0.04%)        31( 0.01%)         2( 0.00%)   ( 0.69%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.29% H + 0.10% V
[NR-eGR] Overflow after Early Global Route 0.39% H + 0.11% V
Early Global Route congestion estimation runtime: 1.24 seconds, mem = 5050.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 5050.50 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5050.50 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.60 sec, Real: 0.09 sec, Curr Mem: 5050.50 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5050.50 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.18 sec, Real: 0.02 sec, Curr Mem: 5050.50 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.81 sec, Real: 0.13 sec, Curr Mem: 5050.50 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[NR-eGR] METAL2  (2V) length: 8.165390e+05um, number of vias: 438094
[NR-eGR] METAL3  (3H) length: 1.089828e+06um, number of vias: 107551
[NR-eGR] METAL4  (4V) length: 1.249513e+06um, number of vias: 43924
[NR-eGR] METAL5  (5H) length: 9.194948e+05um, number of vias: 13576
[NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[NR-eGR] Total length: 4.600358e+06um, number of vias: 969051
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.58 seconds, mem = 4927.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:06.4, real=0:00:02.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:06.4/0:00:01.9 (3.4), totSession cpu/real = 1:01:35.4/1:29:26.6 (0.7), mem = 4927.5M
    Congestion Repair done. (took cpu=0:00:06.4 real=0:00:01.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.4 real=0:00:03.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4927.500M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
    cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
    wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
    hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
    Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: INVX32: 131 INVX16: 9 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
  CongRepair After Initial Clustering done. (took cpu=0:00:09.3 real=0:00:03.9)
  Stage::Clustering done. (took cpu=0:00:23.1 real=0:00:08.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
      cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
      wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
      hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INVX32: 131 INVX16: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
    Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6585.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6585.600um^2
      cell capacitance : b=0.000pF, i=5.227pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.227pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.525pF, leaf=4.906pF, total=6.432pF
      wire lengths     : top=0.000um, trunk=10732.305um, leaf=33172.755um, total=43905.059um
      hp wire lengths  : top=0.000um, trunk=9954.560um, leaf=17481.520um, total=27436.080um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.126ns count=61 avg=0.093ns sd=0.018ns min=0.031ns max=0.121ns {11 <= 0.076ns, 28 <= 0.101ns, 14 <= 0.113ns, 7 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.122ns {1 <= 0.076ns, 5 <= 0.101ns, 50 <= 0.113ns, 22 <= 0.120ns, 2 <= 0.126ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INVX32: 132 INVX16: 8 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.450, max=0.550, avg=0.509, sd=0.028], skew [0.100 vs 0.107], 100% {0.450, 0.550} (wid=0.073 ws=0.041) (gid=0.486 gs=0.071)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.450, max=0.550, avg=0.509, sd=0.028], skew [0.100 vs 0.107], 100% {0.450, 0.550} (wid=0.073 ws=0.041) (gid=0.486 gs=0.071)
    Legalizer API calls during this step: 517 succeeded with high effort: 517 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:24.3 real=0:00:09.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6585.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6585.600um^2
      cell capacitance : b=0.000pF, i=5.227pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.227pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.512pF, leaf=4.906pF, total=6.418pF
      wire lengths     : top=0.000um, trunk=10634.747um, leaf=33172.755um, total=43807.502um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.126ns count=61 avg=0.093ns sd=0.018ns min=0.031ns max=0.121ns {11 <= 0.076ns, 28 <= 0.101ns, 14 <= 0.113ns, 7 <= 0.120ns, 1 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.122ns {1 <= 0.076ns, 5 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 2 <= 0.126ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INVX32: 132 INVX16: 8 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.450, max=0.550], skew [0.100 vs 0.107]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.450, max=0.550], skew [0.100 vs 0.107]
    Legalizer API calls during this step: 237 succeeded with high effort: 237 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6326.566um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.566um^2
      cell capacitance : b=0.000pF, i=5.001pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.001pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.515pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.182um, leaf=33182.732um, total=43841.914um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.126ns count=61 avg=0.098ns sd=0.017ns min=0.028ns max=0.125ns {5 <= 0.076ns, 29 <= 0.101ns, 12 <= 0.113ns, 11 <= 0.120ns, 4 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 52 <= 0.113ns, 20 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: INVX32: 121 INVX16: 18 INVX4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/constraint: insertion delay [min=0.494, max=0.568], skew [0.074 vs 0.107]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/constraint: insertion delay [min=0.494, max=0.568], skew [0.074 vs 0.107]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Legalizer API calls during this step: 855 succeeded with high effort: 855 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.1 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 142 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
          cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
          wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
          hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INVX32: 119 INVX16: 20 INVX4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
          cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
          wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
          hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INVX32: 119 INVX16: 20 INVX4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
          cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
          wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
          hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INVX32: 119 INVX16: 20 INVX4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
    cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
    wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
    hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
    Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INVX32: 119 INVX16: 20 INVX4: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
          cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
          wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
          hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INVX32: 119 INVX16: 20 INVX4: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 142 Succeeded: 0
    Clock tree timing engine global stage delay update for wc:setup.late...
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 3 <= 0.101ns, 50 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.487, max=0.567], skew [0.080 vs 0.107]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.487, max=0.567], skew [0.080 vs 0.107]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
      wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
      hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 3 <= 0.101ns, 50 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.487, max=0.567, avg=0.528, sd=0.018], skew [0.080 vs 0.107], 100% {0.487, 0.567} (wid=0.070 ws=0.041) (gid=0.517 gs=0.079)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.487, max=0.567, avg=0.528, sd=0.018], skew [0.080 vs 0.107], 100% {0.487, 0.567} (wid=0.070 ws=0.041) (gid=0.517 gs=0.079)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 908 succeeded with high effort: 908 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1960 succeeded with high effort: 1960 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.0 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 789 succeeded with high effort: 789 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1960 succeeded with high effort: 1960 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
      cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.333pF, leaf=4.888pF, total=6.221pF
      wire lengths     : top=0.000um, trunk=9358.268um, leaf=33050.159um, total=42408.427um
      hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.122ns {3 <= 0.076ns, 36 <= 0.101ns, 12 <= 0.113ns, 8 <= 0.120ns, 2 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 4 <= 0.101ns, 53 <= 0.113ns, 20 <= 0.120ns, 3 <= 0.126ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: INVX32: 119 INVX16: 20 INVX4: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.480, max=0.569, avg=0.521, sd=0.018], skew [0.088 vs 0.107], 100% {0.480, 0.569} (wid=0.073 ws=0.044) (gid=0.512 gs=0.081)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.480, max=0.569, avg=0.521, sd=0.018], skew [0.088 vs 0.107], 100% {0.480, 0.569} (wid=0.073 ws=0.044) (gid=0.512 gs=0.081)
    Legalizer API calls during this step: 5617 succeeded with high effort: 5617 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.1 real=0:00:00.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=11.712pF fall=11.438pF).
    Resizing gates: ...20% ...40% ...60% ...80% .Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ..100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=11.674pF fall=11.400pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
      cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.334pF, leaf=4.888pF, total=6.223pF
      wire lengths     : top=0.000um, trunk=9368.458um, leaf=33050.159um, total=42418.617um
      hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.123ns {4 <= 0.076ns, 35 <= 0.101ns, 11 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 53 <= 0.113ns, 21 <= 0.120ns, 3 <= 0.126ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INVX32: 117 INVX16: 22 INVX4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
    Legalizer API calls during this step: 284 succeeded with high effort: 284 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
      cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.334pF, leaf=4.888pF, total=6.223pF
      wire lengths     : top=0.000um, trunk=9368.458um, leaf=33050.159um, total=42418.617um
      hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.123ns {4 <= 0.076ns, 35 <= 0.101ns, 11 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 53 <= 0.113ns, 21 <= 0.120ns, 3 <= 0.126ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INVX32: 117 INVX16: 22 INVX4: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 262 succeeded with high effort: 262 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=202, resolved=0, predictFail=29, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=326, accepted=30
        Max accepted move=217.840um, total accepted move=753.200um, average move=25.107um
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=191, resolved=0, predictFail=30, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=67, ignoredLeafDriver=0, worse=350, accepted=15
        Max accepted move=103.040um, total accepted move=316.960um, average move=21.131um
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=195, resolved=0, predictFail=34, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=68, ignoredLeafDriver=0, worse=370, accepted=7
        Max accepted move=55.440um, total accepted move=140.000um, average move=20.000um
        Legalizer API calls during this step: 1389 succeeded with high effort: 1389 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=135, computed=5, moveTooSmall=192, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=3.920um, total accepted move=3.920um, average move=3.920um
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=136, computed=4, moveTooSmall=194, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 591 succeeded with high effort: 591 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=0, computed=140, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=135, accepted=7
        Max accepted move=3.360um, total accepted move=9.520um, average move=1.360um
        Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=132, computed=8, moveTooSmall=0, resolved=0, predictFail=183, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
        cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=1.324pF, leaf=4.869pF, total=6.193pF
        wire lengths     : top=0.000um, trunk=9291.713um, leaf=32910.331um, total=42202.044um
        hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.126ns count=61 avg=0.097ns sd=0.017ns min=0.029ns max=0.122ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
        Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.076ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 51 <= 0.113ns, 24 <= 0.120ns, 2 <= 0.126ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: INVX32: 117 INVX16: 22 INVX4: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
      Legalizer API calls during this step: 2675 succeeded with high effort: 2675 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 142 , Succeeded = 6 , Constraints Broken = 134 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
      cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.321pF, leaf=4.869pF, total=6.190pF
      wire lengths     : top=0.000um, trunk=9274.370um, leaf=32910.331um, total=42184.701um
      hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.126ns count=61 avg=0.097ns sd=0.017ns min=0.029ns max=0.122ns {4 <= 0.076ns, 29 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 3 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.076ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 51 <= 0.113ns, 24 <= 0.120ns, 2 <= 0.126ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: INVX32: 117 INVX16: 22 INVX4: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
    Legalizer API calls during this step: 2675 succeeded with high effort: 2675 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.3 real=0:00:01.3)
  Total capacitance is (rise=17.864pF fall=17.590pF), of which (rise=6.190pF fall=6.190pF) is wire, and (rise=11.674pF fall=11.400pF) is gate.
  Stage::Polishing done. (took cpu=0:00:07.1 real=0:00:02.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:01:47 mem=5123.3M) ***
Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5123.3MB
Summary Report:
Instances move: 0 (out of 131227 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5123.3MB
*** Finished refinePlace (1:01:48 mem=5123.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2223).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:01.1 real=0:00:00.6)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.0 real=0:00:03.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       141 (unrouted=141, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
(ccopt eGR): Start to route 141 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 12 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 12
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 141 clock nets ( 141 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 141 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.229288e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.431168e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.696552e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 4989.19 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 4989.19 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4989.19 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[NR-eGR] METAL2  (2V) length: 8.165456e+05um, number of vias: 438056
[NR-eGR] METAL3  (3H) length: 1.088296e+06um, number of vias: 107525
[NR-eGR] METAL4  (4V) length: 1.248971e+06um, number of vias: 43962
[NR-eGR] METAL5  (5H) length: 9.199753e+05um, number of vias: 13576
[NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[NR-eGR] Total length: 4.598772e+06um, number of vias: 969025
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.294893e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[NR-eGR] METAL2  (2V) length: 2.312970e+03um, number of vias: 2982
[NR-eGR] METAL3  (3H) length: 2.012668e+04um, number of vias: 2222
[NR-eGR] METAL4  (4V) length: 1.973872e+04um, number of vias: 78
[NR-eGR] METAL5  (5H) length: 7.705600e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.294893e+04um, number of vias: 7627
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.294893e+04um, number of vias: 7627
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 0.73 sec, Curr Mem: 4896.19 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.8)
      Routing using eGR only done.
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:00.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4896.188M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc:setup.late...
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
          cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
          wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
          hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INVX32: 117 INVX16: 22 INVX4: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
            cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
            wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
            hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
            Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: INVX32: 117 INVX16: 22 INVX4: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 24 long paths. The largest offset applied was 0.004ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint    2083       24         1.152%      0.004ns       0.568ns         0.564ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        4
              0.000      and above     20
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 33, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 100, numSkippedDueToCloseToSkewTarget = 8
          CCOpt-eGRPC Downsizing: considered: 33, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 33, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
            cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
            wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
            hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
            Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: INVX32: 117 INVX16: 22 INVX4: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
            cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
            wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
            hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
            Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: INVX32: 117 INVX16: 22 INVX4: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
          cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
          wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
          hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
          Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: INVX32: 117 INVX16: 22 INVX4: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:01:51 mem=3074.7M) ***
Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
Move report: Detail placement moves 14776 insts, mean move: 1.59 um, max move: 19.60 um 
	Max move on inst (AA_MUX/U691): (581.84, 255.36) --> (570.08, 247.52)
	Runtime: CPU: 0:00:09.7 REAL: 0:00:02.0 MEM: 3208.7MB
Summary Report:
Instances move: 14776 (out of 131227 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 19.60 um (Instance: AA_MUX/U691) (581.84, 255.36) -> (570.08, 247.52)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 3.973e+06 (1.765e+06 2.208e+06) (ext = 3.775e+03)
Runtime: CPU: 0:00:09.9 REAL: 0:00:03.0 MEM: 3208.7MB
*** Finished refinePlace (1:02:01 mem=3208.7M) ***
  ClockRefiner summary
  All clock instances: Moved 377, flipped 11 and cell swapped 0 (out of a total of 2223).
  The largest move was 7.84 um for B3/ram_reg[465].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.5 real=0:00:02.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:13.5 real=0:00:05.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
(ccopt eGR): Start to route 141 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 12 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 12
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 141 clock nets ( 141 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 141 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223800e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.459392e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.637360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3015.59 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3015.59 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3015.59 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3015.59 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3015.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[NR-eGR] METAL2  (2V) length: 8.166317e+05um, number of vias: 438069
[NR-eGR] METAL3  (3H) length: 1.088116e+06um, number of vias: 107495
[NR-eGR] METAL4  (4V) length: 1.248937e+06um, number of vias: 43984
[NR-eGR] METAL5  (5H) length: 9.200957e+05um, number of vias: 13576
[NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[NR-eGR] Total length: 4.598764e+06um, number of vias: 969030
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.294100e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[NR-eGR] METAL2  (2V) length: 2.399025e+03um, number of vias: 2995
[NR-eGR] METAL3  (3H) length: 1.994664e+04um, number of vias: 2192
[NR-eGR] METAL4  (4V) length: 1.970438e+04um, number of vias: 100
[NR-eGR] METAL5  (5H) length: 8.909600e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.294100e+04um, number of vias: 7632
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.294100e+04um, number of vias: 7632
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 0.70 sec, Curr Mem: 2892.59 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:00.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 141 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/01 17:54:09, mem=2162.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec  1 17:54:09 2022
#
#num needed restored net=0
#need_extraction net=0 (total=133897)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 42941 um.
#Total half perimeter of net bounding box = 27524 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 2399 um.
#Total wire length on LAYER METAL3 = 19947 um.
#Total wire length on LAYER METAL4 = 19704 um.
#Total wire length on LAYER METAL5 = 891 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 7632
#Up-Via Summary (total 7632):
#           
#-----------------------
# METAL1           2345
# METAL2           2995
# METAL3           2192
# METAL4            100
#-----------------------
#                  7632 
#
#Start routing data preparation on Thu Dec  1 17:54:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 133895 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2308.36 (MB), peak = 2845.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2311.86 (MB), peak = 2845.39 (MB)
#Data initialization: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.8 GB --1.31 [16]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     1604 ( 0         pin),  99138 ( 2         pin),  17786 ( 3         pin),
#     5911 ( 4         pin),   3204 ( 5         pin),   1467 ( 6         pin),
#      912 ( 7         pin),    725 ( 8         pin),    550 ( 9         pin),
#     1767 (10-19      pin),    350 (20-29      pin),    307 (30-39      pin),
#      136 (40-49      pin),     38 (50-59      pin),      2 (60-69      pin),
#        0 (>=2000     pin).
#Total: 133897 nets, 141 fully global routed, 141 clocks,
#       141 nets have extra space, 141 nets have layer range,
#       141 nets have weight, 141 nets have avoid detour,
#       141 nets have priority.
#
#Nets in 1 layer range:
#   (METAL3, METAL4) :      141 ( 0.1%)
#
#Nets in 1 priority group:
#  clock:      141 ( 0.1%)
#
#141 nets selected.
#
#End build data: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.8 GB --3.77 [16]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#METAL1       0       0       0(  0%)    2345( 30%)
#METAL2       0    2366    2366(  6%)    3171( 41%)
#METAL3   19979       0   19979( 47%)    2192( 28%)
#METAL4       0   19704   19704( 46%)     100(  1%)
#METAL5     890       0     890(  2%)       0(  0%)
#METAL6       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#         20870   22070   42941          7808      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#METAL1       0       0       0(  0%)    2345( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL2       0    3608    3608(  8%)    2465( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL3   19883       0   19883( 46%)    1710( 26%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL4       0   18789   18789( 44%)      80(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL5     894       0     894(  2%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#         20778   22398   43176          6600             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.08 (MB)
#Total memory = 2364.25 (MB)
#Peak memory = 2845.39 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.8 GB --3.98 [16]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 2022
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2022 (100.0%)
#  Total number of shifted segments     =   37 (  1.8%)
#  Average movement of shifted segments =    5.62 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 42157 um.
#Total half perimeter of net bounding box = 27524 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 2590 um.
#Total wire length on LAYER METAL3 = 19884 um.
#Total wire length on LAYER METAL4 = 18790 um.
#Total wire length on LAYER METAL5 = 894 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 6600
#Up-Via Summary (total 6600):
#           
#-----------------------
# METAL1           2345
# METAL2           2465
# METAL3           1710
# METAL4             80
#-----------------------
#                  6600 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 27.40 (MB)
#Total memory = 2323.93 (MB)
#Peak memory = 2845.39 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        1        1
#	Totals        1        1
#cpu time = 00:00:23, elapsed time = 00:00:02, memory = 2344.69 (MB), peak = 2845.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2346.33 (MB), peak = 2845.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 141
#Total wire length = 46583 um.
#Total half perimeter of net bounding box = 27524 um.
#Total wire length on LAYER METAL1 = 2247 um.
#Total wire length on LAYER METAL2 = 900 um.
#Total wire length on LAYER METAL3 = 21839 um.
#Total wire length on LAYER METAL4 = 20696 um.
#Total wire length on LAYER METAL5 = 902 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 7012
#Up-Via Summary (total 7012):
#           
#-----------------------
# METAL1           2331
# METAL2           2295
# METAL3           2311
# METAL4             75
#-----------------------
#                  7012 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:02
#Increased memory = 17.40 (MB)
#Total memory = 2341.34 (MB)
#Peak memory = 2845.39 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:02
#Increased memory = 17.40 (MB)
#Total memory = 2341.34 (MB)
#Peak memory = 2845.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:07
#Increased memory = 95.52 (MB)
#Total memory = 2258.34 (MB)
#Peak memory = 2845.39 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  1 17:54:15 2022
#
% End globalDetailRoute (date=12/01 17:54:15, total cpu=0:00:31.7, real=0:00:06.0, peak res=2845.4M, current mem=2237.3M)
        NanoRoute done. (took cpu=0:00:31.8 real=0:00:06.7)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 141 net(s)
Set FIXED placed status on 140 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2956.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[NR-eGR] Read numTotalNets=132293  numIgnoredNets=141
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 132152 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892568e+04um
[NR-eGR] Layer group 2: route 131952 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.08% V. EstWL: 4.345104e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1733( 1.46%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 1.47%) 
[NR-eGR]  METAL3  (3)       355( 0.29%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]  METAL4  (4)       777( 0.65%)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.66%) 
[NR-eGR]  METAL5  (5)       942( 0.78%)       176( 0.15%)        28( 0.02%)         3( 0.00%)   ( 0.95%) 
[NR-eGR]  METAL6  (6)       114( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             3921( 0.65%)       223( 0.04%)        28( 0.00%)         3( 0.00%)   ( 0.69%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.32% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.42% H + 0.13% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3144.02 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3144.02 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.63 sec, Real: 0.11 sec, Curr Mem: 3144.02 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3144.02 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.21 sec, Real: 0.02 sec, Curr Mem: 3144.02 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.87 sec, Real: 0.16 sec, Curr Mem: 3144.02 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 2.246660e+03um, number of vias: 365892
[NR-eGR] METAL2  (2V) length: 8.187933e+05um, number of vias: 438788
[NR-eGR] METAL3  (3H) length: 1.099111e+06um, number of vias: 108321
[NR-eGR] METAL4  (4V) length: 1.246866e+06um, number of vias: 44143
[NR-eGR] METAL5  (5H) length: 9.187301e+05um, number of vias: 13712
[NR-eGR] METAL6  (6V) length: 5.289161e+05um, number of vias: 0
[NR-eGR] Total length: 4.614664e+06um, number of vias: 970856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.27 sec, Real: 1.74 sec, Curr Mem: 2999.02 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:06.4 real=0:00:01.8)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=141, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:39.5 real=0:00:09.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2949.023M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
    cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
    wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
    hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
    Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INVX32: 117 INVX16: 22 INVX4: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
  CCOpt::Phase::Routing done. (took cpu=0:00:40.6 real=0:00:10.4)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
        cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
        wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
        hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
        Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: INVX32: 117 INVX16: 22 INVX4: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
        cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
        wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
        hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
        Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: INVX32: 117 INVX16: 22 INVX4: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 141, nets tested: 141, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
      cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
      wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
      hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
      Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INVX32: 117 INVX16: 22 INVX4: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
        cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
        wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
        hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
        Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: INVX32: 117 INVX16: 22 INVX4: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=141, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
    cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
    wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
    hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
    Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: INVX32: 117 INVX16: 22 INVX4: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.6)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000       0.000
  Inverters                      140     6238.758       4.924
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            140     6238.758       4.924
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9350.740
  Leaf      37232.460
  Total     46583.200
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       9078.720
  Leaf       17694.320
  Total      26773.040
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     4.924    1.334     6.258
  Leaf      6.750    5.444    12.194
  Total    11.674    6.779    18.452
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2083     6.750     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.126      61       0.097       0.016      0.029    0.121    {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}         -
  Leaf        0.126      80       0.113       0.007      0.076    0.126    {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  INVX32    inverter     117      5650.445
  INVX16    inverter      22       579.533
  INVX4     inverter       1         8.781
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    0.481     0.570     0.089       0.107         0.039           0.051           0.529        0.019     100% {0.481, 0.570}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    0.481     0.570     0.089       0.107         0.039           0.051           0.529        0.019     100% {0.481, 0.570}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=5760)
Total number of fetched objects 132293
Total number of fetched objects 132293
End delay calculation. (MEM=6460.5 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6460.5 CPU=0:00:07.8 REAL=0:00:01.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.257343
	 Executing: set_clock_latency -source -early -min -rise -0.257343 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.257343
	 Executing: set_clock_latency -source -late -min -rise -0.257343 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.26216
	 Executing: set_clock_latency -source -early -min -fall -0.26216 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.26216
	 Executing: set_clock_latency -source -late -min -fall -0.26216 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: -0.000104273, Propagated Latency: 0.528314
	 Executing: set_clock_latency -source -early -max -rise -0.528419 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: -0.000104273, Propagated Latency: 0.528314
	 Executing: set_clock_latency -source -late -max -rise -0.528419 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: -0.000104273, Propagated Latency: 0.528794
	 Executing: set_clock_latency -source -early -max -fall -0.528898 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: -0.000104273, Propagated Latency: 0.528794
	 Executing: set_clock_latency -source -late -max -fall -0.528898 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:16.3 real=0:00:03.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
  cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
  sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
  wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
  hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
  Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INVX32: 117 INVX16: 22 INVX4: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:16.4 real=0:00:03.0)
Runtime done. (took cpu=0:02:02 real=0:00:39.3)
Runtime Summary
===============
Clock Runtime:  (31%) Core CTS          11.74 (Init 2.67, Construction 2.53, Implementation 3.21, eGRPC 1.56, PostConditioning 0.59, Other 1.18)
Clock Runtime:  (43%) CTS services      16.27 (RefinePlace 6.12, EarlyGlobalClock 1.16, NanoRoute 6.68, ExtractRC 2.32, TimingAnalysis 0.00)
Clock Runtime:  (24%) Other CTS          8.98 (Init 2.30, CongRepair/EGR-DP 3.73, TimingUpdate 2.96, Other 0.00)
Clock Runtime: (100%) Total             36.99

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 4 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:02.7/0:00:39.4 (3.1), totSession cpu/real = 1:02:59.8/1:29:51.8 (0.7), mem = 3126.3M
#% End ccopt_design (date=12/01 17:54:22, total cpu=0:02:03, real=0:00:40.0, peak res=2845.4M, current mem=2235.4M)
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 1:03:06.3/1:31:08.1 (0.7), mem = 3029.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3025.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=2987.16)
Total number of fetched objects 132293
End delay calculation. (MEM=3660.57 CPU=0:00:13.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3660.57 CPU=0:00:17.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:19.1 real=0:00:02.0 totSessionCpu=1:03:30 mem=3660.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.631  | -1.059  | -1.631  |
|           TNS (ns):| -1409.5 |-769.668 | -1327.0 |
|    Violating Paths:|  2044   |  2022   |  1883   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.106   |      4 (4)       |
|   max_tran     |      1 (14)      |   -0.586   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.421%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 27.59 sec
Total Real time: 7.0 sec
Total Memory Usage: 3048.097656 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:27.6/0:00:06.2 (4.5), totSession cpu/real = 1:03:33.9/1:31:14.3 (0.7), mem = 3048.1M
<CMD> timeDesign -postCTS -hold
*** timeDesign #3 [begin] : totSession cpu/real = 1:03:35.0/1:31:28.0 (0.7), mem = 3048.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2992.6M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3030.11)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 132293
End delay calculation. (MEM=3669.35 CPU=0:00:14.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3669.35 CPU=0:00:17.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:02.0 totSessionCpu=1:03:59 mem=3669.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.180  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 92.421%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 24.95 sec
Total Real time: 4.0 sec
Total Memory Usage: 3040.828125 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:24.9/0:00:04.2 (5.9), totSession cpu/real = 1:03:59.9/1:31:32.2 (0.7), mem = 3040.8M
<CMD> optDesign -postCTS -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2323.3M, totSessionCpu=1:04:06 **
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { bc }
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 1:04:09.3/1:32:44.7 (0.7), mem = 3069.7M
*** InitOpt #2 [begin] : totSession cpu/real = 1:04:09.3/1:32:44.7 (0.7), mem = 3069.7M
**optDesign ... cpu = 0:00:06, real = 0:00:01, mem = 2456.5M, totSessionCpu=1:04:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3093.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3199.28)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 132293
End delay calculation. (MEM=3802.43 CPU=0:00:13.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3802.43 CPU=0:00:17.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.0 real=0:00:03.0 totSessionCpu=1:04:36 mem=3802.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.631  | -1.059  | -1.631  |
|           TNS (ns):| -1409.5 |-769.668 | -1327.0 |
|    Violating Paths:|  2044   |  2022   |  1883   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.106   |      4 (4)       |
|   max_tran     |      1 (14)      |   -0.586   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.421%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:06, mem = 2590.3M, totSessionCpu=1:04:38 **
*** InitOpt #2 [finish] : cpu/real = 0:00:28.6/0:00:06.2 (4.6), totSession cpu/real = 1:04:38.0/1:32:51.0 (0.7), mem = 3184.9M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
*** Starting optimizing excluded clock nets MEM= 3186.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3186.4M) ***
*** Starting optimizing excluded clock nets MEM= 3186.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3186.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 1:04:40.5/1:32:52.0 (0.7), mem = 3186.4M
Info: 141 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
*** DrvOpt #6 [finish] : cpu/real = 0:00:06.6/0:00:02.9 (2.3), totSession cpu/real = 1:04:47.1/1:32:54.9 (0.7), mem = 3188.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 1:04:48.2/1:32:55.6 (0.7), mem = 3188.4M
Info: 141 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    60|   559|    -0.91|   116|   116|    -0.17|     0|     0|     0|     0|    -1.63| -1409.54|       0|       0|       0| 92.42%|          |         |
|     0|     0|     0.00|    20|    20|    -0.05|     0|     0|     0|     0|    -2.09| -1632.04|     200|      96|      38| 92.59%| 0:00:01.0|  4677.7M|
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|    -2.09| -1700.37|      21|       6|       2| 92.60%| 0:00:01.0|  4677.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.09| -1701.22|       2|       0|       0| 92.60%| 0:00:00.0|  4677.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        141 | default  |
| METAL5 (z=5)  |        201 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:16.4 real=0:00:02.0 mem=4677.7M) ***

*** Starting refinePlace (1:05:11 mem=4591.7M) ***
Total net bbox length = 3.989e+06 (1.772e+06 2.217e+06) (ext = 3.775e+03)
Move report: Detail placement moves 13138 insts, mean move: 1.19 um, max move: 12.88 um 
	Max move on inst (B0/U10528): (554.40, 388.64) --> (559.44, 396.48)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:02.0 MEM: 5011.4MB
Summary Report:
Instances move: 13138 (out of 131412 movable)
Instances flipped: 0
Mean displacement: 1.19 um
Max displacement: 12.88 um (Instance: B0/U10528) (554.4, 388.64) -> (559.44, 396.48)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 3.995e+06 (1.777e+06 2.218e+06) (ext = 3.776e+03)
Runtime: CPU: 0:00:09.8 REAL: 0:00:03.0 MEM: 5011.4MB
*** Finished refinePlace (1:05:21 mem=5011.4M) ***
*** maximum move = 12.88 um ***
*** Finished re-routing un-routed nets (4672.4M) ***

*** Finish Physical Update (cpu=0:00:12.3 real=0:00:04.0 mem=4672.4M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:35.6/0:00:09.3 (3.8), totSession cpu/real = 1:05:23.7/1:33:04.9 (0.7), mem = 3534.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:18, real = 0:00:20, mem = 2652.7M, totSessionCpu=1:05:24 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 141 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 1:05:23.9/1:33:05.1 (0.7), mem = 3534.0M
*info: 141 clock nets excluded
*info: 910 no-driver nets excluded.
*info: 141 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -2.090  TNS Slack -1701.219 
+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -2.090|-1701.219|   92.60%|   0:00:00.0| 3940.4M|        wc|  default| B1/ram_reg[71]/D              |
|  -2.058|-2012.969|   90.97%|   0:00:08.0| 4714.2M|        wc|  default| B0/ram_reg[438]/D             |
|  -1.994|-1804.420|   91.06%|   0:00:02.0| 4751.7M|        wc|  default| B0/ram_reg[438]/D             |
|  -1.994|-1804.420|   91.06%|   0:00:00.0| 4776.7M|        wc|  default| B0/ram_reg[438]/D             |
|  -1.766|-1642.493|   91.13%|   0:00:02.0| 4776.7M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.739|-1603.497|   90.35%|   0:00:07.0| 4815.9M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.723|-1524.828|   90.41%|   0:00:01.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.723|-1524.828|   90.41%|   0:00:00.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.730|-1499.811|   90.45%|   0:00:01.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.730|-1495.236|   90.22%|   0:00:05.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.730|-1493.817|   90.26%|   0:00:00.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.730|-1493.817|   90.26%|   0:00:01.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.730|-1470.391|   90.30%|   0:00:01.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
|  -1.623|-1473.423|   90.23%|   0:00:04.0| 5006.7M|        wc|  default| B2/ram_reg[159]/D             |
|  -1.595|-1419.904|   90.27%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
|  -1.595|-1419.904|   90.27%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
|  -1.560|-1407.240|   90.30%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
|  -1.560|-1401.293|   90.27%|   0:00:03.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
|  -1.560|-1398.565|   90.29%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
|  -1.560|-1398.565|   90.29%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
|  -1.560|-1394.482|   90.30%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
|  -1.518|-1388.193|   90.20%|   0:00:04.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:05:34 real=0:00:42.0 mem=5006.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:05:34 real=0:00:42.0 mem=5006.7M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        141 | default  |
| METAL5 (z=5)  |        181 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.518  TNS Slack -1388.193 
*** GlobalOpt #2 [finish] : cpu/real = 0:05:39.7/0:00:45.5 (7.5), totSession cpu/real = 1:11:03.7/1:33:50.6 (0.8), mem = 3540.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.518
*** Check timing (0:00:00.1)
Info: 141 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 141 nets with fixed/cover wires excluded.
Info: 141 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 1:11:06.0/1:33:52.5 (0.8), mem = 3528.3M
*info: 141 clock nets excluded
*info: 1149 no-driver nets excluded.
*info: 141 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.518 TNS Slack -1388.193 Density 90.20
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.518|-1342.402|
|reg2reg   |-0.982| -635.161|
|HEPG      |-0.982| -635.161|
|All Paths |-1.518|-1388.193|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.982|   -1.518|-635.161|-1388.193|   90.20%|   0:00:00.0| 3938.7M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.941|   -1.518|-632.608|-1387.102|   90.21%|   0:00:00.0| 4621.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.916|   -1.518|-632.498|-1387.133|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.910|   -1.518|-631.357|-1387.126|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.889|   -1.518|-631.170|-1387.022|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[279]/D             |
|  -0.872|   -1.518|-626.534|-1388.312|   90.23%|   0:00:00.0| 4636.8M|        wc|  reg2reg| B3/ram_reg[23]/D              |
|  -0.861|   -1.518|-623.815|-1389.072|   90.23%|   0:00:01.0| 4642.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.848|   -1.518|-622.020|-1389.744|   90.24%|   0:00:00.0| 4646.0M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.841|   -1.518|-620.253|-1391.020|   90.25%|   0:00:00.0| 4668.1M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.828|   -1.518|-619.097|-1390.629|   90.25%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.818|   -1.518|-617.842|-1391.895|   90.28%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B2/ram_reg[127]/D             |
|  -0.803|   -1.508|-616.774|-1392.167|   90.30%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.785|   -1.508|-613.864|-1391.326|   90.34%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.780|   -1.508|-610.618|-1391.885|   90.42%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.767|   -1.508|-609.130|-1391.787|   90.43%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.759|   -1.503|-605.507|-1392.970|   90.47%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[103]/D             |
|  -0.746|   -1.505|-603.600|-1395.592|   90.50%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.738|   -1.527|-601.096|-1396.180|   90.57%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.736|   -1.527|-600.613|-1398.779|   90.60%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.733|   -1.527|-599.572|-1398.399|   90.61%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.726|   -1.527|-598.424|-1396.047|   90.62%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B2/ram_reg[63]/D              |
|  -0.722|   -1.527|-597.081|-1395.442|   90.65%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.715|   -1.527|-595.786|-1394.724|   90.67%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[175]/D             |
|  -0.711|   -1.527|-593.850|-1395.604|   90.72%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B1/ram_reg[415]/D             |
|  -0.708|   -1.527|-592.222|-1396.164|   90.75%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[175]/D             |
|  -0.716|   -1.527|-591.090|-1397.573|   90.77%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[223]/D             |
|  -0.705|   -1.527|-590.799|-1396.147|   90.77%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.700|   -1.527|-589.999|-1395.657|   90.78%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.696|   -1.527|-588.406|-1394.383|   90.81%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.694|   -1.527|-587.363|-1393.603|   90.83%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[175]/D             |
|  -0.691|   -1.527|-586.361|-1394.301|   90.84%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[399]/D             |
|  -0.687|   -1.527|-585.440|-1392.711|   90.86%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[367]/D             |
|  -0.684|   -1.527|-584.137|-1391.091|   90.88%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.682|   -1.527|-583.270|-1390.902|   90.89%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -0.679|   -1.527|-581.364|-1388.737|   90.91%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.677|   -1.527|-580.992|-1388.860|   90.93%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.672|   -1.527|-579.314|-1387.954|   90.94%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[159]/D             |
|  -0.670|   -1.527|-576.492|-1387.228|   90.98%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.670|   -1.527|-573.922|-1387.212|   91.01%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.670|   -1.527|-573.914|-1387.212|   91.01%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
|  -0.668|   -1.527|-574.039|-1387.567|   91.02%|   0:00:00.0| 4725.4M|        wc|  default| B3/ram_reg[89]/Q              |
|  -0.668|   -1.527|-574.039|-1387.451|   91.02%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread Job [begin] : mem = 0.4M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 130889
End delay calculation. (MEM=136.766 CPU=0:00:14.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=136.766 CPU=0:00:17.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:02.0 totSessionCpu=0:00:23.8 mem=136.8M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.162  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 91.025%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
*** QThread Job [finish] : cpu/real = 0:00:24.4/0:00:03.2 (7.5), mem = 144.8M

_______________________________________________________________________
skewClock sized 0 and inserted 14 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.668|   -1.527|-568.899|-1380.653|   91.02%|   0:00:06.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.664|   -1.527|-567.700|-1381.855|   91.03%|   0:00:06.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.660|   -1.527|-565.671|-1381.636|   91.06%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.657|   -1.527|-564.463|-1379.729|   91.08%|   0:00:01.0| 4735.4M|        wc|  reg2reg| B3/ram_reg[95]/D              |
|  -0.653|   -1.527|-563.589|-1379.345|   91.10%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.652|   -1.527|-562.436|-1378.557|   91.12%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.649|   -1.527|-561.983|-1377.926|   91.13%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.901|-1375.577|   91.16%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.339|-1376.700|   91.17%|   0:00:01.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.164|-1376.302|   91.17%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.080|-1376.171|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.162|-1376.526|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.003|-1376.288|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
|  -0.647|   -1.471|-560.003|-1376.288|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
skewClock sized 0 and inserted 26 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.642|   -1.471|-555.109|-1363.786|   91.18%|   0:00:03.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.640|   -1.471|-553.885|-1370.655|   91.21%|   0:00:03.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.640|   -1.471|-553.286|-1370.106|   91.23%|   0:00:00.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.640|   -1.471|-553.675|-1370.352|   91.25%|   0:00:01.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:02:45 real=0:00:22.0 mem=4716.4M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.471|   -1.471|-1330.087|-1370.352|   91.25%|   0:00:00.0| 4716.4M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.373|   -1.373|-1323.086|-1363.603|   91.27%|   0:00:01.0| 4945.4M|        wc|  default| B2/ram_reg[103]/D             |
|  -1.348|   -1.348|-1277.909|-1320.435|   91.29%|   0:00:00.0| 4945.4M|        wc|  default| B2/ram_reg[151]/D             |
|  -1.330|   -1.330|-1272.771|-1315.743|   91.31%|   0:00:00.0| 4945.4M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.307|   -1.307|-1276.060|-1317.686|   91.32%|   0:00:01.0| 4926.4M|        wc|  default| B0/ram_reg[47]/D              |
|  -1.302|   -1.302|-1261.038|-1304.708|   91.33%|   0:00:00.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.299|   -1.299|-1256.767|-1300.660|   91.33%|   0:00:01.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.288|   -1.288|-1251.348|-1295.880|   91.34%|   0:00:00.0| 4964.5M|        wc|  default| B3/ram_reg[423]/D             |
|  -1.269|   -1.269|-1244.960|-1289.268|   91.36%|   0:00:01.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.260|   -1.260|-1246.388|-1290.239|   91.38%|   0:00:01.0| 4964.5M|        wc|  default| B1/ram_reg[71]/D              |
|  -1.250|   -1.250|-1243.659|-1287.246|   91.41%|   0:00:00.0| 4964.5M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.245|   -1.245|-1239.509|-1283.219|   91.47%|   0:00:02.0| 5175.3M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.242|   -1.242|-1236.037|-1278.955|   91.49%|   0:00:01.0| 5175.3M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.232|   -1.232|-1237.041|-1279.434|   91.50%|   0:00:00.0| 5175.3M|        wc|  default| B0/ram_reg[239]/D             |
|  -1.227|   -1.227|-1216.679|-1261.587|   91.56%|   0:00:02.0| 5366.1M|        wc|  default| B2/ram_reg[87]/D              |
|  -1.224|   -1.224|-1211.417|-1256.746|   91.58%|   0:00:00.0| 5366.1M|        wc|  default| B0/ram_reg[295]/D             |
|  -1.217|   -1.217|-1207.850|-1253.084|   91.59%|   0:00:00.0| 5366.1M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.217|   -1.217|-1204.481|-1249.525|   91.60%|   0:00:02.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
|  -1.217|   -1.217|-1202.748|-1247.865|   91.61%|   0:00:00.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
|  -1.217|   -1.217|-1206.656|-1249.614|   91.77%|   0:00:02.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:00:14.0 mem=5366.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:41 real=0:00:36.0 mem=5366.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.217|-1206.656|
|reg2reg   |-0.640| -547.800|
|HEPG      |-0.640| -547.800|
|All Paths |-1.217|-1249.614|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.217 TNS Slack -1249.614 Density 91.77
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 1:15:52.1/1:34:32.7 (0.8), mem = 5366.1M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -1.217  TNS Slack -1249.614 Density 91.77
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   91.77%|        -|  -1.217|-1249.614|   0:00:00.0| 5366.1M|
|   90.99%|     1278|  -1.217|-1212.537|   0:00:02.0| 5366.1M|
|   90.88%|      643|  -1.217|-1212.422|   0:00:02.0| 5366.1M|
|   90.88%|        3|  -1.217|-1212.422|   0:00:00.0| 5366.1M|
|   90.88%|        0|  -1.217|-1212.422|   0:00:01.0| 5366.1M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.217  TNS Slack -1212.422 Density 90.88
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        181 | default  |
| METAL5 (z=5)  |        240 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:06.0) **
*** AreaOpt #9 [finish] : cpu/real = 0:00:35.5/0:00:05.7 (6.2), totSession cpu/real = 1:16:27.6/1:34:38.4 (0.8), mem = 5366.1M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:06, mem=4799.09M, totSessionCpu=1:16:28).
*** Starting refinePlace (1:16:28 mem=5020.1M) ***
Total net bbox length = 4.015e+06 (1.792e+06 2.222e+06) (ext = 3.783e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 3.154%

Density distribution unevenness ratio = 2.670%
Move report: incrNP moves 127411 insts, mean move: 9.15 um, max move: 244.16 um 
	Max move on inst (B2/FE_OCPC34636_n20897): (735.28, 855.12) --> (857.92, 733.60)
Finished incrNP (cpu=0:01:16, real=0:00:09.0, mem=5620.0M)
End of Small incrNP (cpu=0:01:16, real=0:00:09.0)
Move report: Detail placement moves 55778 insts, mean move: 1.17 um, max move: 17.92 um 
	Max move on inst (B0/FE_RC_11080_0): (210.00, 243.60) --> (216.16, 255.36)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:01.0 MEM: 5647.0MB
Summary Report:
Instances move: 127445 (out of 129394 movable)
Instances flipped: 1346
Mean displacement: 9.21 um
Max displacement: 244.16 um (Instance: B2/FE_OCPC34636_n20897) (735.28, 855.12) -> (857.92, 733.6)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 4.012e+06 (1.838e+06 2.174e+06) (ext = 3.843e+03)
Runtime: CPU: 0:01:23 REAL: 0:00:10.0 MEM: 5647.0MB
*** Finished refinePlace (1:17:52 mem=5647.0M) ***
*** maximum move = 244.16 um ***
*** Finished re-routing un-routed nets (5344.0M) ***

*** Finish Physical Update (cpu=0:01:30 real=0:00:12.0 mem=5344.0M) ***
** GigaOpt Optimizer WNS Slack -1.351 TNS Slack -1263.502 Density 90.93
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.351|-1195.319|
|reg2reg   |-0.798| -615.257|
|HEPG      |-0.798| -615.257|
|All Paths |-1.351|-1263.502|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.798|   -1.351|-615.257|-1263.502|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.764|   -1.323|-601.097|-1258.038|   90.93%|   0:00:01.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -0.749|   -1.323|-600.903|-1257.844|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.732|   -1.323|-600.458|-1257.844|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.715|   -1.323|-599.902|-1257.149|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -0.705|   -1.342|-598.085|-1254.138|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B2/ram_reg[135]/D             |
|  -0.692|   -1.304|-596.841|-1252.012|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.667|   -1.304|-596.002|-1250.339|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.664|   -1.304|-592.752|-1252.955|   90.94%|   0:00:01.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-592.552|-1252.931|   90.94%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.942|-1252.903|   90.94%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.923|-1252.903|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.923|-1253.206|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.923|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.884|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
|  -0.659|   -1.304|-591.884|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
skewClock sized 0 and inserted 28 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.636|   -1.304|-588.043|-1244.432|   90.95%|   0:00:03.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[55]/D              |
|  -0.633|   -1.289|-587.852|-1245.851|   90.98%|   0:00:04.0| 5348.1M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.630|   -1.289|-586.711|-1245.753|   90.99%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B2/ram_reg[151]/D             |
|  -0.626|   -1.301|-591.231|-1248.431|   91.00%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.620|   -1.301|-592.058|-1248.400|   91.01%|   0:00:01.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[167]/D             |
|  -0.615|   -1.301|-589.352|-1244.439|   91.03%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -0.614|   -1.301|-588.133|-1243.706|   91.05%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[143]/D             |
|  -0.610|   -1.301|-587.864|-1243.298|   91.05%|   0:00:01.0| 5405.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.605|   -1.301|-587.266|-1243.148|   91.07%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.603|   -1.301|-586.209|-1244.419|   91.10%|   0:00:01.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -0.603|   -1.301|-585.341|-1244.293|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -0.603|   -1.301|-585.340|-1244.293|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -0.603|   -1.301|-585.261|-1244.410|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
|  -0.603|   -1.301|-585.261|-1244.493|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
skewClock sized 0 and inserted 18 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.594|   -1.301|-579.566|-1228.556|   91.11%|   0:00:03.0| 5332.4M|        wc|  reg2reg| B2/ram_reg[487]/D             |
|  -0.592|   -1.301|-580.741|-1230.033|   91.15%|   0:00:03.0| 5332.4M|        wc|  reg2reg| B1/ram_reg[247]/D             |
|  -0.590|   -1.301|-579.387|-1228.305|   91.17%|   0:00:01.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-578.513|-1227.394|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-578.491|-1227.335|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-578.482|-1227.335|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-578.327|-1227.246|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-578.318|-1227.156|   91.19%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.590|   -1.299|-577.699|-1226.738|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
|  -0.591|   -1.299|-577.928|-1227.411|   91.19%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:00:13.0 mem=5370.5M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.299|   -1.299|-1158.437|-1227.411|   91.19%|   0:00:00.0| 5370.5M|        wc|  default| B0/ram_reg[295]/D             |
|  -1.200|   -1.200|-1146.579|-1217.106|   91.20%|   0:00:01.0| 5465.9M|        wc|  default| B1/ram_reg[439]/D             |
|  -1.185|   -1.185|-1150.595|-1220.636|   91.22%|   0:00:01.0| 5485.0M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1145.780|-1216.049|   91.24%|   0:00:01.0| 5504.1M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.182|   -1.182|-1144.998|-1215.311|   91.25%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1144.798|-1215.110|   91.25%|   0:00:01.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1139.625|-1209.081|   91.26%|   0:00:01.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1138.747|-1208.273|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1138.469|-1207.995|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1138.469|-1207.995|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.8 real=0:00:05.0 mem=5542.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:21 real=0:00:20.0 mem=5542.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.182|-1138.469|
|reg2reg   |-0.591| -574.990|
|HEPG      |-0.591| -574.990|
|All Paths |-1.182|-1207.995|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.182 TNS Slack -1207.995 Density 91.27
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] : totSession cpu/real = 1:20:19.7/1:35:11.3 (0.8), mem = 5542.2M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -1.182  TNS Slack -1207.995 Density 91.27
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   91.27%|        -|  -1.182|-1207.995|   0:00:00.0| 5542.2M|
|   90.89%|      630|  -1.180|-1192.462|   0:00:02.0| 5542.2M|
|   90.85%|      404|  -1.180|-1197.920|   0:00:01.0| 5542.2M|
|   90.85%|        0|  -1.180|-1197.920|   0:00:01.0| 5542.2M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.180  TNS Slack -1197.919 Density 90.85
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        253 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:06.0) **
*** AreaOpt #10 [finish] : cpu/real = 0:00:32.5/0:00:06.0 (5.4), totSession cpu/real = 1:20:52.1/1:35:17.3 (0.8), mem = 5542.2M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:06, mem=5292.25M, totSessionCpu=1:20:52).
*** Starting refinePlace (1:20:53 mem=5506.2M) ***
Total net bbox length = 4.030e+06 (1.848e+06 2.182e+06) (ext = 3.843e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 2.670%

Density distribution unevenness ratio = 2.868%
Move report: incrNP moves 124483 insts, mean move: 5.93 um, max move: 185.92 um 
	Max move on inst (DD_MUX/FE_OCPC70144_FE_OFN689_FE_DBTN5_n8): (590.24, 533.68) --> (486.64, 616.00)
Finished incrNP (cpu=0:01:22, real=0:00:08.0, mem=5704.6M)
End of Small incrNP (cpu=0:01:22, real=0:00:08.0)
Move report: Detail placement moves 56729 insts, mean move: 1.21 um, max move: 12.88 um 
	Max move on inst (B1/U6106): (207.20, 1102.08) --> (220.08, 1102.08)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:01.0 MEM: 5704.6MB
Summary Report:
Instances move: 124823 (out of 129299 movable)
Instances flipped: 3
Mean displacement: 6.02 um
Max displacement: 185.36 um (Instance: DD_MUX/FE_OCPC70144_FE_OFN689_FE_DBTN5_n8) (590.24, 533.68) -> (487.2, 616)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 4.004e+06 (1.838e+06 2.166e+06) (ext = 3.901e+03)
Runtime: CPU: 0:01:30 REAL: 0:00:10.0 MEM: 5704.6MB
*** Finished refinePlace (1:22:22 mem=5704.6M) ***
*** maximum move = 185.36 um ***
*** Finished re-routing un-routed nets (5361.6M) ***

*** Finish Physical Update (cpu=0:01:35 real=0:00:11.0 mem=5361.6M) ***
** GigaOpt Optimizer WNS Slack -1.385 TNS Slack -1241.638 Density 90.92
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.385|-1166.169|
|reg2reg   |-0.867| -622.625|
|HEPG      |-0.867| -622.625|
|All Paths |-1.385|-1241.638|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.867|   -1.385|-622.625|-1241.638|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[126]/D             |
|  -0.767|   -1.298|-621.419|-1239.897|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[149]/D             |
|  -0.744|   -1.364|-620.104|-1241.670|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[126]/D             |
|  -0.724|   -1.364|-619.898|-1244.004|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[127]/D             |
|  -0.689|   -1.364|-618.517|-1245.190|   90.92%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[127]/D             |
|  -0.668|   -1.364|-616.750|-1246.286|   90.93%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -0.654|   -1.350|-613.960|-1242.509|   90.94%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.642|   -1.350|-611.562|-1243.186|   90.94%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[151]/D             |
|  -0.630|   -1.310|-608.717|-1239.864|   90.94%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[135]/D             |
|  -0.619|   -1.310|-603.880|-1237.379|   90.95%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[95]/D              |
|  -0.674|   -1.293|-598.147|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[511]/D             |
|  -0.668|   -1.293|-598.126|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[511]/D             |
|  -0.612|   -1.293|-597.477|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.609|   -1.293|-596.346|-1234.163|   90.98%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -0.602|   -1.293|-595.581|-1234.360|   90.99%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.602|   -1.286|-594.562|-1233.899|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.602|   -1.286|-594.521|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.602|   -1.286|-594.521|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:04.0 mem=5361.6M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.286|   -1.286|-1159.956|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  default| B1/ram_reg[127]/D             |
|  -1.201|   -1.201|-1154.090|-1230.420|   91.02%|   0:00:01.0| 5552.4M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.191|   -1.191|-1148.081|-1223.993|   91.02%|   0:00:01.0| 5552.4M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.183|   -1.183|-1140.528|-1219.310|   91.03%|   0:00:01.0| 5552.4M|        wc|  default| B1/ram_reg[183]/D             |
|  -1.179|   -1.179|-1134.335|-1213.953|   91.04%|   0:00:02.0| 5590.6M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.168|   -1.168|-1127.599|-1206.246|   91.05%|   0:00:00.0| 5590.6M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.160|   -1.160|-1133.945|-1212.602|   91.05%|   0:00:01.0| 5590.6M|        wc|  default| B3/ram_reg[423]/D             |
|  -1.156|   -1.156|-1126.203|-1205.002|   91.06%|   0:00:01.0| 5647.8M|        wc|  default| B1/ram_reg[39]/D              |
|  -1.155|   -1.155|-1124.763|-1203.762|   91.06%|   0:00:01.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.155|   -1.155|-1124.317|-1203.316|   91.06%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.155|   -1.155|-1123.709|-1202.596|   91.07%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.155|   -1.155|-1123.622|-1202.513|   91.07%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.155|   -1.155|-1131.886|-1208.481|   91.23%|   0:00:02.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:33 real=0:00:10.0 mem=5647.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:07 real=0:00:15.0 mem=5647.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.155|-1131.886|
|reg2reg   |-0.602| -593.039|
|HEPG      |-0.602| -593.039|
|All Paths |-1.155|-1208.481|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -1208.481 Density 91.23
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] : totSession cpu/real = 1:24:36.0/1:35:44.3 (0.9), mem = 5647.8M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -1.155  TNS Slack -1208.481 Density 91.23
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   91.23%|        -|  -1.155|-1208.481|   0:00:00.0| 5647.8M|
|   91.01%|      367|  -1.155|-1197.485|   0:00:02.0| 5647.8M|
|   90.98%|      334|  -1.144|-1198.288|   0:00:02.0| 5647.8M|
|   90.98%|        0|  -1.144|-1198.288|   0:00:00.0| 5647.8M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.144  TNS Slack -1198.288 Density 90.98
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        253 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:31.0) (real = 0:00:05.0) **
*** AreaOpt #11 [finish] : cpu/real = 0:00:31.0/0:00:05.8 (5.4), totSession cpu/real = 1:25:07.0/1:35:50.0 (0.9), mem = 5647.8M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:05, mem=5318.81M, totSessionCpu=1:25:07).
*** Starting refinePlace (1:25:08 mem=5539.8M) ***
Total net bbox length = 4.014e+06 (1.842e+06 2.172e+06) (ext = 3.896e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 2.834%

Density distribution unevenness ratio = 2.731%
Move report: incrNP moves 123205 insts, mean move: 5.20 um, max move: 132.72 um 
	Max move on inst (B1/FE_OFC60830_n263): (786.80, 792.40) --> (790.16, 921.76)
Finished incrNP (cpu=0:01:16, real=0:00:08.0, mem=5741.8M)
End of Small incrNP (cpu=0:01:16, real=0:00:08.0)
Move report: Detail placement moves 70458 insts, mean move: 2.11 um, max move: 19.60 um 
	Max move on inst (FE_OCPC69807_FE_OFN2022_aa_mux_out_434): (73.92, 533.68) --> (54.32, 533.68)
	Runtime: CPU: 0:00:17.1 REAL: 0:00:04.0 MEM: 5786.1MB
Summary Report:
Instances move: 124045 (out of 129383 movable)
Instances flipped: 3791
Mean displacement: 5.49 um
Max displacement: 132.72 um (Instance: B1/FE_OFC60830_n263) (786.8, 792.4) -> (790.16, 921.76)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.890e+06 (1.725e+06 2.166e+06) (ext = 3.925e+03)
Runtime: CPU: 0:01:34 REAL: 0:00:12.0 MEM: 5786.1MB
*** Finished refinePlace (1:26:41 mem=5786.1M) ***
*** maximum move = 132.72 um ***
*** Finished re-routing un-routed nets (5378.1M) ***

*** Finish Physical Update (cpu=0:01:39 real=0:00:15.0 mem=5378.1M) ***
** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -1236.862 Density 90.98
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.750|   -1.272|-619.556|-1236.862|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.724|   -1.272|-618.743|-1236.755|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.702|   -1.263|-618.079|-1236.354|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.686|   -1.263|-617.156|-1236.459|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[511]/D             |
|  -0.672|   -1.263|-615.695|-1235.003|   90.98%|   0:00:01.0| 5378.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
|  -0.660|   -1.263|-613.120|-1235.240|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[254]/D             |
|  -0.651|   -1.263|-612.735|-1235.258|   90.99%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.640|   -1.263|-611.983|-1235.869|   90.99%|   0:00:01.0| 5416.2M|        wc|  reg2reg| B1/ram_reg[143]/D             |
|  -0.633|   -1.263|-609.627|-1233.660|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.633|   -1.263|-608.663|-1233.460|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.631|   -1.263|-608.600|-1233.474|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.631|   -1.263|-608.468|-1233.385|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.631|   -1.263|-608.403|-1233.144|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.631|   -1.263|-607.905|-1233.315|   91.02%|   0:00:01.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.631|   -1.263|-607.898|-1233.745|   91.03%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.627|   -1.263|-607.763|-1234.032|   91.04%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.614|   -1.263|-607.539|-1235.115|   91.04%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.614|   -1.263|-606.298|-1235.480|   91.05%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.614|   -1.263|-606.228|-1235.385|   91.05%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.613|   -1.263|-606.225|-1235.463|   91.06%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
|  -0.613|   -1.263|-606.244|-1235.524|   91.06%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.3 real=0:00:03.0 mem=5416.2M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.263|   -1.263|-1158.666|-1235.524|   91.06%|   0:00:00.0| 5416.2M|        wc|  default| B2/ram_reg[78]/D              |
|  -1.191|   -1.191|-1150.601|-1228.739|   91.06%|   0:00:00.0| 5492.6M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.182|   -1.182|-1147.932|-1226.111|   91.05%|   0:00:01.0| 5664.3M|        wc|  default| B3/ram_reg[438]/D             |
|  -1.168|   -1.168|-1146.162|-1224.483|   91.05%|   0:00:00.0| 5664.3M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.157|   -1.157|-1138.405|-1217.616|   91.06%|   0:00:01.0| 5664.3M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.152|   -1.152|-1133.904|-1213.112|   91.09%|   0:00:01.0| 5683.5M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.263|   -1.263|-1129.550|-1209.107|   91.07%|   0:00:02.0| 5836.1M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.224|   -1.224|-1140.377|-1218.818|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.207|   -1.207|-1138.326|-1216.904|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B1/ram_reg[55]/D              |
|  -1.198|   -1.198|-1137.731|-1216.217|   91.09%|   0:00:00.0| 5836.1M|        wc|  default| B1/ram_reg[310]/D             |
|  -1.177|   -1.177|-1134.577|-1213.148|   91.09%|   0:00:01.0| 5836.1M|        wc|  default| B1/ram_reg[310]/D             |
|  -1.169|   -1.169|-1126.865|-1206.323|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.169|   -1.169|-1126.861|-1206.302|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.169|   -1.169|-1124.528|-1203.962|   91.10%|   0:00:01.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.169|   -1.169|-1124.603|-1203.998|   91.11%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:00:07.0 mem=5836.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:00:11.0 mem=5836.1M) ***
*** Starting refinePlace (1:28:18 mem=5574.1M) ***
Total net bbox length = 3.894e+06 (1.727e+06 2.167e+06) (ext = 3.925e+03)
Move report: Detail placement moves 2994 insts, mean move: 5.94 um, max move: 54.32 um 
	Max move on inst (B2/FE_OFC67366_n30285): (250.88, 1141.28) --> (285.60, 1121.68)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 5658.1MB
Summary Report:
Instances move: 2994 (out of 129558 movable)
Instances flipped: 0
Mean displacement: 5.94 um
Max displacement: 54.32 um (Instance: B2/FE_OFC67366_n30285) (250.88, 1141.28) -> (285.6, 1121.68)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX1
Total net bbox length = 3.911e+06 (1.736e+06 2.175e+06) (ext = 3.983e+03)
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 5658.1MB
*** Finished refinePlace (1:28:20 mem=5658.1M) ***
*** maximum move = 54.32 um ***
*** Finished re-routing un-routed nets (5351.1M) ***

*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=5351.1M) ***
** GigaOpt Optimizer WNS Slack -1.264 TNS Slack -1209.718 Density 91.11
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.264|-1130.468|
|reg2reg   |-0.777| -608.623|
|HEPG      |-0.777| -608.623|
|All Paths |-1.264|-1209.718|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        249 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:17:12 real=0:02:24 mem=5351.1M) ***

*** WnsOpt #3 [finish] : cpu/real = 0:17:17.3/0:02:27.3 (7.0), totSession cpu/real = 1:28:23.2/1:36:19.8 (0.9), mem = 4146.7M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 1:28:23.5/1:36:20.1 (0.9), mem = 4125.7M
*info: 227 clock nets excluded
*info: 1169 no-driver nets excluded.
*info: 141 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.264 TNS Slack -1209.718 Density 91.11
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.264|-1130.468|
|reg2reg   |-0.777| -608.623|
|HEPG      |-0.777| -608.623|
|All Paths |-1.264|-1209.718|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.777|   -1.264|-608.623|-1209.718|   91.11%|   0:00:00.0| 4534.1M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.724|   -1.235|-607.948|-1209.314|   91.10%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.700|   -1.212|-607.688|-1208.761|   91.11%|   0:00:01.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.692|   -1.204|-607.453|-1208.524|   91.11%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.692|   -1.204|-607.144|-1208.223|   91.11%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
|  -0.692|   -1.204|-600.109|-1207.581|   91.13%|   0:00:02.0| 5253.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.692|   -1.235|-596.651|-1207.321|   91.13%|   0:00:01.0| 5259.7M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.692|   -1.235|-596.208|-1207.025|   91.14%|   0:00:00.0| 5259.7M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.692|   -1.235|-573.418|-1197.804|   91.16%|   0:00:01.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.692|   -1.235|-573.209|-1197.807|   91.16%|   0:00:00.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.692|   -1.235|-572.082|-1196.477|   91.18%|   0:00:01.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.692|   -1.235|-571.393|-1197.325|   91.21%|   0:00:00.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.692|   -1.235|-562.393|-1190.120|   91.24%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.692|   -1.235|-562.285|-1189.944|   91.24%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.692|   -1.235|-561.618|-1189.694|   91.26%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.692|   -1.235|-561.599|-1189.694|   91.26%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.692|   -1.235|-561.591|-1189.694|   91.26%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
|  -0.692|   -1.230|-553.978|-1187.178|   91.28%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-553.657|-1186.635|   91.29%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-548.668|-1184.849|   91.31%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-548.667|-1184.384|   91.31%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-548.349|-1184.284|   91.32%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-548.289|-1184.202|   91.32%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
|  -0.692|   -1.230|-539.698|-1176.507|   91.35%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.692|   -1.230|-539.403|-1176.249|   91.35%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.692|   -1.230|-538.985|-1175.666|   91.36%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
|  -0.692|   -1.230|-538.850|-1175.531|   91.36%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.692|   -1.230|-538.653|-1175.373|   91.37%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.692|   -1.230|-538.646|-1175.373|   91.37%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
|  -0.692|   -1.230|-532.028|-1172.104|   91.39%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
|  -0.692|   -1.230|-531.857|-1171.924|   91.39%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
|  -0.692|   -1.230|-531.094|-1171.655|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
|  -0.692|   -1.230|-530.894|-1171.250|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
|  -0.692|   -1.230|-529.726|-1170.808|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
|  -0.692|   -1.230|-524.904|-1168.864|   91.45%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.692|   -1.230|-524.710|-1168.554|   91.45%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.692|   -1.230|-523.722|-1168.253|   91.46%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.692|   -1.230|-523.690|-1168.234|   91.47%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
|  -0.692|   -1.230|-518.024|-1164.924|   91.52%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
|  -0.692|   -1.230|-517.989|-1164.924|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
|  -0.692|   -1.230|-517.573|-1164.166|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
|  -0.692|   -1.230|-517.529|-1164.166|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
|  -0.692|   -1.230|-517.513|-1164.153|   91.53%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
|  -0.692|   -1.230|-510.855|-1160.442|   91.56%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
|  -0.692|   -1.230|-510.714|-1160.365|   91.56%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
|  -0.692|   -1.230|-510.132|-1159.963|   91.55%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
|  -0.692|   -1.230|-504.900|-1156.363|   91.59%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[158]/D             |
|  -0.692|   -1.230|-504.673|-1155.943|   91.59%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
|  -0.692|   -1.230|-502.805|-1155.199|   91.60%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
|  -0.692|   -1.230|-502.679|-1155.243|   91.60%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
|  -0.692|   -1.230|-502.643|-1155.071|   91.60%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
|  -0.692|   -1.230|-497.813|-1150.793|   91.65%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
|  -0.692|   -1.230|-497.546|-1150.675|   91.65%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
|  -0.692|   -1.230|-495.316|-1149.842|   91.66%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
|  -0.692|   -1.230|-495.257|-1149.842|   91.66%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
|  -0.692|   -1.230|-495.199|-1149.784|   91.66%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
|  -0.692|   -1.230|-488.046|-1146.637|   91.71%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
|  -0.692|   -1.230|-487.948|-1146.784|   91.71%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
|  -0.692|   -1.230|-487.758|-1146.547|   91.71%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
|  -0.692|   -1.230|-487.343|-1146.286|   91.72%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
|  -0.692|   -1.230|-482.163|-1143.534|   91.77%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
|  -0.692|   -1.230|-482.141|-1143.534|   91.77%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
|  -0.692|   -1.230|-481.218|-1143.094|   91.78%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
|  -0.692|   -1.230|-477.804|-1141.183|   91.80%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[376]/D             |
|  -0.692|   -1.230|-477.741|-1141.141|   91.80%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
|  -0.692|   -1.230|-477.365|-1141.182|   91.81%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
|  -0.692|   -1.230|-477.360|-1141.182|   91.81%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
|  -0.692|   -1.230|-476.482|-1141.087|   91.82%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
|  -0.692|   -1.230|-471.290|-1139.173|   91.86%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
|  -0.692|   -1.230|-471.235|-1139.135|   91.86%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
|  -0.692|   -1.230|-469.411|-1138.672|   91.87%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
|  -0.692|   -1.230|-469.387|-1138.672|   91.87%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
|  -0.692|   -1.230|-469.369|-1138.646|   91.88%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
|  -0.692|   -1.230|-467.345|-1137.125|   91.89%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
|  -0.692|   -1.230|-461.203|-1135.397|   91.95%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[27]/D              |
|  -0.692|   -1.230|-461.120|-1135.007|   91.95%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[116]/D             |
|  -0.692|   -1.230|-460.217|-1134.863|   91.95%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[116]/D             |
|  -0.692|   -1.230|-456.245|-1133.460|   91.97%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -0.692|   -1.230|-456.223|-1133.460|   91.97%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -0.692|   -1.230|-456.131|-1133.445|   91.97%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -0.692|   -1.230|-455.836|-1133.438|   91.99%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
|  -0.692|   -1.230|-452.324|-1132.202|   92.03%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
|  -0.692|   -1.230|-452.266|-1132.202|   92.03%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
|  -0.692|   -1.230|-452.209|-1132.202|   92.03%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
|  -0.692|   -1.230|-451.499|-1131.824|   92.05%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
|  -0.692|   -1.230|-451.403|-1131.824|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
|  -0.692|   -1.230|-451.159|-1131.776|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
|  -0.692|   -1.230|-451.106|-1131.776|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[13]/D              |
|  -0.692|   -1.230|-450.967|-1131.760|   92.06%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
|  -0.692|   -1.230|-450.960|-1131.755|   92.06%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
|  -0.692|   -1.230|-448.953|-1130.770|   92.09%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
|  -0.692|   -1.230|-448.890|-1130.783|   92.10%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
|  -0.692|   -1.230|-448.866|-1130.782|   92.10%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
|  -0.692|   -1.230|-446.962|-1130.679|   92.13%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[356]/D             |
|  -0.692|   -1.230|-446.853|-1130.220|   92.13%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[44]/D              |
|  -0.692|   -1.230|-446.762|-1130.239|   92.14%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
|  -0.692|   -1.230|-446.641|-1130.205|   92.15%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
|  -0.692|   -1.230|-446.635|-1130.204|   92.15%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
|  -0.692|   -1.230|-446.606|-1129.186|   92.18%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[89]/D              |
|  -0.692|   -1.230|-446.581|-1129.186|   92.18%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[89]/D              |
|  -0.692|   -1.230|-446.564|-1129.199|   92.19%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[72]/D              |
|  -0.692|   -1.230|-446.555|-1129.191|   92.20%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[72]/D              |
|  -0.692|   -1.230|-446.458|-1128.957|   92.22%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[250]/D             |
|  -0.692|   -1.230|-446.598|-1128.693|   92.22%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[271]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:08:02 real=0:00:39.0 mem=5377.2M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.230|   -1.230|-1089.193|-1128.693|   92.22%|   0:00:00.0| 5377.2M|        wc|  default| B0/ram_reg[503]/D             |
|  -1.176|   -1.176|-1084.604|-1124.478|   92.22%|   0:00:00.0| 5434.5M|        wc|  default| B0/ram_reg[271]/D             |
|  -1.176|   -1.176|-1079.526|-1120.229|   92.21%|   0:00:01.0| 5453.5M|        wc|  default| B0/ram_reg[271]/D             |
|  -1.176|   -1.176|-1079.341|-1120.043|   92.21%|   0:00:00.0| 5453.5M|        wc|  default| B0/ram_reg[271]/D             |
|  -1.176|   -1.176|-1076.934|-1117.229|   92.22%|   0:00:02.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.176|   -1.176|-1075.258|-1115.380|   92.22%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.176|   -1.176|-1075.148|-1115.270|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
|  -1.176|   -1.176|-1068.917|-1109.511|   92.22%|   0:00:02.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
|  -1.176|   -1.176|-1068.690|-1109.292|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
|  -1.176|   -1.176|-1066.070|-1107.341|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
|  -1.176|   -1.176|-1064.564|-1105.879|   92.24%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
|  -1.176|   -1.176|-1064.552|-1105.868|   92.24%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
|  -1.176|   -1.176|-1060.029|-1101.950|   92.25%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.176|   -1.176|-1059.867|-1101.817|   92.25%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.176|   -1.176|-1059.097|-1100.955|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.176|   -1.176|-1058.971|-1100.830|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.176|   -1.176|-1056.432|-1098.504|   92.26%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
|  -1.176|   -1.176|-1056.395|-1098.468|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
|  -1.176|   -1.176|-1056.188|-1098.282|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
|  -1.176|   -1.176|-1054.960|-1097.055|   92.27%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
|  -1.176|   -1.176|-1054.952|-1097.047|   92.27%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
|  -1.176|   -1.176|-1054.881|-1096.976|   92.27%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
|  -1.176|   -1.176|-1052.776|-1095.166|   92.28%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
|  -1.176|   -1.176|-1052.759|-1095.148|   92.28%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
|  -1.176|   -1.176|-1051.967|-1094.366|   92.28%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
|  -1.176|   -1.176|-1051.217|-1093.616|   92.29%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
|  -1.176|   -1.176|-1049.482|-1091.903|   92.29%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
|  -1.176|   -1.176|-1049.327|-1091.747|   92.29%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
|  -1.176|   -1.176|-1049.296|-1091.710|   92.29%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
|  -1.176|   -1.176|-1048.051|-1090.464|   92.30%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
|  -1.176|   -1.176|-1048.015|-1090.429|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
|  -1.176|   -1.176|-1048.011|-1090.425|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
|  -1.176|   -1.176|-1047.652|-1090.066|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
|  -1.176|   -1.176|-1047.600|-1090.014|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
|  -1.176|   -1.176|-1047.497|-1089.911|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
|  -1.176|   -1.176|-1046.591|-1089.005|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
|  -1.176|   -1.176|-1045.636|-1088.104|   92.31%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
|  -1.176|   -1.176|-1045.469|-1087.970|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
|  -1.176|   -1.176|-1045.468|-1087.968|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
|  -1.176|   -1.176|-1044.395|-1086.859|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
|  -1.176|   -1.176|-1044.217|-1086.682|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
|  -1.176|   -1.176|-1043.469|-1085.958|   92.31%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
|  -1.176|   -1.176|-1043.395|-1085.884|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
|  -1.176|   -1.176|-1043.344|-1085.833|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
|  -1.176|   -1.176|-1042.419|-1085.081|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
|  -1.176|   -1.176|-1042.347|-1085.009|   92.33%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
|  -1.176|   -1.176|-1042.291|-1084.953|   92.33%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
|  -1.176|   -1.176|-1039.139|-1081.855|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[101]/D             |
|  -1.176|   -1.176|-1039.091|-1081.743|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[125]/D             |
|  -1.176|   -1.176|-1038.850|-1081.487|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[101]/D             |
|  -1.176|   -1.176|-1037.521|-1080.072|   92.35%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
|  -1.176|   -1.176|-1037.201|-1079.758|   92.35%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
|  -1.176|   -1.176|-1037.067|-1079.632|   92.35%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
|  -1.176|   -1.176|-1032.000|-1074.864|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
|  -1.176|   -1.176|-1031.567|-1074.469|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
|  -1.176|   -1.176|-1031.040|-1073.943|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
|  -1.176|   -1.176|-1028.135|-1071.037|   92.36%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[229]/D             |
|  -1.176|   -1.176|-1025.237|-1068.058|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
|  -1.176|   -1.176|-1025.120|-1067.941|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
|  -1.176|   -1.176|-1022.890|-1066.493|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
|  -1.176|   -1.176|-1022.507|-1066.110|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
|  -1.176|   -1.176|-1022.413|-1066.017|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
|  -1.176|   -1.176|-1018.718|-1062.438|   92.38%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
|  -1.176|   -1.176|-1018.713|-1062.433|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
|  -1.176|   -1.176|-1018.422|-1062.220|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
|  -1.176|   -1.176|-1018.412|-1062.211|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
|  -1.176|   -1.176|-1013.846|-1058.066|   92.39%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[331]/D             |
|  -1.176|   -1.176|-1013.591|-1057.832|   92.39%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[331]/D             |
|  -1.176|   -1.176|-1009.013|-1053.751|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
|  -1.176|   -1.176|-1008.648|-1053.424|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
|  -1.176|   -1.176|-1007.805|-1052.581|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
|  -1.176|   -1.176|-1006.079|-1050.946|   92.41%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[457]/D             |
|  -1.176|   -1.176|-1004.186|-1049.063|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[307]/D             |
|  -1.176|   -1.176|-1004.033|-1048.910|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[307]/D             |
|  -1.176|   -1.176|-1003.711|-1048.631|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[338]/D             |
|  -1.176|   -1.176|-1003.145|-1048.153|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[338]/D             |
|  -1.176|   -1.176| -996.813|-1042.862|   92.43%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
|  -1.176|   -1.176| -996.678|-1042.726|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
|  -1.176|   -1.176| -996.628|-1042.676|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
|  -1.176|   -1.176| -996.613|-1042.661|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
|  -1.176|   -1.176| -994.158|-1040.600|   92.44%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
|  -1.176|   -1.176| -992.308|-1038.822|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
|  -1.176|   -1.176| -992.085|-1038.598|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
|  -1.176|   -1.176| -988.883|-1035.843|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
|  -1.176|   -1.176| -988.790|-1035.750|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
|  -1.176|   -1.176| -988.586|-1035.546|   92.45%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
|  -1.176|   -1.176| -983.469|-1031.108|   92.46%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[460]/D             |
|  -1.176|   -1.176| -983.371|-1031.010|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[460]/D             |
|  -1.176|   -1.176| -983.282|-1030.895|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[371]/D             |
|  -1.176|   -1.176| -982.407|-1030.204|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[371]/D             |
|  -1.176|   -1.176| -977.539|-1026.985|   92.47%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
|  -1.176|   -1.176| -976.695|-1026.313|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
|  -1.176|   -1.176| -976.484|-1026.277|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
|  -1.176|   -1.176| -976.433|-1026.226|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
|  -1.176|   -1.176| -973.110|-1023.809|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
|  -1.176|   -1.176| -972.876|-1023.739|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
|  -1.176|   -1.176| -972.409|-1023.410|   92.49%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
|  -1.176|   -1.176| -972.398|-1023.410|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
|  -1.176|   -1.176| -967.383|-1020.539|   92.50%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[363]/D             |
|  -1.176|   -1.176| -966.544|-1019.978|   92.51%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[395]/D             |
|  -1.176|   -1.176| -966.499|-1019.953|   92.51%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[395]/D             |
|  -1.176|   -1.176| -962.458|-1017.253|   92.52%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[362]/D             |
|  -1.176|   -1.176| -962.438|-1017.072|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -961.990|-1016.882|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -960.748|-1016.021|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
|  -1.176|   -1.176| -958.440|-1014.996|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[106]/D             |
|  -1.176|   -1.176| -958.268|-1014.824|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[106]/D             |
|  -1.176|   -1.176| -957.484|-1014.387|   92.53%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[506]/D             |
|  -1.176|   -1.176| -957.429|-1014.346|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[506]/D             |
|  -1.176|   -1.176| -954.413|-1012.952|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
|  -1.176|   -1.176| -952.030|-1011.563|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
|  -1.176|   -1.176| -949.552|-1009.485|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
|  -1.176|   -1.176| -944.829|-1007.920|   92.54%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
|  -1.176|   -1.176| -944.419|-1007.663|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
|  -1.176|   -1.176| -944.263|-1007.599|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
|  -1.176|   -1.176| -943.880|-1007.523|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[194]/D             |
|  -1.176|   -1.176| -942.608|-1006.907|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[72]/D              |
|  -1.176|   -1.176| -940.427|-1006.214|   92.55%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[378]/D             |
|  -1.176|   -1.176| -939.948|-1006.099|   92.55%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
|  -1.176|   -1.176| -939.653|-1005.958|   92.56%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
|  -1.176|   -1.176| -939.565|-1005.947|   92.56%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
|  -1.176|   -1.176| -939.565|-1007.038|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[456]/D             |
|  -1.176|   -1.176| -939.331|-1006.805|   92.57%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[456]/D             |
|  -1.176|   -1.176| -938.888|-1006.362|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[177]/D             |
|  -1.176|   -1.176| -938.812|-1006.315|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[123]/D             |
|  -1.176|   -1.176| -938.630|-1006.198|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[123]/D             |
|  -1.176|   -1.176| -938.559|-1005.914|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[225]/D             |
|  -1.176|   -1.176| -938.325|-1005.906|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[224]/D             |
|  -1.176|   -1.176| -937.810|-1005.713|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[377]/D             |
|  -1.176|   -1.176| -937.665|-1005.615|   92.59%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[233]/D             |
|  -1.176|   -1.176| -937.647|-1005.564|   92.59%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[225]/D             |
|  -1.176|   -1.176| -937.458|-1005.516|   92.59%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[2]/D               |
|  -1.176|   -1.176| -937.232|-1004.908|   92.61%|   0:00:02.0| 5758.8M|        wc|  default| B1/ram_reg[426]/D             |
|  -1.176|   -1.176| -937.083|-1004.884|   92.61%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[426]/D             |
|  -1.176|   -1.176| -936.840|-1004.718|   92.61%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[306]/D             |
|  -1.176|   -1.176| -936.824|-1004.702|   92.62%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[107]/D             |
|  -1.176|   -1.176| -936.824|-1004.702|   92.62%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[271]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:07:02 real=0:00:36.0 mem=5758.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:05 real=0:01:15 mem=5758.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.176| -936.824|
|reg2reg   |-0.692| -439.552|
|HEPG      |-0.692| -439.552|
|All Paths |-1.176|-1004.702|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.176 TNS Slack -1004.702 Density 92.62
*** Starting refinePlace (1:43:34 mem=5490.8M) ***
Total net bbox length = 3.955e+06 (1.757e+06 2.197e+06) (ext = 3.983e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 2.437%

Density distribution unevenness ratio = 2.721%
Move report: incrNP moves 127021 insts, mean move: 5.83 um, max move: 165.76 um 
	Max move on inst (DD_MUX/FE_OCPC71556_FE_OFN36805_n): (1211.84, 302.40) --> (1136.24, 392.56)
Finished incrNP (cpu=0:01:15, real=0:00:08.0, mem=5697.6M)
End of Small incrNP (cpu=0:01:15, real=0:00:08.0)
Move report: Detail placement moves 83032 insts, mean move: 2.23 um, max move: 22.96 um 
	Max move on inst (B1/FE_OFC66230_n30657): (800.24, 741.44) --> (823.20, 741.44)
	Runtime: CPU: 0:00:17.4 REAL: 0:00:05.0 MEM: 5762.3MB
Summary Report:
Instances move: 127465 (out of 131919 movable)
Instances flipped: 953
Mean displacement: 6.09 um
Max displacement: 184.80 um (Instance: DD_MUX/FE_OCPC71556_FE_OFN36805_n) (1211.84, 302.4) -> (1117.2, 392.56)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.905e+06 (1.734e+06 2.171e+06) (ext = 3.999e+03)
Runtime: CPU: 0:01:32 REAL: 0:00:13.0 MEM: 5762.3MB
*** Finished refinePlace (1:45:06 mem=5762.3M) ***
*** maximum move = 184.80 um ***
*** Finished re-routing un-routed nets (5380.3M) ***

*** Finish Physical Update (cpu=0:01:38 real=0:00:15.0 mem=5380.3M) ***
** GigaOpt Optimizer WNS Slack -1.225 TNS Slack -1045.986 Density 92.62
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.225| -964.494|
|reg2reg   |-0.708| -490.211|
|HEPG      |-0.708| -490.211|
|All Paths |-1.225|-1045.986|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        320 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:16:45 real=0:01:31 mem=5380.3M) ***

*** TnsOpt #4 [finish] : cpu/real = 0:16:49.6/0:01:34.2 (10.7), totSession cpu/real = 1:45:13.1/1:37:54.3 (1.1), mem = 4241.0M
End: GigaOpt Optimization in TNS mode
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] : totSession cpu/real = 1:45:14.8/1:37:55.5 (1.1), mem = 4648.8M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -1.225  TNS Slack -1045.986 Density 92.62
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   92.62%|        -|  -1.225|-1045.986|   0:00:00.0| 4648.8M|
|   92.62%|        0|  -1.225|-1045.986|   0:00:00.0| 4958.1M|
|   92.62%|       76|  -1.225|-1045.015|   0:00:01.0| 5335.7M|
|   92.19%|      708|  -1.225|-1039.787|   0:00:02.0| 5335.7M|
|   92.11%|      489|  -1.224|-1043.393|   0:00:02.0| 5335.7M|
|   92.11%|        3|  -1.224|-1043.393|   0:00:00.0| 5335.7M|
|   92.11%|        0|  -1.224|-1043.393|   0:00:01.0| 5335.7M|
|   92.11%|        0|  -1.224|-1043.393|   0:00:00.0| 5335.7M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.224  TNS Slack -1043.393 Density 92.11
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        243 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:44.3) (real = 0:00:07.0) **
*** Starting refinePlace (1:46:00 mem=5555.7M) ***
Total net bbox length = 3.905e+06 (1.735e+06 2.170e+06) (ext = 3.999e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 5587.7MB
Summary Report:
Instances move: 0 (out of 131202 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.905e+06 (1.735e+06 2.170e+06) (ext = 3.999e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 5587.7MB
*** Finished refinePlace (1:46:02 mem=5587.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5328.7M) ***

*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=5328.7M) ***
*** AreaOpt #12 [finish] : cpu/real = 0:00:49.2/0:00:10.0 (4.9), totSession cpu/real = 1:46:04.0/1:38:05.5 (1.1), mem = 5328.7M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:10, mem=4235.86M, totSessionCpu=1:46:04).
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[NR-eGR] Read numTotalNets=132408  numIgnoredNets=141
[NR-eGR] There are 86 clock nets ( 86 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 132181 
[NR-eGR] Rule id: 1  Nets: 86 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 243 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.194800e+04um
[NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.252424e+04um
[NR-eGR] Layer group 3: route 131938 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.12% V. EstWL: 4.297135e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1643( 1.38%)        23( 0.02%)         1( 0.00%)         0( 0.00%)   ( 1.40%) 
[NR-eGR]  METAL3  (3)       368( 0.30%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  METAL4  (4)       784( 0.65%)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.67%) 
[NR-eGR]  METAL5  (5)       888( 0.74%)       184( 0.15%)        20( 0.02%)         4( 0.00%)   ( 0.91%) 
[NR-eGR]  METAL6  (6)       102( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             3785( 0.63%)       240( 0.04%)        21( 0.00%)         4( 0.00%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.32% H + 0.13% V
[NR-eGR] Overflow after Early Global Route 0.42% H + 0.15% V
[NR-eGR] Started Export DB wires ( Curr Mem: 4379.02 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 4379.02 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.70 sec, Real: 0.16 sec, Curr Mem: 4379.02 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4379.02 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.23 sec, Real: 0.02 sec, Curr Mem: 4379.02 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.96 sec, Real: 0.20 sec, Curr Mem: 4379.02 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 2.246660e+03um, number of vias: 367047
[NR-eGR] METAL2  (2V) length: 8.158384e+05um, number of vias: 436615
[NR-eGR] METAL3  (3H) length: 1.090685e+06um, number of vias: 106243
[NR-eGR] METAL4  (4V) length: 1.229016e+06um, number of vias: 43950
[NR-eGR] METAL5  (5H) length: 9.093804e+05um, number of vias: 13690
[NR-eGR] METAL6  (6V) length: 5.156029e+05um, number of vias: 0
[NR-eGR] Total length: 4.562769e+06um, number of vias: 967545
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.875450e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.99 sec, Real: 2.19 sec, Curr Mem: 4269.50 MB )
Extraction called for design 'MAU' of instances=131342 and nets=133595 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 4179.656M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.79 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   815.92   314.16   878.64   376.88 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   753.20   627.76   815.92   690.48 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=4201.92)
Total number of fetched objects 132408
End delay calculation. (MEM=4898.88 CPU=0:00:13.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4898.88 CPU=0:00:17.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 1:46:37.7/1:38:13.3 (1.1), mem = 4898.9M
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|   176|    -0.11|    75|    75|    -0.15|     0|     0|     0|     0|    -1.52| -1259.91|       0|       0|       0| 92.11%|          |         |
|     0|     0|     0.00|     3|     3|    -0.09|     0|     0|     0|     0|    -2.20| -1820.97|     111|      63|       9| 92.21%| 0:00:01.0|  5566.2M|
|     0|     0|     0.00|     2|     2|    -0.04|     0|     0|     0|     0|    -2.71| -1962.16|       2|       0|       0| 92.21%| 0:00:00.0|  5566.2M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -3.31| -2095.72|       1|       0|       0| 92.21%| 0:00:00.0|  5566.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |         55 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:01.0 mem=5566.2M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:18.3/0:00:04.9 (3.7), totSession cpu/real = 1:46:56.0/1:38:18.2 (1.1), mem = 4217.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.760 -> -1.583 (bump = 0.823)
Begin: GigaOpt nonLegal postEco optimization
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
*** WnsOpt #4 [begin] : totSession cpu/real = 1:46:57.0/1:38:19.3 (1.1), mem = 4217.8M
*info: 227 clock nets excluded
*info: 1185 no-driver nets excluded.
*info: 141 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.311 TNS Slack -2095.720 Density 92.21
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.311|-1988.324|
|reg2reg   |-1.391| -819.707|
|HEPG      |-1.391| -819.707|
|All Paths |-3.311|-2095.720|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.391|   -3.311|-819.707|-2095.720|   92.21%|   0:00:00.0| 4626.2M|        wc|  reg2reg| B2/ram_reg[213]/D             |
|  -1.067|   -3.311|-815.336|-2092.647|   92.22%|   0:00:00.0| 5300.0M|        wc|  reg2reg| B2/ram_reg[151]/D             |
|  -1.040|   -3.311|-806.296|-2087.434|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B3/ram_reg[444]/D             |
|  -0.992|   -3.311|-801.702|-2087.426|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B1/ram_reg[391]/D             |
|  -0.969|   -3.311|-801.272|-2086.584|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.945|   -3.311|-800.875|-2086.584|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B2/ram_reg[471]/D             |
|  -0.920|   -3.311|-764.594|-2071.588|   92.21%|   0:00:00.0| 5385.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.908|   -3.311|-735.819|-2056.612|   92.22%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.892|   -3.311|-734.406|-2056.301|   92.22%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.875|   -3.311|-726.331|-2051.741|   92.23%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[254]/D             |
|  -0.855|   -3.311|-725.458|-2051.534|   92.23%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.838|   -3.311|-724.948|-2052.232|   92.24%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[278]/D             |
|  -0.825|   -3.311|-737.638|-2051.895|   92.25%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.821|   -3.311|-738.376|-2051.278|   92.27%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.801|   -3.311|-730.104|-2049.628|   92.27%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.781|   -3.311|-718.702|-2045.992|   92.29%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.766|   -3.311|-710.467|-2037.699|   92.32%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[391]/D             |
|  -0.768|   -3.311|-686.441|-2025.844|   92.35%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[127]/D             |
|  -0.759|   -3.311|-686.086|-2025.654|   92.35%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.756|   -3.311|-683.381|-2023.803|   92.36%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.739|   -3.311|-690.694|-2025.141|   92.37%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[87]/D              |
|  -0.734|   -3.311|-688.085|-2024.746|   92.40%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.728|   -3.311|-686.138|-2023.521|   92.42%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.719|   -3.311|-686.837|-2023.767|   92.44%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[175]/D             |
|  -0.713|   -3.274|-693.710|-2029.659|   92.47%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.710|   -3.274|-688.640|-2029.265|   92.49%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[39]/D              |
|  -0.708|   -3.274|-688.046|-2028.601|   92.50%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[319]/D             |
|  -0.705|   -3.274|-686.141|-2028.155|   92.51%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
|  -0.697|   -3.274|-685.222|-2028.130|   92.51%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[239]/D             |
|  -0.693|   -3.274|-710.024|-2036.961|   92.54%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[127]/D             |
|  -0.691|   -3.274|-709.295|-2037.753|   92.55%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[183]/D             |
|  -0.688|   -3.274|-708.362|-2035.907|   92.56%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
|  -0.683|   -3.274|-713.943|-2038.683|   92.57%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[431]/D             |
|  -0.680|   -3.264|-712.072|-2037.849|   92.59%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[71]/D              |
|  -0.677|   -3.264|-710.755|-2037.269|   92.61%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B3/ram_reg[223]/D             |
|  -0.673|   -3.264|-709.604|-2037.858|   92.62%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[151]/D             |
|  -0.671|   -3.264|-707.590|-2037.474|   92.63%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B2/ram_reg[431]/D             |
|  -0.669|   -3.265|-705.710|-2037.482|   92.64%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
|  -0.666|   -3.265|-705.190|-2037.419|   92.65%|   0:00:01.0| 5442.6M|        wc|  reg2reg| B2/ram_reg[319]/D             |
|  -0.665|   -3.265|-686.004|-2029.286|   92.66%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -3.265|-685.906|-2029.248|   92.67%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -3.265|-685.759|-2029.073|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -3.265|-685.758|-2029.451|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -3.265|-685.758|-2029.451|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:00:08.0 mem=5442.6M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -3.265|   -3.265|-1967.132|-2029.451|   92.68%|   0:00:01.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
|  -2.871|   -2.871|-1874.849|-1937.168|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
|  -2.736|   -2.736|-1862.638|-1924.957|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
|  -2.081|   -2.081|-1778.389|-1840.708|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B0/ram_reg[439]/D             |
|  -2.042|   -2.042|-2180.598|-2203.959|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B0/ram_reg[399]/D             |
|  -1.998|   -1.998|-2073.882|-2097.787|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
|  -1.959|   -1.959|-2158.373|-2177.346|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
|  -1.938|   -1.938|-2194.189|-2201.125|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
|  -1.917|   -1.917|-2095.725|-2103.811|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[343]/D             |
|  -1.892|   -1.892|-2065.223|-2073.732|   92.69%|   0:00:01.0| 5423.7M|        wc|  default| B1/ram_reg[343]/D             |
|  -1.870|   -1.870|-1907.346|-1923.224|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[439]/D             |
|  -1.846|   -1.846|-1896.633|-1913.221|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.815|   -1.815|-1910.783|-1922.271|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B1/ram_reg[447]/D             |
|  -1.777|   -1.777|-1740.618|-1769.872|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[399]/D             |
|  -1.755|   -1.755|-1711.068|-1740.503|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[287]/D             |
|  -1.707|   -1.707|-1750.404|-1776.149|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[287]/D             |
|  -1.686|   -1.686|-1768.939|-1794.009|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B1/ram_reg[471]/D             |
|  -1.666|   -1.666|-1752.633|-1778.229|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B3/ram_reg[30]/D              |
|  -1.637|   -1.637|-1756.383|-1781.195|   92.68%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.611|   -1.611|-1730.923|-1758.517|   92.68%|   0:00:01.0| 5461.8M|        wc|  default| B1/ram_reg[255]/D             |
|  -1.579|   -1.579|-1725.809|-1749.826|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.569|   -1.569|-1675.508|-1705.453|   92.68%|   0:00:00.0| 5500.0M|        wc|  default| B2/ram_reg[431]/D             |
|  -1.547|   -1.547|-1640.899|-1673.549|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[271]/D             |
|  -1.521|   -1.521|-1633.125|-1667.218|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[255]/D             |
|  -1.514|   -1.514|-1633.687|-1668.311|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B2/ram_reg[431]/D             |
|  -1.497|   -1.497|-1538.870|-1584.423|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[143]/D             |
|  -1.476|   -1.476|-1467.867|-1520.286|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B2/ram_reg[199]/D             |
|  -1.456|   -1.456|-1488.731|-1538.325|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[135]/D             |
|  -1.426|   -1.426|-1469.297|-1523.281|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B0/ram_reg[303]/D             |
|  -1.398|   -1.398|-1380.901|-1446.619|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[279]/D             |
|  -1.391|   -1.391|-1389.455|-1454.145|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.379|   -1.379|-1389.548|-1453.684|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[287]/D             |
|  -1.356|   -1.356|-1372.678|-1440.271|   92.65%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[102]/D             |
|  -1.340|   -1.340|-1329.384|-1406.748|   92.66%|   0:00:00.0| 5494.0M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.326|   -1.326|-1323.288|-1402.086|   92.66%|   0:00:01.0| 5494.0M|        wc|  default| B2/ram_reg[431]/D             |
|  -1.322|   -1.322|-1326.436|-1405.461|   92.66%|   0:00:00.0| 5494.0M|        wc|  default| B1/ram_reg[367]/D             |
|  -1.312|   -1.312|-1306.791|-1388.892|   92.67%|   0:00:01.0| 5494.0M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.301|   -1.301|-1296.080|-1379.464|   92.68%|   0:00:00.0| 5551.2M|        wc|  default| B0/ram_reg[439]/D             |
|  -1.285|   -1.285|-1292.490|-1376.182|   92.68%|   0:00:01.0| 5532.2M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.273|   -1.273|-1275.993|-1361.640|   92.70%|   0:00:00.0| 5532.2M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.263|   -1.263|-1266.678|-1352.243|   92.72%|   0:00:01.0| 5608.5M|        wc|  default| B1/ram_reg[182]/D             |
|  -1.261|   -1.261|-1258.454|-1344.616|   92.74%|   0:00:01.0| 5608.5M|        wc|  default| B3/ram_reg[175]/D             |
|  -1.251|   -1.251|-1234.625|-1326.530|   92.73%|   0:00:00.0| 5608.5M|        wc|  default| B0/ram_reg[431]/D             |
|  -1.244|   -1.244|-1237.356|-1326.271|   92.77%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.239|   -1.239|-1228.491|-1319.774|   92.77%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.228|   -1.228|-1227.215|-1318.550|   92.77%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.225|   -1.225|-1219.516|-1311.119|   92.79%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.222|   -1.222|-1218.254|-1309.919|   92.79%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[39]/D              |
|  -1.215|   -1.215|-1209.377|-1304.617|   92.81%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[199]/D             |
|  -1.211|   -1.211|-1203.631|-1303.934|   92.81%|   0:00:01.0| 5703.9M|        wc|  default| B3/ram_reg[383]/D             |
|  -1.208|   -1.208|-1203.722|-1303.321|   92.82%|   0:00:00.0| 5703.9M|        wc|  default| B3/ram_reg[214]/D             |
|  -1.202|   -1.202|-1192.769|-1294.261|   92.84%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.194|   -1.194|-1189.668|-1292.171|   92.87%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.189|   -1.189|-1182.394|-1285.309|   92.90%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[215]/D             |
|  -1.185|   -1.185|-1175.732|-1279.748|   92.93%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[39]/D              |
|  -1.183|   -1.183|-1173.577|-1276.757|   92.94%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.183|   -1.183|-1171.982|-1275.803|   92.94%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.183|   -1.183|-1171.932|-1275.754|   92.94%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.183|   -1.183|-1171.762|-1275.619|   92.95%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.183|   -1.183|-1177.417|-1271.680|   93.17%|   0:00:02.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:02:41 real=0:00:22.0 mem=5703.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:56 real=0:00:30.0 mem=5703.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
*** Starting refinePlace (1:50:59 mem=5575.9M) ***
Total net bbox length = 3.958e+06 (1.761e+06 2.197e+06) (ext = 3.999e+03)
Move report: Detail placement moves 54237 insts, mean move: 1.77 um, max move: 21.28 um 
	Max move on inst (AA_MUX/FE_OCPC73013_n): (1159.76, 486.64) --> (1142.40, 490.56)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:03.0 MEM: 5741.4MB
Summary Report:
Instances move: 54237 (out of 132893 movable)
Instances flipped: 0
Mean displacement: 1.77 um
Max displacement: 21.28 um (Instance: AA_MUX/FE_OCPC73013_n) (1159.76, 486.64) -> (1142.4, 490.56)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
Total net bbox length = 4.008e+06 (1.795e+06 2.213e+06) (ext = 3.995e+03)
Runtime: CPU: 0:00:10.1 REAL: 0:00:03.0 MEM: 5741.4MB
*** Finished refinePlace (1:51:09 mem=5741.4M) ***
*** maximum move = 21.28 um ***
*** Finished re-routing un-routed nets (5438.4M) ***

*** Finish Physical Update (cpu=0:00:12.8 real=0:00:04.0 mem=5438.4M) ***
** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        107 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:04:10 real=0:00:35.0 mem=5438.4M) ***

*** WnsOpt #4 [finish] : cpu/real = 0:04:14.8/0:00:38.9 (6.6), totSession cpu/real = 1:51:11.8/1:38:58.1 (1.1), mem = 4295.1M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1043.393 -> -1271.680
Begin: GigaOpt TNS non-legal recovery
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 1:51:12.4/1:38:58.8 (1.1), mem = 4295.1M
*info: 227 clock nets excluded
*info: 1203 no-driver nets excluded.
*info: 141 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.666|   -1.183|-679.091|-1271.680|   93.17%|   0:00:00.0| 4703.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -1.195|-651.958|-1261.146|   93.18%|   0:00:03.0| 5426.8M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -1.195|-651.795|-1260.977|   93.19%|   0:00:00.0| 5426.8M|        wc|  reg2reg| B1/ram_reg[367]/D             |
|  -0.666|   -1.195|-621.272|-1247.472|   93.18%|   0:00:02.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.666|   -1.195|-621.188|-1247.469|   93.18%|   0:00:00.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.666|   -1.195|-620.400|-1246.572|   93.18%|   0:00:00.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
|  -0.666|   -1.195|-615.820|-1244.295|   93.18%|   0:00:03.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -0.666|   -1.195|-615.286|-1244.690|   93.19%|   0:00:00.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -0.666|   -1.195|-615.257|-1244.690|   93.19%|   0:00:00.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
|  -0.666|   -1.195|-606.960|-1240.838|   93.20%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
|  -0.666|   -1.195|-606.846|-1240.841|   93.19%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
|  -0.666|   -1.195|-605.893|-1240.995|   93.19%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
|  -0.666|   -1.195|-605.593|-1240.996|   93.19%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
|  -0.666|   -1.195|-596.420|-1235.720|   93.22%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
|  -0.666|   -1.195|-596.352|-1235.999|   93.22%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
|  -0.666|   -1.195|-595.373|-1235.665|   93.23%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
|  -0.666|   -1.195|-595.364|-1235.870|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
|  -0.666|   -1.195|-582.050|-1229.264|   93.24%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
|  -0.666|   -1.195|-581.938|-1229.045|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
|  -0.666|   -1.195|-577.612|-1225.533|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
|  -0.666|   -1.195|-577.585|-1225.531|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
|  -0.666|   -1.195|-570.342|-1223.359|   93.26%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B0/ram_reg[302]/D             |
|  -0.666|   -1.195|-569.863|-1222.495|   93.26%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B0/ram_reg[302]/D             |
|  -0.666|   -1.195|-565.567|-1218.580|   93.28%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B1/ram_reg[222]/D             |
|  -0.666|   -1.195|-565.238|-1218.840|   93.28%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B1/ram_reg[222]/D             |
|  -0.666|   -1.195|-557.442|-1213.714|   93.30%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
|  -0.666|   -1.195|-555.596|-1211.423|   93.31%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
|  -0.666|   -1.195|-555.566|-1211.393|   93.31%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
|  -0.666|   -1.195|-551.419|-1209.083|   93.32%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[465]/D             |
|  -0.666|   -1.195|-551.376|-1209.048|   93.32%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[494]/D             |
|  -0.666|   -1.195|-550.924|-1208.641|   93.32%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[494]/D             |
|  -0.666|   -1.195|-543.893|-1202.538|   93.34%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
|  -0.666|   -1.195|-543.892|-1202.418|   93.34%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
|  -0.666|   -1.195|-543.690|-1202.338|   93.35%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
|  -0.666|   -1.195|-533.194|-1196.527|   93.39%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
|  -0.666|   -1.195|-533.168|-1196.502|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
|  -0.666|   -1.195|-532.963|-1196.245|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
|  -0.666|   -1.195|-532.646|-1194.981|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
|  -0.666|   -1.195|-525.091|-1190.855|   93.42%|   0:00:02.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[336]/D             |
|  -0.666|   -1.195|-525.032|-1190.837|   93.42%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
|  -0.666|   -1.195|-523.232|-1189.853|   93.43%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
|  -0.666|   -1.195|-523.183|-1189.853|   93.43%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
|  -0.666|   -1.195|-515.671|-1185.057|   93.47%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[48]/D              |
|  -0.666|   -1.195|-515.670|-1185.126|   93.47%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[48]/D              |
|  -0.666|   -1.195|-515.219|-1184.849|   93.47%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[82]/D              |
|  -0.666|   -1.195|-508.599|-1182.350|   93.52%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
|  -0.666|   -1.195|-508.557|-1182.331|   93.52%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
|  -0.666|   -1.195|-507.952|-1182.044|   93.53%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
|  -0.666|   -1.195|-505.538|-1180.456|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
|  -0.666|   -1.195|-505.528|-1180.456|   93.55%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
|  -0.666|   -1.195|-504.932|-1180.526|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[180]/D             |
|  -0.666|   -1.195|-504.880|-1180.526|   93.55%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
|  -0.666|   -1.202|-503.047|-1178.255|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
|  -0.666|   -1.202|-494.261|-1174.738|   93.60%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[35]/D              |
|  -0.666|   -1.202|-492.989|-1174.327|   93.60%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[35]/D              |
|  -0.666|   -1.202|-492.376|-1174.100|   93.60%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[504]/D             |
|  -0.666|   -1.202|-491.642|-1173.698|   93.61%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[504]/D             |
|  -0.666|   -1.202|-486.844|-1171.354|   93.66%|   0:00:04.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[80]/D              |
|  -0.666|   -1.202|-486.770|-1171.324|   93.66%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[466]/D             |
|  -0.666|   -1.202|-485.387|-1170.767|   93.67%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[481]/D             |
|  -0.666|   -1.202|-485.362|-1170.767|   93.67%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[481]/D             |
|  -0.666|   -1.202|-480.904|-1170.574|   93.70%|   0:00:02.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
|  -0.666|   -1.202|-480.879|-1170.574|   93.70%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
|  -0.666|   -1.202|-480.615|-1170.591|   93.71%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
|  -0.666|   -1.202|-476.799|-1167.839|   93.74%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[136]/D             |
|  -0.666|   -1.202|-476.665|-1167.859|   93.74%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[136]/D             |
|  -0.666|   -1.202|-474.482|-1166.711|   93.75%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
|  -0.666|   -1.202|-474.446|-1166.711|   93.75%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
|  -0.666|   -1.202|-474.344|-1166.638|   93.75%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
|  -0.666|   -1.202|-473.212|-1165.981|   93.76%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[379]/D             |
|  -0.666|   -1.202|-473.199|-1165.815|   93.76%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[379]/D             |
|  -0.666|   -1.202|-473.020|-1165.771|   93.77%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[44]/D              |
|  -0.666|   -1.202|-472.777|-1165.717|   93.77%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[458]/D             |
|  -0.666|   -1.202|-472.780|-1165.717|   93.77%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[367]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:11:06 real=0:00:51.0 mem=5609.9M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.202|   -1.202|-1131.525|-1165.717|   93.77%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.202|   -1.202|-1127.932|-1162.236|   93.76%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.202|   -1.202|-1127.910|-1162.214|   93.76%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
|  -1.202|   -1.202|-1125.305|-1159.657|   93.76%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[383]/D             |
|  -1.202|   -1.202|-1125.180|-1159.531|   93.76%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[383]/D             |
|  -1.202|   -1.202|-1124.433|-1158.785|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[383]/D             |
|  -1.202|   -1.202|-1124.344|-1158.722|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[383]/D             |
|  -1.202|   -1.202|-1123.964|-1158.342|   93.75%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[447]/D             |
|  -1.202|   -1.202|-1123.802|-1158.180|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[263]/D             |
|  -1.202|   -1.202|-1122.620|-1157.065|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[150]/D             |
|  -1.202|   -1.202|-1121.847|-1156.309|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[126]/D             |
|  -1.202|   -1.202|-1121.244|-1155.687|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[470]/D             |
|  -1.202|   -1.202|-1120.868|-1155.310|   93.75%|   0:00:01.0| 5609.9M|        wc|  default| B2/ram_reg[222]/D             |
|  -1.202|   -1.202|-1120.862|-1155.304|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[325]/D             |
|  -1.202|   -1.202|-1120.257|-1154.700|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[13]/D              |
|  -1.202|   -1.202|-1118.411|-1152.777|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[61]/D              |
|  -1.202|   -1.202|-1118.321|-1152.688|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[110]/D             |
|  -1.202|   -1.202|-1117.910|-1152.285|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[316]/D             |
|  -1.202|   -1.202|-1117.271|-1151.647|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[269]/D             |
|  -1.202|   -1.202|-1112.219|-1147.151|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[28]/D              |
|  -1.202|   -1.202|-1112.054|-1147.071|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[28]/D              |
|  -1.202|   -1.202|-1111.458|-1146.475|   93.74%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[444]/D             |
|  -1.202|   -1.202|-1109.999|-1145.050|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[365]/D             |
|  -1.202|   -1.202|-1109.778|-1144.829|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[365]/D             |
|  -1.202|   -1.202|-1107.301|-1142.656|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[377]/D             |
|  -1.202|   -1.202|-1103.267|-1138.648|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[452]/D             |
|  -1.202|   -1.202|-1102.298|-1137.727|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[291]/D             |
|  -1.202|   -1.202|-1100.182|-1135.641|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[356]/D             |
|  -1.202|   -1.202|-1100.182|-1135.641|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[356]/D             |
|  -1.202|   -1.202|-1100.051|-1135.578|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[250]/D             |
|  -1.202|   -1.202|-1100.000|-1135.524|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[236]/D             |
|  -1.202|   -1.202|-1096.468|-1132.086|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[492]/D             |
|  -1.202|   -1.202|-1094.340|-1130.222|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[120]/D             |
|  -1.202|   -1.202|-1093.557|-1129.556|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
|  -1.202|   -1.202|-1093.417|-1129.416|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
|  -1.202|   -1.202|-1092.279|-1128.524|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
|  -1.202|   -1.202|-1089.034|-1126.838|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[40]/D              |
|  -1.202|   -1.202|-1088.384|-1126.375|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[67]/D              |
|  -1.202|   -1.202|-1087.519|-1125.922|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B0/ram_reg[83]/D              |
|  -1.202|   -1.202|-1082.287|-1123.644|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
|  -1.202|   -1.202|-1082.173|-1123.644|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
|  -1.202|   -1.202|-1082.041|-1123.512|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
|  -1.202|   -1.202|-1081.489|-1123.160|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[402]/D             |
|  -1.202|   -1.202|-1080.992|-1122.761|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[402]/D             |
|  -1.202|   -1.202|-1077.826|-1120.669|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[34]/D              |
|  -1.202|   -1.202|-1077.704|-1120.639|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[34]/D              |
|  -1.202|   -1.202|-1075.139|-1119.225|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[386]/D             |
|  -1.202|   -1.202|-1074.995|-1119.210|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[386]/D             |
|  -1.202|   -1.202|-1074.329|-1118.806|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[387]/D             |
|  -1.202|   -1.202|-1074.275|-1118.779|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[387]/D             |
|  -1.202|   -1.202|-1072.573|-1117.887|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[240]/D             |
|  -1.202|   -1.202|-1072.533|-1117.847|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[240]/D             |
|  -1.202|   -1.202|-1071.334|-1117.251|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[272]/D             |
|  -1.202|   -1.202|-1071.290|-1117.221|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[272]/D             |
|  -1.202|   -1.202|-1070.405|-1117.054|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[434]/D             |
|  -1.202|   -1.202|-1069.943|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[498]/D             |
|  -1.202|   -1.202|-1069.916|-1116.868|   93.74%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
|  -1.202|   -1.202|-1069.907|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
|  -1.202|   -1.202|-1069.824|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
|  -1.202|   -1.202|-1069.824|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:01:08 real=0:00:09.0 mem=5609.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:15 real=0:01:00.0 mem=5609.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.202|-1069.824|
|reg2reg   |-0.666| -471.582|
|HEPG      |-0.666| -471.582|
|All Paths |-1.202|-1116.868|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.202 TNS Slack -1116.868 Density 93.74
Begin: Area Reclaim Optimization
*** AreaOpt #13 [begin] : totSession cpu/real = 2:03:32.5/1:40:02.7 (1.2), mem = 5609.9M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -1.202  TNS Slack -1116.868 Density 93.74
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   93.74%|        -|  -1.202|-1116.868|   0:00:00.0| 5609.9M|
|   93.12%|     1019|  -1.202|-1115.284|   0:00:02.0| 5609.9M|
|   92.99%|      710|  -1.204|-1116.103|   0:00:02.0| 5609.9M|
|   92.99%|        3|  -1.204|-1116.103|   0:00:01.0| 5609.9M|
|   92.99%|        0|  -1.204|-1116.103|   0:00:00.0| 5609.9M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.204  TNS Slack -1116.102 Density 92.99
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        115 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:38.2) (real = 0:00:06.0) **
*** AreaOpt #13 [finish] : cpu/real = 0:00:38.2/0:00:05.9 (6.5), totSession cpu/real = 2:04:10.7/1:40:08.6 (1.2), mem = 5609.9M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:06, mem=5430.87M, totSessionCpu=2:04:11).
*** Starting refinePlace (2:04:11 mem=5654.9M) ***
Total net bbox length = 4.032e+06 (1.807e+06 2.224e+06) (ext = 3.995e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 2.772%

Density distribution unevenness ratio = 2.688%
Move report: incrNP moves 129047 insts, mean move: 6.59 um, max move: 249.20 um 
	Max move on inst (DD_MUX/FE_OCPC73293_FE_OFN37662_n): (717.92, 717.92) --> (625.52, 874.72)
Finished incrNP (cpu=0:01:21, real=0:00:09.0, mem=5863.0M)
End of Small incrNP (cpu=0:01:21, real=0:00:09.0)
Move report: Detail placement moves 85229 insts, mean move: 2.25 um, max move: 19.60 um 
	Max move on inst (FE_OCPC72128_dd_mux_out_171): (113.68, 1058.96) --> (133.28, 1058.96)
	Runtime: CPU: 0:00:17.6 REAL: 0:00:05.0 MEM: 5901.3MB
Summary Report:
Instances move: 129241 (out of 133049 movable)
Instances flipped: 810
Mean displacement: 6.85 um
Max displacement: 247.52 um (Instance: DD_MUX/FE_OCPC73293_FE_OFN37662_n) (717.92, 717.92) -> (627.2, 874.72)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.932e+06 (1.746e+06 2.186e+06) (ext = 3.919e+03)
Runtime: CPU: 0:01:39 REAL: 0:00:14.0 MEM: 5901.3MB
*** Finished refinePlace (2:05:50 mem=5901.3M) ***
*** maximum move = 247.52 um ***
*** Finished re-routing un-routed nets (5484.3M) ***

*** Finish Physical Update (cpu=0:01:44 real=0:00:16.0 mem=5484.3M) ***
** GigaOpt Optimizer WNS Slack -1.290 TNS Slack -1116.219 Density 92.99
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -0.766|   -1.290|-481.362|-1116.219|   92.99%|   0:00:00.0| 5484.3M|        wc|  reg2reg| B1/ram_reg[255]/D             |
|  -0.759|   -1.290|-481.390|-1116.219|   92.99%|   0:00:01.0| 5484.3M|        wc|  reg2reg| B1/ram_reg[255]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=5484.3M) ***
Active Path Group: default 
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
|  -1.290|   -1.290|-1066.352|-1116.219|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B1/ram_reg[319]/D             |
|  -1.255|   -1.255|-1064.316|-1114.184|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B2/ram_reg[71]/D              |
|  -1.229|   -1.229|-1063.978|-1113.845|   92.99%|   0:00:01.0| 5484.3M|        wc|  default| B3/ram_reg[23]/D              |
|  -1.228|   -1.228|-1063.754|-1113.611|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B0/ram_reg[23]/D              |
|  -1.228|   -1.228|-1063.754|-1113.611|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B0/ram_reg[23]/D              |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5484.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:02.0 mem=5484.3M) ***
** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -1113.611 Density 92.99
*** Starting refinePlace (2:06:00 mem=5708.3M) ***
Total net bbox length = 3.932e+06 (1.747e+06 2.186e+06) (ext = 3.919e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 5740.3MB
Summary Report:
Instances move: 0 (out of 133057 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.932e+06 (1.747e+06 2.186e+06) (ext = 3.919e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 5740.3MB
*** Finished refinePlace (2:06:03 mem=5740.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5484.3M) ***

*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=5484.3M) ***
** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -1113.611 Density 92.99
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.228|-1063.754|
|reg2reg   |-0.759| -481.137|
|HEPG      |-0.759| -481.137|
|All Paths |-1.228|-1113.611|
+----------+------+---------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| METAL3 (z=3)  |          0 |        227 | default  |
| METAL5 (z=5)  |        118 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:14:48 real=0:01:28 mem=5484.3M) ***

*** TnsOpt #5 [finish] : cpu/real = 0:14:53.3/0:01:31.2 (9.8), totSession cpu/real = 2:06:05.7/1:40:29.9 (1.3), mem = 4348.0M
End: GigaOpt TNS non-legal recovery
VT info 5.61082736635 5
No multi-vt cells found. Aborting this optimization step

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAU' of instances=133197 and nets=135482 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4305.742M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:06:07 mem=4305.7M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 2:06:07.4/1:40:31.6 (1.3), mem = 4305.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=4330.04)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 134263
End delay calculation. (MEM=5001.91 CPU=0:00:14.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5001.91 CPU=0:00:17.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:02.0 totSessionCpu=2:06:31 mem=5001.9M)

Active hold views:
 bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:25.7 real=0:00:03.0 totSessionCpu=2:06:33 mem=5032.4M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.0 real=0:00:04.0 totSessionCpu=2:06:34 mem=5032.4M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=5018.91)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 134263
End delay calculation. (MEM=5001.91 CPU=0:00:14.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5001.91 CPU=0:00:17.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:02.0 totSessionCpu=2:06:58 mem=5001.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.8 real=0:00:07.0 totSessionCpu=2:06:58 mem=5001.9M ***

*Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
*Info: worst delay setup view: wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.228  | -0.759  | -1.228  |
|           TNS (ns):| -1113.4 |-480.814 | -1063.5 |
|    Violating Paths:|  1992   |  1801   |  1794   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.172  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.299   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.993%
Routing Overflow: 0.42% H and 0.15% V
------------------------------------------------------------------
**optDesign ... cpu = 1:02:57, real = 0:07:56, mem = 2835.6M, totSessionCpu=2:07:03 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:55.5/0:00:09.2 (6.0), totSession cpu/real = 2:07:02.9/1:40:40.9 (1.3), mem = 4309.4M
*** HoldOpt #1 [begin] : totSession cpu/real = 2:07:02.9/1:40:40.9 (1.3), mem = 4309.4M
*info: Run optDesign holdfix with 16 threads.
Info: 141 nets with fixed/cover wires excluded.
Info: 227 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 2:07:03.5/1:40:41.4 (1.3), mem = 4309.4M

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 7023
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[NR-eGR] Read numTotalNets=134263  numIgnoredNets=141
[NR-eGR] There are 86 clock nets ( 86 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 134036 
[NR-eGR] Rule id: 1  Nets: 86 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 118 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.377088e+04um
[NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.434712e+04um
[NR-eGR] Layer group 3: route 133918 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.05% H + 0.08% V. EstWL: 4.318335e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1719( 1.44%)         1( 0.00%)         0( 0.00%)   ( 1.45%) 
[NR-eGR]  METAL3  (3)       405( 0.33%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  METAL4  (4)       840( 0.70%)         0( 0.00%)         0( 0.00%)   ( 0.70%) 
[NR-eGR]  METAL5  (5)      1090( 0.91%)        34( 0.03%)         1( 0.00%)   ( 0.93%) 
[NR-eGR]  METAL6  (6)        75( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4129( 0.68%)        35( 0.01%)         1( 0.00%)   ( 0.69%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.34% H + 0.11% V
[NR-eGR] Overflow after Early Global Route 0.45% H + 0.12% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.52 sec, Real: 1.37 sec, Curr Mem: 4498.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          1.05 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.05 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   659.12   314.16   721.84   376.88 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   815.92   565.04   878.64   627.76 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   784.56   784.56   847.28   847.28 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   721.84   815.92   784.56   878.64 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:03:02, real = 0:07:59, mem = 2842.4M, totSessionCpu=2:07:08 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos/timingGraph.tgz -dir /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=4815.89)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 134263
End delay calculation. (MEM=5064.51 CPU=0:00:14.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5064.51 CPU=0:00:17.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:02.0 totSessionCpu=2:07:34 mem=5064.5M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos/timingGraph.tgz -dir /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.228  | -0.759  | -1.228  |
|           TNS (ns):| -1113.4 |-480.814 | -1063.5 |
|    Violating Paths:|  1992   |  1801   |  1794   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.172  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.299   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.993%
Routing Overflow: 0.45% H and 0.12% V
------------------------------------------------------------------
**optDesign ... cpu = 1:03:38, real = 0:08:08, mem = 2808.2M, totSessionCpu=2:07:44 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 1:03:35.0/0:08:08.3 (7.8), totSession cpu/real = 2:07:44.3/1:40:53.0 (1.3), mem = 4262.4M
<CMD> saveDesign DBS/mips_route.enc
#% Begin save design ... (date=12/01 18:09:23, mem=2753.1M)
% Begin Save ccopt configuration ... (date=12/01 18:09:23, mem=2753.1M)
% End Save ccopt configuration ... (date=12/01 18:09:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.4M, current mem=2753.4M)
% Begin Save netlist data ... (date=12/01 18:09:23, mem=2753.4M)
Writing Binary DB to DBS/mips_route.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 18:09:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=2754.5M, current mem=2754.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 18:09:24, mem=2756.0M)
Saving AAE Data ...
Saving congestion map file DBS/mips_route.enc.dat/MAU.route.congmap.gz ...
% End Save AAE data ... (date=12/01 18:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2756.0M, current mem=2756.0M)
Saving scheduling_file.cts.3859460 in DBS/mips_route.enc.dat/scheduling_file.cts
Saving preference file DBS/mips_route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/mips_route.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 18:09:25 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file DBS/mips_route.enc.dat/MAU.prop
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:01.0 mem=4293.4M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4285.4M) ***
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=4285.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/mips_route.enc.dat/MAU.apa ...
#
Saving rc congestion map DBS/mips_route.enc.dat/MAU.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 18:09:26, mem=2757.2M)
% End Save power constraints data ... (date=12/01 18:09:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2757.2M, current mem=2757.2M)
wc bc
Generated self-contained design mips_route.enc.dat
#% End save design ... (date=12/01 18:09:27, total cpu=0:00:02.8, real=0:00:04.0, peak res=2757.2M, current mem=2752.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> pan 141.48950 -141.69300
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> addFiller -cell FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 81 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 173 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 878 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 3429 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 6938 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 16222 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 27721 filler insts added - prefix FILLER (CPU: 0:00:16.0).
For 27721 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign DBS/mips_filler.enc
#% Begin save design ... (date=12/01 18:10:45, mem=2766.3M)
% Begin Save ccopt configuration ... (date=12/01 18:10:45, mem=2766.3M)
% End Save ccopt configuration ... (date=12/01 18:10:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=2766.4M, current mem=2766.4M)
% Begin Save netlist data ... (date=12/01 18:10:46, mem=2766.4M)
Writing Binary DB to DBS/mips_filler.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 18:10:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=2766.8M, current mem=2766.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/mips_filler.enc.dat/MAU.route.congmap.gz ...
% Begin Save AAE data ... (date=12/01 18:10:46, mem=2767.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/01 18:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2767.9M, current mem=2767.9M)
Saving scheduling_file.cts.3859460 in DBS/mips_filler.enc.dat/scheduling_file.cts
Saving preference file DBS/mips_filler.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/mips_filler.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 18:10:47 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/mips_filler.enc.dat/MAU.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4296.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=4288.5M) ***
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=4288.5M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/mips_filler.enc.dat/MAU.apa ...
#
Saving rc congestion map DBS/mips_filler.enc.dat/MAU.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 18:10:49, mem=2768.4M)
% End Save power constraints data ... (date=12/01 18:10:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.4M, current mem=2768.4M)
wc bc
Generated self-contained design mips_filler.enc.dat
#% End save design ... (date=12/01 18:10:50, total cpu=0:00:02.8, real=0:00:05.0, peak res=2768.4M, current mem=2762.8M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 4226.016M, initial mem = 290.191M) ***
*** Message Summary: 106 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=2:08:42, real=1:47:38, mem=4226.0M) ---
