#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b25f2527e0 .scope module, "tb_traffic" "tb_traffic" 2 8;
 .timescale -8 -12;
P_000001b25f23d800 .param/l "ENDTIME" 0 2 10, +C4<00000000000001100001101010000000>;
v000001b25f2b39a0_0 .var "clk", 0 0;
v000001b25f2b3220_0 .net "light_farm", 2 0, v000001b25f2b3400_0;  1 drivers
v000001b25f2b3860_0 .net "light_highway", 2 0, v000001b25f2b3ae0_0;  1 drivers
v000001b25f2b32c0_0 .var "rst_n", 0 0;
v000001b25f2b3360_0 .var "sensor", 0 0;
S_000001b25f252970 .scope task, "clock_gen" "clock_gen" 2 48, 2 48 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.clock_gen ;
T_0.0 ;
    %delay 10000, 0;
    %load/vec4 v000001b25f2b39a0_0;
    %nor/r;
    %store/vec4 v000001b25f2b39a0_0, 0, 1;
    %jmp T_0.0;
    %end;
S_000001b25f252b00 .scope task, "debug_output" "debug_output" 2 75, 2 75 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.debug_output ;
    %vpi_call 2 77 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 78 "$display", "------------------     -----------------------" {0 0 0};
    %vpi_call 2 79 "$display", "----------- SIMULATION RESULT ----------------" {0 0 0};
    %vpi_call 2 80 "$display", "--------------             -------------------" {0 0 0};
    %vpi_call 2 81 "$display", "----------------         ---------------------" {0 0 0};
    %vpi_call 2 82 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 83 "$monitor", "TIME = %d, reset = %b, sensor = %b, light of highway = %h, light of farm road = %h", $time, v000001b25f2b32c0_0, v000001b25f2b3360_0, v000001b25f2b3860_0, v000001b25f2b3220_0 {0 0 0};
    %end;
S_000001b25f1f6940 .scope task, "endsimulation" "endsimulation" 2 89, 2 89 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.endsimulation ;
    %delay 4000000000, 0;
    %vpi_call 2 92 "$display", "-------------- THE SIMUALTION END ------------" {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
S_000001b25f1f6ad0 .scope task, "main" "main" 2 39, 2 39 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.main ;
    %fork t_1, S_000001b25f1f6ad0;
    %fork t_2, S_000001b25f1f6ad0;
    %fork t_3, S_000001b25f1f6ad0;
    %fork t_4, S_000001b25f1f6ad0;
    %fork t_5, S_000001b25f1f6ad0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_tb_traffic.clock_gen, S_000001b25f252970;
    %join;
    %end;
t_2 ;
    %fork TD_tb_traffic.reset_gen, S_000001b25f2433b0;
    %join;
    %end;
t_3 ;
    %fork TD_tb_traffic.operation_flow, S_000001b25f1f6c60;
    %join;
    %end;
t_4 ;
    %fork TD_tb_traffic.debug_output, S_000001b25f252b00;
    %join;
    %end;
t_5 ;
    %fork TD_tb_traffic.endsimulation, S_000001b25f1f6940;
    %join;
    %end;
    .scope S_000001b25f1f6ad0;
t_0 ;
    %end;
S_000001b25f1f6c60 .scope task, "operation_flow" "operation_flow" 2 63, 2 63 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.operation_flow ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3360_0, 0, 1;
    %delay 6000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b3360_0, 0, 1;
    %delay 12000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3360_0, 0, 1;
    %delay 12000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b3360_0, 0, 1;
    %end;
S_000001b25f2433b0 .scope task, "reset_gen" "reset_gen" 2 54, 2 54 0, S_000001b25f2527e0;
 .timescale -8 -12;
TD_tb_traffic.reset_gen ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b32c0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b32c0_0, 0, 1;
    %end;
S_000001b25f243540 .scope module, "tb" "traffic_light" 2 22, 3 3 0, S_000001b25f2527e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "light_highway";
    .port_info 1 /OUTPUT 3 "light_farm";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_000001b25f2436d0 .param/l "HGRE_FRED" 0 3 4, C4<00>;
P_000001b25f243708 .param/l "HRED_FGRE" 0 3 6, C4<10>;
P_000001b25f243740 .param/l "HRED_FYEL" 0 3 7, C4<11>;
P_000001b25f243778 .param/l "HYEL_FRED" 0 3 5, C4<01>;
v000001b25f2437c0_0 .net "C", 0 0, v000001b25f2b3360_0;  1 drivers
v000001b25f244070_0 .var "RED_count_en", 0 0;
v000001b25f244110_0 .var "YELLOW_count_en1", 0 0;
v000001b25f2441b0_0 .var "YELLOW_count_en2", 0 0;
v000001b25f2b2cd0_0 .net *"_ivl_0", 31 0, L_000001b25f2b3c20;  1 drivers
L_000001b25f2b4010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b25f2b2d70_0 .net/2s *"_ivl_10", 1 0, L_000001b25f2b4010;  1 drivers
v000001b25f2b34a0_0 .net *"_ivl_12", 1 0, L_000001b25f2b3cc0;  1 drivers
L_000001b25f2b3f38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b25f2b2f00_0 .net *"_ivl_3", 3 0, L_000001b25f2b3f38;  1 drivers
L_000001b25f2b3f80 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b25f2b3d60_0 .net/2u *"_ivl_4", 31 0, L_000001b25f2b3f80;  1 drivers
v000001b25f2b3540_0 .net *"_ivl_6", 0 0, L_000001b25f2b3900;  1 drivers
L_000001b25f2b3fc8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b25f2b2fa0_0 .net/2s *"_ivl_8", 1 0, L_000001b25f2b3fc8;  1 drivers
v000001b25f2b3b80_0 .net "clk", 0 0, v000001b25f2b39a0_0;  1 drivers
v000001b25f2b3a40_0 .net "clk_enable", 0 0, L_000001b25f2fc850;  1 drivers
v000001b25f2b35e0_0 .var "count", 27 0;
v000001b25f2b3680_0 .var "count_delay", 27 0;
v000001b25f2b3720_0 .var "delay10s", 0 0;
v000001b25f2b30e0_0 .var "delay3s1", 0 0;
v000001b25f2b37c0_0 .var "delay3s2", 0 0;
v000001b25f2b3400_0 .var "light_farm", 2 0;
v000001b25f2b3ae0_0 .var "light_highway", 2 0;
v000001b25f2b3180_0 .var "next_state", 1 0;
v000001b25f2b3040_0 .net "rst_n", 0 0, v000001b25f2b32c0_0;  1 drivers
v000001b25f2b2e60_0 .var "state", 1 0;
E_000001b25f23cfc0 .event posedge, v000001b25f2b3b80_0;
E_000001b25f23d480/0 .event anyedge, v000001b25f2b2e60_0, v000001b25f2437c0_0, v000001b25f2b30e0_0, v000001b25f2b3720_0;
E_000001b25f23d480/1 .event anyedge, v000001b25f2b37c0_0;
E_000001b25f23d480 .event/or E_000001b25f23d480/0, E_000001b25f23d480/1;
E_000001b25f23d4c0/0 .event negedge, v000001b25f2b3040_0;
E_000001b25f23d4c0/1 .event posedge, v000001b25f2b3b80_0;
E_000001b25f23d4c0 .event/or E_000001b25f23d4c0/0, E_000001b25f23d4c0/1;
L_000001b25f2b3c20 .concat [ 28 4 0 0], v000001b25f2b35e0_0, L_000001b25f2b3f38;
L_000001b25f2b3900 .cmp/eq 32, L_000001b25f2b3c20, L_000001b25f2b3f80;
L_000001b25f2b3cc0 .functor MUXZ 2, L_000001b25f2b4010, L_000001b25f2b3fc8, L_000001b25f2b3900, C4<>;
L_000001b25f2fc850 .part L_000001b25f2b3cc0, 0, 1;
    .scope S_000001b25f243540;
T_6 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v000001b25f2b35e0_0, 0, 28;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v000001b25f2b3680_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b37c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2441b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001b25f243540;
T_7 ;
    %wait E_000001b25f23d4c0;
    %load/vec4 v000001b25f2b3040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b25f2b2e60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b25f2b3180_0;
    %assign/vec4 v000001b25f2b2e60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b25f243540;
T_8 ;
    %wait E_000001b25f23d480;
    %load/vec4 v000001b25f2b2e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2441b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b25f2b3ae0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b25f2b3400_0, 0, 3;
    %load/vec4 v000001b25f2437c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b25f2b3ae0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b25f2b3400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f244110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2441b0_0, 0, 1;
    %load/vec4 v000001b25f2b30e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
T_8.9 ;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b25f2b3ae0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b25f2b3400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f244070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2441b0_0, 0, 1;
    %load/vec4 v000001b25f2b3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
T_8.11 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b25f2b3ae0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b25f2b3400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f244110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2441b0_0, 0, 1;
    %load/vec4 v000001b25f2b37c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b25f2b3180_0, 0, 2;
T_8.13 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b25f243540;
T_9 ;
    %wait E_000001b25f23cfc0;
    %load/vec4 v000001b25f2b3a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001b25f244070_0;
    %flag_set/vec4 8;
    %load/vec4 v000001b25f244110_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v000001b25f2441b0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001b25f2b3680_0;
    %addi 1, 0, 28;
    %assign/vec4 v000001b25f2b3680_0, 0;
T_9.2 ;
    %load/vec4 v000001b25f2b3680_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b25f244070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b37c0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001b25f2b3680_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001b25f2b3680_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b25f244110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b37c0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001b25f2b3680_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000001b25f2b3680_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b25f2441b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b30e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f2b37c0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001b25f2b3680_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b37c0_0, 0, 1;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b25f243540;
T_10 ;
    %wait E_000001b25f23cfc0;
    %load/vec4 v000001b25f2b35e0_0;
    %addi 1, 0, 28;
    %assign/vec4 v000001b25f2b35e0_0, 0;
    %load/vec4 v000001b25f2b35e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001b25f2b35e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b25f2527e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b39a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f2b3360_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b25f2527e0;
T_12 ;
    %fork TD_tb_traffic.main, S_000001b25f1f6ad0;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\traffic_tb.v";
    ".\traffic.v";
