<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar  8 20:16:13 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk"/>
    <PORT DIR="I" NAME="reset_rtl_0" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES/>

</EDKSYSTEM>
