[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2578858 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 14 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2578858 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2578858 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 20929491 heartbeat IPC: 0.5449 cumulative IPC: 0.5449 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 39277434 heartbeat IPC: 0.545 cumulative IPC: 0.545 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 57647009 heartbeat IPC: 0.5444 cumulative IPC: 0.5448 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 76016703 heartbeat IPC: 0.5444 cumulative IPC: 0.5447 (Simulation time: 00 hr 03 min 27 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 91793604 cumulative IPC: 0.5447 (Simulation time: 00 hr 04 min 15 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 91793604 cumulative IPC: 0.5447 (Simulation time: 00 hr 04 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5447 instructions: 50000000 cycles: 91793604
CPU 0 Branch Prediction Accuracy: 96.52% MPKI: 9.704 Average ROB Occupancy at Mispredict: 59.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.704
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 375 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     951660 HIT:        658 MISS:     951002 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     950908 HIT:        246 MISS:     950662 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        280 HIT:          0 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        412 HIT:        412 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 112.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       1947 HIT:       1947 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:       1947 HIT:       1947 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14060297 HIT:   10846953 MISS:    3213344 MSHR_MERGE:    2262096
cpu0->cpu0_L1D LOAD         ACCESS:   13403997 HIT:   10192044 MISS:    3211953 MSHR_MERGE:    2261045
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     656240 HIT:     654909 MISS:       1331 MSHR_MERGE:       1051
cpu0->cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 121.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       1687 HIT:       1687 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:       1687 HIT:       1687 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13964103 HIT:   13921942 MISS:      42161 MSHR_MERGE:      24408
cpu0->cpu0_DTLB LOAD         ACCESS:   13964103 HIT:   13921942 MISS:      42161 MSHR_MERGE:      24408
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.271 cycles
cpu0->LLC TOTAL        ACCESS:     951415 HIT:     360822 MISS:     590593 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     950662 HIT:     360283 MISS:     590379 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        280 HIT:        106 MISS:        174 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        413 HIT:        413 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         60 HIT:         20 MISS:         40 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 156 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     161614
  ROW_BUFFER_MISS:     428979
  AVG DBUS CONGESTED CYCLE: 3.082
Channel 0 WQ ROW_BUFFER_HIT:         53
  ROW_BUFFER_MISS:        116
  FULL:          0
Channel 0 REFRESHES ISSUED:       7650
