Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 18 20:10:11 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4 -file D:/Verilog/Lab3_reports/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                  272        0.137        0.000                      0                  272        6.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.078        0.000                      0                  272        0.137        0.000                      0                  272        6.000        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 8.748ns (68.251%)  route 4.069ns (31.749%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.246    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.577 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.206    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.508 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.508    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.937 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.937    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.274 r  FIR_temp_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.274    FIR_temp_reg[28]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[29]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 8.742ns (68.236%)  route 4.069ns (31.764%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.246    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.577 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.206    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.508 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.508    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.937 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.937    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.268 r  FIR_temp_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.268    FIR_temp_reg[28]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[31]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.736ns  (logic 8.667ns (68.049%)  route 4.069ns (31.951%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.246    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.577 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.206    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.508 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.508    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.937 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.937    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.193 r  FIR_temp_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.193    FIR_temp_reg[28]_i_1_n_5
                         FDCE                                         r  FIR_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[30]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 8.643ns (67.989%)  route 4.069ns (32.011%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.246    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.577 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.206    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.508 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.508    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.937 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.937    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.169 r  FIR_temp_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.169    FIR_temp_reg[28]_i_1_n_7
                         FDCE                                         r  FIR_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[28]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 8.631ns (67.958%)  route 4.069ns (32.042%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.460 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.089    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.391 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.391    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.820 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.820    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.157 r  FIR_temp_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.157    FIR_temp_reg[24]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[25]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.694ns  (logic 8.625ns (67.943%)  route 4.069ns (32.057%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.460 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.089    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.391 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.391    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.820 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.820    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.151 r  FIR_temp_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.151    FIR_temp_reg[24]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[27]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.619ns  (logic 8.550ns (67.753%)  route 4.069ns (32.247%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.460 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.089    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.391 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.391    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.820 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.820    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.076 r  FIR_temp_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.076    FIR_temp_reg[24]_i_1_n_5
                         FDCE                                         r  FIR_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[26]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 8.526ns (67.691%)  route 4.069ns (32.309%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.120 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.129    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.460 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.089    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.391 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.391    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.820 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.820    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.052 r  FIR_temp_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.052    FIR_temp_reg[24]_i_1_n_7
                         FDCE                                         r  FIR_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[24]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.303ns  (logic 8.440ns (68.599%)  route 3.863ns (31.401%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.230 r  FIR_temp_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432    13.662    mult_result__3[19]
                                                                      r  FIR_temp[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    13.994 r  FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.000    13.994    FIR_temp[16]_i_2_n_0
                                                                      r  FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.423 r  FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.423    FIR_temp_reg[16]_i_1_n_0
                                                                      r  FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.760 r  FIR_temp_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.760    FIR_temp_reg[20]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[21]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FIR_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.297ns  (logic 8.434ns (68.583%)  route 3.863ns (31.417%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      r  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      r  mult_result_i_16/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.130    mult_result_i_16_n_0
                                                                      r  mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.254 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.054    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.090 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.145    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.663 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.463    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.587 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.587    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.230 r  FIR_temp_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432    13.662    mult_result__3[19]
                                                                      r  FIR_temp[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    13.994 r  FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.000    13.994    FIR_temp[16]_i_2_n_0
                                                                      r  FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.423 r  FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.423    FIR_temp_reg[16]_i_1_n_0
                                                                      r  FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.754 r  FIR_temp_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.754    FIR_temp_reg[20]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[23]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.076    15.352    FIR_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_ports_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            rdata_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_ports_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_ports_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_ports_reg_n_0_[1]
                                                                      r  rdata_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  rdata_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    rdata_r[1]_i_1_n_0
                         FDCE                                         r  rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_ports_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            ap_ports_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_ports_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_ports_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_ports_reg_n_0_[2]
                                                                      r  ap_ports[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  ap_ports[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    ap_ports[2]_i_1_n_0
                         FDPE                                         r  ap_ports_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_ports_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_ports_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_ports_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            rdata_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_ports_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_ports_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_ports_reg_n_0_[2]
                                                                      r  rdata_r[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  rdata_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    rdata_r[2]_i_1_n_0
                         FDCE                                         r  rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fir_data_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_data_cnt_reg[4]/Q
                         net (fo=4, unplaced)         0.141     0.966    fir_data_cnt_reg_n_0_[4]
                                                                      r  fir_data_cnt[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  fir_data_cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    fir_data_cnt[4]_i_1_n_0
                         FDCE                                         r  fir_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  reset_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    reset_cnt_reg[1]
                                                                      r  reset_cnt[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  reset_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    p_0_in__0[1]
                         FDCE                                         r  reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_cycle_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    in13[6]
                                                                      r  fir_cycle_cnt[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  fir_cycle_cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_cycle_cnt[4]_i_1_n_0
                         FDCE                                         r  fir_cycle_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fir_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_data_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_data_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir_data_cnt_reg_n_0_[2]
                                                                      r  fir_data_cnt[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  fir_data_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_data_cnt[2]_i_1_n_0
                         FDCE                                         r  fir_data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  reset_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    reset_cnt_reg[0]
                                                                      f  reset_cnt[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  reset_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__0[0]
                         FDCE                                         r  reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  reset_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    reset_cnt_reg[2]
                                                                      r  reset_cnt[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  reset_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__0[2]
                         FDCE                                         r  reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  reset_cnt_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    reset_cnt_reg[3]
                                                                      r  reset_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  reset_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__0[3]
                         FDCE                                         r  reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  reset_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         13.000      10.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FIR_temp_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FIR_temp_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.901ns (68.763%)  route 2.226ns (31.237%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  tap_A_OBUF[11]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.386    in14[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.307     3.693 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.493    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.128 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.128    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     3.385    tap_A_w0[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     3.691 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.491    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.126 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.126    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.680ns (67.852%)  route 2.217ns (32.148%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.538 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.156    in14[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     3.463 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.263    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.898 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.898    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.820ns (70.054%)  route 2.060ns (29.946%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     3.145    in14[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.301     3.446 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.246    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.881 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.881    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.790ns (69.740%)  route 2.078ns (30.260%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.669 r  tap_A_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.470     3.139    tap_A_w0[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.434 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.234    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.869 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.869    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.463ns (66.878%)  route 2.210ns (33.122%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     2.322 r  tap_A_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     2.933    tap_A_w0[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     3.239 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.039    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.674 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.674    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.609ns (69.200%)  route 2.051ns (30.800%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     2.925    in14[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301     3.226 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.026    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.661 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.661    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.124 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.924    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.559 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.559    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.124 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.924    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.559 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.559    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.124 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.924    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.559 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.559    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.231 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.231 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.231 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[5]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.231 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[6]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[7]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[8]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.655ns (58.872%)  route 2.554ns (41.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_cycle_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.773     3.707    in13[6]
                                                                      f  ss_tready_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.486    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.610 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.107    data_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.231 r  data_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.666 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.666    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axil_awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axil_awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axil_awready_reg/Q
                         net (fo=17, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[14]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[15]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  SS_data_reg[17]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           454 Endpoints
Min Delay           454 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.915ns  (logic 8.823ns (74.048%)  route 3.092ns (25.952%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.149 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.915 r  FIR_temp_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.915    FIR_temp_reg[28]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.909ns  (logic 8.817ns (74.035%)  route 3.092ns (25.965%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.149 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.909 r  FIR_temp_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.909    FIR_temp_reg[28]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.834ns  (logic 8.742ns (73.870%)  route 3.092ns (26.130%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.149 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.834 r  FIR_temp_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.834    FIR_temp_reg[28]_i_1_n_5
                         FDCE                                         r  FIR_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.810ns  (logic 8.718ns (73.817%)  route 3.092ns (26.183%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  FIR_temp_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    FIR_temp_reg[20]_i_10_n_0
                                                                      r  FIR_temp_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  FIR_temp_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_result__3[27]
                                                                      r  FIR_temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.149 r  FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    FIR_temp[24]_i_2_n_0
                                                                      r  FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    FIR_temp_reg[24]_i_1_n_0
                                                                      r  FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.810 r  FIR_temp_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.810    FIR_temp_reg[28]_i_1_n_7
                         FDCE                                         r  FIR_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.798ns  (logic 8.706ns (73.791%)  route 3.092ns (26.209%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.032 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  FIR_temp_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.798    FIR_temp_reg[24]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.792ns  (logic 8.700ns (73.777%)  route 3.092ns (26.223%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.032 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  FIR_temp_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.792    FIR_temp_reg[24]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.717ns  (logic 8.625ns (73.609%)  route 3.092ns (26.391%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.032 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  FIR_temp_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.717    FIR_temp_reg[24]_i_1_n_5
                         FDCE                                         r  FIR_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.693ns  (logic 8.601ns (73.555%)  route 3.092ns (26.445%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  FIR_temp_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    FIR_temp_reg[16]_i_10_n_0
                                                                      r  FIR_temp_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  FIR_temp_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_result__3[23]
                                                                      r  FIR_temp[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    11.032 r  FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    FIR_temp[20]_i_2_n_0
                                                                      r  FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    FIR_temp_reg[20]_i_1_n_0
                                                                      r  FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  FIR_temp_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.693    FIR_temp_reg[24]_i_1_n_7
                         FDCE                                         r  FIR_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 8.515ns (74.685%)  route 2.886ns (25.315%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  FIR_temp_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432    10.303    mult_result__3[19]
                                                                      r  FIR_temp[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    10.635 r  FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.000    10.635    FIR_temp[16]_i_2_n_0
                                                                      r  FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.064 r  FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.064    FIR_temp_reg[16]_i_1_n_0
                                                                      r  FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.401 r  FIR_temp_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.401    FIR_temp_reg[20]_i_1_n_6
                         FDCE                                         r  FIR_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            FIR_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.395ns  (logic 8.509ns (74.671%)  route 2.886ns (25.329%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mult_result__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mult_input[16]
                                                                      r  mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_result__0_n_106
                                                                      r  mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_result__1_n_105
                                                                      r  FIR_temp[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  FIR_temp[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    FIR_temp[16]_i_13_n_0
                                                                      r  FIR_temp_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  FIR_temp_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432    10.303    mult_result__3[19]
                                                                      r  FIR_temp[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    10.635 r  FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.000    10.635    FIR_temp[16]_i_2_n_0
                                                                      r  FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.064 r  FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.064    FIR_temp_reg[16]_i_1_n_0
                                                                      r  FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.395 r  FIR_temp_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.395    FIR_temp_reg[20]_i_1_n_4
                         FDCE                                         r  FIR_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FIR_temp_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            SS_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                         FDCE                                         r  SS_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            SS_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                         FDCE                                         r  SS_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            SS_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                         FDCE                                         r  SS_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            SS_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                         FDCE                                         r  SS_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            SS_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                         FDCE                                         r  SS_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            SS_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                         FDCE                                         r  SS_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            SS_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                         FDCE                                         r  SS_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[15]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            SS_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                         FDCE                                         r  SS_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            SS_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                         FDCE                                         r  SS_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[17]/C

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            SS_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[18]
                         FDCE                                         r  SS_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=178, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[18]/C





