Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Reading design: i8051_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i8051_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i8051_top"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : i8051_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/int_handler is now defined in a different file.  It was defined in "D:/Myproject/int_handler.vhd", and is now defined in "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_handler.vhd".
WARNING:HDLParsers:3607 - Unit work/int_handler/Behavioral is now defined in a different file.  It was defined in "D:/Myproject/int_handler.vhd", and is now defined in "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_handler.vhd".
WARNING:HDLParsers:3607 - Unit work/int_rom is now defined in a different file.  It was defined in "D:/Myproject/int_rom.vhd", and is now defined in "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd".
WARNING:HDLParsers:3607 - Unit work/int_rom/Behavioral is now defined in a different file.  It was defined in "D:/Myproject/int_rom.vhd", and is now defined in "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd".
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/constants.vhd" in Library work.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/ext_interrupt.vhd" in Library work.
Entity <ext_interrupt> compiled.
Entity <ext_interrupt> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/csadder.vhd" in Library work.
Entity <csadder> compiled.
Entity <csadder> (Architecture <csadderBeh>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" in Library work.
Entity <sequencer2> compiled.
Entity <sequencer2> (Architecture <seq_arch>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/fastalu.vhd" in Library work.
Entity <fastalu> compiled.
Entity <fastalu> (Architecture <fastalu_arch>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/regfile.vhd" in Library work.
Entity <regfile> compiled.
Entity <regfile> (Architecture <regarch>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/multiplier.vhd" in Library work.
Entity <multiplier> compiled.
Entity <multiplier> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd" in Library work.
Entity <int_rom> compiled.
Entity <int_rom> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd" in Library work.
Entity <internal_ram> compiled.
Entity <internal_ram> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/divider.vhd" in Library work.
Entity <divider> compiled.
Entity <divider> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_handler.vhd" in Library work.
Architecture behavioral of Entity int_handler is up to date.
Compiling vhdl file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/8051_top_fpga.vhd" in Library work.
Entity <i8051_top> compiled.
Entity <i8051_top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <i8051_top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sequencer2> in library <work> (architecture <seq_arch>).

Analyzing hierarchy for entity <fastalu> in library <work> (architecture <fastalu_arch>).

Analyzing hierarchy for entity <regfile> in library <work> (architecture <regarch>).

Analyzing hierarchy for entity <multiplier> in library <work> (architecture <rtl>) with generics.
	DWIDTH = 16

Analyzing hierarchy for entity <int_rom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <internal_ram> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <divider> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <int_handler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <csadder> in library <work> (architecture <csadderBeh>).

Analyzing hierarchy for entity <ext_interrupt> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <i8051_top> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/8051_top_fpga.vhd" line 240: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <i8051_top> analyzed. Unit <i8051_top> generated.

Analyzing Entity <sequencer2> in library <work> (Architecture <seq_arch>).
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 9329: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 9538: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 9704: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 9825: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 10203: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 10322: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 10485: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 10648: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 10861: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 11040: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 11224: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 11402: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 11625: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
WARNING:Xst:1610 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" line 11761: Width mismatch. <PC> has a width of 16 bits but assigned expression is 24-bit wide.
INFO:Xst:2679 - Register <ale> in unit <sequencer2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <psen> in unit <sequencer2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mul_a_i> in unit <sequencer2> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mul_b_i> in unit <sequencer2> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dividend_i> in unit <sequencer2> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <divisor_i> in unit <sequencer2> has a constant value of 1111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_debug> in unit <sequencer2> has a constant value of 1111111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <erase_flag> in unit <sequencer2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <sequencer2> analyzed. Unit <sequencer2> generated.

Analyzing Entity <fastalu> in library <work> (Architecture <fastalu_arch>).
INFO:Xst:1561 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/fastalu.vhd" line 261: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/fastalu.vhd" line 245: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <int_c8>, <int_c4>, <int_c7>, <int_c16>, <int_c15>
Entity <fastalu> analyzed. Unit <fastalu> generated.

Analyzing Entity <csadder> in library <work> (Architecture <csadderBeh>).
Entity <csadder> analyzed. Unit <csadder> generated.

Analyzing Entity <regfile> in library <work> (Architecture <regarch>).
WARNING:Xst:819 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/regfile.vhd" line 89: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ACC>, <B>, <DPH>, <DPL>, <IE>, <IP>, <P0_in>, <P1_in>, <P2_in>, <P3_in>, <PCON>, <PSW>, <SBUF>, <SCON>, <SP>, <TCON>, <TH0>, <TH1>, <TL0>, <TL1>, <TMOD>
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <ext_interrupt> in library <work> (Architecture <Behavioral>).
Entity <ext_interrupt> analyzed. Unit <ext_interrupt> generated.

Analyzing generic Entity <multiplier> in library <work> (Architecture <rtl>).
	DWIDTH = 16
Entity <multiplier> analyzed. Unit <multiplier> generated.

Analyzing Entity <int_rom> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd" line 362: Index value(s) does not match array range, simulation mismatch.
Entity <int_rom> analyzed. Unit <int_rom> generated.

Analyzing Entity <internal_ram> in library <work> (Architecture <syn>).
WARNING:Xst:790 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd" line 51: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd" line 31: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RAM>
Entity <internal_ram> analyzed. Unit <internal_ram> generated.

Analyzing Entity <divider> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <quotient<0>> in unit <divider> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <divider> analyzed. Unit <divider> generated.

Analyzing Entity <int_handler> in library <work> (Architecture <behavioral>).
Entity <int_handler> analyzed. Unit <int_handler> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sequencer2>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd".
WARNING:Xst:647 - Input <quotient_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <remainder_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <div_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mul_prod_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State e0 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e1 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e2 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e3 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e4 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e5 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e6 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e7 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e8 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e9 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State e10 is never reached in FSM <exe_state>.
INFO:Xst:1799 - State t1 is never reached in FSM <cpu_state>.
INFO:Xst:1799 - State m3 is never reached in FSM <machine_cycle>.
INFO:Xst:1799 - State m4 is never reached in FSM <machine_cycle>.
    Found finite state machine <FSM_0> for signal <exe_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5368                                           |
    | Inputs             | 256                                            |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | p1                                             |
    | Power Up State     | p1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <cpu_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 5280                                           |
    | Inputs             | 252                                            |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | t0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <machine_cycle>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 1222                                           |
    | Inputs             | 245                                            |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | machine_cycle$not0000     (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | m1                                             |
    | Power Up State     | m1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <i_ram_addr>.
    Found 1-bit register for signal <i_rom_rd>.
    Found 1-bit register for signal <i_ram_wrByte>.
    Found 8-bit register for signal <i_ram_diByte>.
    Found 1-bit register for signal <i_ram_diBit>.
    Found 16-bit register for signal <i_rom_addr>.
    Found 1-bit register for signal <i_ram_rdBit>.
    Found 1-bit register for signal <alu_cy_bw>.
    Found 8-bit register for signal <alu_src_1H>.
    Found 8-bit register for signal <alu_src_1L>.
    Found 8-bit register for signal <alu_src_2H>.
    Found 8-bit register for signal <alu_src_2L>.
    Found 1-bit register for signal <alu_by_wd>.
    Found 1-bit register for signal <i_ram_wrBit>.
    Found 1-bit register for signal <i_ram_rdByte>.
    Found 4-bit register for signal <alu_op_code>.
    Found 8-bit register for signal <ACC>.
    Found 8-bit register for signal <AR>.
    Found 8-bit addsub for signal <AR$share0000> created at line 196.
    Found 8-bit register for signal <DR>.
    Found 8-bit register for signal <GR>.
    Found 1-bit register for signal <int_hold>.
    Found 8-bit register for signal <IR>.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PC_10$add0000> created at line 8302.
    Found 8-bit comparator not equal for signal <PC_8$cmp_ne0001> created at line 10860.
    Found 8-bit comparator not equal for signal <PC_8$cmp_ne0002> created at line 11039.
    Found 8-bit comparator not equal for signal <PC_8$cmp_ne0005> created at line 11401.
    Found 8-bit register for signal <PSW>.
    Found 8-bit comparator greater for signal <PSW_7$cmp_gt0000> created at line 10864.
    Found 8-bit comparator greater for signal <PSW_7$cmp_gt0001> created at line 11043.
    Found 8-bit comparator greater for signal <PSW_7$cmp_gt0002> created at line 11405.
    Found 8-bit comparator less for signal <PSW_7$cmp_lt0000> created at line 10865.
    Found 8-bit comparator less for signal <PSW_7$cmp_lt0001> created at line 11044.
    Found 8-bit comparator less for signal <PSW_7$cmp_lt0002> created at line 11406.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred 141 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <sequencer2> synthesized.


Synthesizing Unit <multiplier>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/multiplier.vhd".
    Found 32-bit register for signal <prod_o>.
    Found 16x16-bit multiplier for signal <prod>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <multiplier> synthesized.


Synthesizing Unit <int_rom>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit ROM for signal <data$rom0000> created at line 362.
    Summary:
	inferred   1 ROM(s).
Unit <int_rom> synthesized.


Synthesizing Unit <internal_ram>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd".
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_doBit> created at line 38. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 8-bit latch for signal <Mtridata_doByte> created at line 37. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_doBit> created at line 38. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_doByte> created at line 37. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <doBit>.
    Found 8-bit tristate buffer for signal <doByte>.
    Found 8-bit 128-to-1 multiplexer for signal <$varindex0000> created at line 44.
    Found 8-bit 128-to-1 multiplexer for signal <doBit$varindex0000> created at line 51.
    Found 640-bit register for signal <RAM<127:48>>.
    Found 256-bit register for signal <RAM<31:0>>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <RAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1016 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   9 Tristate(s).
Unit <internal_ram> synthesized.


Synthesizing Unit <divider>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/divider.vhd".
WARNING:Xst:646 - Signal <remainder<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quotient<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <olddivisor_i> equivalent to <divisor> has been removed
    Register <ended> equivalent to <done> has been removed
    Found 16-bit register for signal <quotient_o>.
    Found 16-bit register for signal <remainder_o>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <dividend_shift>.
    Found 16-bit register for signal <divisor>.
    Found 4-bit down counter for signal <i>.
    Found 4-bit comparator greater for signal <i$cmp_gt0000> created at line 75.
    Found 16-bit register for signal <olddividend_i>.
    Found 15-bit register for signal <quotient<15:1>>.
    Found 16-bit comparator not equal for signal <quotient_2$cmp_ne0000> created at line 66.
    Found 16-bit comparator not equal for signal <quotient_2$cmp_ne0001> created at line 66.
    Found 16-bit register for signal <remainder>.
    Found 16-bit comparator greatequal for signal <v_rem_15$cmp_ge0000> created at line 48.
    Found 16-bit subtractor for signal <v_rem_15$sub0000> created at line 50.
    Summary:
	inferred   1 Counter(s).
	inferred 112 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <divider> synthesized.


Synthesizing Unit <int_handler>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_handler.vhd".
WARNING:Xst:647 - Input <SCON_reg<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IE_reg<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TCON_reg<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TCON_reg<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TCON_reg<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TCON_reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <int_select>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <int_handler> synthesized.


Synthesizing Unit <csadder>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/csadder.vhd".
WARNING:Xst:1780 - Signal <C6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor3 for signal <S<0>>.
    Found 2-bit xor2 for signal <Ea2>.
    Found 1-bit xor2 for signal <Ea2_1$xor0000> created at line 60.
    Found 3-bit xor2 for signal <Ea3>.
    Found 1-bit xor2 for signal <Ea3_1$xor0000> created at line 82.
    Found 4-bit xor2 for signal <Ea4>.
    Found 1-bit xor2 for signal <Ea4_1$xor0000> created at line 110.
    Found 1-bit xor2 for signal <Ea4_2$xor0000> created at line 118.
    Found 1-bit xor2 for signal <Ea4_3$xor0000> created at line 124.
    Found 6-bit xor2 for signal <Ea6>.
    Found 1-bit xor2 for signal <Ea6_1$xor0000> created at line 144.
    Found 1-bit xor2 for signal <Ea6_2$xor0000> created at line 150.
    Found 1-bit xor2 for signal <Ea6_3$xor0000> created at line 156.
    Found 1-bit xor2 for signal <Eb2<1>>.
    Found 2-bit xor2 for signal <Eb3<2:1>>.
    Found 1-bit xor2 for signal <Eb3_2$xor0000> created at line 89.
    Found 3-bit xor2 for signal <Eb4<3:1>>.
    Found 5-bit xor2 for signal <Eb6<5:1>>.
    Found 1-bit xor2 for signal <Eb6_4$xor0000> created at line 163.
    Found 1-bit xor2 for signal <Eb6_5$xor0000> created at line 170.
    Summary:
	inferred   1 Xor(s).
Unit <csadder> synthesized.


Synthesizing Unit <ext_interrupt>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/ext_interrupt.vhd".
WARNING:Xst:646 - Signal <fd_out2<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fd_out2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fd_out1<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <int_tcon>.
    Found 4-bit register for signal <fd_out1<7:4>>.
    Found 2-bit register for signal <fd_out1<1:0>>.
    Found 2-bit register for signal <fd_out2<3:2>>.
    Found 1-bit register for signal <old_oP3_2>.
    Found 1-bit register for signal <old_oP3_3>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ext_interrupt> synthesized.


Synthesizing Unit <fastalu>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/fastalu.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <alu_cy>.
    Found 1-bit 4-to-1 multiplexer for signal <alu_ov>.
    Found 1-bit 4-to-1 multiplexer for signal <alu_ac>.
    Found 1-bit xor2 for signal <alu_ov$xor0000> created at line 261.
    Found 1-bit xor2 for signal <alu_ov$xor0001> created at line 258.
    Found 1-bit xor2 for signal <alu_ov$xor0002> created at line 255.
    Found 1-bit xor2 for signal <alu_ov$xor0003> created at line 252.
    Found 8-bit xor2 for signal <ans_H$xor0000> created at line 210.
    Found 8-bit xor2 for signal <ans_L$xor0000> created at line 207.
    Summary:
	inferred   3 Multiplexer(s).
Unit <fastalu> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/regfile.vhd".
WARNING:Xst:646 - Signal <P3<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P3<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <P3_out<2>> equivalent to <P3<2>> has been removed
    Register <P3_out<3>> equivalent to <P3<3>> has been removed
WARNING:Xst:736 - Found 8-bit latch for signal <Mtridata_doByte> created at line 117. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_doBit> created at line 118. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_doByte> created at line 117. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_doBit> created at line 118. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <P0_out>.
    Found 1-bit tristate buffer for signal <doBit>.
    Found 8-bit register for signal <P1_out>.
    Found 8-bit register for signal <P2_out>.
    Found 8-bit tristate buffer for signal <doByte>.
    Found 4-bit register for signal <P3_out<7:4>>.
    Found 2-bit register for signal <P3_out<1:0>>.
    Found 8-bit register for signal <ACC>.
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <DPH>.
    Found 8-bit register for signal <DPL>.
    Found 8-bit register for signal <IE>.
    Found 8-bit register for signal <IP>.
    Found 2-bit register for signal <P3<3:2>>.
    Found 8-bit register for signal <PCON>.
    Found 8-bit register for signal <PSW>.
    Found 8-bit register for signal <SBUF>.
    Found 8-bit register for signal <SCON>.
    Found 8-bit register for signal <SP>.
    Found 8-bit register for signal <TCON>.
    Found 8-bit register for signal <TH0>.
    Found 8-bit register for signal <TH1>.
    Found 8-bit register for signal <TL0>.
    Found 8-bit register for signal <TL1>.
    Found 8-bit register for signal <TMOD>.
    Summary:
	inferred 168 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <regfile> synthesized.


Synthesizing Unit <i8051_top>.
    Related source file is "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/8051_top_fpga.vhd".
WARNING:Xst:647 - Input <ea> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_div>.
    Found 2-bit up counter for signal <counter2>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <i8051_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4096x8-bit ROM                                        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 449
 1-bit register                                        : 308
 16-bit register                                       : 6
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 132
# Latches                                              : 8
 1-bit latch                                           : 6
 8-bit latch                                           : 2
# Comparators                                          : 13
 16-bit comparator greatequal                          : 1
 16-bit comparator not equal                           : 2
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 3
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 3
 8-bit 128-to-1 multiplexer                            : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 44
 1-bit xor2                                            : 41
 1-bit xor3                                            : 1
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SEQ/machine_cycle/FSM> on signal <machine_cycle[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 m1    | 0
 m2    | 1
 m3    | unreached
 m4    | unreached
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SEQ/cpu_state/FSM> on signal <cpu_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 t0    | 000
 t1    | unreached
 s1    | 001
 s2    | 010
 s3    | 110
 s4    | 111
 s5    | 101
 s6    | 100
 i0    | 011
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SEQ/exe_state/FSM> on signal <exe_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 p1    | 0
 p2    | 1
 e0    | unreached
 e1    | unreached
 e2    | unreached
 e3    | unreached
 e4    | unreached
 e5    | unreached
 e6    | unreached
 e7    | unreached
 e8    | unreached
 e9    | unreached
 e10   | unreached
-------------------
WARNING:Xst:1290 - Hierarchical block <MUL> is unconnected in block <i8051_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <DIV> is unconnected in block <i8051_top>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <i_rom_addr_12> of sequential type is unconnected in block <SEQ>.
WARNING:Xst:2677 - Node <i_rom_addr_13> of sequential type is unconnected in block <SEQ>.
WARNING:Xst:2677 - Node <i_rom_addr_14> of sequential type is unconnected in block <SEQ>.
WARNING:Xst:2677 - Node <i_rom_addr_15> of sequential type is unconnected in block <SEQ>.
WARNING:Xst:524 - All outputs of the instance <MUL> of the block <multiplier> are unconnected in block <i8051_top>.
   This instance will be removed from the design along with all underlying logic

Synthesizing (advanced) Unit <i8051_top>.
INFO:Xst:3044 - The ROM <ROM/Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <SEQ/i_rom_addr>.
INFO:Xst:3225 - The RAM <ROM/Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_div>       | rise     |
    |     enA            | connected to signal <SEQ/i_rom_addr_and0000> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i8051_top> synthesized (advanced).

Synthesizing (advanced) Unit <multiplier>.
	Found pipelined multiplier on signal <prod>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <multiplier> synthesized (advanced).
WARNING:Xst:2677 - Node <remainder_15> of sequential type is unconnected in block <divider>.
WARNING:Xst:2677 - Node <SEQ/i_rom_addr_12> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <SEQ/i_rom_addr_13> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <SEQ/i_rom_addr_14> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <SEQ/i_rom_addr_15> of sequential type is unconnected in block <i8051_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 1467
 Flip-Flops                                            : 1467
# Latches                                              : 8
 1-bit latch                                           : 6
 8-bit latch                                           : 2
# Comparators                                          : 13
 16-bit comparator greatequal                          : 1
 16-bit comparator not equal                           : 2
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 3
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 12
 1-bit 128-to-1 multiplexer                            : 8
 1-bit 4-to-1 multiplexer                              : 3
 8-bit 128-to-1 multiplexer                            : 1
# Xors                                                 : 44
 1-bit xor2                                            : 41
 1-bit xor3                                            : 1
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <olddividend_i_0> in Unit <divider> is equivalent to the following FF/Latch, which will be removed : <dividend_shift_0> 
INFO:Xst:2261 - The FF/Latch <olddividend_i_0> in Unit <divider> is equivalent to the following 15 FFs/Latches, which will be removed : <olddividend_i_1> <olddividend_i_2> <olddividend_i_3> <olddividend_i_4> <olddividend_i_5> <olddividend_i_6> <olddividend_i_7> <olddividend_i_8> <olddividend_i_9> <olddividend_i_10> <olddividend_i_11> <olddividend_i_12> <olddividend_i_13> <olddividend_i_14> <olddividend_i_15> 
INFO:Xst:2261 - The FF/Latch <divisor_0> in Unit <divider> is equivalent to the following 15 FFs/Latches, which will be removed : <divisor_1> <divisor_2> <divisor_3> <divisor_4> <divisor_5> <divisor_6> <divisor_7> <divisor_8> <divisor_9> <divisor_10> <divisor_11> <divisor_12> <divisor_13> <divisor_14> <divisor_15> 
WARNING:Xst:1710 - FF/Latch <dividend_shift_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_15> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divisor_0> (without init value) has a constant value of 1 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <olddividend_i_0> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_shift_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <quotient_o_0> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_0> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_o_15> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <remainder_0> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_15> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quotient_o_15> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit regfile: 9 internal tristates are replaced by logic (pull-up yes): doBit, doByte<0>, doByte<1>, doByte<2>, doByte<3>, doByte<4>, doByte<5>, doByte<6>, doByte<7>.
WARNING:Xst:2042 - Unit internal_ram: 9 internal tristates are replaced by logic (pull-up yes): doBit, doByte<0>, doByte<1>, doByte<2>, doByte<3>, doByte<4>, doByte<5>, doByte<6>, doByte<7>.

Optimizing unit <i8051_top> ...

Optimizing unit <divider> ...

Optimizing unit <int_handler> ...

Optimizing unit <csadder> ...

Optimizing unit <ext_interrupt> ...

Optimizing unit <fastalu> ...
WARNING:Xst:2677 - Node <DIV/i_3> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <DIV/i_2> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <DIV/i_1> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <DIV/i_0> of sequential type is unconnected in block <i8051_top>.
WARNING:Xst:2677 - Node <DIV/done> of sequential type is unconnected in block <i8051_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i8051_top, actual ratio is 60.
FlipFlop SEQ/alu_op_code_0 has been replicated 1 time(s)
FlipFlop SEQ/alu_op_code_3 has been replicated 1 time(s)
FlipFlop SEQ/i_ram_addr_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1359
 Flip-Flops                                            : 1359

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : i8051_top.ngr
Top Level Output File Name         : i8051_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 85

Cell Usage :
# BELS                             : 4830
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 15
#      LUT2                        : 193
#      LUT2_D                      : 48
#      LUT2_L                      : 20
#      LUT3                        : 1102
#      LUT3_D                      : 66
#      LUT3_L                      : 30
#      LUT4                        : 1884
#      LUT4_D                      : 267
#      LUT4_L                      : 296
#      MUXCY                       : 193
#      MUXF5                       : 443
#      MUXF6                       : 144
#      MUXF7                       : 72
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 1381
#      FDC                         : 7
#      FDCE                        : 1208
#      FDCP                        : 2
#      FDCPE                       : 14
#      FDE                         : 95
#      FDP                         : 1
#      FDPE                        : 32
#      LD                          : 20
#      LDE                         : 2
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 33
#      OBUF                        : 50
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     2180  out of   3584    60%  
 Number of Slice Flip Flops:           1381  out of   7168    19%  
 Number of 4 input LUTs:               3928  out of   7168    54%  
 Number of IOs:                          85
 Number of bonded IOBs:                  84  out of    195    43%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+----------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)      | Load  |
-------------------------------------------------------+----------------------------+-------+
clk                                                    | BUFGP                      | 1     |
clk_div1                                               | BUFG                       | 1360  |
SEQ/i_ram_rdByte                                       | NONE(RAM/Mtridata_doByte_7)| 16    |
SEQ/i_ram_rdBit                                        | NONE(RAM/Mtridata_doBit)   | 2     |
RAM/Mtrien_doBit_not0001(RAM/Mtrien_doBit_not00011:O)  | NONE(*)(RAM/Mtrien_doBit)  | 2     |
RAM/Mtrien_doByte_not0001(RAM/Mtrien_doByte_not00011:O)| NONE(*)(RAM/Mtrien_doByte) | 2     |
-------------------------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+-----------------------------+-------+
Control Signal                                 | Buffer(FF name)             | Load  |
-----------------------------------------------+-----------------------------+-------+
REG/ext_int/fd_out1_0__or0000(rst_bar1_INV_0:O)| NONE(INTERRUPT/int_select_0)| 419   |
rst_bar1_INV_0_2(rst_bar1_INV_0_2:O)           | NONE(RAM/RAM_16_7)          | 419   |
rst_bar1_INV_0_1(rst_bar1_INV_0_1:O)           | NONE(RAM/RAM_79_2)          | 418   |
N0(XST_GND:G)                                  | NONE(REG/ext_int/fd_out1_0) | 24    |
-----------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.330ns (Maximum Frequency: 65.232MHz)
   Minimum input arrival time before clock: 10.687ns
   Maximum output required time after clock: 5.698ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.358ns (frequency: 424.088MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.358ns (Levels of Logic = 1)
  Source:            clk_div (FF)
  Destination:       clk_div (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div to clk_div
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  clk_div (clk_div1)
     INV:I->O              1   0.648   0.420  clk_div_not00011_INV_0 (clk_div_not0001)
     FDC:D                     0.252          clk_div
    ----------------------------------------
    Total                      2.358ns (1.491ns logic, 0.867ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div1'
  Clock period: 15.330ns (frequency: 65.232MHz)
  Total number of paths / destination ports: 268638 / 2722
-------------------------------------------------------------------------
Delay:               15.330ns (Levels of Logic = 12)
  Source:            SEQ/alu_op_code_2 (FF)
  Destination:       SEQ/PC_14 (FF)
  Source Clock:      clk_div1 rising
  Destination Clock: clk_div1 rising

  Data Path: SEQ/alu_op_code_2 to SEQ/PC_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.177  SEQ/alu_op_code_2 (SEQ/alu_op_code_2)
     LUT2_D:I0->O         18   0.648   1.071  ALU1/ci31 (ALU1/N59)
     LUT4:I3->O            1   0.648   0.423  ALU1/BI_2_mux0000_SW0 (N1811)
     LUT4:I3->O            5   0.648   0.665  ALU1/BI_2_mux0000 (ALU1/BI<2>)
     LUT3:I2->O            1   0.648   0.423  ALU1/ans_L<3>94_SW0_SW1 (N850)
     LUT4_L:I3->LO         1   0.648   0.180  ALU1/ans_L<3>94_SW0 (N426)
     LUT4:I1->O            4   0.643   0.619  ALU1/ans_L<3>109 (alu_ans_L<3>)
     LUT4:I2->O            2   0.648   0.479  SEQ/PC_8_and003422 (SEQ/PC_8_and003422)
     LUT4:I2->O            1   0.648   0.452  SEQ/PC_8_and003455_SW0_F (N1020)
     LUT3_D:I2->O          3   0.648   0.534  SEQ/PC_8_and003455_SW01 (N3681)
     LUT4_D:I3->O          4   0.648   0.590  SEQ/PC_10_mux00003 (N106)
     LUT4_L:I3->LO         1   0.648   0.103  SEQ/PC_14_mux000014 (SEQ/PC_14_mux000014)
     LUT4:I3->O            1   0.648   0.000  SEQ/PC_14_mux000030 (SEQ/PC_14_mux0000)
     FDCE:D                    0.252          SEQ/PC_14
    ----------------------------------------
    Total                     15.330ns (8.614ns logic, 6.716ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div1'
  Total number of paths / destination ports: 148 / 146
-------------------------------------------------------------------------
Offset:              9.002ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       SEQ/i_ram_addr_5 (FF)
  Destination Clock: clk_div1 rising

  Data Path: rst to SEQ/i_ram_addr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.341  rst_IBUF (REG/ext_int/rst_inv)
     LUT3:I1->O            6   0.643   0.749  ROM/data<5>1 (i_rom_data<5>)
     LUT3:I1->O            1   0.643   0.423  SEQ/i_ram_addr_mux0000<2>87 (SEQ/i_ram_addr_mux0000<2>87)
     LUT4:I3->O            1   0.648   0.500  SEQ/i_ram_addr_mux0000<2>95 (SEQ/i_ram_addr_mux0000<2>95)
     LUT4:I1->O            1   0.643   0.452  SEQ/i_ram_addr_mux0000<2>130 (SEQ/i_ram_addr_mux0000<2>130)
     LUT4:I2->O            1   0.648   0.563  SEQ/i_ram_addr_mux0000<2>182 (SEQ/i_ram_addr_mux0000<2>182)
     LUT4:I0->O            1   0.648   0.000  SEQ/i_ram_addr_mux0000<2>220 (SEQ/i_ram_addr_mux0000<2>)
     FDE:D                     0.252          SEQ/i_ram_addr_5
    ----------------------------------------
    Total                      9.002ns (4.974ns logic, 4.028ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RAM/Mtrien_doBit_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.153ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       RAM/Mtrien_doBit (LATCH)
  Destination Clock: RAM/Mtrien_doBit_not0001 falling

  Data Path: rst to RAM/Mtrien_doBit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  rst_IBUF (REG/ext_int/rst_inv)
     LUT4:I0->O            1   0.648   0.000  RAM/Mtrien_doBit_mux00001 (RAM/Mtrien_doBit_mux0000)
     LD:D                      0.252          RAM/Mtrien_doBit
    ----------------------------------------
    Total                      3.153ns (1.749ns logic, 1.404ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RAM/Mtrien_doByte_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.153ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       RAM/Mtrien_doByte (LATCH)
  Destination Clock: RAM/Mtrien_doByte_not0001 falling

  Data Path: rst to RAM/Mtrien_doByte
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  rst_IBUF (REG/ext_int/rst_inv)
     LUT4:I0->O            1   0.648   0.000  REG/Mtrien_doByte_mux0000229 (REG/Mtrien_doByte_mux0000)
     LD:D                      0.252          REG/Mtrien_doByte
    ----------------------------------------
    Total                      3.153ns (1.749ns logic, 1.404ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SEQ/i_ram_rdByte'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              5.904ns (Levels of Logic = 6)
  Source:            p0_in<7> (PAD)
  Destination:       REG/Mtridata_doByte_7 (LATCH)
  Destination Clock: SEQ/i_ram_rdByte falling

  Data Path: p0_in<7> to REG/Mtridata_doByte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.527  p0_in_7_IBUF (p0_in_7_IBUF)
     LUT3:I1->O            1   0.643   0.000  REG/Mtridata_doByte_mux0000<7>162_SW0_F (N1596)
     MUXF5:I0->O           1   0.276   0.500  REG/Mtridata_doByte_mux0000<7>162_SW0 (N1142)
     LUT4:I1->O            1   0.643   0.423  REG/Mtridata_doByte_mux0000<7>162 (REG/Mtridata_doByte_mux0000<7>162)
     LUT4:I3->O            1   0.648   0.500  REG/Mtridata_doByte_mux0000<7>275 (REG/Mtridata_doByte_mux0000<7>275)
     LUT2:I1->O            1   0.643   0.000  REG/Mtridata_doByte_mux0000<7>286 (REG/Mtridata_doByte_mux0000<7>)
     LD:D                      0.252          REG/Mtridata_doByte_7
    ----------------------------------------
    Total                      5.904ns (3.954ns logic, 1.950ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SEQ/i_ram_rdBit'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              10.687ns (Levels of Logic = 11)
  Source:            p3_in<0> (PAD)
  Destination:       REG/Mtridata_doBit (LATCH)
  Destination Clock: SEQ/i_ram_rdBit falling

  Data Path: p3_in<0> to REG/Mtridata_doBit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.479  p3_in_0_IBUF (p3_in_0_IBUF)
     LUT4:I2->O            1   0.648   0.000  REG/Mtridata_doBit_mux0000769_F (N1576)
     MUXF5:I0->O           1   0.276   0.563  REG/Mtridata_doBit_mux0000769 (REG/Mtridata_doBit_mux0000769)
     LUT4:I0->O            1   0.648   0.423  REG/Mtridata_doBit_mux0000831_SW0 (N1286)
     LUT4:I3->O            1   0.648   0.423  REG/Mtridata_doBit_mux0000831 (REG/Mtridata_doBit_mux0000831)
     LUT4:I3->O            1   0.648   0.452  REG/Mtridata_doBit_mux00001311_SW0 (N1136)
     LUT4:I2->O            1   0.648   0.563  REG/Mtridata_doBit_mux00001311 (REG/Mtridata_doBit_mux00001311)
     LUT3:I0->O            1   0.648   0.000  REG/Mtridata_doBit_mux00001354_F (N1568)
     MUXF5:I0->O           1   0.276   0.452  REG/Mtridata_doBit_mux00001354 (REG/Mtridata_doBit_mux00001354)
     LUT4:I2->O            1   0.648   0.500  REG/Mtridata_doBit_mux00001404 (REG/Mtridata_doBit_mux00001404)
     LUT4:I1->O            1   0.643   0.000  REG/Mtridata_doBit_mux00001454 (REG/Mtridata_doBit_mux0000)
     LDE:D                     0.252          REG/Mtridata_doBit
    ----------------------------------------
    Total                     10.687ns (6.832ns logic, 3.855ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 1)
  Source:            REG/P3_3 (FF)
  Destination:       p3_out<3> (PAD)
  Source Clock:      clk_div1 rising

  Data Path: REG/P3_3 to p3_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  REG/P3_3 (REG/P3_3)
     OBUF:I->O                 4.520          p3_out_3_OBUF (p3_out<3>)
    ----------------------------------------
    Total                      5.698ns (5.111ns logic, 0.587ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 165.00 secs
Total CPU time to Xst completion: 165.00 secs
 
--> 

Total memory usage is 314496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   37 (   0 filtered)

