--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.254ns.
--------------------------------------------------------------------------------
Slack:                  4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.460ns logic, 3.733ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.460ns logic, 3.733ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.460ns logic, 3.733ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.460ns logic, 3.733ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.460ns logic, 3.747ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.460ns logic, 3.747ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.460ns logic, 3.747ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.460ns logic, 3.747ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X70Y91.A1      net (fanout=2)        0.832   df/count<7>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (1.460ns logic, 3.704ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X70Y91.A1      net (fanout=2)        0.832   df/count<7>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (1.460ns logic, 3.704ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X70Y91.A1      net (fanout=2)        0.832   df/count<7>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (1.460ns logic, 3.704ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X70Y91.A1      net (fanout=2)        0.832   df/count<7>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (1.460ns logic, 3.704ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y90.SR      net (fanout=8)        1.329   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y90.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.460ns logic, 3.698ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y90.SR      net (fanout=8)        1.329   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y90.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.460ns logic, 3.698ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y89.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X70Y89.A3      net (fanout=2)        0.872   df/count<2>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y90.SR      net (fanout=8)        1.329   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y90.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.460ns logic, 3.698ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.786 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X70Y89.A6      net (fanout=2)        0.720   df/count<4>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.460ns logic, 3.595ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.786 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X70Y89.A6      net (fanout=2)        0.720   df/count<4>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.460ns logic, 3.595ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.786 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X70Y89.A6      net (fanout=2)        0.720   df/count<4>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.460ns logic, 3.595ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.786 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X70Y89.A6      net (fanout=2)        0.720   df/count<4>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.460ns logic, 3.595ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.BQ      Tcko                  0.456   df/count<7>
                                                       df/count_5
    SLICE_X70Y89.A2      net (fanout=2)        0.813   df/count<5>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.460ns logic, 3.688ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.BQ      Tcko                  0.456   df/count<7>
                                                       df/count_5
    SLICE_X70Y89.A2      net (fanout=2)        0.813   df/count<5>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.460ns logic, 3.688ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.BQ      Tcko                  0.456   df/count<7>
                                                       df/count_5
    SLICE_X70Y89.A2      net (fanout=2)        0.813   df/count<5>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.460ns logic, 3.688ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.168 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.BQ      Tcko                  0.456   df/count<7>
                                                       df/count_5
    SLICE_X70Y89.A2      net (fanout=2)        0.813   df/count<5>
    SLICE_X70Y89.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A4      net (fanout=1)        1.208   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y89.SR      net (fanout=8)        1.378   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y89.CLK     Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.460ns logic, 3.688ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y90.SR      net (fanout=8)        1.329   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y90.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.460ns logic, 3.684ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.168 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y91.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X70Y91.A2      net (fanout=2)        0.861   df/count<10>
    SLICE_X70Y91.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X77Y92.A1      net (fanout=1)        1.205   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X77Y92.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X77Y92.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X77Y92.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X71Y90.SR      net (fanout=8)        1.329   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X71Y90.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.460ns logic, 3.684ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X71Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X71Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.254|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 103 connections

Design statistics:
   Minimum period:   5.254ns{1}   (Maximum frequency: 190.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 21:32:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



