// Seed: 3585789985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    output wand  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  uwire id_7
);
  tri0 id_9 = 1'b0, id_10;
  assign id_6 = {1'b0{1}};
  assign id_4 = 1;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10, id_10
  );
  wire id_11;
endmodule
