#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 10 13:54:42 2023
# Process ID: 6976
# Current directory: /home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.runs/synth_1
# Command line: vivado -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: /home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.runs/synth_1/ALU.vds
# Journal file: /home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 10678 ; free virtual = 21648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:39]
WARNING: [Synth 8-614] signal 'aux_add' is read in the process but is not in the sensitivity list [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:52]
WARNING: [Synth 8-614] signal 'aux_sous' is read in the process but is not in the sensitivity list [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:52]
WARNING: [Synth 8-614] signal 'aux_mul' is read in the process but is not in the sensitivity list [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 10685 ; free virtual = 21656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 10685 ; free virtual = 21655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 10685 ; free virtual = 21655
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/constrs_1/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1611.297 ; gain = 0.000 ; free physical = 10446 ; free virtual = 21416
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10509 ; free virtual = 21480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10509 ; free virtual = 21480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10509 ; free virtual = 21480
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'aux_sous_reg' and it is trimmed from '9' to '8' bits. [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'aux_mul_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'aux_sous_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'aux_add_reg' [/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.srcs/sources_1/new/ALU.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10503 ; free virtual = 21473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10491 ; free virtual = 21463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10376 ; free virtual = 21347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10376 ; free virtual = 21347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT2   |    42|
|3     |LUT3   |     7|
|4     |LUT4   |    34|
|5     |LUT5   |     6|
|6     |LUT6   |    45|
|7     |LD     |    45|
|8     |IBUF   |    19|
|9     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   226|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10374 ; free virtual = 21346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1611.297 ; gain = 128.453 ; free physical = 10417 ; free virtual = 21389
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.297 ; gain = 439.852 ; free physical = 10422 ; free virtual = 21394
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LD => LDCE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1625.297 ; gain = 465.477 ; free physical = 10412 ; free virtual = 21384
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/caylagin/Bureau/PSI/PSI/Processeur/processeur_psi.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1649.309 ; gain = 0.000 ; free physical = 10411 ; free virtual = 21383
INFO: [Common 17-206] Exiting Vivado at Wed May 10 13:55:19 2023...
