// Seed: 3518017947
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1 == 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1
);
  assign id_3 = 1;
  wire id_4;
endmodule
module module_3 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wand id_5,
    output wor id_6,
    input tri id_7,
    input tri0 id_8
);
  tri1 id_10;
  always @(posedge 1) begin
    id_0 = ~id_4;
  end
  xnor (id_0, id_7, id_2, id_8, id_1, id_4, id_3);
  module_2(
      id_10, id_5
  );
  assign id_10 = id_7;
  wire id_11;
endmodule
