

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size aff304845688eaac2a76f771e15e64a0  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x56135048249e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_192_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048a270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048a500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048a790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048aa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048acb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048af40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048b1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048b460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048b6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048b960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048bbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048be60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048c0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048c360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048c5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56135048c860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048ca80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048cca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048cec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048d300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048d520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048d740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048d960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048db80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048dda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048dfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048e1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048e400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048e620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048e840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56135048ea60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350726100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350726140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350726180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5613507261c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350725380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5613507260e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350491900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350491920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5613507260e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561350491904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5613507260f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffca3220d80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56135048249e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 54914
gpu_sim_insn = 49102848
gpu_ipc =     894.1772
gpu_tot_sim_cycle = 54914
gpu_tot_sim_insn = 49102848
gpu_tot_ipc =     894.1772
gpu_tot_issued_cta = 64
gpu_occupancy = 12.4838% 
gpu_tot_occupancy = 12.4838% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.1442
partiton_level_parallism_total  =      10.1442
partiton_level_parallism_util =      18.1469
partiton_level_parallism_util_total  =      18.1469
L2_BW  =     367.4618 GB/Sec
L2_BW_total  =     367.4618 GB/Sec
gpu_total_sim_rate=209841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[11]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[32]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 557056
	L1D_total_cache_misses = 557056
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 128
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.150
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3097, 3097, 3097, 3097, 3097, 3097, 3097, 3097, 
gpgpu_n_tot_thrd_icount = 50315264
gpgpu_n_tot_w_icount = 1572352
gpgpu_n_stall_shd_mem = 754962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458752
gpgpu_n_mem_write_global = 98304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 4579328
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 352256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 232704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 522258
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6484526	W0_Idle:623742	W0_Scoreboard:3520736	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1572352
single_issue_nums: WS0:393088	WS1:393088	WS2:393088	WS3:393088	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670016 {8:458752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3932160 {40:98304,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18350080 {40:458752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 786432 {8:98304,}
maxmflatency = 1719 
max_icnt2mem_latency = 1551 
maxmrqlatency = 259 
max_icnt2sh_latency = 878 
averagemflatency = 511 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 115 
mrq_lat_table:15987 	9191 	4361 	2249 	5735 	38903 	8969 	783 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58801 	248438 	236966 	12851 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	42663 	72699 	105068 	184769 	120320 	25740 	5797 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	81905 	41521 	39478 	44785 	60405 	90611 	116475 	76886 	4990 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	29 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8        12        12         8         8        24        24        20        16        32        28        24        32 
dram[1]:         8         8         8         8        12        12         8        12        24        24        20        20        28        32        28        28 
dram[2]:         8         8         8         8        12        12        12        12        24        24        16        16        28        32        28        28 
dram[3]:         8         8         8         8        12        12        12        12        20        24        20        20        32        28        24        28 
dram[4]:         8         8         8         8        12        12         8         8        24        24        20        16        32        28        24        32 
dram[5]:         8         8         8         8        12        12         8        12        24        24        20        20        28        32        28        28 
dram[6]:         8         8         8         8        12        12        12        12        24        24        16        16        28        32        28        28 
dram[7]:         8         8         8         8        12        12        12        12        20        24        20        20        32        28        24        28 
dram[8]:         8         8         8         8        12        12         8         8        24        24        20        16        32        28        24        32 
dram[9]:         8         8         8         8        12        12         8        12        24        24        20        20        28        32        28        28 
dram[10]:         8         8         8         8        12        12        12        12        24        24        16        16        28        32        28        28 
dram[11]:         8         8         8         8        12        12        12        12        20        24        20        20        32        28        24        28 
dram[12]:         8         8         8         8        12        12         8         8        24        24        20        16        32        28        24        32 
dram[13]:         8         8         8         8        12        12         8        12        24        24        20        20        28        32        28        28 
dram[14]:         8         8         8         8        12        12        12        12        24        24        16        16        28        32        28        28 
dram[15]:         8         8         8         8        12        12        12        12        20        24        20        20        32        28        24        28 
dram[16]:         8         8        12         8        12        12         8         8        24        24        20        20        32        32        28        28 
dram[17]:         8         8         8         8        12        12         8         8        24        22        20        20        32        32        28        24 
dram[18]:         8         8         8         8        12        12        12        12        20        20        20        20        32        32        28        28 
dram[19]:         8         8         8         8        12        12        12        12        24        24        16        20        28        28        32        24 
dram[20]:         8         8        12         8        12        12         8         8        24        24        20        20        32        32        28        28 
dram[21]:         8         8         8         8        12        12         8         8        24        24        20        20        32        32        28        24 
dram[22]:         8         8         8         8        12        12        12        12        20        20        20        20        32        32        28        28 
dram[23]:         8         8         8         8        12        12        12        12        24        24        16        20        29        28        32        26 
dram[24]:         8         8        12         8        12        12         8         8        24        24        20        20        32        32        28        28 
dram[25]:         8         8         8         8        12        12         8         8        24        24        20        20        32        32        28        24 
dram[26]:         8         8         8         8        12        12        12        12        20        20        20        20        32        32        28        28 
dram[27]:         8         8         8         8        12        12        12        12        24        24        16        20        28        28        32        24 
dram[28]:         8         8        12         8        12        12         8         8        24        24        20        20        32        32        28        28 
dram[29]:         8         8         8         8        12        12         8         8        24        23        20        20        32        32        28        24 
dram[30]:         8         8         8         8        12        12        12        12        20        20        20        20        32        32        28        28 
dram[31]:         8         8         8         8        12        12        12        12        24        24        16        20        28        28        32        24 
maximum service time to same row:
dram[0]:      6005      5875      5980      5859      5972      6008      5931      5969      7422      7354      7045      7041     13143     12829     12312     12687 
dram[1]:      5803      5838      5819      5835      6111      6139      6081      6120      8124      7987      7499      7460     12744     13320     12691     12460 
dram[2]:      5980      5876      5960      5859      5926      5952      5884      5911      8099      7940      7588      7586     12769     13335     12794     12736 
dram[3]:      5804      5838      5819      5835      5759      5787      5752      5783      7483      7407      7409      7411     13059     12811     12573     12813 
dram[4]:      6008      5882      5971      5855      5976      6016      5926      5964      7415      7343      7045      7041     13134     12810     12308     12689 
dram[5]:      5808      5846      5807      5832      6119      6149      6076      6113      8112      7977      7505      7461     12736     13307     12685     12460 
dram[6]:      5985      5883      5957      5855      5932      5956      5880      5899      8088      7925      7599      7591     12756     13326     12800     12734 
dram[7]:      5808      5846      5807      5832      5767      5795      5747      5772      7475      7400      7407      7407     13052     12792     12571     12830 
dram[8]:      6012      5884      5963      5851      5957      5996      5944      5980      7424      7353      7048      7042     13144     12822     12301     12682 
dram[9]:      5820      5856      5803      5827      6092      6123      6099      6137      8116      7995      7505      7461     12753     13311     12689     12459 
dram[10]:      5988      5884      5952      5851      5908      5943      5891      5922      8099      7940      7598      7588     12773     13344     12786     12736 
dram[11]:      5820      5856      5803      5827      5747      5772      5766      5796      7478      7405      7405      7410     13058     12793     12578     12819 
dram[12]:      6016      5891      5948      5842      5964      6000      5940      5976      7417      7343      7053      7045     13135     12815     12305     12683 
dram[13]:      5827      5864      5799      5823      6104      6128      6087      6125      8101      7980      7509      7461     12738     13293     12691     12457 
dram[14]:      5992      5891      5948      5842      5916      5945      5887      5914      8085      7924      7604      7602     12759     13334     12806     12735 
dram[15]:      5827      5864      5799      5823      5751      5780      5760      5788      7471      7398      7403      7409     13046     12776     12580     12833 
dram[16]:      5898      5948      5888      5916      6052      6033      6021      5988      7907      8004      7274      7113     13220     12808     12571     12522 
dram[17]:      5747      5775      5767      5796      6173      6080      6145      6052      7518      7531      7174      7422     12917     13254     12497     12453 
dram[18]:      5898      5944      5888      5916      5991      5887      5955      5856      7533      7523      7533      7576     12884     13216     12784     12706 
dram[19]:      5747      5775      5767      5796      5820      5856      5803      5830      7715      7999      7422      7470     13251     12686     12750     12684 
dram[20]:      5912      5961      5875      5911      6056      6044      6016      5981      7889      7991      7279      7125     13207     12795     12574     12527 
dram[21]:      5751      5782      5760      5790      6180      6084      6140      6036      7494      7526      7181      7436     12906     13243     12497     12452 
dram[22]:      5911      5948      5875      5912      5993      5894      5949      5848      7523      7510      7536      7581     12866     13195     12782     12715 
dram[23]:      5751      5782      5760      5790      5827      5862      5799      5822      7702      7985      7434      7471     13236     12677     12758     12691 
dram[24]:      5924      5968      5871      5903      6045      6025      6033      6012      7900      8005      7285      7122     13221     12805     12556     12532 
dram[25]:      5759      5787      5752      5783      6155      6061      6152      6072      7520      7536      7183      7450     12910     13259     12488     12441 
dram[26]:      5922      5956      5871      5903      5980      5867      5961      5875      7527      7511      7538      7582     12889     13211     12782     12700 
dram[27]:      5759      5787      5752      5783      5802      5836      5818      5839      7715      8002      7434      7474     13229     12692     12748     12682 
dram[28]:      5938      5977      5866      5899      6049      6029      6025      5996      7886      7995      7290      7126     13212     12796     12563     12525 
dram[29]:      5767      5795      5747      5772      6161      6072      6148      6064      7510      7506      7188      7462     12893     13253     12490     12448 
dram[30]:      5936      5961      5866      5899      5984      5872      5956      5860      7518      7502      7535      7582     12876     13198     12780     12704 
dram[31]:      5767      5795      5747      5772      5808      5846      5807      5832      7698      7990      7446      7479     13217     12683     12764     12690 
average row accesses per activate:
dram[0]:  5.297297  5.297297  5.696970  5.081081  5.250000  4.540541  4.631579  4.631579  5.517241  5.379310  4.903226  4.903226  5.692307  5.481482  5.200000  6.000000 
dram[1]:  5.000000  4.761905  4.923077  4.700000  5.090909  5.090909  4.292683  4.888889  5.200000  5.000000  5.571429  5.481482  5.285714  5.285714  5.777778  5.629630 
dram[2]:  4.651163  4.761905  5.081081  5.052631  4.685714  5.125000  4.756757  5.176471  5.925926  5.379310  5.241379  4.727273  5.920000  5.481482  5.428571  5.241379 
dram[3]:  5.000000  5.157895  4.923077  4.571429  5.125000  4.685714  5.500000  4.888889  5.200000  5.200000  5.428571  5.241379  5.629630  5.066667  6.240000  5.629630 
dram[4]:  5.157895  5.157895  5.529412  4.947369  5.090909  4.540541  4.888889  4.512821  5.517241  5.379310  4.903226  4.903226  5.692307  5.481482  5.379310  6.000000 
dram[5]:  4.545455  4.761905  5.052631  4.700000  5.250000  5.419355  4.292683  4.888889  5.200000  5.000000  5.200000  5.481482  5.285714  5.692307  5.777778  5.428571 
dram[6]:  4.651163  4.761905  5.081081  4.923077  4.685714  5.125000  4.756757  5.176471  5.925926  5.379310  5.241379  4.727273  5.920000  5.481482  5.428571  5.241379 
dram[7]:  5.000000  5.157895  4.923077  4.571429  5.125000  4.685714  5.333333  4.888889  5.200000  5.200000  5.428571  5.241379  5.629630  4.903226  6.240000  5.846154 
dram[8]:  5.297297  5.297297  5.529412  4.947369  5.419355  4.540541  4.631579  4.631579  5.517241  5.379310  4.903226  4.903226  5.692307  5.692307  5.379310  6.000000 
dram[9]:  4.878049  4.761905  4.923077  4.682927  5.090909  5.090909  4.190476  4.888889  5.200000  5.000000  5.571429  5.481482  5.285714  5.285714  5.777778  5.428571 
dram[10]:  4.651163  4.761905  5.081081  5.052631  4.685714  5.125000  4.756757  5.176471  5.925926  5.379310  5.241379  4.727273  5.920000  5.481482  5.428571  5.241379 
dram[11]:  5.000000  5.157895  4.923077  4.571429  5.125000  4.685714  5.333333  4.512821  5.200000  5.200000  5.428571  5.241379  5.629630  5.066667  6.240000  5.629630 
dram[12]:  5.157895  5.297297  5.529412  4.700000  5.419355  4.540541  4.631579  4.631579  5.517241  5.379310  4.903226  4.903226  5.692307  5.481482  5.379310  6.000000 
dram[13]:  4.545455  4.761905  4.923077  4.700000  5.090909  5.419355  4.292683  4.888889  5.200000  5.000000  5.200000  5.481482  5.285714  5.285714  5.777778  5.428571 
dram[14]:  4.651163  4.761905  5.081081  5.052631  4.685714  5.466667  4.756757  5.176471  5.925926  5.379310  5.241379  4.588235  5.920000  5.481482  5.428571  5.241379 
dram[15]:  5.000000  5.157895  4.923077  4.571429  5.125000  4.685714  5.176471  4.888889  5.200000  5.200000  5.428571  5.241379  5.629630  5.066667  6.240000  5.846154 
dram[16]:  4.666667  4.878049  5.875000  4.820513  4.540541  4.941176  4.631579  4.512821  5.161290  5.379310  5.241379  4.606061  5.428571  5.241379  5.200000  5.629630 
dram[17]:  4.878049  5.128205  4.800000  4.682927  5.125000  4.941176  4.648649  4.888889  6.153846  6.153846  5.032258  5.200000  5.285714  5.066667  5.379310  5.777778 
dram[18]:  4.651163  4.558139  4.800000  4.454545  5.290323  5.125000  4.888889  4.756757  5.379310  5.777778  5.428571  4.875000  5.846154  5.285714  5.571429  6.000000 
dram[19]:  4.558139  4.761905  4.571429  4.682927  5.090909  4.823529  5.333333  5.176471  5.379310  5.000000  4.750000  5.200000  5.285714  5.846154  6.000000  6.000000 
dram[20]:  4.666667  4.651163  5.696970  4.947369  4.540541  4.941176  4.631579  4.512821  5.161290  5.777778  5.241379  4.606061  5.428571  5.428571  5.379310  5.629630 
dram[21]:  4.761905  5.128205  4.800000  4.923077  5.125000  4.941176  4.648649  4.888889  6.153846  6.153846  5.032258  5.032258  5.285714  5.066667  5.379310  5.777778 
dram[22]:  4.651163  4.666667  4.800000  4.454545  5.466667  5.290323  5.028572  4.756757  5.379310  5.777778  5.428571  4.727273  5.846154  5.285714  5.571429  6.000000 
dram[23]:  4.558139  4.761905  4.571429  4.682927  5.090909  4.823529  5.333333  5.028572  5.379310  5.161290  4.750000  5.032258  5.285714  6.080000  6.240000  6.000000 
dram[24]:  4.454545  4.651163  5.875000  4.820513  4.540541  4.941176  4.631579  4.512821  5.161290  5.379310  5.241379  4.606061  5.428571  5.241379  5.200000  5.629630 
dram[25]:  4.761905  5.000000  4.800000  4.923077  5.125000  4.941176  4.648649  4.888889  6.153846  6.153846  5.032258  5.379310  5.285714  5.241379  5.379310  5.777778 
dram[26]:  4.651163  4.558139  4.800000  4.454545  5.290323  5.125000  4.888889  4.756757  5.379310  5.777778  5.428571  4.727273  5.846154  5.285714  5.571429  5.777778 
dram[27]:  4.558139  4.761905  4.571429  4.682927  4.941176  4.823529  5.333333  5.333333  5.379310  5.161290  4.750000  5.200000  5.285714  6.080000  6.000000  6.000000 
dram[28]:  4.666667  4.651163  5.696970  4.820513  4.540541  5.090909  4.631579  4.512821  5.161290  5.379310  4.903226  4.606061  5.428571  5.428571  5.032258  5.629630 
dram[29]:  4.878049  5.000000  4.800000  4.923077  5.125000  5.090909  4.648649  4.888889  6.153846  6.400000  5.032258  4.875000  5.692307  5.066667  5.379310  5.777778 
dram[30]:  4.651163  4.454545  4.800000  4.355556  5.466667  4.969697  4.888889  4.756757  5.379310  5.777778  5.428571  4.727273  5.846154  5.285714  5.571429  6.000000 
dram[31]:  4.558139  4.761905  4.571429  4.682927  4.941176  4.969697  5.333333  5.176471  5.379310  5.161290  4.750000  5.200000  5.285714  6.080000  6.240000  6.000000 
average row locality = 86180/16898 = 5.100012
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       196       196       188       188       168       168       176       176       160       156       152       152       148       148       156       156 
dram[1]:       200       200       192       188       168       168       176       176       156       160       156       148       148       148       156       152 
dram[2]:       200       200       188       192       164       164       176       176       160       156       152       156       148       148       152       152 
dram[3]:       200       196       192       192       164       164       176       176       156       156       152       152       152       152       156       152 
dram[4]:       196       196       188       188       168       168       176       176       160       156       152       152       148       148       156       156 
dram[5]:       200       200       192       188       168       168       176       176       156       160       156       148       148       148       156       152 
dram[6]:       200       200       188       192       164       164       176       176       160       156       152       156       148       148       152       152 
dram[7]:       200       196       192       192       164       164       176       176       156       156       152       152       152       152       156       152 
dram[8]:       196       196       188       188       168       168       176       176       160       156       152       152       148       148       156       156 
dram[9]:       200       200       192       192       168       168       176       176       156       160       156       148       148       148       156       152 
dram[10]:       200       200       188       192       164       164       176       176       160       156       152       156       148       148       152       152 
dram[11]:       200       196       192       192       164       164       176       176       156       156       152       152       152       152       156       152 
dram[12]:       196       196       188       188       168       168       176       176       160       156       152       152       148       148       156       156 
dram[13]:       200       200       192       188       168       168       176       176       156       160       156       148       148       148       156       152 
dram[14]:       200       200       188       192       164       164       176       176       160       156       152       156       148       148       152       152 
dram[15]:       200       196       192       192       164       164       176       176       156       156       152       152       152       152       156       152 
dram[16]:       196       200       188       188       168       168       176       176       160       156       152       152       152       152       156       152 
dram[17]:       200       200       192       192       164       168       172       176       160       160       156       156       148       152       156       156 
dram[18]:       200       196       192       196       164       164       176       176       156       156       152       156       152       148       156       156 
dram[19]:       196       200       192       192       168       164       176       176       156       160       152       156       148       152       156       156 
dram[20]:       196       200       188       188       168       168       176       176       160       156       152       152       152       152       156       152 
dram[21]:       200       200       192       192       164       168       172       176       160       160       156       156       148       152       156       156 
dram[22]:       200       196       192       196       164       164       176       176       156       156       152       156       152       148       156       156 
dram[23]:       196       200       192       192       168       164       176       176       156       160       152       156       148       152       156       156 
dram[24]:       196       200       188       188       168       168       176       176       160       156       152       152       152       152       156       152 
dram[25]:       200       200       192       192       164       168       172       176       160       160       156       156       148       152       156       156 
dram[26]:       200       196       192       196       164       164       176       176       156       156       152       156       152       148       156       156 
dram[27]:       196       200       192       192       168       164       176       176       156       160       152       156       148       152       156       156 
dram[28]:       196       200       188       188       168       168       176       176       160       156       152       152       152       152       156       152 
dram[29]:       200       200       192       192       164       168       172       176       160       160       156       156       148       152       156       156 
dram[30]:       200       196       192       196       164       164       176       176       156       156       152       156       152       148       156       156 
dram[31]:       196       200       192       192       168       164       176       176       156       160       152       156       148       152       156       156 
total dram reads = 86180
bank skew: 200/148 = 1.35
chip skew: 2708/2684 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8965      8974      5079      5067      1740      1823      1648      1708      1864      1898      2027      2025      2066      2099      2097      2067
dram[1]:       8374      8351      4737      4683      1704      1701      1608      1642      1856      1810      1879      1950      2000      2045      1983      2067
dram[2]:       8164      8059      4901      4794      1692      1695      1588      1609      1787      1819      1890      1877      2007      2038      2024      1989
dram[3]:       8748      8883      5354      5257      1799      1875      1701      1755      1964      1928      2042      2053      2085      2096      2139      2147
dram[4]:       9164      9249      5082      5015      1745      1809      1680      1711      1825      1883      2011      2043      2104      2080      2086      2065
dram[5]:       8613      8485      4801      4919      1750      1738      1711      1695      1858      1864      1939      2041      2091      2097      2057      2136
dram[6]:       8550      8564      4822      4853      1742      1724      1623      1607      1734      1805      1859      1871      1986      2041      2004      2005
dram[7]:       8396      8552      5185      5051      1734      1764      1673      1686      1869      1890      1958      1990      2037      2066      2063      2115
dram[8]:       8638      8671      5040      4991      1705      1746      1645      1640      1798      1861      1950      2006      2021      2060      2061      2030
dram[9]:       8951      8812      4782      4701      1807      1754      1715      1676      1870      1857      1890      2034      2050      2092      2065      2099
dram[10]:       8567      8519      4899      5113      1769      1748      1643      1637      1780      1854      1917      1950      2015      2059      2056      2068
dram[11]:       8400      8543      5202      4957      1716      1754      1654      1678      1830      1853      1947      1996      1980      2021      2038      2112
dram[12]:       8473      8400      4817      4944      1615      1684      1584      1634      1768      1775      1934      1983      1988      2004      1973      1993
dram[13]:       8592      8589      4594      4814      1720      1708      1653      1700      1893      1813      1954      2059      2053      2100      2015      2109
dram[14]:       8091      8124      4823      4925      1674      1665      1554      1600      1736      1756      1881      1853      1964      1963      1993      1998
dram[15]:       8042      8097      4822      4619      1616      1622      1523      1562      1704      1695      1845      1847      1870      1840      1899      1932
dram[16]:       8875      8792      4871      4944      1751      1752      1662      1641      1810      1845      1933      1985      2031      2075      2049      2119
dram[17]:       8386      8339      4606      4955      1728      1714      1686      1604      1752      1763      1869      1881      2087      2073      2023      2073
dram[18]:       9128      9260      4999      5199      1871      1853      1741      1688      1864      1916      1990      1973      2108      2166      2112      2159
dram[19]:       8338      8241      4805      4905      1681      1710      1607      1566      1748      1716      1865      1847      1992      1958      1966      2007
dram[20]:       9722      9510      5103      5048      1899      1872      1750      1755      1940      1938      2036      2077      2132      2176      2196      2268
dram[21]:       8498      8440      4942      4787      1778      1736      1689      1661      1807      1771      1870      1904      2107      2089      2080      2123
dram[22]:       9109      9191      5103      4955      1841      1845      1683      1671      1868      1856      1964      1929      2062      2125      2096      2117
dram[23]:       8477      8369      4960      4722      1699      1716      1578      1574      1796      1679      1844      1865      2002      1962      1987      1996
dram[24]:       8486      8470      4735      4927      1692      1674      1622      1620      1781      1804      1909      1950      2010      2035      2032      2066
dram[25]:       8652      8527      4879      5120      1761      1737      1737      1670      1817      1821      1934      1900      2196      2119      2099      2129
dram[26]:       8806      8929      5208      4978      1783      1787      1693      1691      1855      1876      1984      1875      2094      2145      2063      2099
dram[27]:       8913      8819      4957      4799      1748      1764      1646      1652      1841      1787      1963      1894      2133      2037      2053      2052
dram[28]:       9056      8943      4912      5094      1791      1751      1697      1676      1872      1897      1967      2027      2065      2118      2120      2174
dram[29]:       8604      8501      5006      4924      1772      1730      1737      1677      1842      1812      1921      1924      2145      2118      2090      2128
dram[30]:       8473      8572      5027      4684      1726      1718      1614      1623      1783      1788      1824      1825      1984      2075      1947      1972
dram[31]:       9084      8945      5253      4823      1778      1801      1696      1690      1894      1822      1938      1936      2128      2077      2073      2079
maximum mf latency per bank:
dram[0]:       1555      1514      1011      1084       952       883       980       918       907       921       946       896       956       942       874       857
dram[1]:       1661      1669       969      1033      1053       931       920       937      1089       935      1009       979      1070      1033       819       936
dram[2]:       1458      1462      1220      1260      1022       853       919       818       806       788       805       901       850       839       811       905
dram[3]:       1432      1436      1458      1464      1063      1065      1055       911       981       911      1040      1012       929      1033      1101       947
dram[4]:       1553      1526       997      1077       912       995       896       919       904       927       890       889       970      1019       897       847
dram[5]:       1645      1670       948       945       920       896       936       874       993       877       881       927       933       980       875       895
dram[6]:       1449      1457      1205      1451       934       776       875       858       832       855       885       898       820       892       978       863
dram[7]:       1423      1430      1411      1426       849      1005       993       982      1000       973       900       958       980      1067      1038       985
dram[8]:       1531      1495      1036      1102       903       857       902       862       863       924       861       839       877       983       869       809
dram[9]:       1617      1657       912       978       957       940       938       890      1014       907       901       887       955       955       882       888
dram[10]:       1441      1448      1278      1377       911       975       945       903       835       884       840       973       833       830       897       912
dram[11]:       1423      1429      1413      1444       948      1254      1032       921       953       936       943       991       916      1028      1275      1114
dram[12]:       1529      1487      1038      1101       924       939       929       921       888       870       889       907       963       992       865       831
dram[13]:       1595      1664       962       901       876       935      1011       859       919       859       944       890       864       878       959       863
dram[14]:       1438      1444      1228      1417       876       793       802       825       828       823       768       799       784       839       837       818
dram[15]:       1423      1427      1408      1438       858      1031       908       932       872       877       792       902       750       877      1057       852
dram[16]:       1566      1529      1076      1114      1055      1095       940      1171       905       885       963       982      1048      1100       895       940
dram[17]:       1719      1594       945       999      1002       927       922      1034       989       937       910       997       980       972      1052       980
dram[18]:       1471      1471      1157      1441       985       936       995      1016       842       843       928       864       899       982       916       938
dram[19]:       1430      1423      1373      1461      1048       843       952       895       876       919       931       814       903       880       944       792
dram[20]:       1547      1518      1080      1094      1108      1139      1039      1205       984       917      1007      1053      1094      1145       943       988
dram[21]:       1704      1587      1014       958       959       883       985       946       976       935       932       971       959      1013      1028      1011
dram[22]:       1471      1471      1147      1299       935       952       981       818       806       813       862       832       876       870       990       886
dram[23]:       1498      1490      1491      1451      1015       910      1036       980       934       895       947       881       988       919       930       921
dram[24]:       1569      1518       998      1124       955      1053       975       920       914       889       998       847       915       816       827       812
dram[25]:       1702      1571      1011      1033       875       986      1027       967      1047       891       877       982       938       968      1110       943
dram[26]:       1471      1432      1271      1465      1023       896      1030       854       934       805      1053       981       865       958       885      1063
dram[27]:       1431      1414      1386      1479      1045      1084      1051       925       941       901       979       963      1080       793      1170       924
dram[28]:       1544      1508       996      1116       964       943      1068       905       914       896      1011       870       866       894       853       834
dram[29]:       1682      1557       995       969       970       970      1016      1053       967       963       930      1027       969      1001      1016       984
dram[30]:       1497      1446      1403      1320       940       834       859       913       834       788       897       862       837       849       815       807
dram[31]:       1432      1408      1383      1470      1007      1083      1079       987       985       926       986       934      1085       919      1168       978
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38001 n_act=518 n_pre=502 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=6769 dram_eff=0.3965
bk0: 196a 39933i bk1: 196a 39989i bk2: 188a 40137i bk3: 188a 39969i bk4: 168a 40075i bk5: 168a 39985i bk6: 176a 39884i bk7: 176a 39871i bk8: 160a 40229i bk9: 156a 40242i bk10: 152a 40164i bk11: 152a 40095i bk12: 148a 40309i bk13: 148a 40315i bk14: 156a 40171i bk15: 156a 40324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807004
Row_Buffer_Locality_read = 0.807004
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.538567
Bank_Level_Parallism_Col = 2.393520
Bank_Level_Parallism_Ready = 1.483234
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.827736 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2459 
Wasted_Row = 717 
Idle = 35374 

BW Util Bottlenecks: 
RCDc_limit = 3132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1330 
rwq = 0 
CCDLc_limit_alone = 1330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38001 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 518 
n_pre = 502 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1020 
issued_total_col = 2684 
Row_Bus_Util =  0.024737 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078406 
Issued_on_Two_Bus_Simul_Util = 0.011423 
issued_two_Eff = 0.145685 
queue_avg = 1.544066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.54407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37959 n_act=531 n_pre=515 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7201 dram_eff=0.3738
bk0: 200a 39978i bk1: 200a 39864i bk2: 192a 39999i bk3: 188a 39928i bk4: 168a 40141i bk5: 168a 40123i bk6: 176a 39968i bk7: 176a 40039i bk8: 156a 40206i bk9: 160a 40231i bk10: 156a 40227i bk11: 148a 40350i bk12: 148a 40226i bk13: 148a 40321i bk14: 156a 40333i bk15: 152a 40350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802749
Row_Buffer_Locality_read = 0.802749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.231040
Bank_Level_Parallism_Col = 2.214755
Bank_Level_Parallism_Ready = 1.369614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761029 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2725 
Wasted_Row = 820 
Idle = 34997 

BW Util Bottlenecks: 
RCDc_limit = 3371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1354 
rwq = 0 
CCDLc_limit_alone = 1354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37959 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 2692 
Row_Bus_Util =  0.025367 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.079425 
Issued_on_Two_Bus_Simul_Util = 0.011229 
issued_two_Eff = 0.141374 
queue_avg = 1.350900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.3509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37998 n_act=525 n_pre=509 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=7156 dram_eff=0.3751
bk0: 200a 39777i bk1: 200a 39852i bk2: 188a 40060i bk3: 192a 39998i bk4: 164a 40049i bk5: 164a 40158i bk6: 176a 39994i bk7: 176a 40071i bk8: 160a 40302i bk9: 156a 40249i bk10: 152a 40206i bk11: 156a 40097i bk12: 148a 40344i bk13: 148a 40287i bk14: 152a 40272i bk15: 152a 40239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804396
Row_Buffer_Locality_read = 0.804396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.330026
Bank_Level_Parallism_Col = 2.226599
Bank_Level_Parallism_Ready = 1.383756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.741887 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2731 
Wasted_Row = 733 
Idle = 35086 

BW Util Bottlenecks: 
RCDc_limit = 3329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1388 
rwq = 0 
CCDLc_limit_alone = 1388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37998 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 2684 
Row_Bus_Util =  0.025076 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078479 
Issued_on_Two_Bus_Simul_Util = 0.011689 
issued_two_Eff = 0.148949 
queue_avg = 1.399015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.39902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38051 n_act=520 n_pre=504 n_ref_event=0 n_req=2688 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06519
n_activity=7012 dram_eff=0.3833
bk0: 200a 39916i bk1: 196a 40053i bk2: 192a 39978i bk3: 192a 39853i bk4: 164a 40157i bk5: 164a 40034i bk6: 176a 40191i bk7: 176a 39987i bk8: 156a 40270i bk9: 156a 40272i bk10: 152a 40200i bk11: 152a 40199i bk12: 152a 40271i bk13: 152a 40222i bk14: 156a 40346i bk15: 152a 40338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806548
Row_Buffer_Locality_read = 0.806548
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.420784
Bank_Level_Parallism_Col = 2.338986
Bank_Level_Parallism_Ready = 1.388021
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837191 

BW Util details:
bwutil = 0.065189 
total_CMD = 41234 
util_bw = 2688 
Wasted_Col = 2407 
Wasted_Row = 794 
Idle = 35345 

BW Util Bottlenecks: 
RCDc_limit = 2992 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1230 
rwq = 0 
CCDLc_limit_alone = 1230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38051 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 520 
n_pre = 504 
n_ref = 0 
n_req = 2688 
total_req = 2688 

Dual Bus Interface Util: 
issued_total_row = 1024 
issued_total_col = 2688 
Row_Bus_Util =  0.024834 
CoL_Bus_Util = 0.065189 
Either_Row_CoL_Bus_Util = 0.077194 
Issued_on_Two_Bus_Simul_Util = 0.012829 
issued_two_Eff = 0.166195 
queue_avg = 1.436679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.43668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38015 n_act=521 n_pre=505 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=6797 dram_eff=0.3949
bk0: 196a 39963i bk1: 196a 39953i bk2: 188a 40131i bk3: 188a 39929i bk4: 168a 40151i bk5: 168a 40027i bk6: 176a 39994i bk7: 176a 39937i bk8: 160a 40254i bk9: 156a 40262i bk10: 152a 40189i bk11: 152a 40166i bk12: 148a 40346i bk13: 148a 40357i bk14: 156a 40238i bk15: 156a 40311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805887
Row_Buffer_Locality_read = 0.805887
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.438191
Bank_Level_Parallism_Col = 2.317451
Bank_Level_Parallism_Ready = 1.393070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.858646 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2436 
Wasted_Row = 761 
Idle = 35353 

BW Util Bottlenecks: 
RCDc_limit = 3091 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1255 
rwq = 0 
CCDLc_limit_alone = 1255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38015 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 2684 
Row_Bus_Util =  0.024882 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078067 
Issued_on_Two_Bus_Simul_Util = 0.011908 
issued_two_Eff = 0.152532 
queue_avg = 1.452539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.45254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37969 n_act=532 n_pre=516 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7204 dram_eff=0.3737
bk0: 200a 39875i bk1: 200a 39903i bk2: 192a 40051i bk3: 188a 39972i bk4: 168a 40147i bk5: 168a 40181i bk6: 176a 40030i bk7: 176a 40002i bk8: 156a 40233i bk9: 160a 40180i bk10: 156a 40200i bk11: 148a 40360i bk12: 148a 40222i bk13: 148a 40347i bk14: 156a 40336i bk15: 152a 40303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802377
Row_Buffer_Locality_read = 0.802377
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.198663
Bank_Level_Parallism_Col = 2.156308
Bank_Level_Parallism_Ready = 1.315007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.759955 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2783 
Wasted_Row = 807 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 3374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1312 
rwq = 0 
CCDLc_limit_alone = 1312 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37969 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2692 
Row_Bus_Util =  0.025416 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.079182 
Issued_on_Two_Bus_Simul_Util = 0.011520 
issued_two_Eff = 0.145482 
queue_avg = 1.353640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.35364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37999 n_act=526 n_pre=510 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=7162 dram_eff=0.3748
bk0: 200a 39862i bk1: 200a 39882i bk2: 188a 39994i bk3: 192a 39972i bk4: 164a 40054i bk5: 164a 40155i bk6: 176a 40032i bk7: 176a 40085i bk8: 160a 40297i bk9: 156a 40292i bk10: 152a 40264i bk11: 156a 40089i bk12: 148a 40395i bk13: 148a 40294i bk14: 152a 40268i bk15: 152a 40337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804024
Row_Buffer_Locality_read = 0.804024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.279531
Bank_Level_Parallism_Col = 2.217588
Bank_Level_Parallism_Ready = 1.359538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.741649 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2705 
Wasted_Row = 757 
Idle = 35088 

BW Util Bottlenecks: 
RCDc_limit = 3296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37999 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2684 
Row_Bus_Util =  0.025125 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078455 
Issued_on_Two_Bus_Simul_Util = 0.011762 
issued_two_Eff = 0.149923 
queue_avg = 1.364069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.36407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38045 n_act=521 n_pre=505 n_ref_event=0 n_req=2688 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06519
n_activity=7049 dram_eff=0.3813
bk0: 200a 39924i bk1: 196a 40038i bk2: 192a 39935i bk3: 192a 39892i bk4: 164a 40190i bk5: 164a 40067i bk6: 176a 40150i bk7: 176a 40039i bk8: 156a 40203i bk9: 156a 40183i bk10: 152a 40263i bk11: 152a 40228i bk12: 152a 40290i bk13: 152a 40200i bk14: 156a 40368i bk15: 152a 40312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806176
Row_Buffer_Locality_read = 0.806176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.400844
Bank_Level_Parallism_Col = 2.308847
Bank_Level_Parallism_Ready = 1.373140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814968 

BW Util details:
bwutil = 0.065189 
total_CMD = 41234 
util_bw = 2688 
Wasted_Col = 2461 
Wasted_Row = 776 
Idle = 35309 

BW Util Bottlenecks: 
RCDc_limit = 3018 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1259 
rwq = 0 
CCDLc_limit_alone = 1259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38045 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 2688 
total_req = 2688 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 2688 
Row_Bus_Util =  0.024882 
CoL_Bus_Util = 0.065189 
Either_Row_CoL_Bus_Util = 0.077339 
Issued_on_Two_Bus_Simul_Util = 0.012732 
issued_two_Eff = 0.164628 
queue_avg = 1.413106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.41311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38017 n_act=517 n_pre=501 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=6799 dram_eff=0.3948
bk0: 196a 40067i bk1: 196a 39984i bk2: 188a 40121i bk3: 188a 40012i bk4: 168a 40162i bk5: 168a 39966i bk6: 176a 39955i bk7: 176a 39958i bk8: 160a 40254i bk9: 156a 40229i bk10: 152a 40168i bk11: 152a 40155i bk12: 148a 40368i bk13: 148a 40352i bk14: 156a 40216i bk15: 156a 40311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807377
Row_Buffer_Locality_read = 0.807377
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.398550
Bank_Level_Parallism_Col = 2.333466
Bank_Level_Parallism_Ready = 1.403502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.852521 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2445 
Wasted_Row = 800 
Idle = 35305 

BW Util Bottlenecks: 
RCDc_limit = 3125 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1256 
rwq = 0 
CCDLc_limit_alone = 1256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38017 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 2684 
Row_Bus_Util =  0.024688 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078018 
Issued_on_Two_Bus_Simul_Util = 0.011762 
issued_two_Eff = 0.150762 
queue_avg = 1.442547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.44255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37950 n_act=535 n_pre=519 n_ref_event=0 n_req=2696 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06538
n_activity=7173 dram_eff=0.3759
bk0: 200a 39883i bk1: 200a 39873i bk2: 192a 39956i bk3: 192a 39955i bk4: 168a 40094i bk5: 168a 40133i bk6: 176a 39842i bk7: 176a 40028i bk8: 156a 40208i bk9: 160a 40160i bk10: 156a 40182i bk11: 148a 40303i bk12: 148a 40291i bk13: 148a 40244i bk14: 156a 40284i bk15: 152a 40266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801558
Row_Buffer_Locality_read = 0.801558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341067
Bank_Level_Parallism_Col = 2.315509
Bank_Level_Parallism_Ready = 1.434347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.800381 

BW Util details:
bwutil = 0.065383 
total_CMD = 41234 
util_bw = 2696 
Wasted_Col = 2655 
Wasted_Row = 856 
Idle = 35027 

BW Util Bottlenecks: 
RCDc_limit = 3325 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1427 
rwq = 0 
CCDLc_limit_alone = 1427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37950 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 2696 
total_req = 2696 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 2696 
Row_Bus_Util =  0.025561 
CoL_Bus_Util = 0.065383 
Either_Row_CoL_Bus_Util = 0.079643 
Issued_on_Two_Bus_Simul_Util = 0.011301 
issued_two_Eff = 0.141900 
queue_avg = 1.418635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.41864
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38002 n_act=525 n_pre=509 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=7212 dram_eff=0.3722
bk0: 200a 39828i bk1: 200a 39890i bk2: 188a 40042i bk3: 192a 39983i bk4: 164a 40063i bk5: 164a 40210i bk6: 176a 40022i bk7: 176a 40043i bk8: 160a 40364i bk9: 156a 40304i bk10: 152a 40311i bk11: 156a 40118i bk12: 148a 40390i bk13: 148a 40295i bk14: 152a 40333i bk15: 152a 40280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804396
Row_Buffer_Locality_read = 0.804396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.216508
Bank_Level_Parallism_Col = 2.219847
Bank_Level_Parallism_Ready = 1.349106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.755344 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2649 
Wasted_Row = 870 
Idle = 35031 

BW Util Bottlenecks: 
RCDc_limit = 3286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1368 
rwq = 0 
CCDLc_limit_alone = 1368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38002 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 2684 
Row_Bus_Util =  0.025076 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078382 
Issued_on_Two_Bus_Simul_Util = 0.011786 
issued_two_Eff = 0.150371 
queue_avg = 1.358466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.35847
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38004 n_act=524 n_pre=508 n_ref_event=0 n_req=2688 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06519
n_activity=7003 dram_eff=0.3838
bk0: 200a 39831i bk1: 196a 40005i bk2: 192a 39970i bk3: 192a 39821i bk4: 164a 40172i bk5: 164a 40118i bk6: 176a 40152i bk7: 176a 39876i bk8: 156a 40252i bk9: 156a 40227i bk10: 152a 40236i bk11: 152a 40221i bk12: 152a 40264i bk13: 152a 40238i bk14: 156a 40394i bk15: 152a 40305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805060
Row_Buffer_Locality_read = 0.805060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.424196
Bank_Level_Parallism_Col = 2.322104
Bank_Level_Parallism_Ready = 1.402158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.839244 

BW Util details:
bwutil = 0.065189 
total_CMD = 41234 
util_bw = 2688 
Wasted_Col = 2479 
Wasted_Row = 776 
Idle = 35291 

BW Util Bottlenecks: 
RCDc_limit = 3105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1204 
rwq = 0 
CCDLc_limit_alone = 1204 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38004 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2688 
total_req = 2688 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2688 
Row_Bus_Util =  0.025028 
CoL_Bus_Util = 0.065189 
Either_Row_CoL_Bus_Util = 0.078333 
Issued_on_Two_Bus_Simul_Util = 0.011883 
issued_two_Eff = 0.151703 
queue_avg = 1.446549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.44655
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38026 n_act=521 n_pre=505 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=6826 dram_eff=0.3932
bk0: 196a 39946i bk1: 196a 39953i bk2: 188a 40120i bk3: 188a 39907i bk4: 168a 40105i bk5: 168a 40034i bk6: 176a 39962i bk7: 176a 39918i bk8: 160a 40254i bk9: 156a 40235i bk10: 152a 40212i bk11: 152a 40108i bk12: 148a 40322i bk13: 148a 40343i bk14: 156a 40227i bk15: 156a 40342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805887
Row_Buffer_Locality_read = 0.805887
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.453286
Bank_Level_Parallism_Col = 2.358715
Bank_Level_Parallism_Ready = 1.408718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833036 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2445 
Wasted_Row = 790 
Idle = 35315 

BW Util Bottlenecks: 
RCDc_limit = 3150 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1304 
rwq = 0 
CCDLc_limit_alone = 1304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38026 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 2684 
Row_Bus_Util =  0.024882 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.077800 
Issued_on_Two_Bus_Simul_Util = 0.012174 
issued_two_Eff = 0.156484 
queue_avg = 1.470170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.47017
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37967 n_act=536 n_pre=520 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7168 dram_eff=0.3756
bk0: 200a 39864i bk1: 200a 39873i bk2: 192a 39998i bk3: 188a 39947i bk4: 168a 40152i bk5: 168a 40157i bk6: 176a 39923i bk7: 176a 40061i bk8: 156a 40160i bk9: 160a 40189i bk10: 156a 40180i bk11: 148a 40286i bk12: 148a 40249i bk13: 148a 40293i bk14: 156a 40332i bk15: 152a 40290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800892
Row_Buffer_Locality_read = 0.800892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.301419
Bank_Level_Parallism_Col = 2.286859
Bank_Level_Parallism_Ready = 1.406761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814610 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2645 
Wasted_Row = 867 
Idle = 35030 

BW Util Bottlenecks: 
RCDc_limit = 3375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 1301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37967 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 2692 
Row_Bus_Util =  0.025610 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.079231 
Issued_on_Two_Bus_Simul_Util = 0.011665 
issued_two_Eff = 0.147230 
queue_avg = 1.365693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.36569
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37992 n_act=524 n_pre=508 n_ref_event=0 n_req=2684 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06509
n_activity=7229 dram_eff=0.3713
bk0: 200a 39828i bk1: 200a 39890i bk2: 188a 40002i bk3: 192a 40009i bk4: 164a 40044i bk5: 164a 40225i bk6: 176a 40025i bk7: 176a 40101i bk8: 160a 40293i bk9: 156a 40217i bk10: 152a 40228i bk11: 156a 40060i bk12: 148a 40353i bk13: 148a 40261i bk14: 152a 40281i bk15: 152a 40294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804769
Row_Buffer_Locality_read = 0.804769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.269553
Bank_Level_Parallism_Col = 2.235361
Bank_Level_Parallism_Ready = 1.399031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.741480 

BW Util details:
bwutil = 0.065092 
total_CMD = 41234 
util_bw = 2684 
Wasted_Col = 2720 
Wasted_Row = 810 
Idle = 35020 

BW Util Bottlenecks: 
RCDc_limit = 3355 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1366 
rwq = 0 
CCDLc_limit_alone = 1366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37992 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2684 
total_req = 2684 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2684 
Row_Bus_Util =  0.025028 
CoL_Bus_Util = 0.065092 
Either_Row_CoL_Bus_Util = 0.078624 
Issued_on_Two_Bus_Simul_Util = 0.011495 
issued_two_Eff = 0.146206 
queue_avg = 1.376607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.37661
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38011 n_act=521 n_pre=505 n_ref_event=0 n_req=2688 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06519
n_activity=7065 dram_eff=0.3805
bk0: 200a 39893i bk1: 196a 40016i bk2: 192a 39925i bk3: 192a 39843i bk4: 164a 40150i bk5: 164a 40075i bk6: 176a 40070i bk7: 176a 39992i bk8: 156a 40272i bk9: 156a 40200i bk10: 152a 40211i bk11: 152a 40153i bk12: 152a 40270i bk13: 152a 40233i bk14: 156a 40388i bk15: 152a 40321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806176
Row_Buffer_Locality_read = 0.806176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.418145
Bank_Level_Parallism_Col = 2.343207
Bank_Level_Parallism_Ready = 1.425595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848934 

BW Util details:
bwutil = 0.065189 
total_CMD = 41234 
util_bw = 2688 
Wasted_Col = 2464 
Wasted_Row = 822 
Idle = 35260 

BW Util Bottlenecks: 
RCDc_limit = 3082 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1244 
rwq = 0 
CCDLc_limit_alone = 1244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38011 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 2688 
total_req = 2688 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 2688 
Row_Bus_Util =  0.024882 
CoL_Bus_Util = 0.065189 
Either_Row_CoL_Bus_Util = 0.078164 
Issued_on_Two_Bus_Simul_Util = 0.011908 
issued_two_Eff = 0.152343 
queue_avg = 1.462240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.46224
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37980 n_act=538 n_pre=522 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7179 dram_eff=0.375
bk0: 196a 39850i bk1: 200a 39908i bk2: 188a 40112i bk3: 188a 39823i bk4: 168a 40071i bk5: 168a 40158i bk6: 176a 39973i bk7: 176a 39836i bk8: 160a 40206i bk9: 156a 40194i bk10: 152a 40264i bk11: 152a 40009i bk12: 152a 40319i bk13: 152a 40258i bk14: 156a 40236i bk15: 152a 40322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800149
Row_Buffer_Locality_read = 0.800149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.290866
Bank_Level_Parallism_Col = 2.259064
Bank_Level_Parallism_Ready = 1.406761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.782641 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2727 
Wasted_Row = 931 
Idle = 34884 

BW Util Bottlenecks: 
RCDc_limit = 3390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1373 
rwq = 0 
CCDLc_limit_alone = 1373 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37980 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 2692 
Row_Bus_Util =  0.025707 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.078915 
Issued_on_Two_Bus_Simul_Util = 0.012077 
issued_two_Eff = 0.153042 
queue_avg = 1.495125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.49513
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37998 n_act=527 n_pre=511 n_ref_event=0 n_req=2708 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06567
n_activity=6880 dram_eff=0.3936
bk0: 200a 39849i bk1: 200a 39915i bk2: 192a 39946i bk3: 192a 39862i bk4: 164a 40149i bk5: 168a 40056i bk6: 172a 39950i bk7: 176a 39975i bk8: 160a 40309i bk9: 160a 40302i bk10: 156a 40169i bk11: 156a 40288i bk12: 148a 40278i bk13: 152a 40200i bk14: 156a 40254i bk15: 156a 40296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805391
Row_Buffer_Locality_read = 0.805391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.461371
Bank_Level_Parallism_Col = 2.365324
Bank_Level_Parallism_Ready = 1.457903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.859851 

BW Util details:
bwutil = 0.065674 
total_CMD = 41234 
util_bw = 2708 
Wasted_Col = 2493 
Wasted_Row = 766 
Idle = 35267 

BW Util Bottlenecks: 
RCDc_limit = 3187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1257 
rwq = 0 
CCDLc_limit_alone = 1257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37998 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 2708 
total_req = 2708 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 2708 
Row_Bus_Util =  0.025173 
CoL_Bus_Util = 0.065674 
Either_Row_CoL_Bus_Util = 0.078479 
Issued_on_Two_Bus_Simul_Util = 0.012368 
issued_two_Eff = 0.157602 
queue_avg = 1.433695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.4337
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38025 n_act=530 n_pre=514 n_ref_event=0 n_req=2696 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06538
n_activity=6981 dram_eff=0.3862
bk0: 200a 39840i bk1: 196a 39781i bk2: 192a 39913i bk3: 196a 39754i bk4: 164a 40148i bk5: 164a 40125i bk6: 176a 39973i bk7: 176a 39978i bk8: 156a 40211i bk9: 156a 40309i bk10: 152a 40266i bk11: 156a 40073i bk12: 152a 40321i bk13: 148a 40261i bk14: 156a 40296i bk15: 156a 40409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803412
Row_Buffer_Locality_read = 0.803412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.483990
Bank_Level_Parallism_Col = 2.397999
Bank_Level_Parallism_Ready = 1.501113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.839349 

BW Util details:
bwutil = 0.065383 
total_CMD = 41234 
util_bw = 2696 
Wasted_Col = 2489 
Wasted_Row = 780 
Idle = 35269 

BW Util Bottlenecks: 
RCDc_limit = 3066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1274 
rwq = 0 
CCDLc_limit_alone = 1274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38025 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 2696 
total_req = 2696 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 2696 
Row_Bus_Util =  0.025319 
CoL_Bus_Util = 0.065383 
Either_Row_CoL_Bus_Util = 0.077824 
Issued_on_Two_Bus_Simul_Util = 0.012878 
issued_two_Eff = 0.165472 
queue_avg = 1.453509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.45351
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37977 n_act=531 n_pre=515 n_ref_event=0 n_req=2700 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06548
n_activity=7021 dram_eff=0.3846
bk0: 196a 39832i bk1: 200a 39910i bk2: 192a 39814i bk3: 192a 39874i bk4: 168a 40191i bk5: 164a 40041i bk6: 176a 40072i bk7: 176a 40058i bk8: 156a 40266i bk9: 160a 40196i bk10: 152a 40168i bk11: 156a 40208i bk12: 148a 40265i bk13: 152a 40330i bk14: 156a 40362i bk15: 156a 40305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803333
Row_Buffer_Locality_read = 0.803333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.395902
Bank_Level_Parallism_Col = 2.312185
Bank_Level_Parallism_Ready = 1.397407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818588 

BW Util details:
bwutil = 0.065480 
total_CMD = 41234 
util_bw = 2700 
Wasted_Col = 2542 
Wasted_Row = 810 
Idle = 35182 

BW Util Bottlenecks: 
RCDc_limit = 3183 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1268 
rwq = 0 
CCDLc_limit_alone = 1268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37977 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 2700 
total_req = 2700 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 2700 
Row_Bus_Util =  0.025367 
CoL_Bus_Util = 0.065480 
Either_Row_CoL_Bus_Util = 0.078988 
Issued_on_Two_Bus_Simul_Util = 0.011859 
issued_two_Eff = 0.150138 
queue_avg = 1.410414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.41041
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37973 n_act=536 n_pre=520 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7191 dram_eff=0.3744
bk0: 196a 39760i bk1: 200a 39863i bk2: 188a 40131i bk3: 188a 39895i bk4: 168a 40044i bk5: 168a 40038i bk6: 176a 40004i bk7: 176a 39854i bk8: 160a 40218i bk9: 156a 40303i bk10: 152a 40301i bk11: 152a 40058i bk12: 152a 40327i bk13: 152a 40244i bk14: 156a 40234i bk15: 152a 40275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800892
Row_Buffer_Locality_read = 0.800892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.309618
Bank_Level_Parallism_Col = 2.255191
Bank_Level_Parallism_Ready = 1.401560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.786523 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2702 
Wasted_Row = 917 
Idle = 34923 

BW Util Bottlenecks: 
RCDc_limit = 3397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1402 
rwq = 0 
CCDLc_limit_alone = 1402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37973 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 2692 
Row_Bus_Util =  0.025610 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.079085 
Issued_on_Two_Bus_Simul_Util = 0.011811 
issued_two_Eff = 0.149341 
queue_avg = 1.465562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.46556
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37964 n_act=527 n_pre=511 n_ref_event=0 n_req=2708 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06567
n_activity=6906 dram_eff=0.3921
bk0: 200a 39907i bk1: 200a 39899i bk2: 192a 39908i bk3: 192a 39971i bk4: 164a 40166i bk5: 168a 40087i bk6: 172a 39975i bk7: 176a 39978i bk8: 160a 40310i bk9: 160a 40378i bk10: 156a 40165i bk11: 156a 40196i bk12: 148a 40280i bk13: 152a 40215i bk14: 156a 40228i bk15: 156a 40337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805391
Row_Buffer_Locality_read = 0.805391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.409235
Bank_Level_Parallism_Col = 2.364998
Bank_Level_Parallism_Ready = 1.435746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.860071 

BW Util details:
bwutil = 0.065674 
total_CMD = 41234 
util_bw = 2708 
Wasted_Col = 2461 
Wasted_Row = 830 
Idle = 35235 

BW Util Bottlenecks: 
RCDc_limit = 3121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1261 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37964 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 2708 
total_req = 2708 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 2708 
Row_Bus_Util =  0.025173 
CoL_Bus_Util = 0.065674 
Either_Row_CoL_Bus_Util = 0.079303 
Issued_on_Two_Bus_Simul_Util = 0.011544 
issued_two_Eff = 0.145566 
queue_avg = 1.430155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.43015
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38033 n_act=527 n_pre=511 n_ref_event=0 n_req=2696 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06538
n_activity=6994 dram_eff=0.3855
bk0: 200a 39827i bk1: 196a 39787i bk2: 192a 39876i bk3: 196a 39762i bk4: 164a 40210i bk5: 164a 40115i bk6: 176a 39930i bk7: 176a 39994i bk8: 156a 40235i bk9: 156a 40265i bk10: 152a 40320i bk11: 156a 40082i bk12: 152a 40286i bk13: 148a 40297i bk14: 156a 40271i bk15: 156a 40391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804525
Row_Buffer_Locality_read = 0.804525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.471118
Bank_Level_Parallism_Col = 2.409653
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.839906 

BW Util details:
bwutil = 0.065383 
total_CMD = 41234 
util_bw = 2696 
Wasted_Col = 2489 
Wasted_Row = 805 
Idle = 35244 

BW Util Bottlenecks: 
RCDc_limit = 3034 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1313 
rwq = 0 
CCDLc_limit_alone = 1313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38033 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 2696 
total_req = 2696 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 2696 
Row_Bus_Util =  0.025173 
CoL_Bus_Util = 0.065383 
Either_Row_CoL_Bus_Util = 0.077630 
Issued_on_Two_Bus_Simul_Util = 0.012926 
issued_two_Eff = 0.166510 
queue_avg = 1.484843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.48484
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37987 n_act=530 n_pre=514 n_ref_event=0 n_req=2700 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06548
n_activity=6987 dram_eff=0.3864
bk0: 196a 39816i bk1: 200a 39949i bk2: 192a 39819i bk3: 192a 39846i bk4: 168a 40160i bk5: 164a 40087i bk6: 176a 40106i bk7: 176a 40043i bk8: 156a 40215i bk9: 160a 40242i bk10: 152a 40138i bk11: 156a 40149i bk12: 148a 40303i bk13: 152a 40346i bk14: 156a 40331i bk15: 156a 40299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803704
Row_Buffer_Locality_read = 0.803704
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.419392
Bank_Level_Parallism_Col = 2.315119
Bank_Level_Parallism_Ready = 1.422222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801892 

BW Util details:
bwutil = 0.065480 
total_CMD = 41234 
util_bw = 2700 
Wasted_Col = 2570 
Wasted_Row = 753 
Idle = 35211 

BW Util Bottlenecks: 
RCDc_limit = 3193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1296 
rwq = 0 
CCDLc_limit_alone = 1296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37987 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 2700 
total_req = 2700 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 2700 
Row_Bus_Util =  0.025319 
CoL_Bus_Util = 0.065480 
Either_Row_CoL_Bus_Util = 0.078746 
Issued_on_Two_Bus_Simul_Util = 0.012053 
issued_two_Eff = 0.153064 
queue_avg = 1.455692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.45569
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37955 n_act=542 n_pre=526 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7151 dram_eff=0.3765
bk0: 196a 39757i bk1: 200a 39788i bk2: 188a 40146i bk3: 188a 39882i bk4: 168a 40099i bk5: 168a 40111i bk6: 176a 39929i bk7: 176a 39883i bk8: 160a 40191i bk9: 156a 40231i bk10: 152a 40240i bk11: 152a 39998i bk12: 152a 40298i bk13: 152a 40224i bk14: 156a 40192i bk15: 152a 40241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798663
Row_Buffer_Locality_read = 0.798663
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.374026
Bank_Level_Parallism_Col = 2.305796
Bank_Level_Parallism_Ready = 1.429049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761385 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2715 
Wasted_Row = 884 
Idle = 34943 

BW Util Bottlenecks: 
RCDc_limit = 3413 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1418 
rwq = 0 
CCDLc_limit_alone = 1418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37955 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 2692 
Row_Bus_Util =  0.025901 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.079522 
Issued_on_Two_Bus_Simul_Util = 0.011665 
issued_two_Eff = 0.146691 
queue_avg = 1.536887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.53689
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37982 n_act=525 n_pre=509 n_ref_event=0 n_req=2708 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06567
n_activity=6881 dram_eff=0.3935
bk0: 200a 39802i bk1: 200a 39889i bk2: 192a 39880i bk3: 192a 39925i bk4: 164a 40123i bk5: 168a 40055i bk6: 172a 39921i bk7: 176a 39972i bk8: 160a 40316i bk9: 160a 40319i bk10: 156a 40161i bk11: 156a 40244i bk12: 148a 40293i bk13: 152a 40233i bk14: 156a 40195i bk15: 156a 40338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806130
Row_Buffer_Locality_read = 0.806130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.515305
Bank_Level_Parallism_Col = 2.398113
Bank_Level_Parallism_Ready = 1.489291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.858911 

BW Util details:
bwutil = 0.065674 
total_CMD = 41234 
util_bw = 2708 
Wasted_Col = 2467 
Wasted_Row = 738 
Idle = 35321 

BW Util Bottlenecks: 
RCDc_limit = 3151 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37982 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 2708 
total_req = 2708 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 2708 
Row_Bus_Util =  0.025076 
CoL_Bus_Util = 0.065674 
Either_Row_CoL_Bus_Util = 0.078867 
Issued_on_Two_Bus_Simul_Util = 0.011883 
issued_two_Eff = 0.150677 
queue_avg = 1.408716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.40872
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38012 n_act=532 n_pre=516 n_ref_event=0 n_req=2696 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06538
n_activity=7033 dram_eff=0.3833
bk0: 200a 39918i bk1: 196a 39798i bk2: 192a 39918i bk3: 196a 39703i bk4: 164a 40146i bk5: 164a 40093i bk6: 176a 40021i bk7: 176a 39876i bk8: 156a 40253i bk9: 156a 40330i bk10: 152a 40222i bk11: 156a 40021i bk12: 152a 40261i bk13: 148a 40197i bk14: 156a 40257i bk15: 156a 40316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802671
Row_Buffer_Locality_read = 0.802671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.513649
Bank_Level_Parallism_Col = 2.449774
Bank_Level_Parallism_Ready = 1.559718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.865343 

BW Util details:
bwutil = 0.065383 
total_CMD = 41234 
util_bw = 2696 
Wasted_Col = 2478 
Wasted_Row = 834 
Idle = 35226 

BW Util Bottlenecks: 
RCDc_limit = 3035 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1214 
rwq = 0 
CCDLc_limit_alone = 1214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38012 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 2696 
total_req = 2696 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2696 
Row_Bus_Util =  0.025416 
CoL_Bus_Util = 0.065383 
Either_Row_CoL_Bus_Util = 0.078139 
Issued_on_Two_Bus_Simul_Util = 0.012659 
issued_two_Eff = 0.162011 
queue_avg = 1.502741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.50274
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38007 n_act=529 n_pre=513 n_ref_event=0 n_req=2700 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06548
n_activity=7022 dram_eff=0.3845
bk0: 196a 39879i bk1: 200a 39904i bk2: 192a 39814i bk3: 192a 39873i bk4: 168a 40143i bk5: 164a 40057i bk6: 176a 40073i bk7: 176a 40021i bk8: 156a 40232i bk9: 160a 40223i bk10: 152a 40133i bk11: 156a 40176i bk12: 148a 40312i bk13: 152a 40379i bk14: 156a 40291i bk15: 156a 40343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804074
Row_Buffer_Locality_read = 0.804074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.401784
Bank_Level_Parallism_Col = 2.297525
Bank_Level_Parallism_Ready = 1.412222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.792634 

BW Util details:
bwutil = 0.065480 
total_CMD = 41234 
util_bw = 2700 
Wasted_Col = 2596 
Wasted_Row = 757 
Idle = 35181 

BW Util Bottlenecks: 
RCDc_limit = 3174 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1378 
rwq = 0 
CCDLc_limit_alone = 1378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38007 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 2700 
total_req = 2700 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 2700 
Row_Bus_Util =  0.025270 
CoL_Bus_Util = 0.065480 
Either_Row_CoL_Bus_Util = 0.078261 
Issued_on_Two_Bus_Simul_Util = 0.012490 
issued_two_Eff = 0.159591 
queue_avg = 1.418853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.41885
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37985 n_act=542 n_pre=526 n_ref_event=0 n_req=2692 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06529
n_activity=7171 dram_eff=0.3754
bk0: 196a 39838i bk1: 200a 39876i bk2: 188a 40155i bk3: 188a 39870i bk4: 168a 40045i bk5: 168a 40167i bk6: 176a 40026i bk7: 176a 39845i bk8: 160a 40261i bk9: 156a 40264i bk10: 152a 40179i bk11: 152a 40010i bk12: 152a 40332i bk13: 152a 40289i bk14: 156a 40166i bk15: 152a 40299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798663
Row_Buffer_Locality_read = 0.798663
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.310115
Bank_Level_Parallism_Col = 2.238651
Bank_Level_Parallism_Ready = 1.347697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751177 

BW Util details:
bwutil = 0.065286 
total_CMD = 41234 
util_bw = 2692 
Wasted_Col = 2718 
Wasted_Row = 878 
Idle = 34946 

BW Util Bottlenecks: 
RCDc_limit = 3378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1456 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37985 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 2692 
total_req = 2692 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 2692 
Row_Bus_Util =  0.025901 
CoL_Bus_Util = 0.065286 
Either_Row_CoL_Bus_Util = 0.078794 
Issued_on_Two_Bus_Simul_Util = 0.012393 
issued_two_Eff = 0.157279 
queue_avg = 1.479628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.47963
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=37979 n_act=524 n_pre=508 n_ref_event=0 n_req=2708 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06567
n_activity=6899 dram_eff=0.3925
bk0: 200a 39867i bk1: 200a 39881i bk2: 192a 39857i bk3: 192a 39951i bk4: 164a 40144i bk5: 168a 40041i bk6: 172a 39936i bk7: 176a 40067i bk8: 160a 40319i bk9: 160a 40376i bk10: 156a 40140i bk11: 156a 40175i bk12: 148a 40346i bk13: 152a 40215i bk14: 156a 40263i bk15: 156a 40326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806499
Row_Buffer_Locality_read = 0.806499
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.455769
Bank_Level_Parallism_Col = 2.355248
Bank_Level_Parallism_Ready = 1.486337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.853297 

BW Util details:
bwutil = 0.065674 
total_CMD = 41234 
util_bw = 2708 
Wasted_Col = 2506 
Wasted_Row = 732 
Idle = 35288 

BW Util Bottlenecks: 
RCDc_limit = 3128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1201 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 37979 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2708 
total_req = 2708 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2708 
Row_Bus_Util =  0.025028 
CoL_Bus_Util = 0.065674 
Either_Row_CoL_Bus_Util = 0.078940 
Issued_on_Two_Bus_Simul_Util = 0.011762 
issued_two_Eff = 0.149002 
queue_avg = 1.441408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.44141
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38018 n_act=533 n_pre=517 n_ref_event=0 n_req=2696 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06538
n_activity=7023 dram_eff=0.3839
bk0: 200a 39850i bk1: 196a 39776i bk2: 192a 39901i bk3: 196a 39743i bk4: 164a 40164i bk5: 164a 40035i bk6: 176a 40025i bk7: 176a 39912i bk8: 156a 40252i bk9: 156a 40347i bk10: 152a 40280i bk11: 156a 40057i bk12: 152a 40294i bk13: 148a 40317i bk14: 156a 40260i bk15: 156a 40351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802300
Row_Buffer_Locality_read = 0.802300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.468927
Bank_Level_Parallism_Col = 2.412300
Bank_Level_Parallism_Ready = 1.481825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.871465 

BW Util details:
bwutil = 0.065383 
total_CMD = 41234 
util_bw = 2696 
Wasted_Col = 2452 
Wasted_Row = 870 
Idle = 35216 

BW Util Bottlenecks: 
RCDc_limit = 3065 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1238 
rwq = 0 
CCDLc_limit_alone = 1238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38018 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 2696 
total_req = 2696 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 2696 
Row_Bus_Util =  0.025464 
CoL_Bus_Util = 0.065383 
Either_Row_CoL_Bus_Util = 0.077994 
Issued_on_Two_Bus_Simul_Util = 0.012853 
issued_two_Eff = 0.164801 
queue_avg = 1.498351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.49835
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41234 n_nop=38014 n_act=528 n_pre=512 n_ref_event=0 n_req=2700 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06548
n_activity=7030 dram_eff=0.3841
bk0: 196a 39820i bk1: 200a 39857i bk2: 192a 39764i bk3: 192a 39859i bk4: 168a 40125i bk5: 164a 40020i bk6: 176a 40095i bk7: 176a 40031i bk8: 156a 40211i bk9: 160a 40147i bk10: 152a 40149i bk11: 156a 40239i bk12: 148a 40330i bk13: 152a 40372i bk14: 156a 40375i bk15: 156a 40335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804444
Row_Buffer_Locality_read = 0.804444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.401478
Bank_Level_Parallism_Col = 2.320415
Bank_Level_Parallism_Ready = 1.458148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.802571 

BW Util details:
bwutil = 0.065480 
total_CMD = 41234 
util_bw = 2700 
Wasted_Col = 2595 
Wasted_Row = 795 
Idle = 35144 

BW Util Bottlenecks: 
RCDc_limit = 3162 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1397 
rwq = 0 
CCDLc_limit_alone = 1397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41234 
n_nop = 38014 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2700 
total_req = 2700 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2700 
Row_Bus_Util =  0.025222 
CoL_Bus_Util = 0.065480 
Either_Row_CoL_Bus_Util = 0.078091 
Issued_on_Two_Bus_Simul_Util = 0.012611 
issued_two_Eff = 0.161491 
queue_avg = 1.406558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.40656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[1]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 152, Reservation_fails = 18
L2_cache_bank[2]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 164, Reservation_fails = 116
L2_cache_bank[3]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[4]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 140, Reservation_fails = 73
L2_cache_bank[5]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[7]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[9]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 148, Reservation_fails = 20
L2_cache_bank[10]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 164, Reservation_fails = 128
L2_cache_bank[11]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[12]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 139, Reservation_fails = 68
L2_cache_bank[13]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[15]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[16]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 154, Reservation_fails = 16
L2_cache_bank[18]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 164, Reservation_fails = 106
L2_cache_bank[19]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 167, Reservation_fails = 118
L2_cache_bank[20]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 140, Reservation_fails = 89
L2_cache_bank[21]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 152, Reservation_fails = 3
L2_cache_bank[22]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[23]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[24]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[25]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 152, Reservation_fails = 22
L2_cache_bank[26]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 164, Reservation_fails = 151
L2_cache_bank[27]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[28]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 140, Reservation_fails = 74
L2_cache_bank[29]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 153, Reservation_fails = 23
L2_cache_bank[30]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[31]: Access = 8704, Miss = 2876, Miss_rate = 0.330, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[32]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 148, Reservation_fails = 100
L2_cache_bank[33]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 180, Reservation_fails = 36
L2_cache_bank[34]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 152, Reservation_fails = 43
L2_cache_bank[35]: Access = 8704, Miss = 2896, Miss_rate = 0.333, Pending_hits = 177, Reservation_fails = 86
L2_cache_bank[36]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 149, Reservation_fails = 77
L2_cache_bank[37]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 183
L2_cache_bank[38]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 158, Reservation_fails = 67
L2_cache_bank[39]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[40]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 156, Reservation_fails = 88
L2_cache_bank[41]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 184, Reservation_fails = 29
L2_cache_bank[42]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 152, Reservation_fails = 54
L2_cache_bank[43]: Access = 8704, Miss = 2896, Miss_rate = 0.333, Pending_hits = 177, Reservation_fails = 73
L2_cache_bank[44]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 149, Reservation_fails = 83
L2_cache_bank[45]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 252
L2_cache_bank[46]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 156, Reservation_fails = 66
L2_cache_bank[47]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[48]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 155, Reservation_fails = 94
L2_cache_bank[49]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 27
L2_cache_bank[50]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 149, Reservation_fails = 26
L2_cache_bank[51]: Access = 8704, Miss = 2896, Miss_rate = 0.333, Pending_hits = 180, Reservation_fails = 59
L2_cache_bank[52]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 147, Reservation_fails = 72
L2_cache_bank[53]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 175
L2_cache_bank[54]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 156, Reservation_fails = 111
L2_cache_bank[55]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[56]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 155, Reservation_fails = 72
L2_cache_bank[57]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 15
L2_cache_bank[58]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 151, Reservation_fails = 44
L2_cache_bank[59]: Access = 8704, Miss = 2896, Miss_rate = 0.333, Pending_hits = 178, Reservation_fails = 102
L2_cache_bank[60]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 148, Reservation_fails = 89
L2_cache_bank[61]: Access = 8704, Miss = 2880, Miss_rate = 0.331, Pending_hits = 176, Reservation_fails = 153
L2_cache_bank[62]: Access = 8704, Miss = 2884, Miss_rate = 0.331, Pending_hits = 156, Reservation_fails = 145
L2_cache_bank[63]: Access = 8704, Miss = 2888, Miss_rate = 0.332, Pending_hits = 168, Reservation_fails = 0
L2_total_cache_accesses = 557056
L2_total_cache_misses = 184484
L2_total_cache_miss_rate = 0.3312
L2_total_cache_pending_hits = 9863
L2_total_cache_reservation_fails = 3446
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 362709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 64635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 73728
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3446
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.025
average_pipeline_duty_cycle=2500.759766
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803104
	Total NON REG=254208
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802528
	Total NON REG=254208
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1799360
	Total NON REG=254208
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802336
	Total NON REG=254208
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802688
	Total NON REG=254208
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800064
	Total NON REG=254208
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800608
	Total NON REG=254208
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801088
	Total NON REG=254208
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800192
	Total NON REG=254208
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802656
	Total NON REG=254208
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803136
	Total NON REG=254208
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801376
	Total NON REG=254208
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800128
	Total NON REG=254208
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801088
	Total NON REG=254208
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802080
	Total NON REG=254208
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801152
	Total NON REG=254208
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801312
	Total NON REG=254208
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800480
	Total NON REG=254208
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801536
	Total NON REG=254208
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802496
	Total NON REG=254208
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802048
	Total NON REG=254208
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801088
	Total NON REG=254208
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800608
	Total NON REG=254208
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802048
	Total NON REG=254208
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804640
	Total NON REG=254208
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801568
	Total NON REG=254208
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804736
	Total NON REG=254208
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802144
	Total NON REG=254208
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800320
	Total NON REG=254208
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801888
	Total NON REG=254208
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801792
	Total NON REG=254208
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802208
	Total NON REG=254208
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1535328
	Total NON REG=247808
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533696
	Total NON REG=247808
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536448
	Total NON REG=247808
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1537248
	Total NON REG=247808
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533344
	Total NON REG=247808
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533696
	Total NON REG=247808
core 38:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1537792
	Total NON REG=247808
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1537536
	Total NON REG=247808
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1538272
	Total NON REG=247808
core 41:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533344
	Total NON REG=247808
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1537600
	Total NON REG=247808
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536800
	Total NON REG=247808
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533184
	Total NON REG=247808
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1535232
	Total NON REG=247808
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536992
	Total NON REG=247808
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533888
	Total NON REG=247808
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1534656
	Total NON REG=247808
core 49:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1534720
	Total NON REG=247808
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536576
	Total NON REG=247808
core 51:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1539360
	Total NON REG=247808
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1540736
	Total NON REG=247808
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533408
	Total NON REG=247808
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533024
	Total NON REG=247808
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1534656
	Total NON REG=247808
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533696
	Total NON REG=247808
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1539328
	Total NON REG=247808
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1537536
	Total NON REG=247808
core 59:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1538240
	Total NON REG=247808
core 60:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1533024
	Total NON REG=247808
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536640
	Total NON REG=247808
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1536512
	Total NON REG=247808
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=24936
	Total FP Deocded Instructions=4256
	Total INT Deocded Instructions=19352
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14024704
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1062144
	Total MEM Acesses=91136
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2848
	Total REG Reads=2466816
	Total REG Writes=1540736
	Total NON REG=247808
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0


==========Power Metrics -- Memory==========
Total memory controller accesses: 86180
Total memory controller reads: 86180
Total memory controller writes: 0
!!!Total Shared memory access: 188416
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 458752
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 98304
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 362709
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 9863
	Cache_stats[GLOBAL_ACC_R][MISS] = 21545
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 3446
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 64635
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 24576
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 73728
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304

icnt_total_pkts_mem_to_simt=557056
icnt_total_pkts_simt_to_mem=557056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 557056
Req_Network_cycles = 54914
Req_Network_injected_packets_per_cycle =      10.1442 
Req_Network_conflicts_per_cycle =       4.9137
Req_Network_conflicts_per_cycle_util =       8.7901
Req_Bank_Level_Parallism =      18.1469
Req_Network_in_buffer_full_per_cycle =       0.0043
Req_Network_in_buffer_avg_util =      23.3240
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1585

Reply_Network_injected_packets_num = 557056
Reply_Network_cycles = 54914
Reply_Network_injected_packets_per_cycle =       10.1442
Reply_Network_conflicts_per_cycle =       18.9124
Reply_Network_conflicts_per_cycle_util =      32.6405
Reply_Bank_Level_Parallism =      17.5076
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      17.9731
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1268
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 54 sec (234 sec)
gpgpu_simulation_rate = 209841 (inst/sec)
gpgpu_simulation_rate = 234 (cycle/sec)
gpgpu_silicon_slowdown = 4837606x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
