<map id="PlacementTimingOptimizer::getSlackThr" name="PlacementTimingOptimizer::getSlackThr">
<area shape="rect" id="node2" href="$class_wirelength_optimizer.html#a4a06650ccd86e08513cd48979c0f8849" title="use quadratic model to estimate the HPWL and some timing/user&#45;defined pseudo nets are involved for sp..." alt="" coords="232,136,411,177"/>
<area shape="rect" id="node9" href="$class_placement_timing_optimizer.html#a257cc62e303704e5ce8dfe13be520398" title="PlacementTimingOptimizer\l::pauseCounter" alt="" coords="232,201,411,243"/>
<area shape="rect" id="node3" href="$class_global_placer.html#aa0a2c26154bfa7971eedf87f4fc9ad79" title="wirelength optimization + cell spreading + legalization + area adjustion " alt="" coords="459,5,660,47"/>
<area shape="rect" id="node6" href="$class_global_placer.html#a49624faa647a3fbdc3fd38e2905c8e65" title="fix the locations of CLB and let macros move without low pseudo net at initial stages, e.g., just after initial placement " alt="" coords="459,71,660,112"/>
<area shape="rect" id="node7" href="$class_wirelength_optimizer.html#abf14be2c0b76b515bdc136b06a6e197f" title="WirelengthOptimizer\l::~WirelengthOptimizer" alt="" coords="484,136,635,177"/>
<area shape="rect" id="node8" href="$class_parallel_c_l_b_packer.html#a2c5914557e975a42157ff48b25bebdc2" title="packing the PlacementUnits (which are compatible to CLB sites) into CLB sites " alt="" coords="490,201,629,243"/>
<area shape="rect" id="node4" href="$class_a_m_f_placer.html#aca812cc7fbc4d53806148d7034ae3981" title="launch the analytical mixed&#45;size FPGA placement procedure " alt="" coords="744,78,855,105"/>
<area shape="rect" id="node5" href="$class_global_placer.html#a68f3d72f86ba740d8f21efa962400ed6" title="GlobalPlacer::~GlobalPlacer" alt="" coords="708,21,891,47"/>
</map>
