"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[9818],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const o=e.startsWith("http"),r=(e=>{if(!e)return null;try{const n=new URL(e,o?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),o&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:o?void 0:r,target:o?"_blank":void 0,rel:o?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),o&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>d,yg:()=>m});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function o(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function r(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?o(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):o(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},o=Object.keys(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),c=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):r(r({},n),e)),t},d=function(e){var n=c(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},u=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,o=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),u=c(t),m=i,p=u["".concat(l,".").concat(m)]||u[m]||h[m]||o;return t?a.createElement(p,r(r({ref:n},d),{},{components:t})):a.createElement(p,r({ref:n},d))});function m(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var o=t.length,r=new Array(o);r[0]=u;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,r[1]=s;for(var c=2;c<o;c++)r[c]=t[c];return a.createElement.apply(null,r)}return a.createElement.apply(null,t)}u.displayName="MDXCreateElement"},6345(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>r,default:()=>h,frontMatter:()=>o,metadata:()=>s,toc:()=>c});var a=t(8168),i=(t(6540),t(5680));t(2073);const o={title:"E124-1103 - \xa9 SEMI 2003 6...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"E124-1103 - \xa9 SEMI 2003 6...",sidebar_position:200,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-020.pdf",chapter:20,page_count:50}},r=void 0,s={unversionedId:"standards/semi/semi-chapter-020",id:"standards/semi/semi-chapter-020",title:"E124-1103 - \xa9 SEMI 2003 6...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-020.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-020",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-020",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-020.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:200,frontMatter:{title:"E124-1103 - \xa9 SEMI 2003 6...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"E124-1103 - \xa9 SEMI 2003 6...",sidebar_position:200,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-020.pdf",chapter:20,page_count:50}}},l={},c=[{value:"()()",id:"-1",level:2},{value:"()",id:"-3",level:2},{value:"()",id:"-5",level:2},{value:"()",id:"-8",level:2},{value:"()",id:"-11",level:2},{value:"max,",id:"max",level:2},{value:",",id:"-15",level:2},{value:"()",id:"-18",level:2},{value:"{}",id:"-30",level:2},{value:"()",id:"-32",level:2},{value:"()",id:"-34",level:2},{value:"()()",id:"-36",level:2}],d={toc:c};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/020.pdf"\npdfSize="0.70MB"\ntitle="E124-1103 - \xa9 SEMI 2003 6..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 6\n6. 2        Unlike    OEE,    OFE    and    its    factors    are    not\ndimensioned  in  time  divided  by  time,  because  not  all\nequipment in the factories is present or operating for the\nsame amount of time.  Similar to OEE, this metric:\n\u2022 is   dependent   on   product   mix,   process   flow,\noperations,  and  time  period,  so  be  aware  of  this\nwhen    comparing    different    factories    or    even\ncomparing   different   time   periods   in   the   same\nfactory   when   the   product   mix   or   process   has\nchanged (although such comparisons are still valid)\nespecially  when  the  factory  variability  is  due  to\nexternal factors (such as demand or excess capacity\nin non-bottleneck equipment).\n\u2022 does  not  comprehend  down-stream  demand  or  the\nvarying  importance  of  different  products  (which\nmight be addressed by a separate metric).\n\u2022 varies  between  zero  (total  chaos  or  gridlock)  and\none (unobtainable perfection).\n\u2022 is a product of dimensionless efficiencies."),(0,i.yg)("p",null,"()()()\noverall  factoryvolumeyield\nefficiencyefficiencyefficiency"),(0,i.yg)("p",null,"=\xd7\n(1)"),(0,i.yg)("p",null,"()()\nnormalized\nvolumebalance\nproduction\nefficiencyefficiency\nefficiency\n\uf8eb\uf8f6\n=\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n(2)"),(0,i.yg)("p",null,"()()()\n()( )\nyieldlinetest\nefficiencyyieldyield\nequivalent good  units out\nfinishedscrapped\nunits outunits out"),(0,i.yg)("h1",{id:""},"=\xd7"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"(3)")),(0,i.yg)("p",null,"()()\n()\nnormalizing\nexponent\nnormalizedproduction"),(0,i.yg)("h1",{id:"production-efficiencyefficiency"},"production efficiencyefficiency"),(0,i.yg)("p",null,"(4)"),(0,i.yg)("p",null,"()\ncritical WIP\nbalance\nefficiency\nprocess capacity"),(0,i.yg)("p",null,"="),(0,i.yg)("p",null,"(5)"),(0,i.yg)("p",null,"()\n()( )\nfinished units out\nline\nyield\nfinishedscrapped"),(0,i.yg)("h1",{id:"units-outunits-out"},"units outunits out"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"(6)")),(0,i.yg)("p",null,"()\ngood unit equivalents out\ntest\nyield"),(0,i.yg)("h1",{id:"finished-units-out"},"finished units out"),(0,i.yg)("p",null,"(7)"),(0,i.yg)("h2",{id:"-1"},"()()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"throughput  rate\nproductionWIP\nand cycle time\nefficiencyefficiency\nefficiency\n\uf8eb\uf8f6\n=\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n(8)\n()\n()()\n()()\n{}\n2\n1\n1\nlog\nmin,\nnormalizing\nexponent\naveragecritical")),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("h1",{id:"wipwip"},"WIPWIP"),(0,i.yg)("p",null,"\uf8ee\uf8f9\n+\u2212\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8f0\uf8fb"),(0,i.yg)("p",null,"(9)\nNOTE 13:  For x>0, log\n2\n(x) = log\n10\n(x)/log\n10\n(2) = ln(x)/ln(2)."),(0,i.yg)("p",null,"()()()\ncriticaltheoreticalbottleneck"),(0,i.yg)("p",null,"WIPcycle timethroughput rate\n=\xd7"),(0,i.yg)("p",null,"(10)\n()\nmaximum\naverage\nnumber of\nnumber\nunits processed\nof tools\nsimultaneously\nin\non a tool of\nequipment\nequipment\ntype\ntype\nprocess\ncapacity\neE\ne\ne\n\uf8ee\uf8f9\n\uf8eb\uf8f6\n\uf8eb\uf8f6\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n=\xd7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\u2208\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8ef\uf8fa\n\uf8ed\uf8f8\n\uf8f0\uf8fb\n\u2211\n(11)\nNOTE 14:  The symbol e, e*, E, f, F, p, P, s, and S are defined\nin Sections 5.1.23 through 5.1.27."),(0,i.yg)("p",null,"total number\nof good\nproduct devices\nof type    in"),(0,i.yg)("p",null,"number of product\ndevices on each\nunit of type\np\ngood  unit\nfinished  units out\nequivalents\nout\npP\np\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8eb\uf8f6"),(0,i.yg)("h1",{id:"-2"},"\uf8ed\uf8f8"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8eb\uf8f6\n\uf8ed\uf8f8\n\u2208\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2211\n(12)"),(0,i.yg)("h2",{id:"-3"},"()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"}),(0,i.yg)("li",{parentName:"ul"},"best case cycle time\nthroughput rate and\ncycle time efficiency",(0,i.yg)("h1",{parentName:"li",id:"average-cycle-time"},"average cycle time"),"(13)")),(0,i.yg)("p",null,"()\n()()\n{}\n()( )\n{}\nmin,\nmax,\ncriticalaverage"),(0,i.yg)("p",null,"WIPWIP\nWIP\nefficiency\ncriticalaverage"),(0,i.yg)("h1",{id:"wipwip-1"},"WIPWIP"),(0,i.yg)("p",null,"(14)"),(0,i.yg)("p",null,"()()()\naverageaverageactual\nWIPcycle timethroughput rate\n=\xd7\n(15)\n()"),(0,i.yg)("p",null,"theoretical\ncycle time"),(0,i.yg)("p",null,"minimum\nnumber\ncycle\nof units\ntime of\nof\na single\nproduct\nunit of\ntype\nproduct\nin\ntype      in\nstep      on\nequipment\ntype\npe\np"),(0,i.yg)("p",null,"eEsS\np\nfinished\ns\nunits\nout\ne\n\uf8ee\uf8f9\n\uf8eb\uf8f6\n\uf8eb\uf8f6\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\xd7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\u2208\u2208\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ed\uf8f8\n\uf8ef\uf8fa\n\uf8ed\uf8f8"),(0,i.yg)("h1",{id:"-4"},"\uf8f0\uf8fb"),(0,i.yg)("p",null,"\u2211\u2211\npP\nfinished units out\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f2\uf8fd\n\uf8f4\uf8f4\n\u2208\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f3\uf8fe\n\u2211"),(0,i.yg)("p",null,"(16)"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 7\nbottleneck\nthroughput\nrate\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8"),(0,i.yg)("p",null,"averageaverage\nnumber of\ntools in\nbottleneckof bottleneck\nequipmentequipment\ntype   ",(0,i.yg)("em",{parentName:"p"},"type   "),"\nnumber of\nunits of\nproduct\ntype      in\navailability\nfinished\nefficiency\nunits\nout\nee\np\nfini\n\uf8eb\uf8f6\uf8eb   \uf8f6\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\uf8eb\uf8f6\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\xd7\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\uf8ec\uf8f7\uf8ec   \uf8f7"),(0,i.yg)("h1",{id:"---"},"\uf8ed\uf8f8\uf8ed   \uf8f8"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"})),(0,i.yg)("p",null,"for product type\nin step    on\nbottleneck\nequipment"),(0,i.yg)("p",null,"type   *\npe\ntheoretical\nproduction\ntime per unit\nps\npPsS\nshed\nunits out\ne\n\uf8ee\uf8f9\n\uf8eb\uf8f6\n\uf8eb\uf8f6\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\xd7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\u2208\u2208\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ed\uf8f8\n\uf8f0\uf8fb\n\u2211\u2211"),(0,i.yg)("p",null,"(17)"),(0,i.yg)("p",null,"NOTE  15:    One  of  the  factors  in  this  metric  is  the  average\nnumber of available tools in the current bottleneck equipment\nset, not the total number of tools nominally in the set."),(0,i.yg)("p",null,"()"),(0,i.yg)("h2",{id:"-5"},"()"),(0,i.yg)("p",null,"max,\naverage\nbest\nWIP\ncasetheoretical"),(0,i.yg)("p",null,"cyclecycle time\nbottleneck\ntime\nthroughput\nrate\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\uf8eb\uf8f6\n\uf8f4\uf8f4"),(0,i.yg)("h1",{id:"-6"},"\uf8ec\uf8f7"),(0,i.yg)("p",null,"\uf8f2\uf8fd\n\uf8ec\uf8f7\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8f3\uf8fe\n(18)\nNOTE 16:  See Related Information 1 for why Equations (18)\nand (20) theoretically represent the best possible cases."),(0,i.yg)("p",null,"actual\nfinished  units out\nthroughput\ntotal time\nrate"),(0,i.yg)("h1",{id:"-7"},"\uf8eb\uf8f6"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n(19)\n()"),(0,i.yg)("h2",{id:"-8"},"()"),(0,i.yg)("p",null,"min,"),(0,i.yg)("p",null,"average\nbest  casebottleneck\nWIP\nthroughput   throughput\ntheoretical\nraterate\ncycle time\n\uf8f1\uf8fc\n\uf8eb\uf8f6\uf8eb\uf8f6"),(0,i.yg)("h1",{id:"-9"},"\uf8f4\uf8f4"),(0,i.yg)("p",null,"\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8f2\uf8fd\n\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\uf8ed\uf8f8\n\uf8f3\uf8fe"),(0,i.yg)("p",null,"(20)\n()\n()\nmin,"),(0,i.yg)("p",null,"WIP\ntheoretical\nbottleneck\ncapacity\nthroughput   throughput\ntheoretical\nrate\nrate\ncycle time\n\uf8f1\uf8fc\n\uf8eb\uf8f6\n\uf8eb\uf8f6"),(0,i.yg)("h1",{id:"-10"},"\uf8f4\uf8f4"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8f2\uf8fd\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\n\uf8ed\uf8f8\n\uf8f3\uf8fe"),(0,i.yg)("p",null,"(21)"),(0,i.yg)("p",null,"()\nfinished  units out\nWIP\nturnover"),(0,i.yg)("h1",{id:"average-wip"},"average WIP"),(0,i.yg)("p",null,"(22)\n7  Related Documents\n7. 1  SEMI Standards\nSEMI  E35  \xf3  Cost  of  Ownership  for  Semiconductor\nManufacturing Equipment Metrics\nSEMI  E58  \xf3  Automated  Reliability,  Availability,  and\nMaintainability      Standard      (ARAMS):      Concepts,\nBehavior, and Services\nSEMI E116 \xf3 Provisional Specification for Equipment\nPerformance Tracking\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.  These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 8\nRELATED INFORMATION 1\nMANUFACTURING SCIENCE BACKGROUND\nNOTICE:    This  related  information  is  not  an  official  part  of  SEMI  E124  and  was  derived  from  work  by  the  task\nforce. This related information was approved by full letter ballot procedures on July 27, 2003.\nR1-1\nR1-1.1    To  understand  the  production  metrics  given  in\nSection 6, we need to understand the underlying science\nbehind  factory  dynamics.    The  most  important  concept\nis Little\xeds law given in the following equation, which is\nthe same as Equation 15 in Section 6:"),(0,i.yg)("p",null,"()()()\naverageaverageactual\nWIPcycle timethroughput rate\n=\xd7\n(1)\nR1-1.2  In Factory  Physics\n1\n,  this  identity  is  called  the\n\xecF = ma\xee of manufacturing science.  Little\xeds law relates\nthe  three  most  significant  fundamental  quantities  of\nproduction systems.  Unfortunately, it says that all three\nmetrics  cannot  be  optimized  simultaneously.    Little\xeds\nlaw  is  shown  graphically  in  Figure  R1-1.    In  all  of  the\nfigures  in  this  Related  Information,  the  colors  denote\ndifferent values of the normalized production efficiency\nmetric  with  green  representing  values  close  to  one  (at\nthe bottleneck  throughput  rate  and  theoretical  cycle\ntime),   yellow   representing   values   close   to   \u2126   (the\nthreshold case as discussed in Section R1-1.7), and red\nrepresenting values close to zero (when the throughput\nrate  goes  to  zero  or  the  cycle  time  gets  large).    On  the\nfloor of Figure R1-1 are the linear contours of the cycle\ntime   level   sets.      Note   that   the   boundaries   of   the\noperating region are determined by the theoretical cycle\ntime (T\nmin\n),  the  bottleneck  throughput  rate (R\nmax\n),  and\nthe WIP capacity (W\nmax\n).\nFigure R1-1\nSurface Plot of Little\u2019s Law"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 9\ncritical WIP\n(W\n0\n= R\nmax\n\xd7T\nmin\n)\nWorst Case (throughput-rate & cycle-time efficiency=1/W\n0\n)\nT\nmin\n1\nBest Case (throughput-rate\n& cycle-time efficiency= 1)\nactual\nthroughput rate\n1/T\nmin\nbottle-\nneck\nthrough-\nput rate\n(R\nmax\n)\n1\nThreshold Case (normalized\nproduction efficiency= \xbd)\nWIP capacity\n(W\nmax\n)\naverage WIP\nGreen\nYellow\nRed"),(0,i.yg)("p",null,"Figure R1-2\nPlot of Actual Throughput Rate vs. Average WIP\nR1-1.3  If we look at two of these fundamental quantities at a time, the factory dynamics become more clear.  For\nexample, Figure R1-2 above shows actual throughput rate as a function of average WIP levels.  Here the diagonal\nsolid  black  lines  represent  different  constant  cycle  times,  but  no  known  strategy  will  keep  the  factory  operating\nexactly on one of these lines.\nR1-1.4    Now  suppose  the  factory  is  managed  with  a  push  strategy  where  a  constant  throughput  rate  is  enforced  so\nthat  WIP  levels  are  allowed  to  reach  their  equilibrium  state.    As  shown  below  in  Figure  R1-3,  this  amounts  to\nchoosing to operate the factory on one of the diagonal solid black lines (each of which represent different constant\nthroughput rates).  We try to drive the factory along that line toward the bottom left (for lower average cycle time\nand average WIP  levels)  by  using  better  operating  principles,  but  we  are  resisted  by  the  inherent  variability  of  the\nfactory.\naverage\ncycle time\ntheo-\nretical\ncycle\ntime\n(T\nmin\n)\naverage WIP\n1\nbottleneck throughput\nrate(R\nmax\n)\nThreshold Case (normalized\nproduction efficiency= \xbd)\ncritical WIP\n(W\n0\n= R\nmax\n\xd7T\nmin\n)\nWIP capacity\n(W\nmax\n)\nWorst Case (throughput-rate\n& cycle-time efficiency= 1/W\n0\n)\nT\nmin\n1\n1\nBest Case (throughput-rate\n& cycle-time efficiency= 1)\nW\nmax\nR\nmax\nG\nr\ne\ne\nn\nY\ne\nl\nl\no\nw\nRed"),(0,i.yg)("p",null,"Figure R1-3\nPlot of Average Cycle Time vs. Average WIP"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 10\nR1-1.5    Now  suppose  the  factory  is  managed  with  a\npull strategy where a constant WIP level is enforced so\nthat   throughput   rates   are   allowed   to   reach   their\nequilibrium  state.    In  general,  this  is  a  better  strategy,\nbecause  studies  have  shown  that  a  constant  WIP  level\nwill  result  in  a  higher  average  throughput  rate  than  the\nconstant throughput rate that results in the same average\nWIP  level.    As  shown  below  in  Figure  R1-4,  this\nconstant WIP strategy (known as CONWIP) amounts to\nchoosing to operate the factory on one of the solid black\ncurves  (each  of  which  represents  a  different  constant\nWIP level).  We try to drive the factory along that curve\ntoward  the  bottom  right  (for  lower  average  cycle  time\nand  a  higher  actual  throughput  rate)  by  using  better\noperating principles, but we are resisted by the inherent\nvariability of the factory."),(0,i.yg)("p",null,"actual throughput rate\n1/T\nmin\nbottleneck\nthroughput\nrate(R\nmax\n)\nThreshold Case\n(normalized\nproduction\nefficiency= \xbd)\ncritical WIP (W\n0\n= R\nmax\n\xd7T\nmin\n)\nWIP capacity(W\nmax\n)\nBest Case (throughput-rate & cycle-time efficiency= 1)\naverage\ncycle time\ntheo-\nretical\ncycle\ntime\n(T\nmin\n)\nW\nmax\nR\nmax\nWorst Case (throughput-rate\n& cycle-time efficiency= 1/W\n0\n)\nG\nr\ne\ne\nn\nYellow\nRed"),(0,i.yg)("p",null,"Figure R1-4\nPlot of Average Cycle Time vs. Actual Throughput Rate"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 11\nR1-1.6      We   can   now   see   why   the   efficiency   of\nthroughput rate and cycle time can both be measured by\nthe   same   metric   (throughput-rate   and   cycle-time\nefficiency).      The   following   derivation   also   gives\nalternative  definitions  for  throughput-rate  and  cycle-\ntime  efficiency  for  use  when  cycle  time  information  is\nnot available (such as in resource-based simulations)."),(0,i.yg)("h2",{id:"-11"},"()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"throughput  rate and\ncycle time efficiency")),(0,i.yg)("p",null,"()\n()\n()\nmax,"),(0,i.yg)("h2",{id:"max"},"max,"),(0,i.yg)("p",null,"average WIP\ntheoretical"),(0,i.yg)("p",null,"cycle time\nbottleneck throughput rate\naverage cycle time\naverage\nWIP\ntheoretical"),(0,i.yg)("p",null,"cycle ti\nbest case cycle time\naverage cycle\nme\nbottleneck\nthroughput\nrat\ntime"),(0,i.yg)("h1",{id:"e"},"e"),(0,i.yg)("p",null,"\uf8f1\uf8fc\n\uf8f2\uf8fd"),(0,i.yg)("h1",{id:"-12"},"\uf8f3\uf8fe"),(0,i.yg)("p",null,"\uf8f1\n\uf8f4\n\uf8f4\n\uf8f2\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8ec\uf8f7"),(0,i.yg)("h1",{id:"-13"},"\uf8ed\uf8f8"),(0,i.yg)("p",null,"()\n()()\n()\n()\n1\nmax,\n1\nmin\naverage\nWIP\naverageaverage\ncycle timeWIP\ntheoretical cycle time"),(0,i.yg)("p",null,"bottleneck\naverage WIP\nthroughput rate\nactual throughput rate\nactual throughput rate\naverage WIP\ntheoretical cycle\n\uf8fc\n\uf8f4\n\uf8f4\n\uf8fd\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f3\uf8fe\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\uf8f2\uf8fd\n\uf8f4\uf8f4"),(0,i.yg)("h1",{id:"-14"},"\uf8f3\uf8fe"),(0,i.yg)("p",null,"=\n()\n()()\n()()"),(0,i.yg)("h2",{id:"-15"},","),(0,i.yg)("p",null,"bottleneck"),(0,i.yg)("p",null,"throughput rate\ntime\nfinished units outtotal time\naverage WIPtheoretical  cycle time\nact\ntheoretical cycle timefinished units out\nual throughput\ntotal ti\nrate\nbest case throughput rat\nm\ne\nea\n\uf8f1\uf8fc\n\uf8f2\uf8fd"),(0,i.yg)("h1",{id:"-16"},"\uf8f3\uf8fe"),(0,i.yg)("p",null,"=\n=\xd7\n()()\nas a fraction of\nverage WIP\ntheoretical cycle timeWIP\ntotal timeturnover\n=\xd7"),(0,i.yg)("p",null,"(2)\nR1-1.7  The production  efficiency  is  normalized  by  the\npower of the normalizing exponent so that a value of \u2126\nfor  the  normalized  production  efficiency  indicates  that\nthe  factory  is  performing  at  the  level  of  the  threshold\ncase  (which  divides  a  well  run  factory  from  one  badly\noperated).    This  threshold  case  is  also  known  as  the\npractical worst case, because it represents what the best\noperating  procedures  can  do  in  a  maximally  random\nfactory (see the Factory  Physics  book  for  more  on  this\ncase).  In the threshold case,"),(0,i.yg)("p",null,"()\n()()\n1\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naverage\ncycle time\nbottleneck throughput rate"),(0,i.yg)("h1",{id:"-17"},"+\u2212"),(0,i.yg)("p",null,"(3)\nwhich results in the following production efficiency.\n()\nproduction\nefficiency"),(0,i.yg)("p",null,"()()\n()\n()\n()"),(0,i.yg)("h2",{id:"-18"},"()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"max,\nmax\nthroughput  rate andWIP")),(0,i.yg)("p",null,"cycle time efficiencyefficiency\naverage\nWIP\ntheoretical"),(0,i.yg)("p",null,"cycle time\nbottleneck\nthroughput\nrate\nWIP\nefficiency\naverage cycle time\nbo\ntheoretical"),(0,i.yg)("p",null,"cycle time\n=\xd7\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\uf8f4\uf8f4\n\uf8f2\uf8fd\n\uf8eb\uf8f6\n\uf8f4\uf8f4\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8f3\uf8fe\n=\xd7"),(0,i.yg)("h1",{id:"-19"},"\xd7"),(0,i.yg)("p",null,"()\n()()\n()\n()( )\n{}\n,\nmax,\nttleneck\naverage\nthroughput\nWIP\nrate\naveragebottleneck"),(0,i.yg)("p",null,"cycle timethroughput rate\nWIP efficiency\ncriticalaverage"),(0,i.yg)("p",null,"WIPWIP\n\uf8f1\uf8fc\n\uf8eb\uf8f6\n\uf8f4\uf8f4\n\uf8ec\uf8f7\n\uf8f2\uf8fd\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\n\uf8f3\uf8fe\n\xd7"),(0,i.yg)("h1",{id:"-20"},"\xd7"),(0,i.yg)("p",null,"()( )\n{}\n()( )\n{}\nmin,\nmax,\naveragebottleneck\ncycle   throughput\ntimerate\ncriticalaverage"),(0,i.yg)("p",null,"WIPWIP"),(0,i.yg)("p",null,"criticalaverage"),(0,i.yg)("p",null,"WIPWIP\n\uf8eb\uf8f6\uf8eb   \uf8f6\n\xd7\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\uf8ec\uf8f7\uf8ec   \uf8f7\n\uf8ed\uf8f8\uf8ed   \uf8f8\n\xd7\n()( )\n{}\n()()\n()\nmin,\n1\ncriticalaverage"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\nbottleneck"),(0,i.yg)("h1",{id:"throughput-rate"},"throughput rate"),(0,i.yg)("p",null,"+\u2212\nbottleneck\nthroughput\nrate\n\uf8eb\uf8f6\n\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n()()\n{}\n()()\nmin,\n1\naveragecritical"),(0,i.yg)("p",null,"WIPWIP"),(0,i.yg)("h1",{id:"average-wip---------critical-wip"},"average WIP         critical WIP"),(0,i.yg)("p",null,"+\u2212"),(0,i.yg)("p",null,"(4)"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 12\nR1-1.8        Thus,    if    we    set    normalized    production\nefficiency  to  have  a  value  of  \u2126  at  this  average  cycle\ntime, we get"),(0,i.yg)("p",null,"()\n()\n()()\n{}\n()()\n()\n1\n2\nmin,\n1\nnormalizing\nexponent\nnormalizing\nexponent\nnormalized\nproduction\nefficiency\nproduction\nefficiency\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP"),(0,i.yg)("h1",{id:"-21"},"\uf8eb\uf8f6"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7"),(0,i.yg)("h1",{id:"-22"},"\uf8ed\uf8f8"),(0,i.yg)("p",null,"\uf8ee\uf8f9"),(0,i.yg)("h1",{id:"-23"},"\uf8ef\uf8fa"),(0,i.yg)("p",null,"\uf8ef\uf8fa\n+\u2212\n\uf8ef\uf8fa\n\uf8f0\uf8fb\n(5)\nand, taking logarithms of both sides,\n2\n1\nlog\n2\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8ed\uf8f8"),(0,i.yg)("p",null,"()()\n{}\n()()\n()\n()()\n{}\n()()\n2\n2\nmin,\nlog\n1\nmin,\nlog\n1\nnormalizing\nexponent\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\nnormalizing\nexponent\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8f1\uf8fc\n\uf8ee\uf8f9\n\uf8f4\uf8f4\n\uf8ef\uf8fa"),(0,i.yg)("h1",{id:"-24"},"\uf8f4\uf8f4"),(0,i.yg)("p",null,"\uf8f2\uf8fd\n\uf8ef\uf8fa\n+\u2212\n\uf8f4\uf8f4\n\uf8ef\uf8fa\n\uf8f0\uf8fb\n\uf8f4\uf8f4\n\uf8f3\uf8fe\n\uf8ee\uf8f9\n\uf8ef\uf8fa\n=\xd7\n\uf8ef\uf8fa\n+\u2212\n\uf8ef\uf8fa\n\uf8f0\uf8fb"),(0,i.yg)("p",null,"(6)\nso\n()\n()()\n{}\n()()\n()()\n()()\n{}\n()()\n2\n2\n2\n2\n1\nlog\n2\nmin,\nlog\n1\n1\n1\nlog\nmin,\n1\nlog\nnormalizing\nexponent\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical"),(0,i.yg)("p",null,"WIPWIP\naveragecritical\nWIPWIP\n\uf8eb\uf8f6\n\uf8ec\uf8f7"),(0,i.yg)("h1",{id:"-25"},"\uf8ed\uf8f8"),(0,i.yg)("p",null,"\uf8ee\uf8f9\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n+\u2212\n\uf8ef\uf8fa\n\uf8f0\uf8fb"),(0,i.yg)("h1",{id:"-26"},"\u2212"),(0,i.yg)("p",null,"\uf8ee\uf8f9\n+\u2212\n\uf8ef\uf8fa\n\u2212\n\uf8ef\uf8fa\n\uf8ef\uf8fa"),(0,i.yg)("h1",{id:"-27"},"\uf8f0\uf8fb"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"()()\n{}\n1\nmin,")),(0,i.yg)("p",null,"averagecritical"),(0,i.yg)("p",null,"WIPWIP\n\uf8ee\uf8f9\n\u2212\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8f0\uf8fb"),(0,i.yg)("p",null,"(1)\nwhich is the same as Equation (9) that was given in\nSection 6 of the main body of this guide."),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 13\nRELATED INFORMATION 2\nEXAMPLE APPLICATION\nNOTICE: This  related  information  is  not  an  official  part  of  SEMI  E124  and  was  derived  from  an  example\ndeveloped  by  the  task  force  using  this  guide.  This  related  information  was  approved  for  publication  by  full  letter\nballot on April 11, 2003.\nR2-1\nR2-1.1  As an example to show how the metrics in this\nguide are applied, the diagram in Figure R2-1 shows the\nprocess  flow  for  a  grossly  simplified  model  of  a  wafer\nfab  (developed  by  Karl  Kempf  at  Intel)  that  has  only\nfive  machines  in  three  tool  sets,  one  process  flow  with\nsix  steps,  and  a  single  material  handling  vehicle  (that\ntransports 25 wafers at a time).\nDiffusion\nDry Etch\nLithography"),(0,i.yg)("p",null,"Figure R2-1\nMiniFab Process Flow"),(0,i.yg)("p",null,"R2-1.2    The  data  for  this  model  are  shown  in  the  first\nfew   columns   of   Table   R2-1   and   Table   R2-2.      A\nsimulation gave the following additional run data:\ntotal time  = 9 years  = 4,733,640 minutes\naverage cycle time = 1.8 days     = 2,592 minutes\ntotal units out  = 39,420 lots = 985,500 wafers\nfinished units out    = 938,571 wafers\nscrapped units out   = 46,929 wafers\ngood unit equivalents out            =            891,642.1            wafers\nR2-1.3    In  the  next-to-last  column  of  Table  R2-1,  we\nadded together (for each step) all of the times (to load,\nprocess  batch,  unload,  and  travel  to  next  step)  and\nsummed  the  results  to  get  a  theoretical  cycle  time  of\n812. 4  minutes.    In  the  last  column  of  Table  R2-1,  we\ncomputed  the  theoretical  production  time  per  unit  for\neach  step.    These  values  were  then  used  in  the  last\ncolumn  of  Table  R2-2  to  compute  the  throughput  rate\nfor  each  equipment  set.  The  throughput  rate  for  the\nlithography equipment set (0.2182 wafers/minute) is the\nbottleneck   throughput   rate,   not   because   it   is   the\nsmallest throughput   rate   (it   is),   but   because   the\nlithography   equipment   set   has   the   highest   average\noperational   efficiency.      The   remaining   terms   are\nderived on the following pages.\nTable R2-1  Process Data\nProcess\nStep\nNumber\nEquipment\nSet\nName\nTime to\nLoad\nBatch,\nminutes\nTime to\nProcess\nBatch,\nminutes\nTime to\nUnload\nBatch,\nminutes\nTime to\nTravel to\nNext Step,\nminutes\ntheoretical\ncycle time\n(See Note 1),\nminutes\ntheoretical production\ntime per unit\n(See Note 2),\nminutes/wafer\n1                   Diffusion                   20                   225                   40                    8                     293                   3.0\n2                   Dry                   Etch                   15                   30                   15                   4                      64                   1.2\n3                Lithography                10                  2.2                 10                   4                26.2                2.2\n4                   Dry                   Etch                   15                   50                   15                   8                      88                   2.0\n5                   Diffusion                   20                   255                   40                    4                     319                   3.4\n6                Lithography                10                  2.2                 10                   -                22.2                2.2\nSum                    -                      90                    564.4                    130                    28                    812.4                    -\nNOTE 1: (theoretical cycle time) = (Time to Load Batch) + (Time to Process Batch) + (Time to Unload Batch) + (Time to Travel to Next Step)\nNOTE 2: (theoretical production time per unit) = (Time to Process Batch)/(Process Batch Size)"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 14\nTable R2-2  Equipment Data\nEquipment\nSet\nName\nNumber\nin\nSet\nProcess\nBatch Size,\nwafers\nBuffer\nSize,\nwafers\nAverage\noperational\nefficiency\navailability\nefficiency\n(each tool)\nAverage\navailability\nefficiency\nbottleneck throughput\nrate  (See Note 1),\nwafers/minute\nDiffusion 2 75 450 88% 93% & 97% 95% 0.2969\nDry Etch 2 25 300 78% 81% & 85% 83% 0.5188\nLithography           1           1           300             91%           96%            96%           (max!)           0.2182\nTransport                1                  25                 0                69%                  62%                62%                0.5536\nNOTE 1: (bottleneck throughput rate) = (Number in Set) \u25ca (Average availability efficiency)/\u03a3(theoretical production time per unit)"),(0,i.yg)("p",null,"() ()\n","[][]","\n","[][]","\n","[][]","\n","[][]","\n450   75   2300    25   2\n300   1   10    25   1\n450   150300   50\n300   10    25\n600   350   301   25\n1276 wafers\nProcessSize\nWIPBuffer\nBatchof\ncapacitySize\nSizeSet\neE\n\uf8ee\uf8f9\n\uf8eb\uf8f6\uf8eb\uf8f6\n\uf8ef\uf8fa\n=+\xd7\n\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ed\uf8f8\uf8ed\uf8f8\n\uf8f0\uf8fb\n\u2208\n=+\xd7++\xd7\n++  \xd7  +   +   \xd7\n=+++\n++   +   +"),(0,i.yg)("h1",{id:"-28"},"=+++"),(0,i.yg)("p",null,"\u2211"),(0,i.yg)("p",null,"(1)"),(0,i.yg)("p",null,"()\n938,571 wafers\n4,733,640 minutes\nwafers\n0. 1983\nminute\nfinished  units out\nactual\nthroughput rate"),(0,i.yg)("h1",{id:"total-time"},"total time"),(0,i.yg)("p",null,"=\n\u2248\n(2)"),(0,i.yg)("p",null,"()()()\n()\nwafers\n2592 minutes0.19827\nminute\n513. 9 wafers\naverageaverageactual\nWIPcycle timethroughput rate\n=\xd7\n\uf8eb\uf8f6\n\u2248\xd7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2248\n(3)"),(0,i.yg)("p",null,"()\n938,571 wafers\n513. 9 wafers\n1826. 3 turns\nfinished  units out\nWIP\nturnover"),(0,i.yg)("h1",{id:"average-wip-1"},"average WIP"),(0,i.yg)("p",null,"\u2248\n\u2248\n(4)\n()\n()\n{}\nmin,"),(0,i.yg)("p",null,"1276 waferswafers\nmin, 0.2182\n812. 4 minutesminute\nwafers\nmin  1.5707, 0.2182\nminute\n0\nWIP\ntheoretical\nbottleneck\ncapacity\nthroughput   throughput\ntheoretical\nrate\nrate\ncycle time"),(0,i.yg)("p",null,"\uf8f1\uf8fc\n\uf8eb\uf8f6\n\uf8eb\uf8f6"),(0,i.yg)("h1",{id:"-29"},"\uf8f4\uf8f4"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8f2\uf8fd\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\n\uf8ed\uf8f8\n\uf8f3\uf8fe\n\uf8f1\uf8fc\n\u2248\n\uf8f2\uf8fd\n\uf8f3\uf8fe\n\u2248\n\u2248\nwafers\n.2182\nminute\n(5)\n()\n()"),(0,i.yg)("h2",{id:"-30"},"{}"),(0,i.yg)("p",null,"min,"),(0,i.yg)("ol",{start:513},(0,i.yg)("li",{parentName:"ol"},"9 waferswafers\nmin, 0.2182"),(0,i.yg)("li",{parentName:"ol"},"4 minutesminute\nwafers\nmin  0.6326, 0.2182\nminute"),(0,i.yg)("li",{parentName:"ol"},"2\naverage\nbest  casebottleneck\nWIP\nthroughput   throughput\ntheoretical\nraterate\ncycle time")),(0,i.yg)("p",null,"\uf8f1\uf8fc\n\uf8eb\uf8f6\uf8eb\uf8f6"),(0,i.yg)("h1",{id:"-31"},"\uf8f4\uf8f4"),(0,i.yg)("p",null,"\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8f2\uf8fd\n\uf8ec\uf8f7\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\uf8ed\uf8f8\n\uf8f3\uf8fe\n\uf8f1\uf8fc\n\u2248\n\uf8f2\uf8fd\n\uf8f3\uf8fe\n\u2248\n\u2248\nwafers\n182\nminute\n(6)"),(0,i.yg)("p",null,"()"),(0,i.yg)("h2",{id:"-32"},"()"),(0,i.yg)("p",null,"max,\n513. 9 wafers\nmax   812.4 minutes,\nwafers\n0. 2182\nminute\nmax  812.4 minutes,  2355.5 minute\naverage\nbest\nWIP\ncasetheoretical\ncyclecycle time\nbottleneck\ntime\nthroughput\nrate\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\uf8eb\uf8f6\n\uf8f4\uf8f4"),(0,i.yg)("h1",{id:"-33"},"\uf8ec\uf8f7"),(0,i.yg)("p",null,"\uf8f2\uf8fd\n\uf8ec\uf8f7\n\uf8eb\uf8f6\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ed\uf8f8\n\uf8ec\uf8f7\n\uf8f4\uf8f4\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8f3\uf8fe\n\uf8f1\uf8fc\n\uf8f4\uf8f4\n\u2248\n\uf8f2\uf8fd\n\uf8f4\uf8f4\n\uf8f3\uf8fe\n\u2248\n{}\ns\n2355. 5 minutes\u2248\n(7)\nNOTE 1: For this average WIP level, the best-case cycle time\nwas  not  determined  by  the  theoretical  cycle  time,  but  by  the\nbottleneck  throughput  rate.    Thus,  a    simple  metric  like\n(average  cycle  time)/(theoretical  cycle  time)  underestimates\nhow well the factory is doing."),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 15"),(0,i.yg)("h2",{id:"-34"},"()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"}),(0,i.yg)("li",{parentName:"ul"})),(0,i.yg)("ol",{start:2355},(0,i.yg)("li",{parentName:"ol"},"5 minutes"),(0,i.yg)("li",{parentName:"ol"},"0 minutes"),(0,i.yg)("li",{parentName:"ol"},"88%\nbest case cycle time\nthroughput rate and\ncycle time efficiency",(0,i.yg)("h1",{parentName:"li",id:"average-cycle-time-1"},"average cycle time"),"\u2248\n\u2248\n(8)")),(0,i.yg)("p",null,"()()()\n()\nwafers\n812. 4 minutes0.2182\nminute\n177. 3 wafers\ncriticaltheoreticalbottleneck"),(0,i.yg)("p",null,"WIPcycle timethroughput rate"),(0,i.yg)("p",null,"=\xd7\n\uf8eb\uf8f6\n\u2248\xd7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2248\n(9)\n()\n","[][]","[][]","\nmaximum\naverage\nnumber of\nnumber\nunits processed\nof tools\nsimultaneously\nin\non a tool of\nequipment\nequipment\ntype\ntype\n275   225   11  125 waf\nprocess\ncapacity\neE\ne\ne\n\uf8ee\uf8f9\n\uf8eb\uf8f6\n\uf8eb\uf8f6\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n=\xd7\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\u2208\n\uf8ec\uf8f7\n\uf8ef\uf8fa\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\uf8ef\uf8fa\n\uf8ed\uf8f8\n\uf8f0\uf8fb\n= \xd7  + \xd7  +\xd7+\xd7\n\u2211\ners\n150   50   1   25 wafers\n226 wafers"),(0,i.yg)("h1",{id:"-35"},"=+++"),(0,i.yg)("p",null,"(10)"),(0,i.yg)("p",null,"()\n(\n)()\n{}\n()( )\n{}\n{}\n{}\nmin,\nmax,\nmin  513.9,  177.3  wafers\nmax  513.9,  177.3  wafers\n177. 3 wafers\n513. 9 wafers\n34. 49%\ncriticalaverage"),(0,i.yg)("p",null,"WIPWIP\nWIP\nefficiency\ncriticalaverage"),(0,i.yg)("h1",{id:"wipwip-2"},"WIPWIP"),(0,i.yg)("p",null,"\u2248\n\u2248\n\u2248\n(11)"),(0,i.yg)("p",null,"()()"),(0,i.yg)("h2",{id:"-36"},"()()"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"})),(0,i.yg)("ol",{start:0},(0,i.yg)("li",{parentName:"ol"},"90870.3449"),(0,i.yg)("li",{parentName:"ol"},"34%\nthroughput  rate\nproductionWIP\nand cycle time\nefficiencyefficiency\nefficiency")),(0,i.yg)("p",null,"\uf8eb\uf8f6\n=\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2248\xd7\n\u2248\n(12)\n()\n()()\n()()\n{}\n{}\n[]\n2\n2\n2\n2\n1\n1\nlog\nmin,\n1\n513. 9    177.3   1 wafers\nlog\nmin  513.9,  177.3  wafers\n1\n690. 2 wafers\nlog\n177. 3 wafers\n1\nlog    3.894\n1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"961\nnormalizing\nexponent\naveragecritical")),(0,i.yg)("p",null,"WIPWIP\naveragecritical\nWIPWIP"),(0,i.yg)("p",null,"=\n\uf8ee\uf8f9\n+\u2212\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8ef\uf8fa\n\uf8f0\uf8fb\n\u2248\n\uf8ee\uf8f9\n+\u2212\n\uf8ef\uf8fa\n\uf8f0\uf8fb\n\u2248\n\uf8ee\uf8f9\n\uf8ef\uf8fa\n\uf8f0\uf8fb\n\u2248\n\u2248\n\u22480.5099"),(0,i.yg)("p",null,"(13)"),(0,i.yg)("p",null,"()\n()\n()\n0. 5099\n0. 3134\n55. 35%\nnormalizing\nexponent\nnormalized\nproduction\nproduction\nefficiency\nefficiency"),(0,i.yg)("h1",{id:"-37"},"\uf8eb\uf8f6"),(0,i.yg)("p",null,"\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2248\n\u2248\n(14)"),(0,i.yg)("p",null,"()\n177. 3 wafers\n226 wafers\n78. 43%\ncritical WIP\nbalance\nefficiency\nprocess capacity"),(0,i.yg)("p",null,"="),(0,i.yg)("p",null,"\u2248\n\u2248\n(15)"),(0,i.yg)("p",null,"()()\n()()\n0. 55350.7843\n43. 41%\nnormalized\nvolumebalance\nproduction\nefficiencyefficiency\nefficiency\n\uf8eb\uf8f6\n=\xd7\n\uf8ec\uf8f7\n\uf8ec\uf8f7\n\uf8ed\uf8f8\n\u2248\xd7\n\u2248\n(16)"),(0,i.yg)("p",null,"()\n891,642.1 wafers\n938,571.0 wafers\n95. 00%\ngood unit equivalents out\ntest\nyield"),(0,i.yg)("h1",{id:"finished-units-out-1"},"finished units out"),(0,i.yg)("p",null,"\u2248\n\u2248\n(17)\n()\n()( )\n()()\n938,571 wafers\n938,571 wafers46,929 wafers\n938,571 wafers\n985,500 wafers\n95. 24%\nfinished  units out\nline\nyield"),(0,i.yg)("h1",{id:"finished-units-outscrapped-units-out"},"finished units outscrapped units out"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"="),(0,i.yg)("li",{parentName:"ul"},"=\n\u2248")),(0,i.yg)("p",null,"(18)"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 16"),(0,i.yg)("p",null,"()()()\n()()\n0. 95240.9400\n90. 48%\nyieldlinetest\nefficiencyyieldyield\n=\xd7\n\u2248\xd7\n\u2248\n(19)"),(0,i.yg)("p",null,"()()()\n()()\n0. 43410.9048\n39. 27%\noverall  factoryvolumeyield\nefficiencyefficiencyefficiency"),(0,i.yg)("p",null,"=\xd7\n\u2248\xd7\n\u2248\n(20)"),(0,i.yg)("p",null,"SEMI E124-1103 \xa9 SEMI 2003 17\nRELATED INFORMATION 3\nSUPPLEMENTARY INFORMATION\nNOTICE: This  related  information  is  not  an  official  part  of  SEMI  E124  and  was  derived  from  work  by  the  task\nforce. This related information was approved by full letter ballot procedures on April 11, 2003.\nR3-1\nR3-1.1    As  was  mentioned  in  Section  2.1,  there  are  at\nleast  three  things  in  need  of  measurement  in  a  factory:\nproduction,  utilization  of  assets,  and  costs.    This  guide\nfocuses  on  evaluating  production;  utilization  of  assets\nand   costs   (as   well   as   other   economic   factors)   are\noutside its scope.  For measuring effectiveness of asset\nuse,  an  average  (over  all  of  the  equipment  in  the\nfactory)    of    overall    equipment    efficiency    (OEE)\nweighted by cost of ownership (COO) can be defined in\none    of    those    documents.    However,    the    use    of\nconsumables, utilities, and human resources would still\nneed  to  be  comprehended.    For  measuring  costs,  some\nother  new  standard  might  define  a  new  metric  (like\nCOO) for the cost of factory ownership in such terms as\n$/(good   wafers),   $/(good   chips),   $/(metal   levels),\n$/(good transistors), $/circuit, or $/bit.\nR3-1.2  As was mentioned in Section 3.2, the metrics in\nthis guide are intended for evaluating the overall health\nof  the  factory  production,  not  for  diagnosing  problems\n(or   opportunities   for   improvement)   in   the   factory,\nalthough  some  component  metrics  can  be  used  that\nway.  These metrics should indicate whether the factory\nis  running  poorly  (like  taking  a  person\xeds  temperature\ntells   whether   they   are   sick)   while   some   of   its\ncomponents and other diagnostic metrics might indicate\nwhat  the  cause  of  the  problem  is  (like  doing  a  blood\nanalysis   in   the   lab   identifies   the   disease).      The\nfollowing are examples of metrics not in this guide that\ncan be used for diagnosis:\n\u2022 ratio  of  turns  to  work  in  process  (WIP)  at  key\noperations or for blocks of operations.\n\u2022 overall WIP distribution.\n\u2022 daily starts and output.\n\u2022 defect density.\n\u2022 throughput,  utilization,  and  available  up-time  of\nbottleneck equipment.\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance with this standard may require use of copy-\nrighted  material  or  of  an  invention  covered  by  patent\nrights.  By  publication  of  this  standard,  SEMI  takes  no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   item\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 1\nSEMI E129-1103\nGUIDE TO ASSESS AND CONTROL ELECTROSTATIC CHARGE IN A\nSEMICONDUCTOR MANUFACTURING FACILITY\nThis guide was technically approved by the Global Metrics Committee and is the direct responsibility of the\nNorth  American  Metrics  Committee.  Current  edition  approved  by  the  North  American  Regional  Standards\nCommittee  on  September  3,  2003.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  October  2003;  to  be  published\nNovember 2003.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    The  purpose  of  this  document  is  to  minimize  the\nnegative impact on productivity caused by static charge\nin  semiconductor  manufacturing  environments.    It  is  a\nguide   for   establishing   electrostatic   compatibility   in\nfacilities used for semiconductor manufacturing."),(0,i.yg)("li",{parentName:"ol"},"2    Electrostatic  surface  charge  causes  a  number  of\nundesirable   effects   in   semiconductor   manufacturing\nenvironments.    Electrostatic  discharge  (ESD)  damages\nboth  products  and  reticles.    ESD  events  also  cause\nelectromagnetic    interference    (EMI),    resulting    in\nequipment  malfunctions.    Charged  wafer  and  reticle\nsurfaces   attract   particles   (electrostatic   attraction   or\nESA) and increase the defect rate.  Charge on products\ncan  also  result  in  equipment  malfunction  or  product\nbreakage.    Operating  problems  and  additional  product\ndefects due to static charge can have a negative impact\non     the     cost     of     ownership     of     semiconductor\nmanufacturing equipment (refer to SEMI E35)."),(0,i.yg)("li",{parentName:"ol"},"3    For  product  and  reticle  protection  or  EMI  control,\nthe  measurement  of  the  ESD  risk  of  an  area  is  defined\nby  the  presence  and  nature  of  the  ESD  events  that\noccur.    For  contamination  control  by  reducing  particle\nattraction,  the  static  risk  of  an  area  is  defined  by  the\npresence and level of static charges."),(0,i.yg)("li",{parentName:"ol"},"4      While   an   increasing   amount   of   semiconductor\nproduction  is  done  in  minienvironments  or  within  the\nproduction equipment, product and reticles must still be\ntransported   throughout   the   manufacturing   facility.\nThey  are  both  affected  by,  and  the  cause  of  static\nproblems  during  transport.    Moving  personnel  in  the\nmanufacturing  facility  are  also  sources  of  static  charge\nproblems.    This  document  addresses  the  presence  of\nstatic   charge   in   the   entire   facility,   including   the\nproduction equipment and minienvironments."),(0,i.yg)("li",{parentName:"ol"},"5    Static  control  methods  can  be  incorporated  in  the\nfactory  design  to  reduce  static  charge  to  acceptable\nlevels.    This  guide  is  intended  for  use  primarily  by\nsemiconductor  manufacturers  and  cleanroom  facilities\ndesigners    during    the    design    of    their    facilities.\nProducers of the silicon wafers and photomasks used in\nsemiconductor  manufacturing  will  also  find  it  useful.\nThere  are  test  methods  available  (see  Section  7  and\nRelated Information 2 of this guide) to demonstrate the\neffectiveness  of  the  static  control  methods.    The  end\nuser will be able to use the same test methods to verify\ncompliance with a facility design specification after the\nfacility is built or after design changes have been made,\nand  to  verify  ongoing  compliance  as  a  part  of  factory\nmaintenance procedures."),(0,i.yg)("li",{parentName:"ol"},"6  Semiconductor process technology will continue to\nmove  toward  smaller  product  geometries.    Acceptable\nstatic  charge  levels  will  decrease  with  product  feature\nsize.    This  document  will  help  to  assure  that  facility\nstatic charge limits are appropriate for the product being\nmanufactured.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    The  scope  of  this  document  is  limited  to  methods\nof   measurement   and   a   guide   for   the   maximum\nrecommended   level   of   static   charge   on   all   facility\nsurfaces including:\n\u2022 Product, photomasks or their carriers,\n\u2022 Facility construction materials and furniture,\n\u2022 Personnel,\n\u2022 Packaging and transport materials, and\n\u2022 Equipment (through reference to SEMI E78)"),(0,i.yg)("li",{parentName:"ol"},"2    This  document  references  SEMI  E78,  SEMI  E43\nand other methods of measuring static charge as well as\nthe performance parameters of static control methods."),(0,i.yg)("li",{parentName:"ol"},"3        Appendix    1    describes    the    methodology    for\ndetermining  the  maximum  recommended  static  charge\nlevels that are shown in Section 12.5 Table 1.\nNOTE 1:  Related  Information 1  discusses  device  sensitivity\nmeasurements,    which    are    the    first    step    in    setting\nrecommended static levels in a facility.  Related Information 2\ndescribes    static    control    methods    commonly    used    in\nsemiconductor    manufacturing.        Related    Information    3\ndiscusses the relationship between ESD and EMI.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory limitations prior to use.")),(0,i.yg)("p",null,'SEMI E129-1103 \xa9 SEMI 2003 2\n3  Limitations\n3. 1  Static     Measurements \u2014     Measurements     of\nelectrostatic  quantities  such  as  charge,  electric  field,\nvoltage,  and  resistance  to  ground  are  difficult  to  make.\nThe  nature  of  the  object  (insulator  or  conductor),  its\ngeometry,    its    surroundings,    and    the    measuring\nequipment itself, are only a few of the factors affecting\nthe   accuracy   of   an   electrostatic   measurement.      In\ngeneral, direct measurement of static charge is possible\nwith small, moveable objects.  Larger objects, and those\nfixed  in  position,  will  need  to  be  characterized  by  the\nelectric field that results from the static charge.\n3. 2  Location \u2014 The test methods for static charge and\nmaximum   recommended   levels   of   static   charge   on\nfacility  surfaces  are  meant  to  be  applied  after  the\nfacility  has  been  built.    Testing  the  performance  of\nstatic  control  methods  may  be  done  before  or  after\nconstruction.    It  may  be  difficult  to  directly  relate  the\nperformance  of  the  static  control  method  to  the  static\ncharge level that results in the completed facility.  Prior\nexperience of the static control supplier will be a source\nof this information.\n3. 3  Test  Methods \u2014  The  test  methods  referenced  in\nthis  document  do  not  guarantee  precise  measurements\nof  static  charge  levels.    The  maximum  static  charge\nlevels   recommended   in   this   document   have   large\ntolerances.  See Section 15.1.\n3. 4  Static  Charge  Control \u2014  There  are  a  variety  of\nstatic  related  issues  in  a  semiconductor-manufacturing\nenvironment.    The  issues  are  complex  due  to  the  wide\nrange    of    electrostatic    problems,    and    device    or\nequipment  sensitivities  to  these  problems.    This  guide\ncontains   general   recommendations.      Users   of   this\ndocument   are   cautioned   that   specific   static   related\nproblems may require or allow different levels of static\ncharge than are recommended in this document.\n3. 5  Measurements\n3. 5.1  Measurements   of   Very   High   Static   Potentials\n(>  30,000  V)  \u2014  Measurements  of  very  high  static\npotentials  (>  30,000  V)  may  need  to  be  done  at  larger\ndistances to avoid exceeding the measurement range of\nthe meter and/or an ESD event to the meter.\n3. 5.2  Measurements on Moving Objects or Surfaces \u2014\nCare   should   be   taken,   when   attempting   to   read\nelectrostatic  charges  on  moving  objects  or  surfaces,  to\nmaintain correct distance and avoid any contact; this is\nto  ensure  "good"  readings  with  no  mechanical  damage\nor personal injury.\n4  Referenced Standards\n4. 1  SEMI Standards\nSEMI    E10    \xf3    Specification    for    Definition    and\nMeasurement  of  Equipment  Reliability,  Availability,\nand Maintainability (RAM)\nSEMI    E33    \xf3    Specification    for    Semiconductor\nManufacturing Facility Electromagnetic Compatibility\nSEMI  E35  \xf3  Cost  of  Ownership  for  Semiconductor\nManufacturing Equipment Metrics\nSEMI  E43 \xf3  Guide  for  Measuring  Static  Charge  on\nObjects and Surfaces\nSEMI  E78  \xf3  Electrostatic  Compatibility\n\u2013  Guide  to\nAssess  and  Control  Electrostatic  Discharge  (ESD)  and\nElectrostatic Attraction (ESA) for Equipment\n4. 2  ESD Association Standards and Advisories\n1'),(0,i.yg)("p",null,"ANSI EOS/ESD S8.1 \xf3 ESD Awareness Symbols\nANSI   ESD   S1.1   \xf3   Evaluation,   Acceptance,   and\nFunctional Testing of Wrist Straps\nANSI  ESD  S11.31  \xf3  Evaluating  the  Performance  of\nElectrostatic Discharge Shielding: Bags\nANSI ESD S20.20 \xf3 Standard for the Development of\nan ESD Control Program\nANSI   ESD   S4.1   \xf3   Worksurfaces   \xf1   Resistance\nMeasurements\nANSI    ESD    STM11.12    \xf3    Volume    Resistance\nMeasurement of Static Dissipative Planar Materials\nANSI    ESD    STM12.1    \xf3    Seating\n\u2013    Resistive\nCharacterization\nANSI  ESD  STM2.1  \xf3  Resistance  Test  Method  for\nElectrostatic Discharge Protective Garments\nANSI ESD STM3.1 \xf3 Ionization\nANSI   ESD   STM4.2   \xf3   Worksurfaces   \u2212   Charge\nDissipation Characteristics\nANSI    ESD    STM5.2    \xf3    Electrostatic    Discharge\nSensitivity Testing\n\u2013 Machine Model\nANSI   ESD   STM5.3.1   \xf3   Charged   Device   Model\n(CDM)\n\u2013 Component Level\nANSI  ESD  STM9.1  \xf3  Resistive  Characterization  of\nFootwear\nANSI  ESD  STM97.1  \xf3  Floor  Materials  and  Footwear\n\u2013   Resistance   Measurement   in   Combination   with   a\nPerson"),(0,i.yg)("p",null,"1 ESD Association, 7900 Turin Road, Rome, NY 13440, USA\n(",(0,i.yg)("a",{parentName:"p",href:"http://www.esda.org"},"www.esda.org"),")"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 3\nESD ADV1.0 \xf3 Glossary of Terms\nESD ADV53.1 \xf3 ESD Protective Workstations\nESD S6.1 \xf3 Grounding\n\u2013 Recommended Practice\nESD SP10.1 \xf3 Automated Handling Equipment\nESD STM11.11 \xf3 Surface Resistance Measurement of\nStatic Dissipative Planar Materials\nESD  STM5.1  \xf3  Electrostatic  Discharge  Sensitivity\nTesting\n\u2013 Human Body Model\nESD    STM7.1    \xf3    Floor    Materials\n\u2013    Resistive\nCharacterization of Materials\nESD   STM97.2   \xf3   Floor   Materials   and   Footwear\nVoltage Measurement in Combination with a Person\nESD    TR11-01    \xf3    Electrostatic    Guidelines    and\nConsiderations       for       Cleanrooms       and       Clean\nManufacturing\nESD TR20.20 \xf3 ESD Handbook\n4. 3  IEC Documents\n2"),(0,i.yg)("p",null,"IEC    61000-4-2    \xf3    Electromagnetic    compatibility\n(EMC)  Part  4.2:  Testing  and  measurement  techniques\n\u2013   Electrostatic   discharge   immunity   test,   Transient\nImmunity    Standard,    International    Electrotechnical\nCommission (IEC).\nIEC   EN   61340-5-1   \xf3   Electrostatics\n\u2013   Part   5.1:\nProtection   of   electronic   devices   from   electrostatic\nphenomena \xf3 General Requirements.\nNOTE  2:    This  replaces  CENNELEC  100015-1  \xf3  Elements\nof a Static Control Program\nIEC   EN   61340-5-2   \xf3   Electrostatics   \u2013   Part   5.2:\nProtection   of   electronic   devices   from   electrostatic\nphenomena\n\u2013  Users\xed  Guide  \u2013  Elements  of  a  Static\nControl Program\n4. 4  JEDEC Documents\n3"),(0,i.yg)("p",null,"JESD22-A114    \xf3    Electrostatic    Discharge    (ESD)\nSensitivity Testing Human Body Model (HBM)\nJESD22-C101     \xf3     Field-Induced     Charged-Device\nModel    Test    Methods    for    Electrostatic    Discharge\nWithstand Thresholds of Microelectronic Components\nJESD625  \xf3  Requirements  for  Handling  Electrostatic-\nDischarge-Sensitive (ESDS) Devices"),(0,i.yg)("p",null,"2  IEC, 3, Rue de Varembe, CH - 1211 Geneva 20\nSwitzerland (",(0,i.yg)("a",{parentName:"p",href:"http://www.IEC.org.ch"},"www.IEC.org.ch"),")\n3  JEDEC, 2500 Wilson Blvd., Arlington, VA 22201-3834, USA\n(",(0,i.yg)("a",{parentName:"p",href:"http://www.jedec.org"},"www.jedec.org"),")\n4. 5  Other Documents\n89/336/EEC     \xf3     Directive     on     Electromagnetic\nCompatibility \xf1 European Commission\n4"),(0,i.yg)("p",null,"BS   EN   50082-2   \xf3   Electromagnetic   Compatibility\n(EMC).  Generic  Immunity  Standards.  Immunity  for\nIndustrial  Environments,  British  Standards  Institution\n(BSI)\n5"),(0,i.yg)("p",null,"ITRS  2003  \xf3  International  Technology  Roadmap  for\nSemiconductors\n\u2013 International SEMATECH\n6"),(0,i.yg)("p",null,"MIL-STD     883     \xf3     Test     Method     Standard\n\u2013\nMicrocircuits (Method 3015.7\n\u2013 Electrostatic Discharge\nSensitivity   Classification),   Defense   Supply   Center\nColumbus\n7"),(0,i.yg)("p",null,"NOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Definitions\n5. 1.1  carrier \u2014  a  device  for  holding  wafers,  dies,\npackaged  integrated  circuits,  or  reticles  for  various\nprocessing steps in semiconductor manufacturing (from\nSEMI E78).\n5. 1.2  electromagnetic    interference    (EMI) \u2014    any\nelectrical   signal   in   the   non-ionizing   (sub-optical)\nportion   of   the   electromagnetic   spectrum   with   the\npotential  to  cause  an  undesired  response  in  electronic\nequipment.\n5. 1.3  electrostatic    attraction    (ESA) \u2014    the    force\nbetween two or more oppositely charged objects.\nNOTE  3:    The  result  is  increased  deposition  rate  of  particles\nonto charged surfaces, or movement of charged materials.\n5. 1.4  electrostatic   compatibility   \u2014   charge   control\nadequate  to  allow  the  manufacturing  of  products  and\nthe  inter-equipment  transfer  of  products,  reticles,  and\ncarriers without electrostatic problems.\n5. 1.5  electrostatic    discharge    (ESD) \u2014    the    rapid\nspontaneous  transfer  of  electrostatic  charge  induced  by\na high electrostatic field."),(0,i.yg)("p",null,"NOTE  4:    Usually  the  charge  flows  in  a  spark  between  two\nobjects at different electrostatic potentials."),(0,i.yg)("p",null,"4  European Commission, Rue de la Loi, Wetstraat 200, B-1049\nBrussels, Belgium (",(0,i.yg)("a",{parentName:"p",href:"http://www.europa.eu.int"},"www.europa.eu.int"),")\n5  BSI, 389 Chiswick High Road, GB - LONDON W4 4AL\n(",(0,i.yg)("a",{parentName:"p",href:"http://www.BSI-global.com"},"www.BSI-global.com"),")\n6  International SEMATECH, 2706 Montopolis Drive, Austin, TX\n78741, USA (",(0,i.yg)("a",{parentName:"p",href:"http://www.sematech.org"},"www.sematech.org"),")\n7  Defense Supply Center Columbus, P.O. Box 3990, Columbus, OH\n43216-5000, USA (",(0,i.yg)("a",{parentName:"p",href:"http://www.dscc.dla.mil"},"www.dscc.dla.mil"),")"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 4\n5. 1.6  ESD   simulator \u2014   an   instrument   providing   a\nspecified   electrostatic   discharge   current   waveform\nwhen  discharged  directly  to  a  product  or  equipment\npart.\n5. 1.7  facility  electrostatic  levels \u2014  acceptable  static\ncharge  levels  related  to  the  major  technology  nodes  of\nproduct and reticle feature sizes.\n5. 1.8  minienvironment \u2014   a   localized   environment\ncreated  by  an  enclosure  to  isolate  the  product  from\ncontamination and people.\n5. 1.9  product \u2014   any   unit   intended   to   become   a\nfunctional semiconductor device.\n6  Requirements\n6. 1  Measurement  Methods  and  Instrumentation \u2014 No\nsingle method of testing for static charge can determine\na   \xecsafe\xee   level.      The   amount   of   static   charge,   the\ndistribution of static charge on an object, and the nature\nof  the  static  discharge  will  all  interact  to  determine  if\nthe charge level is safe.  It will be difficult to determine\nlevels  that  guarantee static related problems are totally\neliminated.  The goals of this guide are to assist the user\nin   identifying   static   charge   levels   likely   to   cause\nproblems  in  the  semiconductor  manufacturing  facility,\nand   to   direct   the   user   to   static   control   methods\nappropriate  to  mitigate  these  problems.    This  guide  is\nintended  to  provide  the  user  with  enough  insight  to\ndefine  test  methodologies  for  measuring  static  charge\nand for evaluating the methods to control it.\n6. 2  ESD Damage \u2014 Direct Discharge\n6. 2.1      When   considering   direct   ESD   damage   to   an\nobject   (e.g.,   product,   reticle,   or   equipment),   the\nimportant  parameter  is  the  current  accompanying  the\ncharge  transfer  to  or  from  the  object.  The  charge  may\nbe   transferred   from   facility   and   furniture   surfaces,\npersonnel,     equipment     parts,     carriers,     packaging\nmaterials, or anything else that contacts the object.\n6. 2.2  Established test methods exist for determining the\nthreshold of damage to a particular object. When testing\npackaged  devices,  ESD  simulators  of  various  types  are\nused.      Refer   to   ESD   Association   standards   ESD\nSTM5.1,    ANSI    ESD    STM5.2,    and    ANSI    ESD\nSTM5.3.1,  JEDEC  JESD22-A114  and  JESD22-C101,\nor  MIL-STD  883  for  further  information  concerning\ndevice  testing.    There  are  no  established  standards  for\nESD    simulator    testing    of    wafers,    reticles,    or\nunpackaged   semiconductor   devices.      ESD   damage\nthresholds for these items may be significantly different\nthan for packaged devices.\n6. 2.3    Once  the  damaging  current  level  for  a  product  is\ndetermined  using  an  appropriate  ESD  simulator,  the\ncorresponding  amount  of  charge  is  known  from  the\nESD simulator operating parameters.\n6. 2.4    In  the  manufacturing  facility,  it  is  important  to\nknow  the  charge  on  any  objects  that  might  directly\ncontact   the   product.   Charge   measurement   methods\nusing  a  coulombmeter  and  Faraday  Cup  are  described\nin  SEMI  E78  and  SEMI  E43  for  isolated  conductors\n(including  personnel),  or  small  and  moveable  objects.\nThe measurement methods of SEMI E43 can be used to\nestablish  that  the  charge  levels  on  these  objects  will\npose a hazard to products or reticles from a direct ESD\nevent.\n6. 2.5      Electric  field  measurements  on  large  and  fixed\nobjects,   or   insulators   are   less   useful   in   estimating\nwhether or not a damaging direct ESD event will occur.\nOn objects that cannot be conveniently measured with a\ncoulombmeter, Electrostatic   Fieldmeter measurements\ncan be useful in estimating the ESD threat, even though\nthe  measurement  may  be  less  quantitative  than  the\ncoulombmeter measurement.\n6. 3  ESD Damage \u2014 Induced Charge\n6. 3.1    Charge  may  be  induced  on  an  object  that  results\nin   ESD   damage.      Part   of   a   product   (e.g.,   epoxy\npackage)  or  reticle  (e.g.,  quartz  substrate)  may  become\ncharged   and   induce   charge   separation   to   occur   on\nanother  part  of  the  product  (e.g.,  lead  pins)  or  reticle\n(e.g., chrome traces).  ESD will occur if the lead pins or\nchrome  traces  contact  ground.    Using  a  coulombmeter\nor Faraday Cup and the methods of SEMI E43, the end\nuser  should  test  product  or  reticles  to  determine  the\nlevel of static charge at which ESD damage occurs.\n6. 3.2    Alternatively,  either  the  product  or  reticles  may\nbe handled in proximity to another charged object. The\nfield   from   this   charged   object   induces   charge   on\nproduct or reticles, and ESD can result if the product or\nreticle  contacts  ground  while  in  the  presence  of  the\nfield. Using an electrostatic fieldmeter and the methods\nof  SEMI  E43,  the  end  user  should  test  products  and\nreticles  to  determine  the  acceptable  levels  of  electric\nfield from static charge.\n6. 3.3    It  has  been  shown  that  a  changing  electric  field\ncauses  ESD  damage  to  reticles  without  ground  contact\noccurring.    A  changing  electric  field  can  result  at  the\nreticle   when   an   object   in   proximity   to   the   reticle\nacquires a charge, the reticle or a charged object are in\nmotion   with   respect   to   each   other,   or   grounding\nconditions  change  the  field  between  a  charged  object\nand  the  reticle  (for  example,  due  to  robot  handling).\nSee references in Related Information 2.  In areas of the\nmanufacturing  facility  that  produce  or  handle  reticles,\nelectric  field  from  any  charged  object  will  need  to  be\nlimited to levels that do not cause reticle ESD damage.\nTest  methods  for  electric  field  are  contained  in  SEMI"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 5\nE43.  There  are  currently  no  industry  standards  for\ndetermining  the  electric  field  sensitivity  of  reticles,  but\ntest methods do exist.\n6. 3.4    Finally,  there  is  increasing  anecdotal  evidence\nthat  the  presence  of  static  charge  on  wafer  surfaces  is\nbecoming  an  ESD  hazard  as  gate  oxide  thicknesses\nbecome  thinner.  In  the  future,  there  may  need  to  be\nfurther   limits   on   allowable   static   charge   on   wafer\nsurfaces  to  prevent  ESD-related  gate  oxide  damage\nduring front-end semiconductor manufacturing. Further\nresearch is needed in this area.\n6. 4  Particle Attraction\n6. 4.1    Electrostatic  attraction  (ESA)  of  particles  can\noccur due to the electrostatic field created by the charge\non  the  surface  of  an  object.  Refer  to  SEMI  E78  and\nSEMI   E43   for   an   analysis   of   this   effect   and   its\nmeasurement methods.\n6. 4.2    Particles  may  be  attracted  to  charged  facility\nsurfaces,  or  directly  to  charged  products  or  reticles.\nSubsequently,   they   may   be   dislodged   from   facility\nsurfaces  and  transfer  to  products  or  reticles.  Once  on\nproducts   or   reticle   surfaces   they   may   cause   either\nrandom or repeating defects.\n6. 4.3    Electrostatic  particle  deposition  velocity  depends\nonly  on  electric  field,  particle  size  and  particle  charge.\nHowever,   the   number   of   particles   deposited   on   a\nsurface also depends on the particle concentration in the\narea  and  the  length  of  the  exposure  time  during  which\nparticle   deposition   occurs.      SEMI   E78   contains\ninformation to relate allowable electric field to ambient\nparticle concentration and exposure time.\n6. 4.4    The  measurement  methods  of  SEMI  E43  can  be\nused to establish that the electric field from any facility\nsurface meets the requirements of this document.\n6. 4.5    Charge  is  difficult  to  evaluate  on  large  objects,\nespecially  insulators.  Electric  field  measurements  on\nthese objects may be useful in estimating the risk that a\ndamaging  direct  ESD  event  might  occur.  However,\nelectric  field  measurements  on  insulators  are  highly\nqualitative  and  only  provide  a  figure  of  merit  as  to  the\nthreat  that  these  charges  may  represent  to  the  ESD-\nsensitive device.\n6. 5  Equipment ESD\n6. 5.1    Equipment  ESD  immunity  has  been  established\nat  levels  considerably  higher  than  those  that  result  in\ndamage  to  product  and  reticles.  If  facility  static  charge\nlimits  shown  in  Table  1,  of  Section  12.5  are  used  to\nprotect product and reticles, they will provide sufficient\nprotection for the equipment.\n6. 5.2      Equipment   ESD   immunity   is   addressed,   in\ngeneral,  through  a  number  of  international  standards\nincluding    SEMI    E78,    IEC    61000-4-2,    and    BS\nEN50082-2       for       European       CE       compliance.\nMeasurements are made using an ESD simulator, which\nis described in these standards.\n7  Apparatus\n7. 1  ESD   Damage \u2014   For   measuring   the   charge\ngenerated  on  product,  reticles,  or  carriers,  the  Faraday\nCup  test  method  is  shown  in  Figure  1.  Additional\ninformation  on  this  test  method  is  contained  in  SEMI\nE43.\nIn\nGround\nElectrometer\nFaraday\nCup\nIsolated\nInner Cup\nShielding\nOuter Cup"),(0,i.yg)("p",null,"Figure 1\nFaraday Cup Charge Measurement"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"2  When the object whose charge is to be measured is\nconductive,    a    nanocoulombmeter    may    be    used.\nAdditional information on this test method is contained\nin SEMI E43."),(0,i.yg)("li",{parentName:"ol"},"3    The  instrument  used  for  making  electrostatic  field\nmeasurements  on  large  objects  or  surfaces  is  known  as\nan  electrostatic  fieldmeter.    Instructions  concerning  its\nuse    should    be    obtained    from    the    instrument\nmanufacturer   and   SEMI   E43.      The   measurement\nconfiguration is shown in Figure 2.\n1\n9\n9\n9")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"})))))))))))))))))))))))))))))))),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"54 cm\n(1 inch)\nElectrostatic\nFieldmeter\n(volts/cm)")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("ul",{parentName:"li"},(0,i.yg)("li",{parentName:"ul"},"Charged\nSurface\nElectric Field Lines\nCharged\nSurface")))))))))))))))))))))))))))))))),(0,i.yg)("p",null,"Figure 2\nElectrostatic Field Measurement"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"4    For  small  objects  or  surface  areas,  an  electrostatic\nvoltmeter is appropriate.")),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 6\n8  Safety Precautions\n8. 1  Personnel \u2014   Static   charges   can   create   safety\nhazards     during     some     semiconductor     production\nprocesses.\n8. 1.1    ESA,  ESD,  and  EMI  events  that  result  in  the\njamming    or    breakage    of    product    in    high-speed\nequipment may create a personnel hazard.\n8. 1.2        ESD    events    that    produce    sparks    must    be\nprevented  in  areas  that  use  flammable  or  explosive\nchemicals or gases.\n8. 1.3  ESD events to personnel are usually not harmful,\nbut  they  may  result  in  an  unwanted  reflex,  or  \xecstartle\xee\nreaction.  This  reflex  may  create  a  personnel  hazard,\nparticularly  in  the  vicinity  of  moving  equipment  or\nwhere caustic chemicals are in use.\n8. 1.4      EMI   resulting   from   ESD   events   may   cause\nunpredictable  behavior  of  robotics  or  other  moving\nequipment that put personnel at risk.\n8. 1.5      It   may   be   necessary   to   use   additional   static\ncharge  control  methods,  beyond  those  used  inside  the\nequipment, to minimize these personnel hazards.\n8. 2  Measurement   Safety \u2014   Users   should   exercise\ncaution while making static charge measurements in the\nvicinity of moving parts of production equipment, or in\nareas where static potentials on ungrounded conductors\nmay   exceed   30,000   V.   Refer   to   SEMI   E43   for\nadditional measurement safety considerations.\n9  Test Specimen\n9. 1   The user, material supplier, facility\ndesigner/builder,  and  equipment  manufacturer  should\nagree upon and document:\n\u2022 Type(s) of testing to be performed\n\u2022 Location of the testing (e.g., in a test chamber or in\nthe actual use location)\n\u2022 Who will do the testing\n\u2022 Number and type of test samples\n\u2022 Number of measurements\n\u2022 Acceptable test results\n9. 2   The user, material supplier, facility\ndesigner/builder,  and  equipment  manufacturer  should\nagree upon and document all appropriate environmental\nconditions   (e.g.,   temperature,   humidity,   dew   point,\nairflow).\n9. 3                The        user,        material        supplier,        facility\ndesigner/builder,  and  equipment  manufacturer  should\nagree  upon  and  document  the  operating  history  of\nequipment  prior  to,  or  during  testing  (e.g.,  warm-up\ntime,  type  of  carrier,  number  of  products  processed,\noperating speed).\n10  Preparation of Apparatus and Sample\n10. 1    Depending  on  the  type  of  testing  to  be  done,\nconsult  the  appropriate  testing  document  for  apparatus\nand sample preparation. See Section 4.\n11  Calibration and Standardization\n11. 1    Depending  on  the  type  of  testing  to  be  done,\nconsult  the  appropriate  testing  document  for  apparatus\ncalibration and verification. See Section 4.\n12  Procedures\n12. 1    See  Sections  6  and  7  and  the  appropriate  test\nmethods of Section 4.\n12. 2  ESD Damage\n12. 2.1               Users     should     establish     product     damage\nthresholds  for  their  products.    Measurement  methods\nfor   integrated   circuits   are   described   in   SEMI   E78\nRelated  Information  1  and  the  documents  contained  in\nSection 4.  Appropriate measurement methods for ESD\ndamage  to  wafers,  reticles,  and  other  items  may  be\nadapted  from  the  instrumentation  used  in  these  test\nmethods.\n12. 2.2   In place of using the test methods referenced in\nSection   12.2.1,   users   may   decide   to   follow   the\nrecommendations   for   acceptable   electrostatic   levels\ncontained  in  Section  12.5  Table  1,  which  are  based  on\nproduct and reticle geometry.  See Appendix 1 for more\ninformation.\n12. 2.3   Measurements of ESD damage levels are made\nin   units   of   coulombs,   or   more   conveniently   in\nnanocoulombs (nC = 10\n-9\ncoulombs).\n12. 2.4      The  Faraday  Cup  method  is  used  to  determine\nthe   static   charge   levels   on   products,   carriers   and\nequipment parts.  See Section 7.1.  Each item should be\ntransported  to  the  Faraday  Cup  in  a  way  that  does  not\nalter   its   charge   level.      Consult   the   measurement\nequipment         manufacturer\xeds         instructions         for\nrecommendations on how to achieve this.\n12. 3  Electrostatic Field\n12. 3.1    Users  should  work  with  cleanroom  designers,\nmaterial suppliers, equipment manufacturers and reticle\nsuppliers  to  determine  ambient  particle  levels,  product\nexposure  times  during  processing,  and  reticle  damage\nlevels due to electric field.\n12. 3.2  Electrostatic   field   measurements   should   be\nmade  at  a  minimum  on  all  surfaces  within  the  facility"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 7\nthat  will  come  within  30.5  cm  (12  inches)  of  ESD-\nsensitive  items.    Typical  surfaces  to  measure  would\ninclude   construction   materials,   furniture,   personnel,\nproducts, carriers, and equipment surfaces.\n12. 3.3    Measurements  should  be  made  in  at  least  three\ndifferent  locations  on  any  item.    Locations  should  be\nseparated  by  approximately  three  times  the  distance\nbetween the measuring instrument and the measurement\nlocation.    For  most  electrostatic  fieldmeters  measuring\nat 25.4 mm (1 inch), the measurement locations will be\n76. 2  mm  (3  inches)  apart.    Refer  to  SEMI  E43  for\nadditional measurement considerations.\n12. 3.4  Measurements     of     electrostatic     field     are\nexpressed   in   V/cm   or   V/inch.      Typically,   five\nmeasurements   should   be   sufficient   to   demonstrate\ncompliance with the selected electrostatic level.\n12. 4      All   elements   of   the   semiconductor   factory,\nincluding  but  not  limited  to  construction  materials,\nfurniture,    equipment,    personnel,    product,    reticles,\ncarriers,  and  transport  and  packaging  materials,  should\nmeet the following electrostatic levels shown in Section\n12. 5  Table  1  for  protection  from  problems  caused  by\nstatic charge.\n12. 5  It is desirable in this document to avoid confusion\nwith   SEMI   E78   sensitivity   levels,   as   well   as   to\nsynchronize   with   the   major   changes   in   technology\nmapped  in  the  International  Technology  Roadmap  for\nSemiconductors    (ITRS).        Recommendations    for\nacceptable static charge levels are listed in Table 1 and\ngiven for the major technology nodes of the 2003 ITRS\nthat relate to the size of the features on the wafer.\nTable 1  Recommended Facility Electrostatic Levels\nYear\nNode\nElectrostatic Discharge,\nnC\nElectrostatic Field,\nV/cm      V/inch\n2000\n180 nm\n2. 5\xf110                      200                      500\n2002\n130 nm\n2. 0                         150                         375\n2003\n100 nm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5                         125                         300\n2004\n90 nm")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"0                         100                         250\n2007\n65 nm")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5                          70                          175\n2009\n50 nm")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"25                         50                         125\n2012\n32 nm")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"125                        35                        88\n2015\n25 nm")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1                          25                          63")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5.1      Since   many   decisions   to   use   static   control\nmaterials  will  result  in  the  permanent  installation  of\nthese materials, users may want to consider the eventual\nuse  of  their  semiconductor  facility  in  selecting  the\nacceptable  electrostatic  level.    For  example,  at  startup\nthe facility may be processing at 180-nm geometry, but\nin  five  years  it  is  anticipated  to  be  at  90  nm.    The\nfacility   may   need   to   be   designed   for   the   limits\nrecommended for the 90-nm use.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5.2        The    levels    in    Table    1    assume    that    the\nmanufacturing      facility      is      processing      silicon\nsemiconductors.          Manufacturers     of     specialized\ncomponents    may    need    to    choose    lower    levels.\nExamples    are    manufacturers    of    gallium    arsenide\nsemiconductors  or  magneto-resistive  (MR)  disk  drive\nread heads, those experiencing significant losses due to\ncontamination, or those using specialized equipment.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6  The levels listed in Table 1 have been determined\nas  the  result  of  an  analysis  of  working  conditions,  or\nexperiments done in operating semiconductor facilities.\nJustifications  for  these  levels  are  found  in  Appendix  1.\nThe  actual  levels  to  be  used  for  any  production  area\nmay  be  decided  by  agreement  between  the  user  and\ndesigner/builder of the facility.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"7    Other  levels  may  be  appropriate  under  specific\noperating conditions and for specific devices.\n13  Calculations")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1    A  series  of  five  measurements  should  be  made.\nThe   average   of   the   five   measurements   should   not\nexceed   the   recommended   level.      No   measurement\nshould exceed two times the recommended level.\n14  Reporting Results")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1        Data    records    should    contain    the    following\ninformation:\n\u2022 Description  of  the  materials  or  equipment  under\ntest including model and serial numbers,\n\u2022 Description of the factory operating conditions and\nenvironment,\n\u2022 Measurement equipment and last calibration date,\n\u2022 Description  of  objects  measured  and  measurement\nlocations,\n\u2022 Humidity,     temperature,     and     dew     point     at\nmeasurement  location  when  measurements  were\nmade,\n\u2022 Results of measurements,\n\u2022 Personnel making the measurements, and\n\u2022 Any other relevant comments."))),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 8\n15  Test Method Precision and Accuracy\n15. 1    The  test  methods  referenced  in  this  document  do\nnot  guarantee  precise  measurements  of  static  charge\nlevels.      Similarly,   maximum   static   charge   levels\nrecommended in this document are not stated as precise\nrequirements.    Accuracy  of  approximately  \xb1 20%  is\nacceptable  in  all  measuring  instrumentation.    At  low\nstatic charge levels, or for more accurate measurements,\nalternative  instrumentation  and  test  methods  may  be\nneeded.\n15. 2  To evaluate low levels of electric field strength or\nthe voltage on an object, use an electrostatic fieldmeter\nor   electrostatic   voltmeter   with   the   resolution   and\naccuracy   required.      Under   appropriate   conditions,\nelectrostatic   voltmeters   exhibit   a   high   degree   of\naccuracy   and   stability   that   is   independent   of   the\ndistance  from  the  charged  object.    The  electrostatic\nvoltmeter  probe  can  be  located  very  close  to  a  charged\nsurface  without  arc-over,  and  it  is  able  to  resolve  the\nfield from a small charged object."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 9\nAPPENDIX 1\nDEVELOPING THE RECOMMENDATIONS FOR ELECTROSTATIC\nLEVELS\nNOTICE:  This  appendix  offers  information  related  to  the  Electrostatic  Levels  contained  in  Section  12.5.  It  was\napproved as an official part of SEMI E129 by full letter ballot procedures on September 3, 2003.\nA1-1  Recommended Levels\nA1-1.1      The   recommended   charge   and   electrostatic\nfield  levels  in  this  guide  are  not  based  on  specific\nprotection  thresholds  for  individual  devices  or  process\ntools.  Rather, their aim is to classify the types of ESD\nevents  or  static  levels  that  are  likely  to  be  of  concern.\nFacility designers and users should determine the types\nof events that are of most concern to their products and\nprocesses,    to    apply    this    guide    to    their    needs.\nInformation  on  specific  device  damage  thresholds  is\nbest determined on an individual basis.\nA1-2  Justification of Guide Recommendations\nin Section 12.5 Table 1\nA1-2.1  Recommendations for ESD Damage\nA1-2.1.1    An  analysis  of  the  recommended  levels  to\nprotect  semiconductor  devices  is  found  in  Appendix  1\nof  SEMI  E78.    Related  Information  1  of  SEMI  E78\ndiscusses  test  methods  for  determining  ESD  damage\nthresholds  for  semiconductor  devices.    Devices  are\nqualified according to the highest ESD stresses they can\nwithstand without measurable change in their operating\nparameters.    This  section  attempts  to  develop  guide\nrecommendations  for  minimizing  ESD  damage  based\non those discussions in SEMI E78.\nA1-2.1.2  The information contained in SEMI E78 was\ndeveloped  with  respect  to  semiconductors  handled  by\nequipment.    It  was  current  when  published  in  1998.\nDevice   damage   thresholds   continue   to   decrease   as\ngeometries  get  smaller,  and  although  the  classification\nsystems  discussed  in  SEMI  E78  have  not  changed,\nmore   devices   are   falling   into   the   more   sensitive\nclassifications.\nA1-2.1.3      It   is   desirable   in   this   document   to   avoid\nconfusion  with  SEMI  E78  sensitivity  levels,  as  well  as\nto  synchronize  with  the  major  changes  in  technology\nmapped  in  the  International  Technology  Roadmap  for\nSemiconductors    (ITRS).        Recommendations    for\nacceptable static charge levels are listed in Section 12.5\nTable 1 and given for the major technology nodes of the\n2003  ITRS,  which  relate  to  the  size  of  the  features  on\nthe wafer.\nA1-2.2  Charge Levels for ESD Damage\nA1-2.2.1        Related    Information    1.1    discusses    test\nmethods  for  determining  ESD  damage  thresholds  for\nsemiconductor    devices.        Devices    are    qualified\naccording   to   the   highest   ESD   stresses   they   can\nwithstand without measurable change in their operating\nparameters.    This  section  attempts  to  develop  guide\nrecommendations  for  minimizing  ESD  damage  based\non the discussion in Related Information 1.1.\nA1-2.2.2    As  discussed  in  Related  Information  1.1.3,\nESD  Simulator  testing  uses  different  capacitances  for\neach model.  For Human Body Model (HBM) it is 100\npF,  for  Machine  Model  (MM)  it  is  200  pF,  and  for\nCharged   Device   Model   (CDM)   it   depends   on   the\ncapacitance  of  the  actual  device  being  tested.    In  any\ncase,  it  is  charge  (charge  =  voltage  \xd7  capacitance)  that\ndamages   the   device.      It   would   seem   appropriate,\ntherefore, that the guide recommendations in Table 1 in\nSection 12.5 be stated in units of charge (e.g., nC).\nA1-2.2.3    Based  on  industry  testing  reflected  in  device\ndata  sheets,  there  appears  to  be  a  wide  range  for  ESD\nimmunity  in  semiconductor  devices,  and  it  depends  on\nthe  type  of  ESD  simulator  used.    HBM-type  ESD\ndischarges are due to personnel handling and not likely\nto  occur  within  equipment.    Charged  equipment  parts\ncontacting   devices   (i.e.,   MM)   and   charged   devices\ncontacting  machine  parts  (i.e.,  CDM)  are  the  most\nlikely causes of ESD damage to devices in equipment.\nA1-2.3  Industry Device Damage Levels\nA1-2.3.1      The   recommended   electrostatic   levels   are\nbased on the following industry classifications.  Each of\nthe  test  methods,  (i.e.,  HBM,  MM,  and  CDM)  have  a\nset of qualification levels defined.  These are contained\nin Tables A1-1, A1-2, and A1-3 below.\nTable A1-1 HBM Classification Levels\nClass                                     Voltage,                                     V\n0                                             <                                             250\n1A                                         250\xf1499\n1B                                         500\xf1999\n1C                                       1000\xf11999\n2                                        2000\xf13999\n3A                                       4000\xf17999\n3B \u2265 8000"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 10"),(0,i.yg)("p",null,"Table A1-2 MM Classification Levels\nClass                                     Voltage,                                     V\nM1                                           <                                           100\nM2                                        100\xf1199\nM3                                        200\xf1399\nM4 \u2265 400"),(0,i.yg)("p",null,"Table A1-3 CDM Classification Levels\nClass                                     Voltage,                                     V\nC1                                           <                                           125\nC2                                         125\xf1249\nC3                                         250\xf1499\nC4                                         500\xf1999\nC5                                       1000\xf11499\nC6                                       1500\xf11999\nC7 \u2265 2000"),(0,i.yg)("p",null,"A1-2.4  Guide Recommendations\nA1-2.4.1    At  the  180-nm  technology  node  for  the  year\n2000,  it  is  assumed  that  devices  (although  some  may\nwithstand  higher  levels  of  ESD)  pass  testing  at  HBM\nClass 0 (250 V \xd7 100 pF = 25 nC), MM Class M1 (100\nV \xd7 200 pF = 20 nC), and CDM Class C3 (500 V \xd7 10\npF device capacitance = 5.0 nC).\nA1-2.4.2    This  guide  recommends  (Table  1  in  Section\n12. 5) 2.5\xf110 nC at the 180-nm node in the year 2000. It\nis  assumed,  for  this  and  all  further  recommendations,\nthat the device capacitance is 10 pF.\nA1-2.4.3    For  major  technology  nodes,  the  allowable\nESD  levels  have  decreased  approximately  with  the\nsquare  of  the  ratio  of  the  critical  dimension.    The\nassumption   is   that   energy   dissipation   capability   is\nproportional to the area of the feature.\nA1-2.4.4    For  example,  in  Table  A1-4  at  the  90-nm\nnode this guide recommends approximately 25% of the\n180-nm node or 1 nC, at the 50-nm node the value has\nchanged to 0.25 nC, and at the 25-nm node the value is\n0. 1   nC.   Intermediate   technology   years   have   been\nchanged accordingly.\nA1-2.5  Recommendations for Particle Deposition\nA1-2.5.1          SEMI     E78     Related     Information     1.2.2\ndiscusses the enhancement of particle deposition due to\nelectrostatic  fields  from  charges  on  the  wafer  surface.\nThis     section     attempts     to     develop     the     guide\nrecommendations  for  minimizing  particle  deposition\nbased on that discussion.\nN/A = cv\nelect\nt                     (1)\nwhere N/A  equals  the  particle  burden  added  to  a  wafer\nduring exposure time t, to a particle concentration c, in\nan    environment    characterized    by    an    electrostatic\nparticle deposition velocity, v\nelect\n.\nTable A1-4 Guide Recommendations to Prevent ESD\nDamage\nYear\nNode\nElectrostatic Discharge,\nnC\n2000\n180 nm\n2. 5\xf110\n2002\n130 nm\n2. 0\n2003\n100 nm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"5\n2004\n90 nm"),(0,i.yg)("li",{parentName:"ol"},"0\n2007\n65 nm"),(0,i.yg)("li",{parentName:"ol"},"5\n2009\n50 nm"),(0,i.yg)("li",{parentName:"ol"},"25\n2012\n32 nm"),(0,i.yg)("li",{parentName:"ol"},"125\n2015\n25 nm"),(0,i.yg)("li",{parentName:"ol"},"1")),(0,i.yg)("p",null,"A1-2.5.2      Target   values   for   N/A   are   given   in   the\nInternational Technology Roadmap for Semiconductors\n(ITRS  2002  Defect  Reduction  chapter).    These  target\nvalues  vary,  depending  on  the  type  of  product,  the\ncritical   dimensions   of   the   technology,   the   type   of\nprocess, etc.  An average of random particles added per\nprocess  step  is  developed,  and  for  purposes  of  this\ndiscussion  will  represent  those  resulting  from  particle\ndeposition.    The  variables  c  and  t  are  process  step\ndependent and may or may not be controllable.\nA1-2.5.3  The only variable in Equation 1 that depends\non electrical forces is v\nelect\nBoth the particle charge and\nthe  electric  field  in  the  vicinity  of  the  wafer  affect  the\nmagnitude of v\nelect\nParticle charge is generally unknown\nunless  it  is  deliberately  controlled  by  a  neutralizing\naction,  and  in  the  absence  of  this  condition,  a  Fuchs-\ntype  charge  distribution  is  a  reasonable  assumption  for\nthe  particle  charge.    This  assumption  was  used  to\ncalculate the value of E\n0\n, the electric field at which v\nelect"),(0,i.yg)("p",null,"is   equal   to   the   particle   deposition   velocity   from\ndiffusion (dominant for small particles).\nA1-2.5.4    Using  the  process  step  values  of  c  and  t,  and\nthe value of v\nelect\ncalculated from Equation 10 in SEMI\nE78 Related Information 1.2.2, the value of N/A for any\nprocess  step  can  be  estimated.    Alternatively,  having\ntarget values for N/A and c, and estimating the value of\nv\nelect\nas  outlined  in  the  previous  paragraph,  allows  one\nto calculate the tolerable value of t:"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 11\nt = ","[N/A]","/cv\nelect\n(2)\nUsing higher values of N/A  in  Equation  2  will  increase\nthe acceptable values of t. Accepting higher values of c\nwill reduce max t.\nA1-2.5.5  The value of the electrostatic field is initially\ncalculated  at  a  distance  of  one  wafer  radius  from  the\nwafer.    While  electrostatic  field  measurements  can\ncertainly  be  made  at  this  distance,  they  are  typically\nmade at 2.5 cm (1 inch) with common instrumentation.\nThis is described in SEMI E43.  Measurements made at\nthis  smaller  distance  will  be  proportionally  higher,  but\nunder varying measurement conditions, it is difficult to\ndetermine  a  precise  relationship  between  electric  field\nand  measurement  distance.    To  provide  a  safety  factor,\nassume    a    linear    relationship,    rather    than    one\nproportional to the square of the distance.  For example,\nwith  a  300-mm  wafer,  3000  V/cm  at  2.5  cm  would\nresult in 500 V/cm at 15 cm.\nA1-2.5.6    In  SEMI  E78,  calculations  were  based  on  a\ndefect density N/A = 0.016 defects/cm\n2\nand a deposition\nvelocity v\nelect\nof  0.0105  cm/s.    An  example  of  the\nresulting calculations is found in SEMI E78 Appendix 1\nTable A1-2.2, a portion of which is shown in Table A1-"),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"Table A1-5 SEMI E78 Guide Table A1 \u2013 2.2\nE,\nV/cm at"),(0,i.yg)("li",{parentName:"ol"},"5 cm\nN/A,\ndefects/\ncm\n2")),(0,i.yg)("p",null,"v\nelect\n,\ncm/s\nct,\ns/cm\n3"),(0,i.yg)("p",null,"max t in\nClass 1,\ns\n200             0.016          0.0105          1.524            1220"),(0,i.yg)("p",null,"A1-2.5.7    Tables  A1-6  and  A1-7  below  are  derived\nfrom Table A1-5 above, which is taken from SEMI E78\nAppendix    A1-2.2.2.        They    contain    the    same\nassumptions  used  for  the  SEMI  E78  table,  but  reflect\nvalues  for  defect  density  (N/A)  and  particle  deposition\nvelocity contained in the ITRS 2002 document for each\ntechnology node.  Assumptions are:\n\u2022 Calculations  are  made  for  ISO  Class  3  (formerly\nFederal Standard 209E Class 1) where c \u2264 0.00124\nparticles/cm\n3\n.\n\u2022 As  contained  in  both  the  1999  and  2002  ITRS,\nparticle  deposition  velocity  is  assumed  to  be  0.01\ncm/s   (2002   ITRS   Yield   Enhancement   Chapter,\nNotes Table 95a).  Calculations are made assuming\nthe  electrostatic  deposition  velocity,  v\nelect\n,  is  equal\nto this value.\n\u2022 For  N/A  =  0.0141  defects/cm\n2\nas  specified  in  the\n1999 ITRS for the 180-nm node (Defect Reduction\nChapter,  Table  77,  assuming  \xecRandom  Defects\xee\nper   mask   layer   are   all   the   result   of   particle\ndeposition), the corresponding table becomes:\nTable A1-6 Modified SEMI E78 Guide Table A1 \u2013 2.2\nE,\nV/cm at\n2. 5 cm\nN/A,\ndefects/\ncm\n2"),(0,i.yg)("p",null,"v\nelect\n,\ncm/s\nct,\ns/cm\n3"),(0,i.yg)("p",null,"max t in\nClass 1,\ns\n190           0.0141           0.01            1.41            1140"),(0,i.yg)("p",null,"\u2022 The    values    from    the    2002    ITRS    (Yield\nEnhancement  Chapter,  Table  91)  N/A  =  0.0093\ndefects/cm\n2\nas   specified   for   the   130-nm   node,\n0. 0089  defects/cm\n2\nfor  the  100-nm  node,  0.0059\nfor  the  65-nm  node,  0.0056  for  the  45-nm  node,\n0. 0043 for the 32-nm node, and 0.0044 for the 22-\nnm node technology are used.\n\u2022 Calculations  are  normalized  for  an  exposure  time\nof 1200 s (i.e., E values multiplied by 1140/1200).\n\u2022 Relationship of electrostatic field, technology node,\nand  constant  airborne  particle  concentration  are\nshown in Table A1-7.\n\u2022 The  years  and  technology  nodes  shown  in  Table\nA1-7  correspond  to  those  to  be  used  in  the  2003\nITRS.\nA1-2.6  Recommendations for Induced ESD Damage\nA1-2.6.1  The    presence    of    electrostatic    fields    in\nsemiconductor  manufacturing  areas  also  creates  the\npotential  for  induced  ESD  damage.    When  an  isolated\nconductor   is   placed   in   an   electric   field,   a   charge\nseparation  occurs  in  the  conductor.    If  the  conductor\nmomentarily  touches  ground,  a  flow  of  charge  will\noccur  to  the  conductor.    This  flow  of  charge  is  a\npotentially damaging ESD event.  If the conductor, now\npossessing  excess  charge,  is  removed  from  the  electric\nfield,   a   second   ESD   event   can   occur   when   the\nconductor contacts ground again.\nA1-2.6.2        The    most    obvious    example    of    these\nphenomena  occurs  once  the  semiconductor  device  is\npackaged.    The  package  material  is  epoxy,  an  easily\ncharged  insulator.    The  electric  field  from  the  charged\npackage  induces  a  charge  on  the  device  leads.    ESD\nevents  occur  when  the  leads  contact  ground  during\nprocessing."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 12\nTable A1-7 Electrostatic Field Levels \u2013 Limit Particle\nDeposition in a Class 1 Environment\nYear\nNode\nN/A,\ndefects/cm\n2"),(0,i.yg)("p",null,"Electrostatic Field, V/cm\n2000\n180 nm\n0. 0141                               180\n2002\n130 nm\n0. 0093                               120\n2003\n100 nm\n(2004)\n(90 nm)\n0. 0089                               114\n2007\n65 nm\n0. 0059                                75\n2009\n50 nm\n(2010)\n(45 nm)\n0. 0056                                71\n2012\n32 nm\n0. 0043                                55\n2015\n25 nm\n(22 nm)\n0. 0044                                56"),(0,i.yg)("p",null,"A1-2.6.3          A     second     problem     for     semiconductor\nmanufacturing  occurs  in  the  presence  of  a  changing\nelectric  field.    This  occurs  when  there  is  movement  of\nisolated  conductors  within  an electric field, or the field\nitself  changes  in  magnitude.    The  result  is  that  the\ncharge,   and   hence   the   voltage,   induced   on   the\nindividual  isolated  conductors  will  not  always  be  the\nsame,   creating   a   potential   difference   between   the\nconductors.  Under the right circumstances, ESD events\ncan  occur  between  conductors  at  different  potentials.\nWith   the   electric   field   changing,   there   is   also   the\nlikelihood that multiple ESD events will occur.\nA1-2.6.4      This   phenomenon   of   charge   induced   by\nchanging  electric  fields  is  mostly  a  concern  in  the\nhandling   of   photomasks   with   \u03bcm   and   sub-micron\nfeature  sizes.    While  ESD  damage  occurred  with  5\u25ca\nphotomasks with 3 to 5-\u03bcm features, it was infrequent.\nAt  the  180-nm  technology  node,  even  5\u25ca  masks  have\nsub-micron  features  and  the  trend  is  to  4\u25ca  masks,\nmaking the feature sizes even smaller.\nA1-2.6.5    The  problem  occurs  because  a  photomask  is\nbasically  a  large  collection  of  closely  spaced,  isolated\nconductors   on   an   insulating   quartz  substrate.    The\nsubstrate  is  easily  charged,  creating  an  electric  field.\nThe  field  changes  whenever  the  spacing  between  the\nphotomask  and  ground  changes  (e.g.,  during  handling\nby  robotics).    Transporting  the  photomask,  whether  in\nstatic  dissipative  reticle  carriers  or  not,  exposes  it  to\nchanging  electric  fields  from  other  charged  objects\n(e.g.,  equipment  panels,  windows,  work  surfaces,  and\nequipment parts).  The result is an increasing incidence\nof ESD damaged photomasks as geometries shrink.\nA1-2.6.6        While    there    have    been    several    studies\ndocumenting   the   existence   of   the   field   charging\nproblem  on  photomasks,  there  is  currently  a  need  for\nfurther  research  to  demonstrate  the  level  at  which  it\noccurs   for   production   facilities.      A   recent   study\n(Montoya,  et  al.)  was  able  to  produce  the  following\ninformation:"),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Testing was done on a photomask test device with"),(0,i.yg)("li",{parentName:"ol"},"5-\u03bcm gaps between features.  Approximately 800\nV/cm  (2  kV/inch)  of  electric  field  was  needed  to\ncause damage.")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"Current  production  180-nm  photomasks  are  4\u25ca\nwith  a  nominal  gap  width  of  0.72  \u03bcm  (or  less\ndepending  on  the  technology).    ESD  should  occur\nat 400 V/cm (1 kV/inch) or less.")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"To  avoid  ESD  on  180-nm  photomasks,  electric\nfields  should  be  kept  below  50%  of  the  damage\nthreshold, or 200 V/cm (500 V/inch).\nA1-2.6.7        Table    A1-8    below    is    based    on    these\nmeasurements.      It   is   acknowledged   that   discharge\nphenomena   may   change   at   very   small   conductor\nspacing,  and  that  the  relationship  to  electric  field  may\nnot be a linear function of the geometry.  The values in\nTable   A1-8   may   need   to   be   changed   as   more\ninformation becomes available.\nTable A1-8 Electrostatic Field Levels \u2013 Limit Induced\nESD Damage on Photomasks\nYear\nNode\nElectrostatic Field\nLimits\nInduced ESD Damage,\nV/cm\nElectrostatic Field\nLimits\nParticle Attraction,\nV/cm\n2000\n180 nm\n200 (200) 180\n2002\n130 nm\n144 (150) 120\n2003\n100 nm\n111 (125) 114\n2004\n90 nm\n100 (100) 114\n2007\n65 nm\n72 (70) 75\n2009\n50 nm\n(45 nm)\n55 (50) 71\n2012\n32 nm\n35 (35) 55\n2015\n25 nm\n(22 nm)\n27 (25) 56")),(0,i.yg)("p",null,'SEMI E129-1103 \xa9 SEMI 2003 13\nA1-2.7  Guide Recommendations\nA1-2.7.1        This    document    recommends    the    values\nshown  in  parentheses  in  the  second  column  of  Table\nA1-8  of  this  Appendix  and  includes  them  in  Section\n12. 5 Table 1.\nA1-2.8  Guide     Recommendations     for     Equipment\nMalfunctions\nA1-2.8.1  Most semiconductor manufacturing\nequipment   should   comply   with   the   ESD   immunity\nrequirements  of  the  European  Economic  Community\n(EEC).  The testing mandated by the EEC uses the test\nmethods and ESD immunity levels specified in IEC/TS\n61000-4-2.    To  test  for  compliance,  measurements  are\nmade  with  an  ESD  simulator  described  by  IEC/TS\n61000-4-2.      Equipment   is   required   to   pass   a   test\ninvolving the discharge produced by a 150-pF capacitor\ncharged to 4000 V, or 600 nC.\nA1-2.8.2        Users    should    note    that    the    above    test\ndischarge  level  and  properties  (i.e.  discharge  voltage,\ndischarge   model   and   pulse   rise   time)   may   not   be\nsufficient  to  predict  actual  discharges  that  occur  in\nsemiconductor  production  environments.    In  addition,\nthe  ESD  immunity  of  equipment  in  an  isolated  test\nenvironment  may  change  when  it  is  installed  in  a\nproduction environment.\nA1-2.8.3  The   discharge   test   specified   in   IEC/TS\n61000-4-2  is  done  at  significantly  higher  charge  levels\nthan  are  recommended  for  objects  in  the  facility  in\nTable  A1-2  of  this  Appendix.    If  the  recommendations\nof Table A1-2 are followed, static charge levels should\nbe  low  enough  to  prevent  ESD-induced  equipment\nmalfunctions.\nA1-2.8.4        If    the    recommended    electrostatic    levels\nregarding  ESD  contained  in  Section  12.5  Table  1  are\nnot used, those contained in SEMI E78 should be used\nfor equipment.\nA1-3  References\nSEMI  E78  \xf3  Electrostatic  Compatibility\n\u2013  Guide  to\nAssess  and  Control  Electrostatic  Discharge  (ESD)  and\nElectrostatic Attraction (ESA) for Equipment\nMontoya, J. A., Levit, L., and Englisch, A., \xecA Study of\nthe   Mechanisms   of   ESD   Damage   for   Reticles\xee,\nElectrical          Overstress/Electrostatic          Discharge\nSymposium Proceedings, 394-405 (2000)\nCooper,  D.  W.,  Miller,  R.  J.,  Wu,  J.  J.,  and  Peters,  M.\nH., "Deposition of Submicron Aerosol Particles During\nIntegrated  Circuit  Manufacturing:  Theory",  Particulate\nSci. Technol. 8 (3 and 4): 209-224 (1990)\nLiu,  B.  Y.  H.,  and  Ahn,  K.  H.,  "Particle  Deposition  on\nSemiconductor Wafers", Aerosol Sci. Technol. 6: 215 -\n224 (1987)\nInternational Technology Roadmap for Semiconductors\n(1999, 2002, 2003)\n8'),(0,i.yg)("p",null,"ISO  14644  \xf1  Cleanrooms  and  Associated  Controlled\nEnvironments    \xf1    Part    1    \xf1    Classification    of    Air\nCleanliness\n9"),(0,i.yg)("p",null,"NOTICE:      SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.      These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.    By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem mentioned in this standard.  Users of this standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"8 International SEMATECH, 2706 Montopolis Drive, Austin, TX\n78741, USA (",(0,i.yg)("a",{parentName:"p",href:"http://www.sematech.org"},"www.sematech.org"),")\n9 Institute of Environmental Sciences and Technology (IEST), 5005\nNewport Drive, Rolling Meadows, IL, 60008-38411, USA\n(",(0,i.yg)("a",{parentName:"p",href:"http://www.iest.org"},"www.iest.org"),")"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 14\nRELATED INFORMATION 1\nDEVICE SENSITIVITY MEASUREMENTS\nNOTICE:  The  material  contained  in  this  related  information  is  not  an  official  part  of  SEMI  E129  and  is  not\nintended to modify or supersede the guide in any way.  These notes are provided as a source of information to aid in\nthe  application  of  the  guide,  and  are  to  be  considered  reference  material.    Determination  of  the  suitability  of  the\nmaterial  is  solely  the  responsibility  of  the  user.    This  related  information  was  approved  by  full  letter  ballot\nprocedures on September 3, 2003.\nR1-1  ESD Damage\nR1-1.1  Introduction"),(0,i.yg)("p",null,"R1-1.1.1    ESD  damage  to  devices  occurs  when  they\ncome   into   contact   with   personnel   and   facility   or\nequipment surfaces.  Either may store a residual charge\nlarge enough to destroy the device if a discharge occurs.\nIt is also possible that charge stored on insulating parts\nof  products  or  reticles  will  induce  charges  on  their\nconductive   parts.      Discharges   may   occur   between\nconductive  parts  at  different  potentials  or  when  the\nconductive  parts  touch  ground.    The  same  types  of\ninduced  charge  can  be  produced  when  products  or\nreticles are placed in the electrostatic field produced by\nstatic  charge  on  facility  or  equipment  surfaces  that  are\ninsulative    or    isolated    from    ground.        In    the\nsemiconductor  industry,  it  has  been  established  that\nsignificant  proportions  of  customer  field  returns  are\nattributed to damage resulting from ESD.\nR1-1.2  Description of ESD Damage Mechanisms\nR1-1.2.1  ESD failures are the result of either a current-\ninduced phenomenon or a charge-induced phenomenon,\nand   the   damage   can   either   be   junction,   contact,\ndielectric  or  oxide  related.    The  apparent  similarity  in\ncurrent-induced  damage  resulting  from  ESD  due  to\nhuman   body   model   (HBM)   discharges   or   machine\nmodel (MM) discharges results from the thermal nature\nof   both   of   these   processes.      The   HBM   and   MM\ndamages result when the temperature (joule heating) of\nthe  region  dissipating  the  ESD  pulse  energy  reaches  a\ncritical value and melting occurs.\nR1-1.2.2    The  charged  device  model  (CDM)  predicts\ncharge-induced phenomena.  For CDM-type discharges,\noxide  punch  through  occurs  when  the  ESD  voltage\napplied  across  the  oxide  creates  a  high  enough  field  to\nbreak  down  the  oxide.    Excessive  current  flow  results,\ncausing  an  oxide  short,  but  there  is  no  heat  transfer\n(adiabatic  process).    It  should  be  noted  here  that  the\ntime  duration  for  typical  ESD  events  from  charged\nobjects  and  personnel  ranges  from  10  to  100  ns,  while\nCDM-type events occur in less than 1 ns.\nR1-1.3  Device Testing Models\nR1-1.3.1  Human  Body  Model  (HBM)  \xf3  The  HBM  is\nthe  oldest  and  the  most  widely  used  of  the  three  ESD\nmodels.    The  model  attempts  to  replicate  the  discharge\nwhen  a  charged  human  touches  a  device  that  is  at  a\nlower  potential.    Human  capacitance  and  resistance\nhave   been   chosen   to   be   100   pF   and   1500   \u2126\nrespectively.        The    values    were    chosen    after\nmeasurements   were   made   on   humans   in   varying\npositions   with   respect   to   their   surroundings.      The\nresulting discharge waveform has a double exponential\nshape  with  rise  time  range  of  2\xf110  ns  and  a  decay\nconstant (1/e position) of 150 \xb1 20 ns. The typical peak\ncurrents range from 0.67 A at 1000 V to 2.67 A at 4000\nV.\nR1-1.3.2  Machine   Model   (MM)   \u2014   The   MM   is\ndescribed  by  the  Electronic  Industries  Association  of\nJapan   (EIAJ)   as   a   worst-case   HBM.      The   model\nattempts  to  replicate  the  discharge  from  a  metallic  arm\nof  an  automatic  handler  coming  into  contact  with  the\nmetallic    leads    of    a    semiconductor    device.        A\ncapacitance   of   200   pF   and   ideally   zero   resistance\nproduces   a   sinusoidal   decaying   waveform   with   an\neffective  pulse  duration  of  200  ns.    The  typical  peak\ncurrents range from 1.75 A at 100 V to 14.0 A at 800 V.\nNote  that  MM  failures  occur  at  5\xf110  times  lower\nvoltage than HBM.\nR1-1.3.3  Charged  Device  Model  (CDM)  \u2014  The  CDM\nin  its  purest  form  is  actually  a  field-induced  model\nbecause  the  device  is  actually  part  of  model.    This\nmodel   attempts   to   describe   a   device   which   itself\nbecomes  charged  due  to  an  external  field,  or  due  to\ntriboelectric  charging  of  the  device  surfaces.    During\ndischarge  the  parasitics  (i.e.,  capacitance,  inductance\nand  impedance)  in  the  device  play  a  significant  role  in\nthe resulting failure.  The discharge pulse is a sinusoidal\nwaveform  with  an  extremely  fast  rise  time  of  less  than\n500 ps.  The waveform decays rapidly with a total pulse\nduration  of  less  than  5  ns.    The  peak  currents  range\nfrom 2.0 A at 250 V charging voltage to 18.0 A at 2000\nV charging voltage.\nR1-1.3.4  Correlation  Between  Models  \u2014  Whether  or\nnot  a  correlation  exists  between  HBM  and  MM  is\ndebatable.    While  some  companies  report  a  correlation"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 15\nof   roughly   10:1   between   the   two   models,   other\ncompanies have seen anywhere from 5\xf120:1 differences\nin  passing  voltages  between  the  two  models.    There  is\nalso  no  established  voltage  correlation  between  CDM\ndamage  and  HBM  or  MM  ESD  events.    In  equipment,\nESD damage events will be related to the MM or CDM\ntypes of ESD.  Users will need to determine the type of\nESD hazard to their devices and choose the test method\naccordingly.\nR1-2  ESD Laboratory Simulation Testing\nR1-2.1  Description of Test Methods \u2014 Test procedures\ndiscussed  here  for  ESD  simulation  conform  to  those\nestablished  by  the  ESD  STM5.1,  ANSI  ESD  STM5.2,\nANSI   ESD   STM5.3.1   and   MIL-STD   883   Method\n3015. 7.    Details  are  to  be  found  in  these  standards.\nDevices  are  qualified  at  a  level  corresponding  to  the\nhighest ESD stress they are able to withstand.\nR1-2.2  Simulation  Test  Results  \u2014  In  general  all  units\nmust be data-logged both pre- and post-stress test.  Any\nleakage  current  equal  to  or  greater  than  a  specific\namount  (company  dependent\xf3typically  10  \u03bcA or less)\nis  \xecflagged\xee  as  a  failure,  and  any  current  shift  greater\nthan about 200 nA is marked on the record.\nR1-2.3  HBM     Stress     Testing     \u2014     A     resistance-\ncapacitance (R-C) network is used to simulate the ESD\nevent.  In  an  HBM  ESD  Simulator,  a  high  voltage  is\nused to charge the capacitor (100 pF) which discharges\nthrough the resistor (1500 \u2126) into the device under test.\nThe  present  standard  test  method  requires  a  minimum\nof  2  discharges  (i.e.,  1  positive  and  1  negative)  per\nvoltage level.\nR1-2.4  MM  Stress  Testing  \u2014  An  R-C  network  is  also\nused in the MM ESD Simulator for ESD testing.  High\nvoltage    charges    the    capacitor    (200    pF)    which\ndischarges through the short wire (~0 \u2126) into the device\nunder test. The present standard requires a minimum of\n6 discharges (i.e., 3 positive and 3 negative).\nR1-2.5  CDM  Stress  Testing  \u2014  The  package  and  lead\nframe  of  the  device  are  charged  by  direct  charging  or\nfield induction.\nR1-2.5.1      For   the   Direct   Charging   Method,   direct\ncontact is made to one of the device leads connected to\nthe substrate or bulk material of the device.  The device\nis then discharged via a 1-ohm resistor to ground.\nR1-2.5.2    For  the  Field  Induced  Method,  the  device  is\nplaced  on  a  metallic  charging  plate  with  the  device\npackaging  material  touching  the  plate.    Applying  a\nvoltage  to  the  charging  plate  raises  the  potential  of  the\ndevice.      The   induced   voltage   on   the   device   is\ndischarged  to  ground  through  a  1-ohm  resistor  that\ncontacts   each   device   lead.      The   present   standard\nrequires a minimum of 6 discharges (i.e., 3 positive and\n3 negative) from each device lead.\nR1-3  References\nR1-3.1  ESD Association Standards and Advisories\nANSI    ESD    STM5.2    \xf3    Electrostatic    Discharge\nSensitivity Testing\n\u2013 Machine Model\nANSI   ESD   STM5.3.1   \xf3   Charged   Device   Model\n(CDM)\n\u2013 Component Level\nESD  ADV11.2  \xf3  Triboelectric  Charge  Accumulation\nTesting\nESD S6.1 \xf3 Grounding - Recommended Practices\nESD  STM5.1  \xf3  Electrostatic  Discharge  Sensitivity\nTesting \xf1 Human Body Model\nESD    TR11-01    \xf3    Electrostatic    Guidelines    and\nConsiderations       for       Cleanrooms       and       Clean\nManufacturing\nR1-3.2  JEDEC Documents\nJESD22-A114    \xf3    Electrostatic    Discharge    (ESD)\nSensitivity Testing Human Body Model (HBM)\nJESD22-C101     \xf3     Field-Induced     Charged-Device\nModel    Test    Methods    for    Electrostatic    Discharge\nWithstand Thresholds of Microelectronic Components\nJESD625  \xf3  Requirements  for  Handling  Electrostatic-\nDischarge-Sensitive (ESDS) Devices\nR1-3.3  Other Documents\nANSI IEEE STD 142 \xf3 IEEE Recommended Practice\nfor  Grounding  of  Industrial  and  Commercial  Power\nSystems\nANSI/NFPA 70 \xf3 National Electrical Code\nMIL-STD  883  \xf3  Test  Method  Standard  Microcircuits\n(Method  3015.7\n\u2013  Electrostatic  Discharge  Sensitivity\nClassification), Defense Supply Center Columbus, P.O.\nBox     3990,     Columbus,     OH     43216-5000,     USA\n(",(0,i.yg)("a",{parentName:"p",href:"http://www.dscc.dla.mil"},"www.dscc.dla.mil"),")\nAvery, L.R., \xecESD Protection Structures to Survive the\nCharged  Device  Model  (CDM)\xee,  Proceedings  of  the\nEOS/ESD  Symposium,  Orlando,  FL  (1987),  pp.  186-"),(0,i.yg)("h1",{id:"191"},"191"),(0,i.yg)("ol",{start:191},(0,i.yg)("li",{parentName:"ol"},"Avery,  L.R.,  \xecCharged  Device  Model  Testing:  Trying\nto  Duplicate  Reality\xee,  Proceedings  of  the  EOS/ESD\nSymposium, Orlando, FL (1987), pp. 88-92.\nCook,  C.,  Daniel,  S.,  \xecCharacterization  and  Failure\nAnalysis    of    Advanced    CMOS    Sub-Micron    ESD\nProtection  Structures\xee,  Proceedings  of  the  EOS/ESD\nSymposium, Dallas, TX (1992), pp. 149-157.")),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 16\nEuzent, B.L., Maloney, T.J., Donner II, J.C., \xecReducing\nField  Failure  Rate  with  Improved  EOS/ESD  Design\xee,\nProceedings  of  the  EOS/ESD  Symposium,  Las  Vegas,\nNV (1991), pp. 59-64.\nPierce,  D.G.,  Shiley,  W.,  Mulcahy,  B.,  Wunder,  M.,\n\xecElectrical Overstress Testing of a 256K UVEPROM to\nRectangular     and     Double     Exponential     Pulses\xee,\nProceedings  of  the  EOS/ESD  Symposium,  Anaheim,\nCA (1988), pp. 137-146.\nRenninger,   R.G.,   Jon,   M.C.,   Lin,   D.L.,   Diep,   T.,\nWelsher,   T.L.,   \xec   A   Field-Induced   Charged-Device\nModel   Simulator\xee,   Proceedings   of   the   EOS/ESD\nSymposium, New Orleans, LA (1989), pp. 59-71.\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\nR1-4  Acknowledgement\nContributed    by    Leo    G.    Henry,    Ph.D.,    email:\nleogesd@pacbell."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 17\nRELATED INFORMATION 2\nSTATIC CONTROL METHODS\nNOTICE:  The  material  contained  in  this  related  information  is  not  an  official  part  of  SEMI  E129  and  is  not\nintended to modify or supersede the guide in any way.  These notes are provided as a source of information to aid in\nthe  application  of  the  guide,  and  are  to  be  considered  reference  material.    Determination  of  the  suitability  of  the\nmaterial  is  solely  the  responsibility  of  the  user.    This  related  information  was  approved  by  full  letter  ballot\nprocedures on September 3, 2003.\nR2-1  Static Charge Control\nR2-1.1      It   is   usually   impossible   to   eliminate   static\nelectricity  from  work  areas,  but  with  proper  use  of\nequipment    and    remedial    procedures,    most    static\nproblems   can   be   controlled.      Many   approaches   to\ncontrolling  static  charge  have  been  tried  over  the  years\nand  it  is  clear  that  there  exists  no  single  method  for\ncontrolling all static charge problems.  However, it has\nbeen shown that a consistently applied process for static\ncharge control greatly reduces problems associated with\nstatic electricity.\nR2-1.2  One overriding issue should not be forgotten in\nthe  choice  of  static  control  materials  and  procedures.\nThis  is  the  need  for  compatibility  with  the  cleanliness\nrequirements of the area in which they are installed.  A\nvariety  of  static  control  materials  are  available,  but\nsome may not be cleanroom compatible due to issues of\nparticle    shedding,    outgassing,    or    their    chemical\nmakeup.          Each     manufacturing     area     in     the\nsemiconductor  factory  should  contain  only  those  static\ncontrol  materials  that  are  appropriate  to  the  cleanliness\nrequirements  of  the  area.    Consult  ESD  TR11  for\nadditional information.\nR2-2  Charge Generation\nR2-2.1  Triboelectric Charging\nR2-2.1.1    A  fundamental  law  of  nature  states  that  an\nelectrostatic    charge    is    generated    whenever    two\ndissimilar  materials  contact  and  then  separate.    The\nmaterials  themselves,  intimacy  of  contact,  speed  of\nseparation  and  a  variety  of  other  factors  determine  the\namount or level of electrostatic charge that is generated\nduring    any    given    contact    and    separation    event.\nPredicting  the  level  of  charge  ahead  of  time  is  nearly\nimpossible.    Due  to  this  unpredictability,  the  best  that\ncan  be  done  in  a  factory  setting  is  to  understand  that\nelectrostatic   charge   generation   will   always   occur.\nHowever,    electrostatic    charge    generation    can    be\nmeasured    and    charge    mitigation    is    normally    a\npossibility.         Reducing   charge   generation   requires\nmodification   of   surfaces   to   increase   lubricity   (i.e.,\nreduce   friction),   increase   conductivity   (i.e.,   allows\ncharges to relax and flow back), and make the surfaces\nchemically  similar.    Normally,  more  than  one  of  the\nabove  actions  is  required  to  provide  a  low  charge-\ngenerating system.\nR2-2.1.2    While  no  intrinsic  test  method  exists  for  the\ndetermination     of     triboelectric     charge-generation\nproperties,  several  practical  evaluation  techniques  that\napply  to  many  factory  situations  may  be  found  in  ESD\nADV 11.2.\nR2-2.2  Effect of Humidity on Charge Generation\nR2-2.2.1    It  is  generally  understood  that  at  constant\ntemperature   and   at   increased   relative   humidity   the\nnormally   observed   manifestations   of   static   charge\ngeneration,  such  as  static  cling  and  static  shocks,  are\ngreatly  reduced.    This  does  not  mean  that  static  charge\nis  not  present  in  the  environment.    Even  at  90%  RH,\nstatic  charge  may  accumulate  at  a  sufficient  level  to\ncause  problems  with  some  processes  or  cause  damage\nto  sensitive  parts.    Most  factory  processes,  including\ncleanrooms,  are  run  at  a  humidity  level  of  30\xf170%.\nWithin this range, most of the humidity-dependant low-\ncharging  materials  will  function  within  their  intended\nspecifications.  At lower humidity, surfaces dry out and\nmay become a source of charge generation.\nR2-2.2.2    Specifying  a  humidity level for a factory is a\nreasonably   good   idea   if   kept   realistic.      However,\nmaintaining  a  minimal  level  of  humidity  may  be  very\nexpensive  in  some  areas  of  the  world  during  normally\ndry winter months.  It could be more important and cost\neffective  to  choose  materials  that  provide  the  required\nfunction  for  charge  generation  or  dissipation  at  the\nlowest  expected  humidity.    Many  parts  of  the  world\nexperience  humidity  levels  of  10%  or  less  during  the\nwinter  months  when  outside  air  is  brought  inside  and\nthen heated to warm interior spaces.  In these locations,\nwhich   include   the   northern   tier   of   US   states   and\nCanada,  much  of  northern  Asia,  as  well  as  northern\nEurope,  careful  attention  to  material  selection  is  of\nmajor  importance  to  assure  adequate  dissipative  and\nlow charge-generation performance.\nR2-3  Grounding Conductors and Static\nDissipative Materials\nR2-3.1  The primary method of controlling static charge\nis grounding.  If there is a path for the charge to flow to\nearth  ground,  the  static  charge  on  facility  surfaces,"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 18\nfurniture,    equipment,    materials    handled    by    the\nequipment,  and  any  ESD-protective  materials  can  be\nrapidly,  and  harmlessly,  neutralized.    Providing  a  path\nto ground brings everything to the same \xeczero\xee voltage\nelectrical potential.  All conductors in the environment,\nincluding  personnel,  should  be  electrically  connected\nand attached to a known ground.  It is important to note\nthat  insulators  cannot  lose  their  electrostatic  charge  by\nattachment    to    ground.        Other    charge-mitigating\ntechniques  (discussed  in  later  sections)  are  required  to\nneutralize    excessive    charge    (i.e.,    electric    field\nreduction)   on   the   necessary   insulators   used   in   the\nelectrostatic  protective  area  (EPA),  if  their  charge  is\nconsidered  a  risk  to  sensitive  parts  handled  in  that\nlocation.\nR2-3.2  Grounding  methods and  their  measurement  are\ndescribed   in   detail   in   ESD   S6.1.      Information   on\nelectrical  power  grounding,  which  is  a  separate  issue\nnot   addressed   in   this   document,   may   be   found   in\nANSI/NFPA  70,  ANSI/IEEE  STD  142,  or  appropriate\ncountry guidelines.\nR2-3.3    Grounded  conductors  cannot  maintain  a  static\ncharge  for  very  long.    This  is  primarily  dependent  on\nthe  overall  electrical  resistance  of  the  system.    System\nresistance  includes  the  resistance  of  the  item  being\ngrounded,   the   contact   resistance   at   the   interface\nbetween   items   and   the   resistance   in   the   actual\ngrounding  path.    Since  resistance  of  the  system  ground\npath determines the rate of discharge, it determines the\namount    of    protection    provided    to    ESD-sensitive\ndevices.      A   permanent   connection   to   ground   will\ncertainly  prevent  any  charge  from  building  up  on  an\nobject  and  its  subsequent  transfer  to  an  ESD-sensitive\ndevice.    However,  if  an  ungrounded,  charged  object\ncontacts a material with too low a resistance to ground,\na  damaging  discharge  may  occur.  Even  if  no  direct\ndamage  occurs,  the  ESD  event  creates  EMI  that  may\naffect the operation of nearby production equipment.\nR2-3.4      It   should   be   noted   that   attaching   a   large\nmetallic  object  (e.g.,  a  stainless  steel  work  surface)  to\nground  through  a  high  resistance  will  not  prevent  a\ndischarge  from  occurring  to  the  large  metallic  object.\nThe   high   capacitance   of   the   metallic   object,   with\nrespect  to  the  ESD-sensitive  device,  can  still  result  in\nESD damage or EMI.\nR2-3.5  To prevent these conditions from occurring, the\nproper resistance for the ground path should be chosen.\nA  class  of  materials  has  been  developed,  called  static\ndissipative  materials,  which  help  to  control  discharge\nrates   when   materials   are   placed   in   contact.   Static\ndissipative   materials   are   created   by   lowering   the\nresistivity  of  insulating  materials  through  the  addition\nof  conductive  particles,  carbon  particles,  or  chemical\nadditives.  When  connected  to  ground,  these  materials\nslow  the  discharge  rate  from  nanoseconds  (typical  for\nmetal-to-metal   contact)   to   as   long   as   hundreds   of\nmilliseconds  (depending  on  the  size  of  the  materials\ninvolved).    While  a  discharge  occurs  to  allow  charge\nequalization   with   ground,   a   rapid,   spark-producing\ndischarge may not occur.\nR2-3.6  In modern production equipment, the frame and\nother  machine  elements  are  normally  metallic  and  thus\nconductive.  These machine elements are often covered\nwith   static   dissipative   materials.      In   these   design\nsituations,  the  conductive  frame  should  be  attached  to\nground   without   any   added   resistance   to   provide   a\nground   plane.      The   dissipative   surface   over   the\nconductive        frame        provides        charge-draining\ncharacteristics  suitable  for  reducing  risk  of  damage\nfrom rapid discharges.\nR2-3.7    Static  dissipative  materials  will  need  to  retain\ntheir    dissipative    properties    over    the    range    of\ntemperature    and    humidity    conditions    they    will\nencounter,  and  not  change  significantly  over  time.  In\ncleanrooms  they  should  also  meet  requirements  for\navoiding micro-particle production and outgassing.\nR2-3.8    Measurements  of  the  resistance  and  resistivity\nof  static  dissipative  materials  are  used  to  characterize\ntheir    effectiveness    in    a    static    control    program.\nMeasurements   should   be   made   of   the   materials\nthemselves,   as   well   as   their   performance   in   their\ninstallation  location.    There  are  several  measurement\nmethods    available    depending    on    the    application.\nAcceptable  resistance  ranges  may  depend  on  the  ESD\nsensitivity   of   the   products   or   photomasks   that   are\nhandled  in  the  area.    These  will  need  to  be  determined\nby the end user and the material suppliers.\nR2-3.9    See  the  following  test  methods  for  resistance\nmeasurements of various items:\n\u2022 ESD  STM11.11:  Surface  Resistance  Measurement\nof Static Dissipative Planar Materials\n\u2022 ANSI    ESD    STM11.12:    Volume    Resistance\nMeasurement of Static Dissipative Planar Materials\nBoth   test   methods   characterize   the   resistivity   or\nresistance   of   either   static   dissipative   or   conductive\nmaterials.      These   test   methods   can   be   used   for\nconstruction     materials,     work     surfaces,     furniture\ncomponents  and  most  planar  surfaces.    They  may  also\nbe used for packaging and transport materials.\n\u2022 ANSI   ESD   S4.1   can   be   used   to   measure   the\nresistance  to  a  groundable  point  of  these  materials\nonce  they  are  in  place.  This  can  be  done  for  work\nsurfaces,    construction    materials    (other    than\nflooring), and other planar surfaces on furniture or\nequipment."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 19\n\u2022 ESD STM7.1 can be used to measure the resistance\nto  a  groundable  point  and  resistance  point-to-point\nfor flooring,\n\u2022 ANSI  ESD  STM12.1  can  be  used  to  measure  the\nresistance to a groundable point for components of\nchairs.\n\u2022 Resistance  characteristics  of  the  wrist  straps  used\nto  ground  personnel  are  covered  in  ANSI  ESD\nS1.1.\n\u2022 Cleanroom   garments   may   be   tested   with   the\nmethods of ANSI ESD STM2.1.\nR2-4  Static Charge Decay Time\nR2-4.1  In some cases, it will be important to know the\nactual  time  it  takes  to  remove  a  known  amount  of\ncharge from an object.\n\u2022 FED-STD-101   Method   4046   is   often   used   for\nhomogeneous materials.\n\u2022 ANSI ESD STM4.2 is used to measure decay time\nof worksurface materials.\nR2-4.2    Please  be  aware  that  static  decay  time  may  not\nfully  characterize  an  item  or  a  material.    However,  the\ninformation  gathered  in  a  decay  time  test  may  provide\nvaluable insight into the electrostatic performance of an\nitem  or  material  when  used  in  conjunction  with  other\ndata  such  as  resistance  or  resistivity.    Decay  time  is\nonly      useful      for      materials      with      a      high\nresistance/resistivity.  For materials with resistance less\nthan  10\n10\n\u2126,  decay  time  does  not  apply  because  the\nequipment used is unable to measure decay times faster\nthan 0.01 s.\nR2-5  Measuring Static Charge Levels on\nPersonnel\nR2-5.1          Since     personnel     are     mobile     electrical\nconductors, they pose a significant hazard in any ESD-\nsusceptible workplace.  Thus, grounding of personnel is\namong the most important of all static control technical\nrequirements.  All of the industry program management\nstandards accepted around the world require grounding\nof  personnel  as  a  foremost  requirement.    The  most\nimportant  consideration  for  personnel  in  a  properly\ndesigned   electrostatic   protective   area   (EPA)   is   to\nmaintain  the  resistance  to  ground  at  <  35  M\u2126  for\noperations  handling  parts  sensitive  to  above  100-V\nHuman  Body  Model  sensitivity.    For  areas  handling\nparts   susceptible   to   less   than   100-V   HBM,   the\nresistance-to-ground specification  should  be  reduced  to\nless  than  10  M\u2126  to  ground.    Testing  by  the  ESD\nAssociation  has  shown  that  at  35  M\u2126  to  ground,  a\nperson can generate up to 100 V by vigorous movement\nsuch as sliding feet on the floor.  At 10 M\u2126 to ground,\nthe  maximum  voltage  potential  drops  to  about  6  V,  a\nlevel  that  is  highly  unlikely  to  contribute  to  damaging\neven  the  most  sensitive  parts  (consider  the  resistance\ndiscussion  above).    Standard  wrist  strap  test  methods\nare described and defined in ANSI ESD S1.1.\nR2-5.2    For  high-risk  applications,  advanced  testing  of\npersonnel  grounding  systems  may  be  required.    A\nmodern    concept    for    continuous    verification    of\npersonnel   grounding   includes   wrist   strap   constant\nmonitor  systems.    Choosing  an  appropriate  system  of\nconstant  monitoring  requires  an  understanding  of  the\nactual  performance  measurement.    To  verify  personnel\ngrounding,  it  is  important  to  measure  the  condition  of\nthe  total  system  including  the  interaction  of  all  the\ncontact resistances, together with wrist strap bands and\nskin  as  well  as  ground  cord,  and  shoes  or  shoe  straps\nwith   skin   or   stocking   moisture.      Make   sure   all\nmeasurements  include  all  the  resistive  interconnections\nof   the   grounding   systems.      Do   not   do   system\nmeasurements  without  including  all  the  components\nand personnel.\nR2-5.3    A  common  grounding  appliance  for  personnel\nis  a  wrist  strap  and  connecting  ground  cord  attached  to\na  common  point  grounding  terminal  at  a  workstation.\nSince  this  methodology  is  most  suitable  for  seated\npersonnel,   it   is   a   stated   requirement   in   all   of   the\nrecognized  static  control  programs    (i.e.,  ANSI  ESD\nS20.20,  JEDEC  JESD625,  IEC  61340-5-1,  and  EN\n61340-5-1  (formerly CENNELEC 100015-1).\nR2-5.4    Another  common  methodology  for  grounding\nmobile  personnel  is  a  static  control  floor  with  static\ncontrol footwear.  If this concept is used as the primary\ngrounding system, the resistance to ground has to be the\nsame  as  for  a  wrist  strap.    A  useful  test  method  for\nresistance   to   ground   of   personnel   through   a   floor-\nfootwear   system   is   ANSI   ESD   STM97.1.      An\nalternative  methodology  in  ANSI  ESD  S20.20  where\nthe resistance to ground of the floor-footwear system is\nabove  35  M\u2126  is  to  measure  the  voltage  of  a  person\nrelative  to  ground  using  ESD  STM97.2.    This  method\nmeasures  the  charge  generation  characteristics  of  a\nperson moving about on a floor.\nR2-5.5        Clothing    coverings    using    approved    static\ncontrol  materials  are  often  a  requirement,  especially  in\ncleanrooms.    When  ESD  issues  are  involved,  garments\nneed  to  be  tested  using  approved  test  methods.    A\nuseful method is ANSI ESD STM2.1.\nR2-5.6      Additional   static   control   information,   useful\nwhere  personnel  are  concerned,  may  come  from  ESD\nTR03   for   gloves   and   finger   cots,   ESD   TR05   for\ngarments,  and  ESD  TR06  for  triboelectrically  charged\ngarments."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 20\nR2-6  Neutralizing Charge on Insulators\nR2-6.1      Static   charge   on   a   conductive   or   static-\ndissipative  object  can  be  controlled  if  the  object  is\nprovided  with  a  path  for  the  charge  to  flow  to  earth\nground.      Unfortunately,   grounding   methods   do   not\nprovide     complete     protection     from     static-related\nproblems.  Even when earth grounding is an option, it is\nsubject   to   human   error.      In   applications   where\ncontamination is an issue, additives and carbon particles\nused in static-dissipative materials may become sources\nof contamination themselves.\nR2-6.2    While  charge  is  mobile  in  a  conductor  (or  in  a\nstatic-dissipative  material),  in  insulators  charge  is  not\nmobile,  and  earth  grounding  is  not  an  effective  means\nof  eliminating  the  static  charge.    More  often  than  not,\nthe  product  itself  uses  insulating  materials,  making\nearth grounding unavailable as an option.  While silicon\nis  a  semiconductor,  its  oxide  coating  transforms  it  into\nan insulator.  Polytetrafluoroethylene (PTFE) is used in\nmany    chemical    processes,    and    quartz    in    high-\ntemperature  processes.    Epoxy  and  ceramic  packages\nare  used  for  integrated  circuits.    Insulators  are  easily\ncharged,  retain  their  charge  for  long  periods  of  time,\nand are often close to the product.\nR2-6.3    Dealing  with  static  charge  on  insulators  and\nisolated  conductors  will  often  require  the  use  of  some\ntype  of  ionization  or  surface-resistance  modification.\nIonizers  are  the  most  effective  means  of  dealing  with\nstatic  charges  on  insulators  and  isolated  conductors  if\nthe  surface  cannot  be  modified  by  coating  or  treatment\nwith  some  form  of  surface-dissipative  or  low-charging\n\xecantistatic\xee agent.\nR2-7  Ionization\nR2-7.1    For  purposes  of  static  charge  control,  ions  are\nmolecules  of  the  gases  in  air  (i.e.,  nitrogen,  oxygen,\nwater vapor, carbon dioxide) that have lost or gained an\nelectron.  Ions are present in normal outside air but are\nremoved  when  air  is  subjected  to  filtration  and  air\nconditioning.    Ionization  systems  work  by  increasing\nthe  conductivity  of  the  air  by  supplying  ionized  gas\nmolecules.    Another  way  of  looking  at  the  application\nof  ionization  is  to  interpret  the  function  as  supplying\nopposite   polarity   charge   from   the   air   to   surfaces\ncharged  to  the  opposite  polarity.    When  ionized  air\ncomes  in  contact  with  a  charged  surface,  the  charged\nsurface  attracts  ions  of  the  opposite  polarity.    As  a\nresult,  the  static  charge  that  has  built  up  on  products,\nequipment and surfaces is neutralized.\nR2-7.2    The  most  common  methods  of  producing  air\nions are radioisotopes and \xeccorona discharge\xee resulting\nfrom  the  electric  field  created  when  high  voltage  is\napplied to a sharp point.\nR2-7.3      The   radioisotope   most   commonly   used   to\nproduce  ionization  is  polonium-210,  an  alpha  particle\nemitter.        The    alpha    particle    collides    with    the\nsurrounding  gas  molecules,  dislodging  electrons.    Gas\nmolecules  that  lose  an  electron  become  positive  ions.\nThe free electron is quickly captured by another neutral\ngas molecule, creating a negative air ion.  Note that the\nprocess  always  creates  pairs  of  positive  and  negative\nions.\nR2-7.4    The  corona  discharge  method  produces  a  very\nhigh electric field that interacts with the electrons in the\nsurrounding  gas.    The  polarity  of  the  ions  depends  on\nthe  polarity  of  the  high  voltage  on  the  emitter  point.\nIonizers  using  the  corona  discharge  method  will  often\ninclude some type of monitoring and feedback circuitry\nto  assure  that  equal  numbers  of  positive  and  negative\nions are created.\nR2-7.5  Ions of opposite polarity to the charged surface\nare  required.    Either  polarity of static charge may be\ncreated  on  facility  and  equipment  surfaces,  or  on  the\nproduct.  Ionizers may be installed on the ceiling of the\nroom or may be hung from the ceiling using appropriate\nmounting    methods.        Ionizers    are    installed    in\nminienvironments,  particularly  in  the  product  load  and\nunload  areas.    Ionizers  may  also  be  installed  in  the\ninterior of process equipment. No single ionizer type or\ninstallation  location  is  sufficient  to  solve  all  the  static\nproblems in the semiconductor facility.\nR2-7.6    Ionizers  should  deliver  ionization  over  a  wide\nrange  of  humidity  and  temperature  conditions.    Back-\nend assembly and test areas often do not have the level\nof temperature and humidity control found in front-end\nwafer  production.    Ionizers  installed  in  the  cramped\nspaces  of  production  equipment  will  be  close  to  the\nproduct,  in  areas  surrounded  by  grounded  metal  parts.\nIonizers should isolate the emitter points from both the\nproduct   and   adjacent   grounded   surfaces.      Ionizers\nshould  produce  sufficient  ions  to  discharge  static  on\nsurfaces and on products moving at high speeds despite\nlosses  to  ground.    Most  ionizers  require  maintenance\nand  periodic  verification  of  their  performance.    The\nappropriate    ionizer    installation    will    need    to    be\nengineered for each specific application.\nR2-8  Packaging Materials\nR2-8.1  Types of Packaging\nR2-8.1.1    Many  forms  of  flexible  and  rigid  packaging\nare   used   to   protect   ESD-susceptible   items.      Bags,\nboxes, wraps, tape and reel, pouches, cushioning foams,\ntotes, tubes and numerous other forms of containers are\navailable for any imaginable application.  Each of these\ncontainer   forms   is   available   in   an   ESD-protective\nversion.    Application  in  cleanroom  environments  adds"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 21\nadditional     requirements     to     the     ESD-protective\npackaging  properties.    Some  of  these  considerations\nmay   actually   preclude   the   ability   to   provide   ESD\nprotection.    Therefore,  there  may  often  be  a  tradeoff\nbetween ESD protection, cleanliness, and other required\nmaterial properties.\nR2-8.1.2    The  dissipative  property  for  ESD  protection\nrequires  some  type  of  chemical,  metallic  or  elemental\nadditive to the bulk of the material or the surface of an\nESD-protective item.  Adding a highly conductive layer\nwithin the structure of the material or item provides the\nelectrostatic-shielding   property.      Any   additive   or\ntreatment may contribute to contamination concerns for\napplication in cleanrooms.\nR2-8.1.3  Making a material low charging  (\xecantistatic\xee)\nrequires modification of the surface to decrease surface\nresistance  and  reduce  friction.    Often,  low  charging\nmaterials  allow  a  transfer  of  materials  to  contacting\nsurfaces   to   make   the   actual   surfaces   similar   in\nchemistry.    Materials  with  chemically  similar  surfaces\nusually  do  not  show  high  levels  of  charge  generation\nwhen placed into contact and then separated from each\nother.    A  downside  to  this  process  is  the  potential\ncontamination   issue   that   may   be   involved   if   the\nmaterials are used in clean areas.  Take care in selecting\nlow-charging  materials  if  cleanliness  is  a  major  issue.\nThis    concern    includes    ionic    contamination,    non-\nvolatile-residue and outgassing.\nR2-8.2  Material Guidelines\nR2-8.2.1  Physical Guidelines \xf3 The required material\nphysical properties depend on the application involved.\nThe   selection   process   for   a   packaging   material   or\nsystem  should  consider  all  of  the  physical  attributes\ngenerally  associated  with  protecting  an  item  during\ntransit  or  storage.    The  physical  requirements  normally\nevaluated for any packaging system and associated test\nmethods are shown in Table R2-1.\nTable R2-1  Packaging System Physical Properties\nPhysical Properties Test Method\nTensile Strength ASTM D882\nElongation                                 ASTM                                 D882\nTear Strength ASTM D1922\nPuncture Resistance FED-STD-101/2065\nSeam Seal Strength (if\napplicable)\nASTM F88\nLight Transmission ASTM F1003\nMoisture Vapor Transmission\n(if applicable)\nASTM F1249\nLight Transmission Rate (if\napplicable)\nASTM D1003"),(0,i.yg)("p",null,"R2-8.2.2  ESD-Protective Packaging Guidelines \xf3 The\ntype  of  packaging  required  for  ESD-susceptible  items\ndepends   on   where   the   item   is   going.      Packaging\nmaterials  used  inside  of  an  ESD-protected  work  area\nare  static  dissipative  or  low  charging.    When  sensitive\nitems are moved outside of the protected area, the level\nof  protection  should  increase  to  include  electrostatic\ndischarge  shielding.    Some  extremely  sensitive  items\nmay require additional EMI or RFI protection provided\nby  heavier  layers  of  shielding.    Materials  that  provide\nincreased  shielding  may  also  provide  moisture  barrier\nprotection for enclosed items.  The necessary electrical\nproperties  for  packaging  materials  that  are  normally\nevaluated  are  shown  with  their  associated  test  methods\nin Table R2-2.\nTable R2-2  ESD-Protective Packaging Properties\nElectrical Properties                       Test                       Method\nSurface Resistance ESD STM11.11\nVolume Resistance ANSI ESD STM11.12\nShielding ANSI ESD S11.31\nStatic Decay FED-STD-101/4046"),(0,i.yg)("p",null,"R2-8.2.3  Contamination      Control      Guidelines      \u2014\nContamination   issues   are   not   limited   to   particles.\nPlastic  processing  additives  to  plastic  packaging  and\nhandling      materials,      chemical      and      molecular\ncompatibility  should  also  be  of  concern.    Users  can\nevaluate plastic packaging and handling materials using\npublished  standard  test  methods.    There  are  multiple\ntest  methods  and  procedures  to  identify  contamination\nproperties, as shown in Table R2-3.  The user is advised\nto  select  the  method  best  suited  to  their  products  that\nrequire protection.\nTable R2-3  Contamination Control Properties\nContamination Properties Test Method\nParticles ISO Std 14644\nIEST-STD-CC1246D\nIDEMA                                                  M9\nARP                                                  598\nKSC-C-123\nNon-Volatile Residue IDEMA M7\nASTM                                                  E1235\nASTM                                                  F331\nIPA                                                  extraction                                                  method\nOutgassing IDEMA M11 Dynamic\nHeadspace Analysis\nASTM                                                  E595\nIonics                                        IDEMA                                        M12\nExtractable/leachable                                                  cation\nlevels by ion chromatography"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 22"),(0,i.yg)("p",null,"R2-9  Problem of Controlling Static Charge in\nManufacturing Equipment\nR2-9.1          The     interior     of     high-speed     production\nequipment is a challenge to static control methods.  The\nhigh   cost   of   production   space   requires   equipment\noccupying  the  space  to  be  compact  and  operate  at  as\nhigh a speed as practical.  Product moves through small\nspaces  at  high  speed  by  a  variety  of  robotic  and  other\nmechanisms.      Triboelectric   charging   (i.e.,   charge\ngeneration  due  to  friction  or  contact  and  separation  of\ndissimilar   materials)   and   contact   with   ground   are\nalmost unavoidable.\nR2-9.2    Grounding  of  equipment  parts  that  contact  the\nproduct presents added difficulties when the equipment\nparts  are  moving  at  high  speeds.    Dissipating  charge\nfrom  insulating  surfaces  and  integrated  circuit  (IC)\npackages  may  be  difficult  if  the  charged  surfaces  are\nnot accessible.  Using ionizers in these confined spaces\npresents challenges.\nR2-9.3    Measuring  the  effectiveness  of  static  control\nmethods  in  equipment  will  take  some  ingenuity.  Test\nmethods  are  contained  in  SEMI  E78  as  well  as  ESD\nSP10.1.\nR2-10  Measurement of Charge and Potential\non Moving Objects\nR2-10.1  The    fundamental    problem    in    measuring\naccumulated charge on moving items in-situ is that only\nthe static voltage or electrostatic field can be measured\nand  not  the  actual  charge.    Direct  measurements  of\nstatic  charge  can  be  made  with  a  coulombmeter  or\nFaraday  Cup  (Pail),  but  only  on  stationary  objects.\nTherefore,   any   measurements   or   alarm   limits   for\nmoving objects can be set only in terms of accumulated\nstatic voltage or electric field.\nR2-10.2      Another   difficulty   in   measuring   the   static\nvoltage  or  electric  field  from  accumulated  charge  on\nmoving   items   in   a   manufacturing   process   is   the\nresponse  time  of  the  instrumentation.    Non-contact\ninstruments  measure  the  electric  field  emanating  from\nthe  surface  of  a  charged  object  and  this  takes  a  finite\namount  of  time.    While  some  instrument  technologies\nare  faster  than  others,  the  measurement  tools  selected\nfor  any  application  should  consider  the  speed  of  the\nprocess.    A  similar  situation  occurs  in  selection  of\nmitigation techniques, in particular ionizers, as speed of\nneutralization  depends  solely  on  the  number  of  ions\npresent in the immediate environment.\nR2-10.3  Electrostatic  charge on  an  object  (has  to  be  a\nconductor  to  be  accurate)  is  related  to  the  electrical\npotential   between   the   object   and   ground   and   the\ncapacitance  of  the  object  relative  to  ground  and  the\nsurroundings.      There   is   a   measurable   relationship\nbetween an electric field measurement and the potential\nof  the  conductive  object.    For  insulators,  electrostatic\ncharge  cannot  be  determined  by  measuring  electric\nfields.    The  electric  field  measurement  on  an  insulator\ndoes   not   directly   relate   to   electrostatic   charge   so\ntherefore  it  cannot  be  used  to  determine  the  level  of\nelectrostatic  hazard  directly.  A  charged  insulator  can\nonly  discharge  from  a  very  small  area  upon  contact.\nThe   electric   field   from   a   charged   insulator   causes\ndamage  only  when  it  is  of  sufficient  strength  and  the\nESD-susceptible item is grounded while in the presence\nof that electric field.\nR2-10.4  ESD-instrument manufacturers are developing\nnew instruments that have improved response time over\nearlier  offerings.    Much  of  this  effort  supports  ESD\nSP10.1,  which  describes  measurement  of  voltage  and\ncharge   in   Automated   Handling   Equipment.      These\ninstruments  will  enable  static  measurements,  even  in\nhigh-speed automated equipment.\nR2-10.5  Non-contact    voltmeters    are    an    important\ninstrument  type  for  measuring  the  electric  field  from\ncharged  objects.    Reducing  the  response  time  for  this\nclass  of  instruments  has  been  of  major  importance  to\nallow meaningful measurement in moving systems.\nR2-10.6    Although  the  coulombmeter  and  Faraday  Cup\ncan only be used to measure static charge on stationary\nobjects,  they  can  still  be  useful  in  understanding  the\ncharge   generation   characteristics   of   parts   traveling\nthrough    process    paths    in    component    handling\nequipment.      Direct   charge   measurements   combined\nwith  estimates  of  electrical  potential  from  the  electric\nfield  from  a  charged  object  can  be  used  to  determine\nappropriate  ionization  levels,  surface  treatment  needs,\ngrounding  faults  and  provide  insight  into  ESD  risks\nassociated with component movement.\nR2-11  Standards and Process Control\nR2-11.1    Without  any  doubt,  the  most  important  aspect\nof  electrostatic  control  today  is  the  advance  made  in\nstandardization  and  process  control.    Several  industry\nstandards      that      cover      the      development      and\nimplementation   of   an   ESD   Control   Program   were\nreleased   in   the   years   since   1999.      The   four   most\nimportant standards are as follows:\n\u2022 IEC  61340-5-1  \xf3  This  document  is  a  result  of\ninternational    cooperation    at    the    International\nElectrotechnical      Commission      -      Technical\nCommittee    TC    101    \xf1    Electrostatics.        The\ncompanion   User   Guide   IEC   61340-5-2   offers\nconsiderable  guidance  that  may  assist  the  new\npractitioner in ESD control."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 23\n\u2022 EN  61340-5-1  (formerly  CENNELEC100015)  \xf3\nAs   a   European   Normative   Standard   (EN),   this\ndocument  has  considerable  influence  among  the\nEuropean  Common  Market  (ECM)  countries  and\nthose  that  supply  products  to  the  ECM.    The\ncontent of this document is identical to IEC 61340-\n5-1.\n\u2022 JEDEC  JESD625  \xf3  A  revision  of  EIA  625,  this\ndocument  provides  a  great  deal  of  information\nregarding  ESD-program  planning,  implementation\nand   auditing.      The   technical   requirements   are\nharmonized  fairly  well  with  the  above  referenced\ndocuments.\n\u2022 ANSI  ESD  S20.20  \xf3  Technical  requirements  are\nsimilar  to  those  stated  in  the  above  documents  but\nthe administrative requirements are quite different.\nANSI ESD S20.20 was written to comply with ISO\n9001-2000    type    requirements    for    validation,\nverification  and  maintenance.    Adopted  by  the  US\nDepartment      of      Defense      (DoD),      National\nAeronautics  and  Space  Administration  (NASA),\nFood    and    Drug    Administration    (FDA),    and\nnumerous  corporations,  ANSI  ESD  S20.20  is  the\nonly  ESD-program  standard  that  has  an  official\ncertification  program.    ISO  9000  registrars  have\nbeen  trained  and  others  are  in  training  at  this  time\nto   allow   them   to   provide   officially   recognized\naudits  leading  to  certification  granted  by  the  ISO\nregistrar and the ESD Association.\n\u2022 The  ESD  Association  is  the  certifying  body  that\nrecognizes  trained  registrar  companies.    At  this\ntime,    four    registrar    companies    have    trained\npersonnel  on  staff  that  can  support  certification\naudits throughout most of Asia, North America and\nmuch  of  Europe.    Numerous  other  registrars  are\nbeing  asked  by  their  ISO/QS  clients  about  ANSI\nESD  S20.20  certification  so  the  list  of  certified\nregistrars is expected to grow over time.\nR2-12  References\nR2-12.1  SEMI Standards\nSEMI  E78  \xf3  Electrostatic  Compatibility  \xf1  Guide  to\nAssess  and  Control  Electrostatic  Discharge  (ESD)  and\nElectrostatic Attraction (ESA) for Equipment\nR2-12.2  ASTM Standards\nASTM  D882  \xf3  Standard  Test  Method  for  Tensile\nProperties of Thin Plastic Sheeting\nASTM  D1003  \xf3  Standard  Test  Method  for  Haze  and\nLuminous Transmittance of Transparent Plastics\nASTM    D1922    \xf3    Standard    Test    Method    for\nPropagation  Tear  Resistance  of  Plastic  Film  and  Thin\nSheeting by Pendulum Method\nASTM E595 \xf3 Total Mass Loss and Collected Volatile\nCondensable  Materials  from  Outgassing  in  A  Vacuum\nEnvironment\nASTM    E1235    \xf3    Standard    Test    Method    for\nGravimetric   Determination   of   Nonvolatile   Residue\n(NVR)    in    Environmentally    Controlled    Areas    for\nSpacecraft\nASTM F88 \xf3 Standard Test Method for Seal Strength\nof Flexible Barrier Materials\nASTM  F331  \xf3  Standard  Test  Method  for  Nonvolatile\nResidue     of     Solvent     Extract     from     Aerospace\nComponents (Using Flash Evaporator)\nR2-12.3  ESD Association Standards and Advisories\nANSI   ESD   S1.1   \xf3   Evaluation,   Acceptance,   and\nFunctional Testing of Wrist Straps\nANSI   ESD   S4.1   \xf3   Worksurfaces   \xf1   Resistance\nMeasurements\nANSI  ESD  S11.31  \xf3  Evaluating  the  Performance  of\nElectrostatic Discharge Shielding Bags\nANSI ESD S20.20 \xf3 Standard for the Development of\nan ESD Control Program\nANSI  ESD  STM2.1  \xf3  Resistance  Test  Method  for\nElectrostatic Discharge Protective Garments\nANSI   ESD   STM4.2   \xf3   Worksurfaces   \xf1   Charge\nDissipation Characteristics\nANSI    ESD    STM11.12    \xf3    Volume    Resistance\nMeasurement of Static Dissipative Planar Materials\nANSI     ESD     STM12.1     \xf3     Seating     Resistive\nCharacterization\nANSI  ESD  STM97.1  \xf3  Floor  Materials  and  Footwear\n\u2013 Resistance in Combination with a Person\nESD  ADV11.2  \xf3  Triboelectric  Charge  Accumulation\nTesting\nESD S6.1 \xf3 Grounding\n\u2013 Recommended Practice\nESD SP10.1 \xf3 Automated Handling Equipment\nESD    STM7.1    \xf3    Floor    Materials    \xf1    Resistive\nCharacterization of Materials\nESD STM11.11 \xf3 Surface Resistance Measurement of\nStatic Dissipative Planar Materials\nESD  STM97.2  \xf3  Floor  Materials  and  Footwear  -\nVoltage Measurement in Combination with a Person"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 24\nESD  TR02  \xf3  High  Resistance  Ohmmeters  \xf1  Voltage\nMeasurements\nESD TR03 \xf3 Glove & Finger Cots\nESD   TR05   \xf3   Consideration   for   Developing   ESD\nGarment Specifications\nESD     TR06     \xf3     Static     Electricity     Hazards     of\nTriboelectrically Charged Garments\nESD     TR11     \xf3     Electrostatic     Guidelines     and\nConsiderations       for       Cleanrooms       and       Clean\nManufacturing\nR2-12.4  Federal Standards\nFED-STD-101/4046   \xf3   Electrostatic   Properties   of\nMaterials\nFED-STD-101/2065    \xf3    Puncture    Resistance    and\nElongation Test (1/8 Inch Radius Probe Method)\nR2-12.5  IDEMA Documents\nIDEMA  M7  \xf3  Organic  Contamination  as  Nonvolatile\nResidue (NVR)\nIDEMA    M9    \xf3    Particulate    Contamination    Test\nMethods for Hard Disk Drive Components\nIDEMA  M11  \xf3  General  Outgas  Test  Procedure  by\nDynamic Headspace Analysis\nIDEMA    M12    \xf3    Measurement    of    Extractable\n/Leachable   Cation   Contamination   Levels   on   Drive\nComponents by Ion Chromatography (IC)\nR2-12.6  IEC Documents\nIEC   EN   61340-5-1   \xf3   Electrostatics\n\u2013   Part   5.1:\nProtection   of   electronic   devices   from   electrostatic\nphenomena \xf3 General Requirements.\nIEC   EN   61340-5-2   \xf3   Electrostatics\n\u2013   Part   5.2:\nProtection   of   electronic   devices   from   electrostatic\nphenomena\n\u2013  Users\xed  Guide  \u2013  Elements  of  a  Static\nControl Program\nR2-12.7  Other Documents\nANSI IEEE STD 142 \xf3 IEEE Recommended Practice\nfor  Grounding  of  Industrial  and  Commercial  Power\nSystems\nANSI NFPA 70 \xf3 National Electrical Code\nARP    598    \xf3    The    Determination    of    Particulate\nContamination in Liquids by the Particle Count Method\nISO  14644  \xf3  Cleanrooms  and  Associated  Controlled\nEnvironments\nNASA    KSC-C-123    \xf3    Specification    for    Surface\nCleanliness of Fluid Systems\nIEST-STD-CC1246D  \xf3  Product  Cleanliness  Levels\nand Contamination Control Program\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\nR2-13  Acknowledgement\nContributed   by   David   E.   Swenson,   Affinity   Static\nControl  Consulting,  2609  Quanah  Drive,  Round  Rock,\nTX 78681\nemail: ",(0,i.yg)("a",{parentName:"p",href:"mailto:static2@swbell.net"},"static2@swbell.net")),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 25\nRELATED INFORMATION 3\nMEASURING ELECTROMAGNETIC INTERFERENCE FROM ESD\nNOTICE:  The  material  contained  in  this  related  information  is  not  an  official  part  of  SEMI  E129  and  is  not\nintended to modify or supersede the guide in any way.  These notes are provided as a source of information to aid in\nthe  application  of  the  guide,  and  are  to  be  considered  reference  material.    Determination  of  the  suitability  of  the\nmaterial  is  solely  the  responsibility  of  the  user.    This  related  information  was  approved  by  full  letter  ballot\nprocedures on September 3, 2003.\nR3-1  Background\nR3-1.1  Electrostatic  discharges  (ESD  events)  generate\nstrong  electromagnetic  fields  that  cause  undesirable\nbehavior    of    electronics    equipment    generally    by\ninducing   extraneous   voltages   and   currents   into   its\ncircuits.        There    are    many    other    sources    of\nelectromagnetic       interference       (EMI)       in       the\nsemiconductor-manufacturing   environment   that   also\ncause  similar  effects.    EMI  is  propagated  via  different\nmeans such as air, cables and even imperfectly installed\ngrounding networks.\nR3-1.2    There  are  several  regional  and  international\nstandards  regulating  EMI  susceptibility  and  parasitic\nemission   of   electronics   products.      Compliance   of\nequipment  with  those  standards  is  not  a  guarantee  of\ncomplete  immunity  to  EMI  for  several  reasons,  among\nwhich are:\n\u2022 EMI  conditions  in  semiconductor  manufacturing\nenvironments  often  exceed  the  limits  set  forth  by\nthose standards.\n\u2022 EMI     performance     of     equipment     can     be\nsubstantially   affected   by   installation,   although\nEMC  compliance  testing  does  not  take  this  into\naccount.\n\u2022 Interconnection  of  tools  in  the  actual  production\nenvironment  creates  a  network  of  tools,  which  has\nits own EMI properties that are never tested during\nproduct design and approval cycle.\nThere  are  neither  guidelines  nor  regulations  at  the\nmoment  to  guide  EMI-conscious  design  of  facilities  or\nto  properly  maintain  them  in  that  regard.    It  would  be\nbeneficial   to   provide   (at   minimum)   guidelines   to\ncleanroom   designers   and   maintenance   personnel   to\nassist them in implementing good EMI practices in their\nfacilities.\nR3-2  EMI GENERATION\nR3-2.1  Controlling EMI generation is a key component\nin   EMI   management.      There   are   several   types   of\ngenerators    of    electromagnetic    emission    that    can\neventually cause EMI.\n\u2022 ESD events (discharges)\n\u2022 Parasitic emission from equipment\n\u2022 Intentional   emission   from   equipment   that   uses\nelectromagnetic fields as a part of the process\nR3-2.2  An ESD  event  is  characterized  by  a  very  rapid\ntransfer  of  electric  charges.    As  a  result,  a  very  fast\ntransient electromagnetic field is generated.  The effect\non the equipment is determined not only by the voltage\nthat  was  discharged  by  the  ESD  event,  but  also  by  the\ncharge  that  was  dissipated  during  the  event  and  the\nproperties  of  contact.    Another  important  parameter  in\nassessing EMI impact of ESD events is the propagating\nproperties  of  the  discharging  parts.    More  effective\nantennas lead to a higher magnitude of electromagnetic\nfield.\nR3-2.3  Parasitic  emissions  from  equipment  are  a  side\nproduct  of  normal  operation  of  equipment.    Though\nFCC, CE or similar regulations tightly control parasitic\nemission,  in  actual  installations  these  emissions  are\noften  higher  than  expected.    This  is  often  attributed  to\nhigh tool densities, extra long cabling, partially engaged\nconnectors,  and  often-open  covers  that  are  supposed  to\nattenuate electromagnetic emission from these cables.\nR3-2.4  Intentional  radiation  generated  by  some  types\nof  tools  causes  substantial  EMI  as  a  part  of  normal\noperation.      Examples   include   CVD   tools   and   ion\nimplanters.\nR3-2.5  EMI Propagation\nR3-2.5.1    Controlling  the  propagation  path  is  another\nkey  component  in  EMI  management.    Electromagnetic\nfield propagation paths include:\n\u2022 Radiated \xf1 via air\n\u2022 Conducted \xf1 via cables and wires\n\u2022 Combined \xf1 an example of such is EMI picked up\nfrom  the  air  by  a  cable  or  a  wire  and  carried  into\nequipment as a conducted emission.\nR3-2.5.2        Poor    grounding    and    power    distribution\nnetworks provide paths for EMI to propagate from one\ntool  to  another.    It  is  not  uncommon  to  witness  EMI\nfrom  one  corner  of  a  cleanroom  to  manifest  itself  in\nanother, distant corner."),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 26\nR3-2.6  The     following categories     of     EMI     are\nrecommended for consideration in setting limits:\n\u2022 Continuous radiated emission\n\u2022 Continuous conducted emission\n\u2022 Transient radiated emission\n\u2022 Transient conducted emission\n\u2022 EMI levels on the ground and on the power lines\nIt is anticipated that FCC and CE regulations would be\nconsidered as one of the factors in setting the limits, but\nsurveys  of  the  actual  environment  in  the  factory  will\nalso need to be considered.\nR3-3  EMI Effect on Equipment\nR3-3.1    There  are  three  main  ways  EMI  can  affect\nequipment:\nR3-3.1.1  Destruction \u2014 The signals created by EMI in\nthe    circuit    exceed    the    breakdown    threshold    of\ncomponents,  which  leads  to  their  destruction.    This  is\nespecially relevant to conducted EMI.\nR3-3.1.2  Malfunction \u2014 EMI injects pseudo-legitimate\nsignals  into  the  circuit,  which  leads  to  that  circuit\xeds\nmalfunction.      Such   malfunction   may   range   from\ncomplete  lockup  to  unwanted  operation  of  the  tool.\nThis  is  frequently  misdiagnosed  as  software  errors.\nOften,  this  type  of  malfunction  involves  several  tools\nconnected together.\nR3-3.1.3  False Sensor Readings \u2014 Signals induced by\nEMI  add  to  the  signals  coming  from  sensors  and  leads\nequipment to misread sensor data.\nR3-4  EMI Measurements\nR3-4.1    Measuring  EMI  can  be  a  very  effective  tool  in\nESD   management   in   the   cleanroom,   as   EMI   is   a\nsignature that ESD events are occurring.  The following\nare  some  of  the  parameters  and  test  methods  that  are\nrecommended to be checked during such audits.\nR3-4.2  Radiated  EMI  Levels  Near  Equipment  \xf3  Both\ncontinuous and transient (peak) should be measured and\nidentified.\nR3-4.3  Conducted  EMI  on  Cables  \xf3  Both  continuous\nand  transient  (peak).    Due  to  practical  considerations,\nan   acceptable   method   will   have   to   be   devised   to\nmeasure conducted EMI on hard-to-reach cables.\nR3-4.4    Electromagnetic  emissions  generated  by  ESD\nevents have unique properties. These include:\n\u2022 Very  short  rise  time  \xf1  as  short  as  hundreds  of\npicoseconds,\n\u2022 Very  short  duration  \xf1  from  a  few  nanoseconds  to\nseveral hundred nanoseconds,\n\u2022 Very  broad  frequency  range  (up  to  several  GHz),\nand\n\u2022 Often high magnitude.\nThere are several types of equipment available to detect\nand measure electromagnetic fields from ESD events.\nR3-4.5  AM Radio\nR3-4.5.1  Since electromagnetic fields from ESD events\nare  manifested  as  short  bursts  of  energy,  they  may  be\ndetected   by   a   conventional   AM   radio   tuned   to   a\nfrequency  free  of  radio  stations.    The  radio  produces\n\xecclicks\xee when it detects ESD events.  The AM radio has\ndifficulties  picking  up  weak  and  very  rapid  discharges,\nand  in  industrial  environments  it  is  likely  to  pick  up\nnoise from normal equipment operation.\nR3-4.6  EMI Locators\nR3-4.6.1  Several  types  of EMI  Locators  are  available,\nincluding     portable     handheld     types     and     larger\ninstruments.    The  simplest  type  provides  both  a  visual\nand  audible  indication  of  the  transient  EMI  from  an\nESD  event.    Although  it  can  discriminate  between  two\nsensitivity   levels   for   EMI,   it   gives   no   information\nregarding   the   magnitude   of   the   ESD   event   that\nproduced  the  EMI.    Their  frequency  response  is  also\nlimited  to  approximately  150  MHz  and  they  may  miss\nthe faster EMI signals.\nR3-4.6.2    A  second  type  of  EMI  Locator  is  a  general-\npurpose  electromagnetic  field  strength  meter  with  a\nbandwidth  (up  to  2  GHz)  to  measure  EMI  from  ESD\nevents.    It  has  a  directional  antenna  to  help  identify\nsources  of  emission,  and  provides  outputs  for  emission\nlevels  and  the  counting  of  ESD  events,  including  time\nstamping.  This  can  be  very  useful  in  correlating  ESD\nevents  with  equipment  malfunctions.  Some  units  will\nalso provide discrimination of multiple ESD events and\nprovide output signals directly to a computer or factory\nmanagement system.\nR3-4.7  High-Speed Storage Oscilloscopes\nR3-4.7.1        An    oscilloscope    equipped    with    proper\nantennae provides the most comprehensive information\nabout waveform and magnitude of EMI caused by ESD\nevents.  The minimum requirements for an oscilloscope\nused  for  this  purpose  are  a  500-MHz  bandwidth  and  a\n5-gigasamples/s sampling rate.  Instruments with lesser\nperformance    specifications    would    either    miss    or\nmisinterpret EMI parameters.\nR3-4.7.2    The  use  of  a  high-speed  oscilloscope  should\nbe  accompanied  by  the  use  of  a  proper  antenna  for\nreceiving  the  electromagnetic  fields.    For  time  domain"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 27\nmeasurements  it  is  important  to  use  an  antenna  with  a\nflat  frequency  response  since  frequency  correction  that\nis  common  in  the  frequency  domain  is  not  possible  for\ntime domain measurements.  Another important note is\nthat a typical oscilloscope captures only one event (i.e.,\nfirst  or  last  one,  depending  on  trigger  setting),  missing\nmultiple events that are common.\nR3-4.7.3  Spectrum analyzers common in EMC test and\nwireless  communication  are  not  practical  for  detecting\nEMI  from  ESD  events  due  to  their  unacceptably  low\nacquisition speed.\nR3-4.8    Below  is  comparison  Table  R3-1  of  EMI/ESD\nmeasurement instruments.\nR3-5  EMI and Ground\nR3-5.1  An essential component of EMI management is\na  consideration  of  EMI  in  grounding.  High  impedance\nto ground at high frequencies prevents EMI from being\ndissipated.      Long   ground   wires   act   as   receiving\nantennae  that  inject  high-frequency  signals  into  tools.\nA   common   ground   for   several   tools,   with   high\nimpedance   to   the   rest   of   the   grounding   network,\nfacilitates  propagation  of  EMI  from  one  noisy  tool  to\nanother.\nR3-6  Related Documents\nR3-6.1  SEMI Standards\nSEMI    E33    \xf3    Specification    for    Semiconductor\nManufacturing Facility Electromagnetic Compatibility\nR3-6.2  ANSI Documents\nANSI C63.13 \xf3 American National Standard Guide on\nthe  Application  and  Evaluation  of  EMI  Power-Line\nFilters for Commercial Use.\n(",(0,i.yg)("a",{parentName:"p",href:"http://standards.ieee.org/reading/ieee/std_public/descri"},"http://standards.ieee.org/reading/ieee/std_public/descri"),"\nption/emc/C63.13-1991_desc.html)\nANSI  C63.16  \xf3  American  National  Standard  Guide\nfor  Electrostatic  Discharge  Test  Methodologies  and\nCriteria for Electronic Equipment.\n",(0,i.yg)("a",{parentName:"p",href:"http://standards.ieee.org/reading/ieee/std_public/descrip"},"http://standards.ieee.org/reading/ieee/std_public/descrip"),"\ntion/emc/C63.16-1993_desc.html\nR3-6.3  EN / IEEE Documents\nEN  61000-4-2  /  IEC  61000-4-2  \xf3  Electromagnetic\ncompatibility     (EMC)\n\u2013     Part     4:     Testing     and\nmeasurement   techniques.      Section   2:   Electrostatic\ndischarge immunity test (ESD).\nEN  61000-4-3  /  IEC  61000-4-3  (ENV  50140  &  ENV\n50204) \xf3 Electromagnetic compatibility (EMC)\n\u2013 Part\n4:  Testing  and  measurement  techniques,  Section  3:\nRadiated,    radio    frequency,    electromagnetic    field\nimmunity test\nEN  61000-4-4  /  IEC  61000-4-4  \xf3  Electromagnetic\ncompatibility     (EMC)\n\u2013     Part     4:     Testing     and\nmeasurement   techniques.   Section   4:   Electrical   fast\ntransient  /  burst  immunity  test  IEC  61000-4-4-am2  to\nEd. 1:2001\nEN   61000-4-5   /   IEC   61000-4-5   (ENV   50142)   \xf3\nElectromagnetic compatibility (EMC)\n\u2013 Part 4: Testing\nand   measurement   techniques.      Section   5:   Surge\nimmunity requirements\nEN   61000-4-6/   IEC   61000-4-6   (ENV   50141)   \xf3\nElectromagnetic   compatibility   (EMC)\n\u2013   Part   4-6:\nTesting  and  measurement  techniques  -  Immunity  to\nconducted   disturbances,   induced   by   radio-frequency\nfields\nEN 61000-6-2 \xf3 Electromagnetic compatibility (EMC)\n\u2013 Part 6-2: Generic standards\xf3Immunity for industrial\nenvironments.\nR3-6.4  IEEE Documents\nIEEE   518   \xf3   IEEE   Guide   for   the   Installation   of\nElectrical   Equipment   to   Minimize   Electrical   Noise\nInputs     to     Controllers     from     External     Sources\n(",(0,i.yg)("a",{parentName:"p",href:"http://standards.ieee.org/reading/ieee/std_public/descri"},"http://standards.ieee.org/reading/ieee/std_public/descri"),"\nption/emc/518-1982_desc.html)\nTable R3-1  EMI/ESD Measuring Instruments\nInstrument           Ease-of-Use           Cost           Sensitivity               Multiple\nDischarges\nEvent\nMagnitude\nEvent Count\nAM                         Radio                         Easy                         $                            Low                         No                         No                         No\nEMI Locators Easy to Medium   $$-$$$$ Medium to High   Some High/Low to Full\nRange\nSome\nHigh-Speed\nStorage\nOscilloscope\nDifficult                $$$$$                    High                No                Full                Range                Some"),(0,i.yg)("p",null,"SEMI E129-1103 \xa9 SEMI 2003 28\nR3-7  ACKNOWLEDGEMENT\nContributed by Vladimir Kraz, Credence Technologies,\n3601-A     Caldwell     Drive,     Soquel     CA     95073,\n",(0,i.yg)("a",{parentName:"p",href:"mailto:vladimir@credencetech.com"},"vladimir@credencetech.com")),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E131-0304 \xa9 SEMI 2004 1\nSEMI E131-0304\nSPECIFICATION FOR THE PHYSICAL INTERFACE OF AN\nINTEGRATED MEASUREMENT MODULE (IMM) INTO 300 mm TOOLS\nUSING BOLTS-M\nThis  specification  was  technically  approved  by  the  Global  Physical  Interfaces  &  Carriers  Committee  and  is\nthe  direct  responsibility  of  the  North  American  Physical  Interfaces  &  Carriers  Committee.    Current  edition\napproved by the North American Regional Standards Committee on December 4, 2003.  Initially available at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," February 2004; to be published March 2004.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    This  document  establishes  the  specification  for  the\ninterface      requirements      between      an      integrated\nmeasurement  module  (IMM)  and  300  mm  tools  using\nan interface as defined by SEMI E63 (BOLTS-M).\nNOTE  1:    The  1997  and  2000  SIA  roadmaps  call  for  the\nimplementation  of  metrology  integrated  with  process  tools.\nSuch technology is important as specifications tighten the cost\nof monitor substrates at larger size increases, and as materials\nand processing steps become more complex.\nNOTE   2:      The   300   mm   equipment   generation   offers   an\nopportunity    for    integration    of    measurement    equipment\nmodules  in  a  configuration  that  could  be  standard  across\ndifferent tools."),(0,i.yg)("li",{parentName:"ol"},"2  The standard will permit the tool suppliers, robotics\nsuppliers,   and   measurement   module   suppliers,   to\nprovide plug and play integrated measurement solutions\non a mechanical level."),(0,i.yg)("li",{parentName:"ol"},"3      It   is   the   purpose   of   this   standard   to   facilitate\nprocess     monitoring     through     rapid     access     to\nmeasurement data, to reduce material handling between\nprocess and measurement equipment, and to provide the\nopportunity   to   increase   process   monitoring   with   a\nminimum or no decrease in throughput.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This standard is intended to set an appropriate level\nof    specification    that    places    minimal    limits    on\ninnovation       while       ensuring       modularity       and\ninteroperability    at    all    mechanical    interfaces.        It\nestablishes  the  mechanical  interface  specifications  for\nintegration  of  measurement  modules  intended  for,  but\nnot limited to, 300 mm process tools using a BOLTS-M\ninterface,  while  utilizing  existing  SEMI  Standards  as\nmuch as possible."),(0,i.yg)("li",{parentName:"ol"},"2    This  standard  specifies  that  SEMI  E63  is  utilized\nfor the tool side of the interface."),(0,i.yg)("li",{parentName:"ol"},"3  This standard covers the following topics:\n\u2022 General  physical  requirements  for  integration  of\nthe IMM,\n\u2022 Nominal wafer-seating plane within the IMM,\n\u2022 Maximum outer dimensions of the IMM, in case it\nis located at the front of a tool.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1    This  standard  does  not  specify  the  location  of  the\nIMM relative to the tool."),(0,i.yg)("li",{parentName:"ol"},"2        This    standard    does    not    specify    facility    or\ncommunication interfaces."),(0,i.yg)("li",{parentName:"ol"},"3    No  materials  requirements  or  micro-contamination\nlimits are given."),(0,i.yg)("li",{parentName:"ol"},"4    Substrate  input  and  retrieval  will  be  the  obligation\nof the tool.\n4  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI  E1.9  \u2014  Mechanical  Specification  for  Cassettes\nUsed to Transport and Store 300 mm Wafers\nSEMI E15 \u2014 Specification for Tool Load Port\nSEMI  E15.1  \u2014  Specification  for  300  mm  Tool  Load\nPort\nSEMI  E47.1  \u2014  Provisional  Mechanical  Specification\nfor  Boxes  and  Pods  Used  to  Transport  and  Store  300\nmm Wafers\nSEMI  E57  \u2014  Mechanical  Specification  for  Kinematic\nCouplings Used to Align and Support 300 mm Carriers\nSEMI  E63  \u2014  Mechanical  Specification  for  300  mm\nBox   Opener/Loader   to   Tool   Standard   (BOLTS-M)\nInterface\nSEMI  E64  \u2014  Specification  for  300  mm  Cart  to  SEMI\nE15.1 Docking Interface Port")),(0,i.yg)("p",null,"SEMI E131-0304 \xa9 SEMI 2004 2\nSEMI     E127     \u2014     Specification     for     Integrated\nMeasurement   Module   Communications:      Concepts,\nBehavior, and Services (IMMC)\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Abbreviations and Acronyms\n5. 1.1  IMM \u2014 Integrated Measurement Module\n5. 2  Definitions\n5. 2.1  bilateral  datum  plane  \u2014  a  vertical  plane  that\nbisects  the  substrates  and  that  is  perpendicular  to  both\nthe  horizontal  and  facial  datum  planes.    (As  defined  in\nSEMI E57.)\n5. 2.2  BOLTS  plane  \u2014  a  plane  parallel  to  the  facial\ndatum   plane   near   the   front   of   the   tool   where   the\nbox/opener  loader  is  attached.    (As  defined  in  SEMI\nE63.)\n5. 2.3  facial datum plane \u2014 a vertical plane that bisects\nthe  wafers  and  that  is  parallel  to  the  front  side  of  the\ncarrier (where wafers are removed or inserted).  On tool\nload  ports,  it  is  also  parallel  to  the  load  face  plane\nspecified in SEMI E15 on the side of the tool where the\ncarrier  is  loaded  and  unloaded.    (As  defined  in  SEMI\nE57.)\n5. 2.4  horizontal  datum  plane  \u2014  a  horizontal  plane\nfrom  which  projects  the  kinematic-coupling  pins  on\nwhich  the  carrier  sits.    On  tool  load  ports,  it  is  at  the\nload  height  specified  in  SEMI  E15  and  might  not  be\nphysically  realized  as  a  surface.    (As  defined  in  SEMI\nE57.)\n5. 2.5  integrated   measurement   module   (IMM)   \u2014   a\nmeasurement  module  intended  to  be  integrated  into\nmanufacturing  equipment,  and  with  the  capability  of\nreceiving  substrates  from  the  equipment,  measuring\nthose  substrates,  and  returning  the  substrates  and  the\nmeasurement   results   to   the   equipment   and   other\nconcerned clients.  (As defined in SEMI E127.)\n5. 2.6  measurement    module  \u2014  an  equipment  module\nwhose  intended  function  is  to  measure  or  inspect  the\nproduct  and  to  report  the  results.    Measurement  of  the\nproduct  is  the  factory\u2019s  means  of  gaining  feedback  on\nthe   manufacturing   process.  (As   defined   in   SEMI\nE127.)\n5. 2.7  nominal  wafer-seating  plane  \u2014  horizontal  plane\nthat  bisects  the  wafer  pick-up  volume.    (As  defined  in\nSEMI E1.9.)\n6  Requirements\n6. 1    The  IMM  is  required  to  mate  with  an  interface  as\ndefined  by  SEMI  E63.    This  includes  meeting  the\nrequirements  for  the  hole  opening,  bolt  hole  pattern,\nand  other  relevant  requirements.    Note  that  certain\nrequirements  in  SEMI  E63,  such  as  y76  (facial  datum\nplane when carrier is undocked), do not have relevance\nfor the IMM but will not be in conflict.\n6. 2  Use  of  Datum  Planes  \u2014  The  location  in  space\nwhere   a   substrate   is   delivered   to   an   IMM   is   the\nintersection of three orthogonal datum planes defined in\nother  standards:  the  facial  datum  plane,  the  nominal\nwafer-seating plane and the bilateral datum plane.  The\nBOLTS plane, as in SEMI E63, is defined to be parallel\nto, and at a distance of y70 from the facial datum plane.\n6. 2.1  Bilateral     Datum     Plane     \u2014     All     bilateral\ndimensions  of  the  interface  are  symmetric  about  the\nbilateral datum plane as shown in Figure 1.\n6. 2.2  Facial Datum Plane \u2014 This is the vertical plane,\nparallel   to   the   BOLTS   plane,   which   bisects   the\nsubstrate  at  the  insertion  and  removal  position  of  the\nsubstrate  inside  of  the  IMM.    The  distance  from  the\nBOLTS  plane  to  the  facial  datum  plane  in  the  IMM  is\ndetermined by y70 of SEMI E63.\n6. 2.3  Nominal  Wafer-Seating  Plane  \u2014  The  nominal\nwafer-seating  plane  is  the  horizontal  plane  within  the\nIMM  where  a  substrate  is  to  be  loaded  to  or  unloaded\nfrom by the tool.  It can be anywhere between the given\nminimum and maximum values that follow.  This range\nis not defined by a single standard, rather it results from\na  combination  of  dimensions  of  SEMI  E1.9,  SEMI\nE15.1 and SEMI E47.1.  (See Figure 1.)\n6. 2.3.1      The   minimum   value   for   a   nominal   wafer-\nseating  plane  is  the  sum  of  (H  +  z44  +  z8),  measured\nfrom the floor.\n6. 2.3.2      The   maximum   value   for   a   nominal   wafer-\nseating plane is calculated by (H + z44 + z8 + (25-1) *\nz12), measured from the floor.\n6. 2.3.3    For  both  calculations,  H  is  from  SEMI  E15.1,\nz44  is  from  SEMI  E47.1,  and  z8  and  z12  are  from\nSEMI E1.9.\n6. 3  Internal   Clearances   \u2014   There   are   requirements\nrelating  to  clearances  inside  the  IMM.    These  relate  to\nrobot  arm  requirements  for  substrate  handoff,  and  can\nbe referenced from SEMI E1.9 and SEMI E47.1 as the\nsame restrictions apply.\n6. 3.1  This  includes  clearance in front of the wafer set-\ndown location of radius r3, and heights bounded by z11\nand  z10  relative  to  the  nominal  wafer-seating  plane.\nAll clearance requirements above the highest and below\nthe lowest slot from SEMI E1.9 and SEMI E47.1 must"),(0,i.yg)("p",null,"SEMI E131-0304 \xa9 SEMI 2004 3\nbe  followed  depending  on  the  nominal  wafer-seating\nplane selected.\n6. 4  Maximum  Outer  Dimensions  \u2014  If  the  IMM  is\nintended to be located at the front side of a tool (where\nload ports are usually located), the outer dimensions of\nthe  IMM  shall  not  exceed  the  volume  as  it  would  be\nused,  when  a  load  port  is  attached  to  a  BOLTS-M\ninterface.\n6. 4.1  Depth \u2014  The  depth  of  the  IMM  located  at  the\nfront of the process tool shall not exceed the maximum\ndepth of a load port.  The entire depth of the IMM shall\nnot exceed the sum of y70 + y76 + D (from SEMI E63\nand  SEMI  E15.1  respectively),  as  measured  from  the\nBOLTS plane.\n6. 4.1.1    The  IMM  shall  not  extend  toward  the  tool\nbeyond    the    BOLTS    plane,    except    for    possible\ntemporary  use  of  the  reserved  space  defined  in  SEMI\nE63.\n6. 4.2  Width \u2014 If locating the IMM adjacent to another\nload  port,  there  are  width  requirements  defined  by  the\ncarrier centroid spacing dimension S from SEMI E15.1.\n6. 4.2.1    If  locating  the  IMM  adjacent  to  an  occupied\nload  port  containing  a  FOUP  with  handles,  then  the\ndesign  of  the  width  should  not  compromise  the  C1\nclearance dimension from SEMI E15.1.\nNOTE 3:    Most tools today are designed with the dimension\nS  chosen  for  spacing  of  boxes  with  handles.    If  the  IMM\nwidth  exceeds  twice  the  x50  dimension  for  a  FOUP  with\nhandles  (from  SEMI  E47.1)  then  the  IMM  may  not  comply\nwith  the  C1  requirement  for  integration  with  most  existing\ntools.\n6. 4.3  Height \u2014 A height H2 (from SEMI E15.1) is the\nupper maximum boundary for the IMM when located at\nthe front of the tool.\n6. 4.4  Exclusion   Volume   \u2014   There   is   an   exclusion\nvolume, defined by dimensions L\nd\nand L\nh\nat the bottom\nrear  of  the  IMM  reserved  for  requirements  from  SEMI\nE64.    The  width  of  this  exclusion  volume  is  the  full\nwidth of the tool.\n6. 4.5  The front of the IMM (towards the tool) between\nthe floor and up to the height of a load port, as given by\nthe  sum  of  H  (SEMI  E15.1)  plus  z79  (SEMI  E63),  is\nidentical with the BOLTS plane.  Above this height, the\nfront of the IMM is limited by the equipment boundary\nas defined in SEMI E15.1.\nNOTE 4:  The BOLTS plane and the equipment boundary are\ndefined  by  a  different  set  of  dimensions  and  thus  are  at\ndifferent   positions.      The   BOLTS   plane   is   located   more\ntowards the tool.\n7  Related Documents\n7. 1  SEMI Standards\nSEMI   E6   \u2014   Guide   for   Semiconductor   Equipment\nInstallation Documentation\nSEMI E51 \u2014 Guide for Typical Facilities Services and\nTermination Matrix\nSEMI E62 \u2014 Specification for 300 mm Front-Opening\nInterface Mechanical Standard (FIMS)\nSEMI E101 \u2014 Provisional Guide for EFEM Functional\nStructure Model\nSEMI  E106  \u2014  Provisional  Overview  Guide  to  SEMI\nStandards  for  Physical  Interfaces  and  Carriers  for  300\nmm Wafers"),(0,i.yg)("p",null,"SEMI E131-0304 \xa9 SEMI 2004 4\nplane\nEquipment\nSide ViewFront View\nL  (E64)\nTop View\nbilateral datum\nfloor\n(E63)\n(when carrier is undocked)\nfacial datum plane\n(E63)\nand removal)\nsubstrate insertion\n(when carrier is docked;\nfacial datum plane\nBOLTS plane\n(E63)\nC\nL\nC\nL\nL\nC\n(E64)\nExclusion volume\n(E64)\nh\nL\nd\n(E15.1)\nboundary\n(E63)\nBOLTS plane\nH2 (E15.1)\nwafer-seating plane:\nnominal\nupper limit for\nwafer-seating plane:\nnominal\nlower limit for\n+(25-1)*z12 (E1.9)\n+z8 (E1.9)\n+z44 (E47.1)\nH (E15.1)\n+z8 (E1.9)\n+z44 (E47.1)\nH (E15.1)\n+z79 (E63)\nH (E15.1)\nD (E15.1)\nD1 (E15.1)\ny76 (E63)\ny70 (E63)\ny70 (E63)\ny76 (E63)\nS (E15.1)\nD (E15.1)D1 (E15.1)"),(0,i.yg)("p",null,"Figure 1\nIMM Dimensional Requirements"),(0,i.yg)("p",null,"SEMI E131-0304 \xa9 SEMI 2004 5\nRELATED INFORMATION 1\nCALCULATION OF NOMINAL WAFER-SEATING PLANE\nNOTICE:    This  related  information  is  not  an  official  part  of  SEMI  E131  and  was  derived  from  work  by  the\noriginating  task  force.    This  related  information  was  approved  for  publication  by  full  letter  ballot  procedures  on\nDecember 4, 2003.\nR1-1  The nominal wafer-seating plane is\ncalculated using values found in a number of\nother standards, as follows.\nR1-1.1    In  SEMI  E1.9  (the  specification  where  this\nplane  is  defined),  the  nominal  wafer-seating  plane  is\nreferenced  from  the  horizontal  datum  plane.    SEMI\nE15.1 defines the horizontal datum plane H to identify a\nreference  plane  for  positioning  kinematic  couplings.\nWhile there are no kinematic couplings required for the\nIMM,  we  use  this  same  dimension  as  a  starting  point\nfor  defining  the  nominal  wafer-seating  plane  for  wafer\ninsertion   and   removal.      As   in   SEMI   E15.1,   the\nhorizontal datum plane is given at a height H relative to\nthe floor.\nR1-1.2    Next,  from  SEMI  E47.1  there  is  defined  an\nexternal horizontal datum plane (equal to the horizontal\ndatum   plane   from   SEMI   E15.1)   and   an   internal\nhorizontal  datum  plane,  where  the  internal  horizontal\ndatum  plane  is  located  at  a  height  of  z44  above  the\nexternal horizontal datum plane.\nR1-1.3    Then,  FOUP  slot  number  1  is  defined  at  a\nheight  z8  in  SEMI  E1.9,  but  should  be  measured  from\nthe internal horizontal datum plane from SEMI E47.1.\nR1-1.4    Finally,  z12  in  SEMI  E1.9  is  the  slot-to-slot\nspacing within a cassette.  So for a 25 substrate cassette,\nthe distance from the FOUP slot number 1 to slot 25 is\n(25-1) * z12."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E135-0704 \xa9 SEMI 2004 1\nSEMI E135-0704\nTEST METHOD FOR RF GENERATORS TO DETERMINE TRANSIENT\nRESPONSE FOR RF POWER DELIVERY SYSTEMS USED IN\nSEMICONDUCTOR PROCESSING EQUIPMENT\nThis test method was technically approved by the Global Metrics Committee and is the direct responsibility\nof  the  North  American  Metrics  Committee.    Current  edition  approved  by  the  North  American  Regional\nStandards Committee on April 22, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," on June 2004; to be published\nJuly 2004.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    The  purpose  of  this  document  is  to  define  a  test\nmethod  used  to  determine  the  transient  response  for  an\nRF  Generator  used  in  RF  power  delivery  systems  for\nsemiconductor  processing  equipment  to  support  SEMI\nE113.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This document specifies the testing procedures and\ntest  equipment  required  for  determining  the  transient\nresponse  of  an  RF  generator  operating  into  a  nominal\n50-ohm  load  as  a  function  of  the  change  in  set  point\nlevel,  including  the  time  delay  between  the  request  for\npower  (i.e.,  RF  enable  signal)  and  the  start  or  stop  of\nthe RF output signal."),(0,i.yg)("li",{parentName:"ol"},"2  The    primary    focus for    this    document    is\nsemiconductor processing equipment including, but not\nlimited to, the following tool types:\n\u2022 Dry etch equipment,\n\u2022 Film deposition equipment (CVD and PVD).\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1    This  standard  addresses  RF  generators  used  in  RF\nsystems that primarily operate in the frequency range of"),(0,i.yg)("li",{parentName:"ol"},"2\xf1100 MHz.  It does not address higher frequency RF\nsystems or microwave systems."),(0,i.yg)("li",{parentName:"ol"},"2  This standard is meant for analyzing RF generators\nthat   are   designed   to   have   a   nominal   characteristic\nimpedance of 50 ohms.  This standard can also be used\nwith   RF   generators   with   a   different   characteristic\nimpedance  if  the  appropriate  standard  terminations  are\nused."),(0,i.yg)("li",{parentName:"ol"},"3  International, national, and local codes, regulations\nand   laws   should   be   consulted   to   ensure   that   the\nequipment      and      procedures      meet      regulatory\nrequirements in each location."),(0,i.yg)("li",{parentName:"ol"},"4      This   standard   does   not   address   any   safety   or\nperformance issues related to RF emissions or electrical\ncodes  (e.g.,  Underwriter\xeds  Laboratory,  Inc.  (UL),  the\nNational      Electrical      Code      (NEC\uf8e8),      Federal\nCommunications   Commission   (FCC)).      It   is   the\nresponsibility of the users of this standard to conform to\nthe appropriate local codes and regulations as applied to\nthis  type  of  equipment,  some  of  which  are  covered  by\nreferenced documents.\n4  Referenced Standard"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI    E113    \xf3    Specification    for    Semiconductor\nProcessing Equipment RF Power Delivery Systems\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  Abbreviations and Acronyms"),(0,i.yg)("li",{parentName:"ol"},"1.1  CVD \xf3 Chemical Vapor Deposition"),(0,i.yg)("li",{parentName:"ol"},"1.2  PVD \xf3 Physical Vapor Deposition"),(0,i.yg)("li",{parentName:"ol"},"1.3  RF \xf3 Radio Frequency"),(0,i.yg)("li",{parentName:"ol"},"1.4  VSWR \xf3 Voltage Standing Wave Ratio"),(0,i.yg)("li",{parentName:"ol"},"2  Definitions of Terms"),(0,i.yg)("li",{parentName:"ol"},"2.1  cable    assembly    \xf3    the    section    of    cable\n(transmission  line),  including  the  connectors,  used  to\nconnect various parts of the RF power delivery system."),(0,i.yg)("li",{parentName:"ol"},"2.2  device  under  test  (DUT)  \xf3  the  RF  generator  to\nbe tested."),(0,i.yg)("li",{parentName:"ol"},"2.3  load  impedance  \xf3  the  load  impedance  is  the\nimpedance to which a generator is attached."),(0,i.yg)("li",{parentName:"ol"},"2.4  RF  enable  signal  \xf3  the  signal  that  a  generator\nreceives to turn on the output power."),(0,i.yg)("li",{parentName:"ol"},"2.5  RF set point signal \xf3 the signal that a generator\nreceives that corresponds to a desired output power.")),(0,i.yg)("p",null,"SEMI E135-0704 \xa9 SEMI 2004 2\n6  Test Apparatus\n6. 1  Digital Oscilloscope \xf3 The Digital Oscilloscope is\nused  to  measure  the  RF  enable  signal,  the  RF  set  point\nsignal, and the RF power output signal.  It shall have a\ndigitization   rate   of   at   least   500   mega-samples   per\nsecond  per  channel.    The  Digital  Oscilloscope  shall\nhave an up-to-date calibration per the manufacturer.\n6. 2  RF   Rectifier/Diode   Detector   \xf3   A   device   that\nconverts  an  RF  signal  into  a  DC  signal  is  used  to\nmeasure  a  signal  related  to  the  output  power  of  the  RF\ngenerator.    The  input  RF  signal  is  produced  by  the  RF\nSignal  Sampler.    The  output  DC  signal  goes  to  the\nDigital Oscilloscope.\n6. 3  RF Signal Sampler \xf3 A device that will detect RF\nvoltage  and/or  current  and  produce  a  reduced-level  RF\nsignal is used for detection purposes.  The sampler can\nbe  a  non-directional  coupler  or  a  directional  coupler\nthat  detects  forward  power.    The  reduced-level  signal\nproduced  by  the  sampler  is  typically  \u221240  to  \u221250  dB\n(decibels) below the RF signal being detected.\n6. 4  RF  Set  Point  Signal  Generator  \xf3  A  device  that\nwill produce a DC signal that is used to set the desired\nRF  generator  output.    The  device  is  connected  to  the\ncontroller  input  of  the  RF  Generator  and  is  measured\nwith the Digital Oscilloscope.\n6. 5  RF Enable Signal Generator \xf3 A device that will\nproduce a DC signal that is used to turn-on and turn-off\nthe   RF   generator   output   power.      The   device   is\nconnected  to  the  controller  input  of  the  RF  Generator\nand is measured with the Digital Oscilloscope.\n6. 6  RF Power Meter \xf3 A device that will measure the\noutput  power  of  the  RF  generator  that  is  used.    It  shall\nhave  an  absolute  power  accuracy  of  \xb1  3  percent  and  a\nmeasurement repeatability of \xb1 1 percent.\n6. 7  RF Adapters and Terminations \xf3 Various adapters\nmay be necessary to convert between different types of\ncoaxial  connectors  (e.g.,  type  N  to  type  HN  adapters).\nAll   adapters   used   shall   have   the   same   nominal\ncharacteristic   impedance   as   the   system,   which   is\ntypically 50 ohms.  For some measurements, additional\ncoaxial   cable   assemblies   are   used.      These   cable\nassemblies    shall    also    be    of    the    same    nominal\ncharacteristic impedance as the system.\n6. 8  High-Power RF Dummy Load \xf3 A high power RF\nload  is  used  to  absorb  the  power  produced  by  the\ngenerator.  It shall have the same nominal characteristic\nimpedance  as  the  RF  generator,  which  is  typically  50\nohms.      The   RF   dummy   load   shall   have   a   power\nhandling  capability  that  is  compatible  with  the  RF\ngenerator being tested.\n7  Safety Precautions\n7. 1  Work should be conducted in accordance with local\nsafety   requirements   and   test   device   manufacturer\nrecommended safety procedures.\n7. 2    The  area  immediately  surrounding  the  Test  Setup\nshall  be  keep  free  and  clear  of  unnecessary  equipment\nand materials.\n8  Test Setup for Measuring the Transient\nResponse of the RF Generator as a Function of\nthe Change in Set Point\n8. 1  The test setup for measuring the transient response\nof  the  RF  generator  consists  of  an  RF  Enable  Signal\nGenerator,  an  RF  Set  Point  Signal  Generator,  a  Digital\nOscilloscope,  the  RF  Generator  (DUT),  an  RF  Signal\nSampler, an RF Rectifier/Diode Detector, an RF Power\nMeter,  and  a  High-Power  Dummy  Load.    A  schematic\nof the test setup is shown in Figure 1.  All signal cables\nthat  are  used  to  connect  to  the  Digital  Oscilloscope\nshould  be  of  comparable  length  so  that  there  is  no\nsignificant time delay between the signals measured by\nthe Digital Oscilloscope.\n8. 2    Prior  to  making  any  measurements,  the  Digital\nOscilloscope  and  other  electronic  test  equipment  shall\nbe   turned   on   and   allowed   to   warm   up   per   the\nmanufacturer\xeds  guidelines  before  the  testing  is  to  take\nplace.  This time will allow for electronics to come to a\nstable operating condition for the measurements.\n9  Test Procedure for Measuring the Transient\nResponse of the RF Generator as a Function of\nthe Change in Set Point\n9. 1    The  test  procedure  described  below  compares  the\nchange  in  the  set  point  signal  (produced  by  the  RF  Set\nPoint  Signal  Generator)  to  the  signal  produced  by  the\nDUT.  The Set Point signal is an input to the DUT and\nis used by the DUT to produce the desired output power\nlevel,  per  the  DUT  manufacturer\xeds  instructions.    The\nDUT  output  power  level  is  measured  with  the  RF\nSignal   Sampler.      The   signal   from   the   RF   Signal\nSampler  is  used  by  the  RF  Rectifier/Diode  Detector  to\nproduce  a  DC  signal  that  corresponds  to  the  RF  output\npower   from   the   DUT.      The   Digital   Oscilloscope\nmeasures both the Set Point signal and the RF Detector\nsignal.\n9. 2  Test Method for Measuring the Transient Response\nof the RF Generator as a Function of the Change in Set\nPoint\n9. 2.1    Connect  the  outputs  of  the  RF  Enable  Signal\nGenerator and the RF Set Point Signal Generator to the\ncontroller  input  of  the  DUT.    Connect  the  RF  power\noutput  of  the  DUT  to  the  input  of  the  RF  Signal"),(0,i.yg)("p",null,"SEMI E135-0704 \xa9 SEMI 2004 3\nSampler,  and  connect  the  output  of  the  RF  Signal\nSampler  to  the  High-Power  RF  Dummy  Load.    If  any\ncoaxial  cable  assemblies  or  adapters  are  used  to  make\nany  of  the  connections  between  the  output  of  the  DUT\nand  the  High-Power  RF  Dummy  Load,  they  shall  have\npower  handling  capability  that  is  consistent  with  the\nmaximum  output  power  of  the  DUT.    Connect  the\nreduced-level signal output of the RF Signal Sampler to\nthe  input  of  the  RF  Rectifier/Diode  detector.    Connect\nthe output of the RF Set Point Signal Generator and the\noutput  of  the  RF  Rectifier/Diode  Detector  to  the  input\nchannels   of   the   Digital   Oscilloscope.      Inspect   all\nconnections of the Test Setup to ensure proper contact.\n9. 2.2    Set  up  the  Digital  Oscilloscope  to  trigger  off  of\nthe  signal  level  change  of  the  RF  Set  Point  Signal\nGenerator.\n9. 2.3    Turn  on  the  RF  Enable  Signal  Generator  to  a\nlevel that will allow the DUT to produce output power.\n9. 2.4  Change the RF Set Point Signal Generator output\nlevel to produce the desired change in RF output power.\nMeasure  and  record  the  RF  Set  Point  Signal  Generator\nsignal  and  the  RF  Rectifier/Diode  Detector  signal  with\nthe Digital Oscilloscope.  Also record the indicated RF\npower levels from before and after the Set Point change\nas measured by the RF Power Meter.  The measurement\nby  the  Digital  Oscilloscope  shall  continue  until  the  RF\noutput power has stabilized, which typically takes a few\nmilli-seconds.\n9. 2.5    The  data  shall  be  recorded  and  then  presented  in\nboth  graphical  and  tabular  forms.    An  example  of  data\ncollected   from   a   Digital   Oscilloscope   for   an   RF\ngenerator test is shown in Figure 2, where the Set Point\nwas  changed  from  3%  to  33%  of  full  power,  and  in\nFigure 3, where the Set Point was changed from 33% to\n3% of full power.\n10  Test Setup for Measuring the Transient\nResponse of the RF Generator as a Function of\nthe Change in RF Enable Signal\n10. 1    The  Test  Setup  for  the  measuring  the  transient\nresponse  of  the  RF  generator  as  a  function  of  the  RF\nEnable signal consists of a RF Enable Signal Generator,\na RF Set Point Signal Generator, a Digital Oscilloscope,\nthe  RF  Generator  (DUT),  a  RF  Signal  Sampler,  a  RF\nRectifier/Diode  Detector,  a  RF  Power  Meter,  and  a\nHigh-Power  Dummy  Load.    A  schematic  of  the  Test\nSetup  is  shown  in  Figure  4.    All  signal  cables  that  are\nused to connect to the Digital Oscilloscope should be of\ncomparable  length  so  that  there  is  no  significant  time\ndelay     between     the     signals     measured     by     the\nOscilloscope.\n10. 2    Prior  to  making  any  measurements,  the  Digital\nOscilloscope  and  other  electronic  test  equipment  shall\nbe   turned   on   and   allowed   to   warm   up   per   the\nmanufacturer\xeds  guidelines  before  the  testing  is  to  take\nplace.  This time will allow for electronics to come to a\nstable operating condition for the measurements.\n11  Test Procedure for Measuring the Transient\nResponse of the RF Generator as a Function of\nthe Change in RF Enable Signal\n11. 1    The  test  procedure  described  below  compares  the\nchange  in  the  RF  Enable  signal  (produced  by  the  RF\nEnable Signal Generator) to the signal produced by the\nDUT.  The Enable signal is an input to the DUT and is\nused  by  the  DUT  to  turn  on  and  turn  off  the  output\npower.  The DUT output power level is measured with\nthe RF Signal Sampler.  The signal from the RF Signal\nSampler  is  used  by  the  RF  Rectifier/Diode  Detector  to\nproduce  a  DC  signal  that  corresponds  to  the  RF  output\npower   from   the   DUT.      The   Digital   Oscilloscope\nmeasures   both   the   RF   Enable   signal   and   the   RF\nDetector signal.\n11. 2  Test    Method    for    Measuring    the    Transient\nResponse  of  the  RF Generator  as  a  Function  of  the\nChange in RF Enable Signal\n11. 2.1    Connect  the  outputs  of  the  RF  Enable  Signal\nGenerator and the RF Set Point Signal Generator to the\ncontroller  input  of  the  DUT.    Connect  the  RF  power\noutput  of  the  DUT  to  the  input  of  the  RF  Signal\nSampler,  and  connect  the  output  of  the  RF  Signal\nSampler  to  the  High-Power  RF  Dummy  Load.    If  any\ncoaxial  cable  assemblies  or  adapters  are  used  to  make\nany  of  the  connections  between  the  output  of  the  DUT\nand  the  High-Power  RF  Dummy  Load,  they  shall  have\npower  handling  capability  that  is  consistent  with  the\nmaximum  output  power  of  the  DUT.    Connect  the\nreduced-level signal output of the RF Signal Sampler to\nthe  input  of  the  RF  Rectifier/Diode  detector.    Connect\nthe  output  of  the  RF  Enable  Signal  Generator  and  the\noutput  of  the  RF  Rectifier/Diode  Detector  to  the  input\nchannels   of   the   Digital   Oscilloscope.      Inspect   all\nconnections of the Test Setup to ensure proper contact.\n11. 2.2  Set up the Digital Oscilloscope to trigger off of\nthe   signal   level   change   of   the   RF   Enable   Signal\nGenerator.\n11. 2.3    Turn  on  the  RF  Set  Point  Signal  Generator  to  a\nlevel that will produce the desired output power.\n11. 2.4    Change  the  RF  Enable  Signal  Generator  output\nto  a  level  that  will  turn  on  the  DUT  (per  the  DUT\nmanufacturer\xeds  specification).    Measure  and  record  the\ntime  delay  between  the  RF  Enable  Signal  Generator\nsignal  and  the  RF  Rectifier/Diode  Detector  signal  with\nthe Digital Oscilloscope.  Also record the indicated RF\noutput  power  level  as  measured  by  the  RF  Power\nMeter.    The  measurement  by  the  Digital  Oscilloscope"),(0,i.yg)("p",null,"SEMI E135-0704 \xa9 SEMI 2004 4\nshall continue until the RF output power has stabilized,\nwhich typically takes a few milli-seconds.  An example\nof  data  collected  from  a  Digital  Oscilloscope  for  a  RF\ngenerator   test   is   shown   in   Figure   5.      Repeat   this\nmeasurement  a  minimum  of  31  times  and  record  each\ncondition.\n11. 2.5    Report  the  average  delay  time  and  standard\ndeviation  between  the  RF  Enable  signal  turn  on  signal\nand the RF output power signal.\n11. 2.6    Change  the  RF  Enable  Signal  Generator  output\nto  a  level  that  will  turn  off  the  DUT  (per  the  DUT\nmanufacturer\xeds  specification).    Measure  and  record  the\ntime  delay  between  the  RF  Enable  Signal  Generator\nsignal  and  the  RF  Rectifier/Diode  Detector  signal  with\nthe Digital Oscilloscope.  Also record the indicated RF\noutput  power  level  as  measured  by  the  RF  Power\nMeter.    The  measurement  by  the  Digital  Oscilloscope\nshall continue until the RF output power has stabilized.\nRepeat  this  measurement  a  minimum  of  31  times  and\nrecord each condition.\n11. 2.7    Report  the  average  delay  time  and  standard\ndeviation  between  the  RF  Enable  signal  turn  off  signal\nand the RF output power signal.\n12  Reporting Test Results\n12. 1    Report  the  type  of  Digital  Oscilloscope  and  the\ndetails  of  the  Digital  Oscilloscope  parameters  used  for\nthe tests, including the digitization rate used for the test.\n12. 2    Report  the  type  of  RF  Signal  Sampler  used  and\nthe  type  of  RF  Rectifier/Diode  Detector  used  for  the\ntest.\n12. 3    Report  the  transient  response  of  the  DUT  as  a\nfunction  of  RF  Set  Point  change.    The  data  shall  be\npresented  in  both  graphical  and  tabular  forms.    Report\nthe power level changes measured for the test.\n12. 4    Report  the  average  and  standard  deviation  of  the\ntime  delay  for  the  RF  Enable  turn  on  and  turn  off\nconditions.    Report  the  average  and  standard  deviation\nof power level changes measured for the test.\n13  Related Documents\n13. 1  IEEE\nIEEE-STD-572  \xf3  IEEE  Standard  for  Qualification  of\nClass  1E  Connection  Assemblies  for  Nuclear  Power\nGenerating Stations\nIEEE-STD-383  \xf3  IEEE  Standard  for  Type  Test  of\nClass    1E    Electrical    Cables,    Field    Splices,    and\nConnections for Nuclear Power Generating Stations\n13. 2  MIL-Spec\nMIL-PRF-31031A     \xf3     General     Specification     for\nConnectors, Electrical, Plugs and Receptacles, Coaxial,\nRadio  Frequency,  High  Reliability,  for  Flexible  and\nSemirigid Cables\nMIL-PRF-39012D    \xf3    General    Specification    for\nConnectors, Coaxial, Radio Frequency\nMIL-STD-348   \xf3   General   Specification   for   Radio\nFrequency Connector Interfaces\nMIL-STD-220B  \xf3  Test  Method  Standard:  Method  of\nInsertion Loss Measurement\nRF  Si gnal   Sa mple r\nDirectional  or   Non -\ndi re ct i onal  Coup le r\nRF Power\nMet er\nHigh-Power\nRF Du mmy\nLoad\nRF   S e t - Po i n t /\nSigna l G ener ator\nRF Enab le\nS igna l G ener a tor\nRF\nGene r ato r\n(DUT )\nRF Rec tifier/\nD iode  De tec to r\nDigital Scop e"),(0,i.yg)("p",null,"NOTE: If cable assemblies are used between the output of the RF Generator (DUT) and the High-Power Dummy Load, they shall\nhave the same nominal impedance as the DUT and shall have a power handling capability that is consistent with the maximum\noutput power of the RF Generator (DUT).\nFigure 1\nSchematic of the Test Setup for the Measuring the Transient Response of the RF Generator (DUT) as a\nFunction of a Change in the Set Point"),(0,i.yg)("p",null,"SEMI E135-0704 \xa9 SEMI 2004 5\nTransient"),(0,i.yg)("p",null,"NOTE:  These data are for conditions where the requested power went from 3% to 33% of the full power of the RF Generator\nbeing tested.\nFigure 2\nExample of Digital Oscilloscope Data that Shows the Transient Response of the RF Output Power (Lower\nTrace) Due to a Change in Set Point Signal (Upper Trace)"))}h.isMDXComponent=!0}}]);