<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.804+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_BREADY' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.321+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWUSER' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.299+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWREGION' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.280+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWQOS' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.260+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWPROT' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.245+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWCACHE' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.230+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLOCK' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.214+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWBURST' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.198+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWSIZE' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.182+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLEN' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.167+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWID' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.151+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWADDR' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.135+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWVALID' to 0." projectName="fpga" solutionName="solution1" date="2023-09-27T17:44:04.122+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin&lt;33, 6>' to 'sin_33_6_s'." projectName="fpga" solutionName="solution1" date="2023-09-27T17:42:04.886+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed&lt;35, 3, 0>' to 'cordic_circ_apfixed_35_3_0_s'." projectName="fpga" solutionName="solution1" date="2023-09-27T17:41:59.545+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'while_loop' (fpga/kernel.cpp:64:14) in function 'kernel' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="fpga" solutionName="solution1" date="2023-09-27T17:41:59.331+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] fpga/kernel.cpp:64: variable-indexed range selection may cause suboptimal QoR." projectName="fpga" solutionName="solution1" date="2023-09-27T17:41:36.265+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed&lt;35, 3, 0>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)" projectName="fpga" solutionName="solution1" date="2023-09-27T17:41:29.052+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization' has been removed because the loop is unrolled completely (fpga/kernel.cpp:5:0)" projectName="fpga" solutionName="solution1" date="2023-09-27T17:41:29.018+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
