User-defined configuration file (/h/mrocke01/EECE0193/NVSim/cfg_files/SRAM_cache_64_2.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Cache
Capacity   : 64KB
Cache Line Size: 64Bytes
Cache Associativity: 2 Ways

Searching for the best solution that is optimized for read energy-delay-product ...

=======================
CACHE DESIGN -- SUMMARY
=======================
Access Mode: Sequential
Area:
 - Total Area = 0.086mm^2
 |--- Data Array Area = 313.837um x 262.273um = 0.082mm^2
 |--- Tag Array Area  = 92.228um x 36.104um = 0.003mm^2
Timing:
 - Cache Hit Latency   = 0.671ns
 - Cache Miss Latency  = 0.510ns
 - Cache Write Latency = 0.450ns
Power:
 - Cache Hit Dynamic Energy   = 0.046nJ per access
 - Cache Miss Dynamic Energy  = 0.000nJ per access
 - Cache Write Dynamic Energy = 0.045nJ per access
 - Cache Total Leakage Power  = 0.011mW
 |--- Cache Data Array Leakage Power = 0.010mW
 |--- Cache Tag Array Leakage Power  = 0.000mW

CACHE DATA ARRAY
=============
CONFIGURATION
=============
Bank Organization: 32 x 128
 - Row Activation   : 1 / 32
 - Column Activation: 128 / 128
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 4 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
 - One set is partitioned into 1 rows
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 313.837um x 262.273um = 82310.718um^2
 |--- Mat Area      = 9.807um x 2.049um = 20.095um^2   (45.010%)
 |--- Subarray Area = 4.185um x 1.025um = 4.288um^2   (52.734%)
 - Area Efficiency = 45.010%
Timing:
 -  Read Latency = 161.081ps
 |--- H-Tree Latency = 42.660ps
 |--- Mat Latency    = 118.422ps
    |--- Predecoder Latency = 61.274ps
    |--- Subarray Latency   = 57.148ps
       |--- Row Decoder Latency = 25.438ps
       |--- Bitline Latency     = 19.618ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 8.333ps
       |--- Precharge Latency   = 28.477ps
 - Write Latency = 139.752ps
 |--- H-Tree Latency = 21.330ps
 |--- Mat Latency    = 118.422ps
    |--- Predecoder Latency = 61.274ps
    |--- Subarray Latency   = 57.148ps
       |--- Row Decoder Latency = 25.438ps
       |--- Charge Latency      = 7.427ps
 - Read Bandwidth  = 1.063TB/s
 - Write Bandwidth = 1.120TB/s
Power:
 -  Read Dynamic Energy = 46.057pJ
 |--- H-Tree Dynamic Energy = 43.329pJ
 |--- Mat Dynamic Energy    = 0.021pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.005pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000pJ
       |--- Mux Decoder Dynamic Energy = 0.001pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.002pJ
 - Write Dynamic Energy = 44.336pJ
 |--- H-Tree Dynamic Energy = 43.329pJ
 |--- Mat Dynamic Energy    = 0.008pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.002pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000pJ
       |--- Mux Decoder Dynamic Energy = 0.001pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 10.119uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.471nW per mat

CACHE TAG ARRAY
=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 1 / 2
 - Column Activation: 1 / 2
 - Subarray Size    : 128 Rows x 70 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
 - One set is partitioned into 1 rows
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 92.228um x 36.104um = 3329.800um^2
 |--- Mat Area      = 92.228um x 36.104um = 3329.800um^2   (76.059%)
 |--- Subarray Area = 43.105um x 18.052um = 778.127um^2   (81.368%)
 - Area Efficiency = 76.059%
Timing:
 -  Read Latency = 509.614ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 509.614ps
    |--- Predecoder Latency = 172.657ps
    |--- Subarray Latency   = 276.982ps
       |--- Row Decoder Latency = 121.327ps
       |--- Bitline Latency     = 151.895ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 0.000ps
       |--- Precharge Latency   = 343.847ps
    |--- Comparator Latency  = 59.975ps
 - Write Latency = 449.639ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 449.639ps
    |--- Predecoder Latency = 172.657ps
    |--- Subarray Latency   = 276.982ps
       |--- Row Decoder Latency = 121.327ps
       |--- Charge Latency      = 15.295ps
 - Read Bandwidth  = 8.759GB/s
 - Write Bandwidth = 15.795GB/s
Power:
 -  Read Dynamic Energy = 0.324pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 0.324pJ per mat
    |--- Predecoder Dynamic Energy = 0.087pJ
    |--- Subarray Dynamic Energy   = 0.236pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.009pJ
       |--- Mux Decoder Dynamic Energy = 0.022pJ
       |--- Senseamp Dynamic Energy    = 0.024pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.030pJ
 - Write Dynamic Energy = 0.269pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 0.269pJ per mat
    |--- Predecoder Dynamic Energy = 0.087pJ
    |--- Subarray Dynamic Energy   = 0.182pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.009pJ
       |--- Mux Decoder Dynamic Energy = 0.022pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 461.812nW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 461.812nW per mat

Finished!
