# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:24 on Apr 12,2023
# vlog -reportprogress 300 ./lab2.sv 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 22:49:24 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:24 on Apr 12,2023
# vlog -reportprogress 300 ./lab2_tb.sv 
# -- Compiling module lab2_tb
# 
# Top level modules:
# 	lab2_tb
# End time: 22:49:24 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lab2_tb 
# Start time: 22:49:24 on Apr 12,2023
# Loading sv_std.std
# Loading work.lab2_tb
# Loading work.lab2
# ** Error: Cannot open macro file: lab2_wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: lab2_wave.do
#     while executing
# "do lab2_wave.do"
add wave -position end  sim:/lab2_tb/SW[7]
add wave -position end  sim:/lab2_tb/SW[6]
add wave -position end  sim:/lab2_tb/SW[5]
add wave -position end  sim:/lab2_tb/SW[4]
add wave -position end  sim:/lab2_tb/SW[3]
add wave -position end  sim:/lab2_tb/SW[2]
add wave -position end  sim:/lab2_tb/SW[1]
add wave -position end  sim:/lab2_tb/SW[0]
add wave -position end  sim:/lab2_tb/LEDR[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab2_files/lab2_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:16 on Apr 12,2023
# vlog -reportprogress 300 ./lab2.sv 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 22:51:16 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:16 on Apr 12,2023
# vlog -reportprogress 300 ./lab2_tb.sv 
# -- Compiling module lab2_tb
# 
# Top level modules:
# 	lab2_tb
# End time: 22:51:16 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:17 on Apr 12,2023, Elapsed time: 0:01:53
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lab2_tb 
# Start time: 22:51:17 on Apr 12,2023
# Loading sv_std.std
# Loading work.lab2_tb
# Loading work.lab2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:59 on Apr 12,2023
# vlog -reportprogress 300 ./lab2.sv 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 22:57:59 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:59 on Apr 12,2023
# vlog -reportprogress 300 ./lab2_tb.sv 
# -- Compiling module lab2_tb
# 
# Top level modules:
# 	lab2_tb
# End time: 22:57:59 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:58:00 on Apr 12,2023, Elapsed time: 0:06:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lab2_tb 
# Start time: 22:58:00 on Apr 12,2023
# Loading sv_std.std
# Loading work.lab2_tb
# Loading work.lab2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/lab2_tb/LEDR[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab2_files/lab2_wave.do
# End time: 23:40:40 on Apr 12,2023, Elapsed time: 0:42:40
# Errors: 0, Warnings: 0
