
ELEC3300_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a58  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e48  08011be8  08011be8  00021be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013a30  08013a30  000300e4  2**0
                  CONTENTS
  4 .ARM          00000008  08013a30  08013a30  00023a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013a38  08013a38  000300e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013a38  08013a38  00023a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013a3c  08013a3c  00023a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  08013a40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300e4  2**0
                  CONTENTS
 10 .bss          0000722c  200000e4  200000e4  000300e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007310  20007310  000300e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026bb8  00000000  00000000  00030114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c53  00000000  00000000  00056ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fa0  00000000  00000000  0005c920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002818c  00000000  00000000  0005e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029c0a  00000000  00000000  00086a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db92a  00000000  00000000  000b0656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018bf80  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00001d48  00000000  00000000  0018bfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000092a8  00000000  00000000  0018dd18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e4 	.word	0x200000e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011bd0 	.word	0x08011bd0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e8 	.word	0x200000e8
 80001cc:	08011bd0 	.word	0x08011bd0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  ApplicationTypeDef last_Appli_state = Appli_state;
 8000f52:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <main+0x88>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f003 fdd0 	bl	8004afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f83c 	bl	8000fd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 f9f6 	bl	8001350 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f64:	f000 f9cc 	bl	8001300 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f68:	f000 f8b4 	bl	80010d4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f6c:	f000 f8e0 	bl	8001130 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 8000f70:	f000 f99c 	bl	80012ac <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8000f74:	f00d fbf4 	bl	800e760 <MX_USB_HOST_Init>
  MX_SPI2_Init();
 8000f78:	f000 f908 	bl	800118c <MX_SPI2_Init>
  MX_CRC_Init();
 8000f7c:	f000 f896 	bl	80010ac <MX_CRC_Init>
  MX_TIM3_Init();
 8000f80:	f000 f93a 	bl	80011f8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  synth_init();
 8000f84:	f000 fe86 	bl	8001c94 <synth_init>
  Displ_Init(Displ_Orientat_0);			// initialize display controller - set orientation parameter as per your needs
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f001 fceb 	bl	8002964 <Displ_Init>
  Displ_CLS(BLACK);						// clear the screen - BLACK or any other color you prefer
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f001 fe5c 	bl	8002c4c <Displ_CLS>
  Displ_BackLight('I');  					// initialize backlight
 8000f94:	2049      	movs	r0, #73	; 0x49
 8000f96:	f002 f929 	bl	80031ec <Displ_BackLight>
  InitMenu();
 8000f9a:	f002 fb83 	bl	80036a4 <InitMenu>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f9e:	f00d fc05 	bl	800e7ac <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if(last_Appli_state != Appli_state) {
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <main+0x88>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d00a      	beq.n	8000fc2 <main+0x76>
      last_Appli_state = Appli_state;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <main+0x88>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	71fb      	strb	r3, [r7, #7]

      if(Appli_state == APPLICATION_READY) {
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <main+0x88>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d103      	bne.n	8000fc2 <main+0x76>
        start_midi(); // Initialize midi controller
 8000fba:	f000 fadd 	bl	8001578 <start_midi>
        callDrawMenu();
 8000fbe:	f002 fea5 	bl	8003d0c <callDrawMenu>
      }

    }
    if(last_Appli_state != APPLICATION_READY) {
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d102      	bne.n	8000fce <main+0x82>
    	continue;
    	// Don't do RunMenu1() when Appli_state != APPLICATION_READY
    }
    RunMenu1();
 8000fc8:	f002 fe12 	bl	8003bf0 <RunMenu1>
 8000fcc:	e7e7      	b.n	8000f9e <main+0x52>
    	continue;
 8000fce:	bf00      	nop
    MX_USB_HOST_Process();
 8000fd0:	e7e5      	b.n	8000f9e <main+0x52>
 8000fd2:	bf00      	nop
 8000fd4:	200059d0 	.word	0x200059d0

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b094      	sub	sp, #80	; 0x50
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0320 	add.w	r3, r7, #32
 8000fe2:	2230      	movs	r2, #48	; 0x30
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f00f fde6 	bl	8010bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	4b28      	ldr	r3, [pc, #160]	; (80010a4 <SystemClock_Config+0xcc>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001004:	4a27      	ldr	r2, [pc, #156]	; (80010a4 <SystemClock_Config+0xcc>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100a:	6413      	str	r3, [r2, #64]	; 0x40
 800100c:	4b25      	ldr	r3, [pc, #148]	; (80010a4 <SystemClock_Config+0xcc>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001018:	2300      	movs	r3, #0
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	4b22      	ldr	r3, [pc, #136]	; (80010a8 <SystemClock_Config+0xd0>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a21      	ldr	r2, [pc, #132]	; (80010a8 <SystemClock_Config+0xd0>)
 8001022:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <SystemClock_Config+0xd0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001034:	2301      	movs	r3, #1
 8001036:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001038:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103e:	2302      	movs	r3, #2
 8001040:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001042:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001046:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001048:	2304      	movs	r3, #4
 800104a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800104c:	23a8      	movs	r3, #168	; 0xa8
 800104e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001050:	2302      	movs	r3, #2
 8001052:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001054:	2307      	movs	r3, #7
 8001056:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001058:	f107 0320 	add.w	r3, r7, #32
 800105c:	4618      	mov	r0, r3
 800105e:	f008 f8cb 	bl	80091f8 <HAL_RCC_OscConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001068:	f000 fa82 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106c:	230f      	movs	r3, #15
 800106e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001070:	2302      	movs	r3, #2
 8001072:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001078:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800107c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800107e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001082:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001084:	f107 030c 	add.w	r3, r7, #12
 8001088:	2105      	movs	r1, #5
 800108a:	4618      	mov	r0, r3
 800108c:	f008 fb2c 	bl	80096e8 <HAL_RCC_ClockConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001096:	f000 fa6b 	bl	8001570 <Error_Handler>
  }
}
 800109a:	bf00      	nop
 800109c:	3750      	adds	r7, #80	; 0x50
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40007000 	.word	0x40007000

080010ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <MX_CRC_Init+0x20>)
 80010b2:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <MX_CRC_Init+0x24>)
 80010b4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	; (80010cc <MX_CRC_Init+0x20>)
 80010b8:	f003 ff25 	bl	8004f06 <HAL_CRC_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80010c2:	f000 fa55 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20005e90 	.word	0x20005e90
 80010d0:	40023000 	.word	0x40023000

080010d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <MX_I2C1_Init+0x50>)
 80010da:	4a13      	ldr	r2, [pc, #76]	; (8001128 <MX_I2C1_Init+0x54>)
 80010dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010de:	4b11      	ldr	r3, [pc, #68]	; (8001124 <MX_I2C1_Init+0x50>)
 80010e0:	4a12      	ldr	r2, [pc, #72]	; (800112c <MX_I2C1_Init+0x58>)
 80010e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <MX_I2C1_Init+0x50>)
 80010f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f8:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010fe:	4b09      	ldr	r3, [pc, #36]	; (8001124 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <MX_I2C1_Init+0x50>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <MX_I2C1_Init+0x50>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001110:	4804      	ldr	r0, [pc, #16]	; (8001124 <MX_I2C1_Init+0x50>)
 8001112:	f006 f9f1 	bl	80074f8 <HAL_I2C_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800111c:	f000 fa28 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20005e3c 	.word	0x20005e3c
 8001128:	40005400 	.word	0x40005400
 800112c:	000186a0 	.word	0x000186a0

08001130 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001134:	4b13      	ldr	r3, [pc, #76]	; (8001184 <MX_I2S3_Init+0x54>)
 8001136:	4a14      	ldr	r2, [pc, #80]	; (8001188 <MX_I2S3_Init+0x58>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800113a:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_I2S3_Init+0x54>)
 800113c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001140:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001142:	4b10      	ldr	r3, [pc, #64]	; (8001184 <MX_I2S3_Init+0x54>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001148:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_I2S3_Init+0x54>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800114e:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <MX_I2S3_Init+0x54>)
 8001150:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001154:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <MX_I2S3_Init+0x54>)
 8001158:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800115c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_I2S3_Init+0x54>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_I2S3_Init+0x54>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_I2S3_Init+0x54>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_I2S3_Init+0x54>)
 8001172:	f007 f9bf 	bl	80084f4 <HAL_I2S_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 800117c:	f000 f9f8 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200063e4 	.word	0x200063e4
 8001188:	40003c00 	.word	0x40003c00

0800118c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MX_SPI2_Init+0x64>)
 8001192:	4a18      	ldr	r2, [pc, #96]	; (80011f4 <MX_SPI2_Init+0x68>)
 8001194:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001196:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_SPI2_Init+0x64>)
 8001198:	f44f 7282 	mov.w	r2, #260	; 0x104
 800119c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800119e:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d0:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011d8:	220a      	movs	r2, #10
 80011da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_SPI2_Init+0x64>)
 80011de:	f008 fe0f 	bl	8009e00 <HAL_SPI_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80011e8:	f000 f9c2 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200059e4 	.word	0x200059e4
 80011f4:	40003800 	.word	0x40003800

080011f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fe:	f107 0320 	add.w	r3, r7, #32
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
 8001214:	611a      	str	r2, [r3, #16]
 8001216:	615a      	str	r2, [r3, #20]
 8001218:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800121a:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <MX_TIM3_Init+0xac>)
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <MX_TIM3_Init+0xb0>)
 800121e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 8001220:	4b20      	ldr	r3, [pc, #128]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001222:	f242 7210 	movw	r2, #10000	; 0x2710
 8001226:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001228:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <MX_TIM3_Init+0xac>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800122e:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001230:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001234:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001236:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <MX_TIM3_Init+0xac>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001242:	4818      	ldr	r0, [pc, #96]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001244:	f009 fdda 	bl	800adfc <HAL_TIM_PWM_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800124e:	f000 f98f 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	4619      	mov	r1, r3
 8001260:	4810      	ldr	r0, [pc, #64]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001262:	f00a f92d 	bl	800b4c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800126c:	f000 f980 	bl	8001570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001270:	2360      	movs	r3, #96	; 0x60
 8001272:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2204      	movs	r2, #4
 8001284:	4619      	mov	r1, r3
 8001286:	4807      	ldr	r0, [pc, #28]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001288:	f009 fe08 	bl	800ae9c <HAL_TIM_PWM_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001292:	f000 f96d 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001296:	4803      	ldr	r0, [pc, #12]	; (80012a4 <MX_TIM3_Init+0xac>)
 8001298:	f000 fc20 	bl	8001adc <HAL_TIM_MspPostInit>

}
 800129c:	bf00      	nop
 800129e:	3728      	adds	r7, #40	; 0x28
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20006298 	.word	0x20006298
 80012a8:	40000400 	.word	0x40000400

080012ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012b2:	4a12      	ldr	r2, [pc, #72]	; (80012fc <MX_USART2_UART_Init+0x50>)
 80012b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012d2:	220c      	movs	r2, #12
 80012d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_USART2_UART_Init+0x4c>)
 80012e4:	f00a f968 	bl	800b5b8 <HAL_UART_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ee:	f000 f93f 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20006340 	.word	0x20006340
 80012fc:	40004400 	.word	0x40004400

08001300 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <MX_DMA_Init+0x4c>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <MX_DMA_Init+0x4c>)
 8001310:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <MX_DMA_Init+0x4c>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	2100      	movs	r1, #0
 8001326:	200f      	movs	r0, #15
 8001328:	f003 fd9b 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800132c:	200f      	movs	r0, #15
 800132e:	f003 fdb4 	bl	8004e9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	2010      	movs	r0, #16
 8001338:	f003 fd93 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800133c:	2010      	movs	r0, #16
 800133e:	f003 fdac 	bl	8004e9a <HAL_NVIC_EnableIRQ>

}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08c      	sub	sp, #48	; 0x30
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 031c 	add.w	r3, r7, #28
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
 800136a:	4b7c      	ldr	r3, [pc, #496]	; (800155c <MX_GPIO_Init+0x20c>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a7b      	ldr	r2, [pc, #492]	; (800155c <MX_GPIO_Init+0x20c>)
 8001370:	f043 0310 	orr.w	r3, r3, #16
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b79      	ldr	r3, [pc, #484]	; (800155c <MX_GPIO_Init+0x20c>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0310 	and.w	r3, r3, #16
 800137e:	61bb      	str	r3, [r7, #24]
 8001380:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	4b75      	ldr	r3, [pc, #468]	; (800155c <MX_GPIO_Init+0x20c>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a74      	ldr	r2, [pc, #464]	; (800155c <MX_GPIO_Init+0x20c>)
 800138c:	f043 0304 	orr.w	r3, r3, #4
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b72      	ldr	r3, [pc, #456]	; (800155c <MX_GPIO_Init+0x20c>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0304 	and.w	r3, r3, #4
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	4b6e      	ldr	r3, [pc, #440]	; (800155c <MX_GPIO_Init+0x20c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a6d      	ldr	r2, [pc, #436]	; (800155c <MX_GPIO_Init+0x20c>)
 80013a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b6b      	ldr	r3, [pc, #428]	; (800155c <MX_GPIO_Init+0x20c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4b67      	ldr	r3, [pc, #412]	; (800155c <MX_GPIO_Init+0x20c>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a66      	ldr	r2, [pc, #408]	; (800155c <MX_GPIO_Init+0x20c>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b64      	ldr	r3, [pc, #400]	; (800155c <MX_GPIO_Init+0x20c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b60      	ldr	r3, [pc, #384]	; (800155c <MX_GPIO_Init+0x20c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a5f      	ldr	r2, [pc, #380]	; (800155c <MX_GPIO_Init+0x20c>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b5d      	ldr	r3, [pc, #372]	; (800155c <MX_GPIO_Init+0x20c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	4b59      	ldr	r3, [pc, #356]	; (800155c <MX_GPIO_Init+0x20c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a58      	ldr	r2, [pc, #352]	; (800155c <MX_GPIO_Init+0x20c>)
 80013fc:	f043 0308 	orr.w	r3, r3, #8
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b56      	ldr	r3, [pc, #344]	; (800155c <MX_GPIO_Init+0x20c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0308 	and.w	r3, r3, #8
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f24c 0108 	movw	r1, #49160	; 0xc008
 8001414:	4852      	ldr	r0, [pc, #328]	; (8001560 <MX_GPIO_Init+0x210>)
 8001416:	f004 fc33 	bl	8005c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_Power_GPIO_Port, OTG_FS_Power_Pin, GPIO_PIN_SET);
 800141a:	2201      	movs	r2, #1
 800141c:	2101      	movs	r1, #1
 800141e:	4851      	ldr	r0, [pc, #324]	; (8001564 <MX_GPIO_Init+0x214>)
 8001420:	f004 fc2e 	bl	8005c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DISPL_CS_Pin|TOUCH_CS_Pin, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800142a:	484d      	ldr	r0, [pc, #308]	; (8001560 <MX_GPIO_Init+0x210>)
 800142c:	f004 fc28 	bl	8005c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001436:	484c      	ldr	r0, [pc, #304]	; (8001568 <MX_GPIO_Init+0x218>)
 8001438:	f004 fc22 	bl	8005c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800143c:	2200      	movs	r2, #0
 800143e:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001442:	484a      	ldr	r0, [pc, #296]	; (800156c <MX_GPIO_Init+0x21c>)
 8001444:	f004 fc1c 	bl	8005c80 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin DISPL_RST_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|DISPL_RST_Pin;
 8001448:	f248 0308 	movw	r3, #32776	; 0x8008
 800144c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	4619      	mov	r1, r3
 8001460:	483f      	ldr	r0, [pc, #252]	; (8001560 <MX_GPIO_Init+0x210>)
 8001462:	f004 f95d 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_Power_Pin */
  GPIO_InitStruct.Pin = OTG_FS_Power_Pin;
 8001466:	2301      	movs	r3, #1
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_Power_GPIO_Port, &GPIO_InitStruct);
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	4619      	mov	r1, r3
 800147c:	4839      	ldr	r0, [pc, #228]	; (8001564 <MX_GPIO_Init+0x214>)
 800147e:	f004 f94f 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001482:	2304      	movs	r3, #4
 8001484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800148e:	f107 031c 	add.w	r3, r7, #28
 8001492:	4619      	mov	r1, r3
 8001494:	4834      	ldr	r0, [pc, #208]	; (8001568 <MX_GPIO_Init+0x218>)
 8001496:	f004 f943 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_INT_Pin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin;
 800149a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800149e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStruct);
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	4619      	mov	r1, r3
 80014b0:	482b      	ldr	r0, [pc, #172]	; (8001560 <MX_GPIO_Init+0x210>)
 80014b2:	f004 f935 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_CS_Pin TOUCH_CS_Pin DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin|TOUCH_CS_Pin|DISPL_DC_Pin;
 80014b6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80014ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014bc:	2301      	movs	r3, #1
 80014be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c4:	2302      	movs	r3, #2
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	4619      	mov	r1, r3
 80014ce:	4824      	ldr	r0, [pc, #144]	; (8001560 <MX_GPIO_Init+0x210>)
 80014d0:	f004 f926 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_LED_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin;
 80014d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DISPL_LED_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	4619      	mov	r1, r3
 80014ec:	481e      	ldr	r0, [pc, #120]	; (8001568 <MX_GPIO_Init+0x218>)
 80014ee:	f004 f917 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80014f2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80014f6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	4619      	mov	r1, r3
 800150a:	4818      	ldr	r0, [pc, #96]	; (800156c <MX_GPIO_Init+0x21c>)
 800150c:	f004 f908 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001510:	2320      	movs	r3, #32
 8001512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800151c:	f107 031c 	add.w	r3, r7, #28
 8001520:	4619      	mov	r1, r3
 8001522:	4812      	ldr	r0, [pc, #72]	; (800156c <MX_GPIO_Init+0x21c>)
 8001524:	f004 f8fc 	bl	8005720 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001528:	2302      	movs	r3, #2
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800152c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001530:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001536:	f107 031c 	add.w	r3, r7, #28
 800153a:	4619      	mov	r1, r3
 800153c:	4808      	ldr	r0, [pc, #32]	; (8001560 <MX_GPIO_Init+0x210>)
 800153e:	f004 f8ef 	bl	8005720 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2100      	movs	r1, #0
 8001546:	2028      	movs	r0, #40	; 0x28
 8001548:	f003 fc8b 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800154c:	2028      	movs	r0, #40	; 0x28
 800154e:	f003 fca4 	bl	8004e9a <HAL_NVIC_EnableIRQ>

}
 8001552:	bf00      	nop
 8001554:	3730      	adds	r7, #48	; 0x30
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40023800 	.word	0x40023800
 8001560:	40021000 	.word	0x40021000
 8001564:	40020800 	.word	0x40020800
 8001568:	40020400 	.word	0x40020400
 800156c:	40020c00 	.word	0x40020c00

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001574:	e7fe      	b.n	8001574 <Error_Handler+0x4>
	...

08001578 <start_midi>:

extern USBH_HandleTypeDef hUsbHostFS;
uint8_t MIDI_RX_Buffer[RX_BUFF_SIZE]; // MIDI reception buffer

void start_midi(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 800157c:	2240      	movs	r2, #64	; 0x40
 800157e:	4903      	ldr	r1, [pc, #12]	; (800158c <start_midi+0x14>)
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <start_midi+0x18>)
 8001582:	f00b fc8c 	bl	800ce9e <USBH_MIDI_Receive>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000642c 	.word	0x2000642c
 8001590:	20006b64 	.word	0x20006b64

08001594 <USBH_MIDI_ReceiveCallback>:

void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost) // from usbh.midi.c
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  // each USB midi package is 4 bytes long
  uint16_t numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUsbHostFS) / 4;
 800159c:	481f      	ldr	r0, [pc, #124]	; (800161c <USBH_MIDI_ReceiveCallback+0x88>)
 800159e:	f00b fc62 	bl	800ce66 <USBH_MIDI_GetLastReceivedDataSize>
 80015a2:	4603      	mov	r3, r0
 80015a4:	089b      	lsrs	r3, r3, #2
 80015a6:	81bb      	strh	r3, [r7, #12]
  printf("midi received %d packets.\r\n", numberOfPackets);
 80015a8:	89bb      	ldrh	r3, [r7, #12]
 80015aa:	4619      	mov	r1, r3
 80015ac:	481c      	ldr	r0, [pc, #112]	; (8001620 <USBH_MIDI_ReceiveCallback+0x8c>)
 80015ae:	f00f fbeb 	bl	8010d88 <iprintf>
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80015b2:	2300      	movs	r3, #0
 80015b4:	81fb      	strh	r3, [r7, #14]
 80015b6:	e024      	b.n	8001602 <USBH_MIDI_ReceiveCallback+0x6e>
    uint8_t cin_cable   = MIDI_RX_Buffer[4*i+0];
 80015b8:	89fb      	ldrh	r3, [r7, #14]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4a19      	ldr	r2, [pc, #100]	; (8001624 <USBH_MIDI_ReceiveCallback+0x90>)
 80015be:	5cd3      	ldrb	r3, [r2, r3]
 80015c0:	72fb      	strb	r3, [r7, #11]
    uint8_t midi_cmd    = MIDI_RX_Buffer[4*i+1];
 80015c2:	89fb      	ldrh	r3, [r7, #14]
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	3301      	adds	r3, #1
 80015c8:	4a16      	ldr	r2, [pc, #88]	; (8001624 <USBH_MIDI_ReceiveCallback+0x90>)
 80015ca:	5cd3      	ldrb	r3, [r2, r3]
 80015cc:	72bb      	strb	r3, [r7, #10]
    uint8_t midi_param0 = MIDI_RX_Buffer[4*i+2];
 80015ce:	89fb      	ldrh	r3, [r7, #14]
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	3302      	adds	r3, #2
 80015d4:	4a13      	ldr	r2, [pc, #76]	; (8001624 <USBH_MIDI_ReceiveCallback+0x90>)
 80015d6:	5cd3      	ldrb	r3, [r2, r3]
 80015d8:	727b      	strb	r3, [r7, #9]
    uint8_t midi_param1 = MIDI_RX_Buffer[4*i+3];
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	3303      	adds	r3, #3
 80015e0:	4a10      	ldr	r2, [pc, #64]	; (8001624 <USBH_MIDI_ReceiveCallback+0x90>)
 80015e2:	5cd3      	ldrb	r3, [r2, r3]
 80015e4:	723b      	strb	r3, [r7, #8]
    if(cin_cable == (uint8_t)0) { //?
 80015e6:	7afb      	ldrb	r3, [r7, #11]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d006      	beq.n	80015fa <USBH_MIDI_ReceiveCallback+0x66>
      continue;
    }
    decode_midi(midi_cmd, midi_param0, midi_param1);
 80015ec:	7abb      	ldrb	r3, [r7, #10]
 80015ee:	7a79      	ldrb	r1, [r7, #9]
 80015f0:	7a3a      	ldrb	r2, [r7, #8]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 f818 	bl	8001628 <decode_midi>
 80015f8:	e000      	b.n	80015fc <USBH_MIDI_ReceiveCallback+0x68>
      continue;
 80015fa:	bf00      	nop
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80015fc:	89fb      	ldrh	r3, [r7, #14]
 80015fe:	3301      	adds	r3, #1
 8001600:	81fb      	strh	r3, [r7, #14]
 8001602:	89fa      	ldrh	r2, [r7, #14]
 8001604:	89bb      	ldrh	r3, [r7, #12]
 8001606:	429a      	cmp	r2, r3
 8001608:	d3d6      	bcc.n	80015b8 <USBH_MIDI_ReceiveCallback+0x24>
  }
  // start a new reception
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 800160a:	2240      	movs	r2, #64	; 0x40
 800160c:	4905      	ldr	r1, [pc, #20]	; (8001624 <USBH_MIDI_ReceiveCallback+0x90>)
 800160e:	4803      	ldr	r0, [pc, #12]	; (800161c <USBH_MIDI_ReceiveCallback+0x88>)
 8001610:	f00b fc45 	bl	800ce9e <USBH_MIDI_Receive>
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20006b64 	.word	0x20006b64
 8001620:	08011be8 	.word	0x08011be8
 8001624:	2000642c 	.word	0x2000642c

08001628 <decode_midi>:

// decode midi input, react to note on/off commands
void decode_midi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	460b      	mov	r3, r1
 8001634:	71bb      	strb	r3, [r7, #6]
 8001636:	4613      	mov	r3, r2
 8001638:	717b      	strb	r3, [r7, #5]

  switch(midi_cmd & 0xf0) {
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001640:	2b80      	cmp	r3, #128	; 0x80
 8001642:	d002      	beq.n	800164a <decode_midi+0x22>
 8001644:	2b90      	cmp	r3, #144	; 0x90
 8001646:	d007      	beq.n	8001658 <decode_midi+0x30>
  case 0xF0: // (non-musical commands)
    printf("%d: %02x %02x %02x\r\n", i, midi_cmd, midi_param0, midi_param1);
    printf("command not handled\r\n");
    break;*/
  }
}
 8001648:	e00d      	b.n	8001666 <decode_midi+0x3e>
    note_off(midi_cmd, midi_param0, midi_param1);
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	79b9      	ldrb	r1, [r7, #6]
 800164e:	797a      	ldrb	r2, [r7, #5]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fbab 	bl	8001dac <note_off>
    break;
 8001656:	e006      	b.n	8001666 <decode_midi+0x3e>
    note_on(midi_cmd, midi_param0, midi_param1);
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	79b9      	ldrb	r1, [r7, #6]
 800165c:	797a      	ldrb	r2, [r7, #5]
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fb60 	bl	8001d24 <note_on>
    break;
 8001664:	bf00      	nop
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	607b      	str	r3, [r7, #4]
 800167a:	4b10      	ldr	r3, [pc, #64]	; (80016bc <HAL_MspInit+0x4c>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167e:	4a0f      	ldr	r2, [pc, #60]	; (80016bc <HAL_MspInit+0x4c>)
 8001680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001684:	6453      	str	r3, [r2, #68]	; 0x44
 8001686:	4b0d      	ldr	r3, [pc, #52]	; (80016bc <HAL_MspInit+0x4c>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	603b      	str	r3, [r7, #0]
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_MspInit+0x4c>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	4a08      	ldr	r2, [pc, #32]	; (80016bc <HAL_MspInit+0x4c>)
 800169c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a0:	6413      	str	r3, [r2, #64]	; 0x40
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <HAL_MspInit+0x4c>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016ae:	2007      	movs	r0, #7
 80016b0:	f003 fbcc 	bl	8004e4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40023800 	.word	0x40023800

080016c0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <HAL_CRC_MspInit+0x3c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d10d      	bne.n	80016ee <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <HAL_CRC_MspInit+0x40>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a09      	ldr	r2, [pc, #36]	; (8001700 <HAL_CRC_MspInit+0x40>)
 80016dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b07      	ldr	r3, [pc, #28]	; (8001700 <HAL_CRC_MspInit+0x40>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40023000 	.word	0x40023000
 8001700:	40023800 	.word	0x40023800

08001704 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	; 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a19      	ldr	r2, [pc, #100]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d12c      	bne.n	8001780 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	4b18      	ldr	r3, [pc, #96]	; (800178c <HAL_I2C_MspInit+0x88>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a17      	ldr	r2, [pc, #92]	; (800178c <HAL_I2C_MspInit+0x88>)
 8001730:	f043 0302 	orr.w	r3, r3, #2
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b15      	ldr	r3, [pc, #84]	; (800178c <HAL_I2C_MspInit+0x88>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SDL_Pin|Audio_SDA_Pin;
 8001742:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001748:	2312      	movs	r3, #18
 800174a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001750:	2303      	movs	r3, #3
 8001752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001754:	2304      	movs	r3, #4
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	4619      	mov	r1, r3
 800175e:	480c      	ldr	r0, [pc, #48]	; (8001790 <HAL_I2C_MspInit+0x8c>)
 8001760:	f003 ffde 	bl	8005720 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_I2C_MspInit+0x88>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <HAL_I2C_MspInit+0x88>)
 800176e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_I2C_MspInit+0x88>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001780:	bf00      	nop
 8001782:	3728      	adds	r7, #40	; 0x28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40005400 	.word	0x40005400
 800178c:	40023800 	.word	0x40023800
 8001790:	40020400 	.word	0x40020400

08001794 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <HAL_I2C_MspDeInit+0x38>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d10e      	bne.n	80017c4 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_I2C_MspDeInit+0x3c>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <HAL_I2C_MspDeInit+0x3c>)
 80017ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80017b0:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SDL_GPIO_Port, Audio_SDL_Pin);
 80017b2:	2140      	movs	r1, #64	; 0x40
 80017b4:	4807      	ldr	r0, [pc, #28]	; (80017d4 <HAL_I2C_MspDeInit+0x40>)
 80017b6:	f004 f94f 	bl	8005a58 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80017ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <HAL_I2C_MspDeInit+0x40>)
 80017c0:	f004 f94a 	bl	8005a58 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40005400 	.word	0x40005400
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020400 	.word	0x40020400

080017d8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	; 0x38
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a4e      	ldr	r2, [pc, #312]	; (800193c <HAL_I2S_MspInit+0x164>)
 8001804:	4293      	cmp	r3, r2
 8001806:	f040 8094 	bne.w	8001932 <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800180a:	2301      	movs	r3, #1
 800180c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 800180e:	2332      	movs	r3, #50	; 0x32
 8001810:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4618      	mov	r0, r3
 800181c:	f008 f984 	bl	8009b28 <HAL_RCCEx_PeriphCLKConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001826:	f7ff fea3 	bl	8001570 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	4b44      	ldr	r3, [pc, #272]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	4a43      	ldr	r2, [pc, #268]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001834:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001838:	6413      	str	r3, [r2, #64]	; 0x40
 800183a:	4b41      	ldr	r3, [pc, #260]	; (8001940 <HAL_I2S_MspInit+0x168>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	4b3d      	ldr	r3, [pc, #244]	; (8001940 <HAL_I2S_MspInit+0x168>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a3c      	ldr	r2, [pc, #240]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b3a      	ldr	r3, [pc, #232]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a35      	ldr	r2, [pc, #212]	; (8001940 <HAL_I2S_MspInit+0x168>)
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b33      	ldr	r3, [pc, #204]	; (8001940 <HAL_I2S_MspInit+0x168>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800187e:	2310      	movs	r3, #16
 8001880:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188a:	2300      	movs	r3, #0
 800188c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800188e:	2306      	movs	r3, #6
 8001890:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001896:	4619      	mov	r1, r3
 8001898:	482a      	ldr	r0, [pc, #168]	; (8001944 <HAL_I2S_MspInit+0x16c>)
 800189a:	f003 ff41 	bl	8005720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 800189e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	2302      	movs	r3, #2
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ac:	2300      	movs	r3, #0
 80018ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018b0:	2306      	movs	r3, #6
 80018b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b8:	4619      	mov	r1, r3
 80018ba:	4823      	ldr	r0, [pc, #140]	; (8001948 <HAL_I2S_MspInit+0x170>)
 80018bc:	f003 ff30 	bl	8005720 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80018c0:	4b22      	ldr	r3, [pc, #136]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018c2:	4a23      	ldr	r2, [pc, #140]	; (8001950 <HAL_I2S_MspInit+0x178>)
 80018c4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80018c6:	4b21      	ldr	r3, [pc, #132]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018cc:	4b1f      	ldr	r3, [pc, #124]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018ce:	2240      	movs	r2, #64	; 0x40
 80018d0:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d2:	4b1e      	ldr	r3, [pc, #120]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018d8:	4b1c      	ldr	r3, [pc, #112]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018de:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018e0:	4b1a      	ldr	r3, [pc, #104]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018e6:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ee:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80018f0:	4b16      	ldr	r3, [pc, #88]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018f6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018f8:	4b14      	ldr	r3, [pc, #80]	; (800194c <HAL_I2S_MspInit+0x174>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018fe:	4b13      	ldr	r3, [pc, #76]	; (800194c <HAL_I2S_MspInit+0x174>)
 8001900:	2204      	movs	r2, #4
 8001902:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8001904:	4b11      	ldr	r3, [pc, #68]	; (800194c <HAL_I2S_MspInit+0x174>)
 8001906:	2201      	movs	r2, #1
 8001908:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800190a:	4b10      	ldr	r3, [pc, #64]	; (800194c <HAL_I2S_MspInit+0x174>)
 800190c:	2200      	movs	r2, #0
 800190e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <HAL_I2S_MspInit+0x174>)
 8001912:	2200      	movs	r2, #0
 8001914:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001916:	480d      	ldr	r0, [pc, #52]	; (800194c <HAL_I2S_MspInit+0x174>)
 8001918:	f003 fb12 	bl	8004f40 <HAL_DMA_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 8001922:	f7ff fe25 	bl	8001570 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a08      	ldr	r2, [pc, #32]	; (800194c <HAL_I2S_MspInit+0x174>)
 800192a:	639a      	str	r2, [r3, #56]	; 0x38
 800192c:	4a07      	ldr	r2, [pc, #28]	; (800194c <HAL_I2S_MspInit+0x174>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001932:	bf00      	nop
 8001934:	3738      	adds	r7, #56	; 0x38
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40003c00 	.word	0x40003c00
 8001940:	40023800 	.word	0x40023800
 8001944:	40020000 	.word	0x40020000
 8001948:	40020800 	.word	0x40020800
 800194c:	200062e0 	.word	0x200062e0
 8001950:	40026088 	.word	0x40026088

08001954 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a43      	ldr	r2, [pc, #268]	; (8001a80 <HAL_SPI_MspInit+0x12c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d17f      	bne.n	8001a76 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	4b42      	ldr	r3, [pc, #264]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	4a41      	ldr	r2, [pc, #260]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001984:	6413      	str	r3, [r2, #64]	; 0x40
 8001986:	4b3f      	ldr	r3, [pc, #252]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b3b      	ldr	r3, [pc, #236]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a3a      	ldr	r2, [pc, #232]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 800199c:	f043 0304 	orr.w	r3, r3, #4
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b38      	ldr	r3, [pc, #224]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0304 	and.w	r3, r3, #4
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	4b34      	ldr	r3, [pc, #208]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	4a33      	ldr	r2, [pc, #204]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	6313      	str	r3, [r2, #48]	; 0x30
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <HAL_SPI_MspInit+0x130>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 80019ca:	2304      	movs	r3, #4
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d6:	2303      	movs	r3, #3
 80019d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019da:	2305      	movs	r3, #5
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	4828      	ldr	r0, [pc, #160]	; (8001a88 <HAL_SPI_MspInit+0x134>)
 80019e6:	f003 fe9b 	bl	8005720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 80019ea:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80019ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	2302      	movs	r3, #2
 80019f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019fc:	2305      	movs	r3, #5
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	4619      	mov	r1, r3
 8001a06:	4821      	ldr	r0, [pc, #132]	; (8001a8c <HAL_SPI_MspInit+0x138>)
 8001a08:	f003 fe8a 	bl	8005720 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001a0c:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a0e:	4a21      	ldr	r2, [pc, #132]	; (8001a94 <HAL_SPI_MspInit+0x140>)
 8001a10:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a1a:	2240      	movs	r2, #64	; 0x40
 8001a1c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a24:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a2a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a32:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001a38:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001a4a:	4811      	ldr	r0, [pc, #68]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a4c:	f003 fa78 	bl	8004f40 <HAL_DMA_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8001a56:	f7ff fd8b 	bl	8001570 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a0c      	ldr	r2, [pc, #48]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a5e:	649a      	str	r2, [r3, #72]	; 0x48
 8001a60:	4a0b      	ldr	r2, [pc, #44]	; (8001a90 <HAL_SPI_MspInit+0x13c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	2024      	movs	r0, #36	; 0x24
 8001a6c:	f003 f9f9 	bl	8004e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001a70:	2024      	movs	r0, #36	; 0x24
 8001a72:	f003 fa12 	bl	8004e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a76:	bf00      	nop
 8001a78:	3728      	adds	r7, #40	; 0x28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40003800 	.word	0x40003800
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40020800 	.word	0x40020800
 8001a8c:	40020400 	.word	0x40020400
 8001a90:	20006384 	.word	0x20006384
 8001a94:	40026070 	.word	0x40026070

08001a98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10d      	bne.n	8001ac6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001ab4:	f043 0302 	orr.w	r3, r3, #2
 8001ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40000400 	.word	0x40000400
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d11d      	bne.n	8001b3a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	4619      	mov	r1, r3
 8001b34:	4805      	ldr	r0, [pc, #20]	; (8001b4c <HAL_TIM_MspPostInit+0x70>)
 8001b36:	f003 fdf3 	bl	8005720 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3720      	adds	r7, #32
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40000400 	.word	0x40000400
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020000 	.word	0x40020000

08001b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	; 0x28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a19      	ldr	r2, [pc, #100]	; (8001bd4 <HAL_UART_MspInit+0x84>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d12b      	bne.n	8001bca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a17      	ldr	r2, [pc, #92]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a10      	ldr	r2, [pc, #64]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_UART_MspInit+0x88>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001baa:	230c      	movs	r3, #12
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bba:	2307      	movs	r3, #7
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	; (8001bdc <HAL_UART_MspInit+0x8c>)
 8001bc6:	f003 fdab 	bl	8005720 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	; 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40004400 	.word	0x40004400
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020000 	.word	0x40020000

08001be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001be4:	e7fe      	b.n	8001be4 <NMI_Handler+0x4>

08001be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bea:	e7fe      	b.n	8001bea <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <BusFault_Handler+0x4>

08001bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <UsageFault_Handler+0x4>

08001bfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c2c:	f002 ffb8 	bl	8004ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001c38:	4802      	ldr	r0, [pc, #8]	; (8001c44 <DMA1_Stream4_IRQHandler+0x10>)
 8001c3a:	f003 fb07 	bl	800524c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20006384 	.word	0x20006384

08001c48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <DMA1_Stream5_IRQHandler+0x10>)
 8001c4e:	f003 fafd 	bl	800524c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200062e0 	.word	0x200062e0

08001c5c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c60:	4802      	ldr	r0, [pc, #8]	; (8001c6c <SPI2_IRQHandler+0x10>)
 8001c62:	f008 fdfb 	bl	800a85c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200059e4 	.word	0x200059e4

08001c70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOUCH_INT_Pin);
 8001c74:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c78:	f004 f81c 	bl	8005cb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <OTG_FS_IRQHandler+0x10>)
 8001c86:	f004 fa97 	bl	80061b8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	2000700c 	.word	0x2000700c

08001c94 <synth_init>:
//void audio_init(void);
//void update_audio_buffer(uint32_t start_frame, uint32_t num_frames);


void synth_init()
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0

  the_synth.voices = DEFAULT_VOICES;
 8001c9a:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <synth_init+0x54>)
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	705a      	strb	r2, [r3, #1]
  the_synth.wave = DEFAULT_WAVE;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <synth_init+0x54>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	701a      	strb	r2, [r3, #0]
/*  the_synth.attack = DEFAULT_ATTACK;
  the_synth.decay = DEFAULT_DECAY;
  the_synth.sustain = DEFAULT_SUSTAIN;
  the_synth.release = DEFAULT_RELEASE;
  the_synth.scale = DEFAULT_SCALE;*/
  for(int i=0; i < MAX_VOICES; i++) {
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
 8001caa:	e010      	b.n	8001cce <synth_init+0x3a>
    wavetable_init( &(the_synth.wavetables[i]), the_synth.wave );
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4a0c      	ldr	r2, [pc, #48]	; (8001ce8 <synth_init+0x54>)
 8001cb8:	4413      	add	r3, r2
 8001cba:	3304      	adds	r3, #4
 8001cbc:	4a0a      	ldr	r2, [pc, #40]	; (8001ce8 <synth_init+0x54>)
 8001cbe:	7812      	ldrb	r2, [r2, #0]
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fbec 	bl	80024a0 <wavetable_init>
  for(int i=0; i < MAX_VOICES; i++) {
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	ddeb      	ble.n	8001cac <synth_init+0x18>
    Error_Handler();
  }
  reverb_init(the_synth.reverb, the_synth.wet, the_synth.delay);
*/

  the_synth.synth_time = 0.0;
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <synth_init+0x54>)
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	62da      	str	r2, [r3, #44]	; 0x2c

  audio_init();
 8001cdc:	f000 f806 	bl	8001cec <audio_init>

}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	2000646c 	.word	0x2000646c

08001cec <audio_init>:
}*/

// ======================================================================
// Call this after synthesizer has been initialized
void audio_init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES);
 8001cf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f000 f89b 	bl	8001e30 <update_audio_buffer>

  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, HARDWARE_VOLUME, FRAME_RATE) != AUDIO_OK) {
 8001cfa:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001cfe:	2156      	movs	r1, #86	; 0x56
 8001d00:	2002      	movs	r0, #2
 8001d02:	f002 fcaf 	bl	8004664 <BSP_AUDIO_OUT_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <audio_init+0x24>
    Error_Handler();
 8001d0c:	f7ff fc30 	bl	8001570 <Error_Handler>
  }

  // tell the chip to start DMA from audio_buffer
  BSP_AUDIO_OUT_Play(&(audio_buffer[0]), AUDIO_BUFFER_BYTES);
 8001d10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d14:	4802      	ldr	r0, [pc, #8]	; (8001d20 <audio_init+0x34>)
 8001d16:	f002 fcf3 	bl	8004700 <BSP_AUDIO_OUT_Play>

}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000649c 	.word	0x2000649c

08001d24 <note_on>:
    //adsr_reset(&(the_synth.envelopes[i]));
  }
}

void note_on(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	71bb      	strb	r3, [r7, #6]
 8001d32:	4613      	mov	r3, r2
 8001d34:	717b      	strb	r3, [r7, #5]

	BSP_AUDIO_OUT_Resume();
 8001d36:	f002 fd23 	bl	8004780 <BSP_AUDIO_OUT_Resume>
  int8_t cur_idx = MAX_VOICES;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001d3e:	2300      	movs	r3, #0
 8001d40:	73bb      	strb	r3, [r7, #14]
 8001d42:	e015      	b.n	8001d70 <note_on+0x4c>
    //if(adsr_active(&(the_synth.envelopes[j]), the_synth.synth_time) == 0) {
	if(the_synth.wavetables[j].pitch == 0) {
 8001d44:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001d48:	4917      	ldr	r1, [pc, #92]	; (8001da8 <note_on+0x84>)
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	440b      	add	r3, r1
 8001d54:	3310      	adds	r3, #16
 8001d56:	f993 3000 	ldrsb.w	r3, [r3]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d102      	bne.n	8001d64 <note_on+0x40>
      // Find a space to store the note
      cur_idx = j;
 8001d5e:	7bbb      	ldrb	r3, [r7, #14]
 8001d60:	73fb      	strb	r3, [r7, #15]
      break;
 8001d62:	e009      	b.n	8001d78 <note_on+0x54>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001d64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	73bb      	strb	r3, [r7, #14]
 8001d70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	dde5      	ble.n	8001d44 <note_on+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 8001d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	dc0f      	bgt.n	8001da0 <note_on+0x7c>
    wavetable_note_on(&(the_synth.wavetables[cur_idx]), midi_param0, midi_param1);
 8001d80:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4a06      	ldr	r2, [pc, #24]	; (8001da8 <note_on+0x84>)
 8001d8e:	4413      	add	r3, r2
 8001d90:	3304      	adds	r3, #4
 8001d92:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001d96:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fbbc 	bl	8002518 <wavetable_note_on>
    //adsr_note_on(&(the_synth.envelopes[cur_idx]), midi_param1, the_synth.synth_time);
  }
/*  else {
    printf("Note on:  [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	2000646c 	.word	0x2000646c

08001dac <note_off>:

void note_off(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
 8001db6:	460b      	mov	r3, r1
 8001db8:	71bb      	strb	r3, [r7, #6]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	717b      	strb	r3, [r7, #5]
	BSP_AUDIO_OUT_Pause();
 8001dbe:	f002 fcc9 	bl	8004754 <BSP_AUDIO_OUT_Pause>
  int8_t cur_idx = MAX_VOICES;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73bb      	strb	r3, [r7, #14]
 8001dca:	e017      	b.n	8001dfc <note_off+0x50>
    if(the_synth.wavetables[j].pitch == midi_param0) {
 8001dcc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001dd0:	4916      	ldr	r1, [pc, #88]	; (8001e2c <note_off+0x80>)
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	440b      	add	r3, r1
 8001ddc:	3310      	adds	r3, #16
 8001dde:	f993 3000 	ldrsb.w	r3, [r3]
 8001de2:	461a      	mov	r2, r3
 8001de4:	79bb      	ldrb	r3, [r7, #6]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d102      	bne.n	8001df0 <note_off+0x44>
      //if(1 == adsr_releasing(&(the_synth.envelopes[j]), the_synth.synth_time)) {
        // Find which key is being released
      //  continue;
      //}
      cur_idx = j;
 8001dea:	7bbb      	ldrb	r3, [r7, #14]
 8001dec:	73fb      	strb	r3, [r7, #15]
      break;
 8001dee:	e009      	b.n	8001e04 <note_off+0x58>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001df0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	3301      	adds	r3, #1
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	73bb      	strb	r3, [r7, #14]
 8001dfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	dde3      	ble.n	8001dcc <note_off+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 8001e04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	dc0b      	bgt.n	8001e24 <note_off+0x78>
    //adsr_note_off(&(the_synth.envelopes[cur_idx]), the_synth.synth_time);
	  wavetable_note_off(&(the_synth.wavetables[cur_idx]));
 8001e0c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001e10:	4613      	mov	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <note_off+0x80>)
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 fba8 	bl	8002574 <wavetable_note_off>
  }
/*  else {
    printf("Note off: [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	2000646c 	.word	0x2000646c

08001e30 <update_audio_buffer>:




void update_audio_buffer(uint32_t start_frame, uint32_t num_frames)
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b08b      	sub	sp, #44	; 0x2c
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_SET);
  static float sample_buffer[3][AUDIO_BUFFER_SAMPLES];

  memset(&(sample_buffer[0][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 8001e3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e3e:	2100      	movs	r1, #0
 8001e40:	486e      	ldr	r0, [pc, #440]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001e42:	f00e feb9 	bl	8010bb8 <memset>
  memset(&(sample_buffer[1][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 8001e46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	486c      	ldr	r0, [pc, #432]	; (8002000 <update_audio_buffer+0x1d0>)
 8001e4e:	f00e feb3 	bl	8010bb8 <memset>
  // Osc + Env -> buf1
  for(int note = 0; note < MAX_VOICES; note++) {
 8001e52:	2300      	movs	r3, #0
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
 8001e56:	e052      	b.n	8001efe <update_audio_buffer+0xce>
    wavetable_get_samples(&(the_synth.wavetables[note]), &(sample_buffer[0][0]), num_frames);
 8001e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4a68      	ldr	r2, [pc, #416]	; (8002004 <update_audio_buffer+0x1d4>)
 8001e64:	4413      	add	r3, r2
 8001e66:	3304      	adds	r3, #4
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	4964      	ldr	r1, [pc, #400]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 fbab 	bl	80025c8 <wavetable_get_samples>
    //adsr_get_samples(&(the_synth.envelopes[note]), &(sample_buffer[0][0]), num_frames, the_synth.synth_time);
    for(int i = 0; i < num_frames; i++) {
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
 8001e76:	e03b      	b.n	8001ef0 <update_audio_buffer+0xc0>
      sample_buffer[1][2*i] += sample_buffer[0][2*i];
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4a5f      	ldr	r2, [pc, #380]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001e7e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	ed93 7a00 	vldr	s14, [r3]
 8001e8a:	6a3b      	ldr	r3, [r7, #32]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4a5b      	ldr	r2, [pc, #364]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	edd3 7a00 	vldr	s15, [r3]
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea0:	4a56      	ldr	r2, [pc, #344]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001ea2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	edc3 7a00 	vstr	s15, [r3]
      sample_buffer[1][2*i+1] += sample_buffer[0][2*i+1];
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	4a51      	ldr	r2, [pc, #324]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001eb6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	ed93 7a00 	vldr	s14, [r3]
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	4a4c      	ldr	r2, [pc, #304]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	4a47      	ldr	r2, [pc, #284]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001ede:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < num_frames; i++) {
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	3301      	adds	r3, #1
 8001eee:	623b      	str	r3, [r7, #32]
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8bf      	bhi.n	8001e78 <update_audio_buffer+0x48>
  for(int note = 0; note < MAX_VOICES; note++) {
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	3301      	adds	r3, #1
 8001efc:	627b      	str	r3, [r7, #36]	; 0x24
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	dda9      	ble.n	8001e58 <update_audio_buffer+0x28>

  // RLPF buf2 -> buf1
  //sf_biquad_process(&(the_synth.rlpf), num_frames, (sf_sample_st *)&(sample_buffer[2][0]), (sf_sample_st *)&(sample_buffer[1][0]));

  // convert buf1 -> uint16 output buffer
  int i = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61fb      	str	r3, [r7, #28]
  int outidx = 1;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	617b      	str	r3, [r7, #20]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	61bb      	str	r3, [r7, #24]
 8001f10:	e069      	b.n	8001fe6 <update_audio_buffer+0x1b6>
    float sample0_f = sample_buffer[outidx][2*i];
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4939      	ldr	r1, [pc, #228]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	0252      	lsls	r2, r2, #9
 8001f1c:	4413      	add	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	613b      	str	r3, [r7, #16]
    float sample1_f = sample_buffer[outidx][2*i+1];
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	4933      	ldr	r1, [pc, #204]	; (8001ffc <update_audio_buffer+0x1cc>)
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	0252      	lsls	r2, r2, #9
 8001f32:	4413      	add	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	440b      	add	r3, r1
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	60fb      	str	r3, [r7, #12]
    sample0_f = (sample0_f > 1.0) ? sample0_f = 1.0 : (sample0_f < -1.0) ? -1.0 : sample0_f;
 8001f3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4c:	dd05      	ble.n	8001f5a <update_audio_buffer+0x12a>
 8001f4e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f58:	e00b      	b.n	8001f72 <update_audio_buffer+0x142>
 8001f5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f5e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6a:	d501      	bpl.n	8001f70 <update_audio_buffer+0x140>
 8001f6c:	4b26      	ldr	r3, [pc, #152]	; (8002008 <update_audio_buffer+0x1d8>)
 8001f6e:	e000      	b.n	8001f72 <update_audio_buffer+0x142>
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	613b      	str	r3, [r7, #16]
    sample1_f = (sample1_f > 1.0) ? sample1_f = 1.0 : (sample1_f < -1.0) ? -1.0 : sample1_f;
 8001f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f78:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	dd05      	ble.n	8001f92 <update_audio_buffer+0x162>
 8001f86:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f90:	e00b      	b.n	8001faa <update_audio_buffer+0x17a>
 8001f92:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f96:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	d501      	bpl.n	8001fa8 <update_audio_buffer+0x178>
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <update_audio_buffer+0x1d8>)
 8001fa6:	e000      	b.n	8001faa <update_audio_buffer+0x17a>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	60fb      	str	r3, [r7, #12]
    audio_buffer[2*frame] = float2uint16(sample0_f);
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	005c      	lsls	r4, r3, #1
 8001fb0:	ed97 0a04 	vldr	s0, [r7, #16]
 8001fb4:	f000 f8a0 	bl	80020f8 <float2uint16>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4b13      	ldr	r3, [pc, #76]	; (800200c <update_audio_buffer+0x1dc>)
 8001fbe:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    audio_buffer[2*frame+1] = float2uint16(sample1_f);
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	1c5c      	adds	r4, r3, #1
 8001fc8:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fcc:	f000 f894 	bl	80020f8 <float2uint16>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b0d      	ldr	r3, [pc, #52]	; (800200c <update_audio_buffer+0x1dc>)
 8001fd6:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    i++;
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	61fb      	str	r3, [r7, #28]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	441a      	add	r2, r3
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d88f      	bhi.n	8001f12 <update_audio_buffer+0xe2>
  }
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_RESET);
}
 8001ff2:	bf00      	nop
 8001ff4:	bf00      	nop
 8001ff6:	372c      	adds	r7, #44	; 0x2c
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd90      	pop	{r4, r7, pc}
 8001ffc:	20000100 	.word	0x20000100
 8002000:	20000900 	.word	0x20000900
 8002004:	2000646c 	.word	0x2000646c
 8002008:	bf800000 	.word	0xbf800000
 800200c:	2000649c 	.word	0x2000649c

08002010 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

// ======================================================================
// after the first half of the audio_buffer has been transferred, fill
// that portion with new samples while the second half is being played.
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES/2);
 8002014:	2180      	movs	r1, #128	; 0x80
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff ff0a 	bl	8001e30 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 800201e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002022:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002038 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x28>
 8002026:	ee77 7a87 	vadd.f32	s15, s15, s14
 800202a:	4b02      	ldr	r3, [pc, #8]	; (8002034 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 800202c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}
 8002034:	2000646c 	.word	0x2000646c
 8002038:	3b2ec33e 	.word	0x3b2ec33e

0800203c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// ======================================================================
// now the second half has been transferred. fill in the second half
// with new samples.
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  update_audio_buffer(AUDIO_BUFFER_FRAMES/2, AUDIO_BUFFER_FRAMES/2);
 8002040:	2180      	movs	r1, #128	; 0x80
 8002042:	2080      	movs	r0, #128	; 0x80
 8002044:	f7ff fef4 	bl	8001e30 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800204a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800204e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002064 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x28>
 8002052:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002056:	4b02      	ldr	r3, [pc, #8]	; (8002060 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8002058:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000646c 	.word	0x2000646c
 8002064:	3b2ec33e 	.word	0x3b2ec33e

08002068 <BSP_AUDIO_OUT_Error_CallBack>:


void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  printf("AUDIO OUT Error\r\n");
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <BSP_AUDIO_OUT_Error_CallBack+0x10>)
 800206e:	f00e ff11 	bl	8010e94 <puts>
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	08011c04 	.word	0x08011c04

0800207c <pitch_to_freq>:
float CHROMATIC_BASE = pow(2.0f, 1.0f / 12.0f);

// ======================================================================
// convert midi pitch index to frequency in Hz.  A4 440Hz = midi note 69
float pitch_to_freq(uint8_t pitch)
{
 800207c:	b5b0      	push	{r4, r5, r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
  return 440*pow(CHROMATIC_BASE, (float)pitch - 69);
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <pitch_to_freq+0x6c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe fa5c 	bl	8000548 <__aeabi_f2d>
 8002090:	4604      	mov	r4, r0
 8002092:	460d      	mov	r5, r1
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	ee07 3a90 	vmov	s15, r3
 800209a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800209e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80020ec <pitch_to_freq+0x70>
 80020a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020a6:	ee17 0a90 	vmov	r0, s15
 80020aa:	f7fe fa4d 	bl	8000548 <__aeabi_f2d>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	ec43 2b11 	vmov	d1, r2, r3
 80020b6:	ec45 4b10 	vmov	d0, r4, r5
 80020ba:	f00c fec1 	bl	800ee40 <pow>
 80020be:	ec51 0b10 	vmov	r0, r1, d0
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <pitch_to_freq+0x74>)
 80020c8:	f7fe fa96 	bl	80005f8 <__aeabi_dmul>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4610      	mov	r0, r2
 80020d2:	4619      	mov	r1, r3
 80020d4:	f7fe fd68 	bl	8000ba8 <__aeabi_d2f>
 80020d8:	4603      	mov	r3, r0
 80020da:	ee07 3a90 	vmov	s15, r3
}
 80020de:	eeb0 0a67 	vmov.f32	s0, s15
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bdb0      	pop	{r4, r5, r7, pc}
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	428a0000 	.word	0x428a0000
 80020f0:	407b8000 	.word	0x407b8000
 80020f4:	00000000 	.word	0x00000000

080020f8 <float2uint16>:
// ======================================================================
// float to uint16 produces two's complement values with -1.0 => 0x8001,
// 0.0 => 0x0000 and 1.0 => 0x7fff.  It also has good rounding behavior
// near 0.0 per https://www.cs.cmu.edu/~rbd/papers/cmj-float-to-int.html
inline uint16_t float2uint16(float f)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	ed87 0a01 	vstr	s0, [r7, #4]
  return (uint16_t)(((int16_t)(32767*f + 32768.5)) - 32768);
 8002102:	edd7 7a01 	vldr	s15, [r7, #4]
 8002106:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002148 <float2uint16+0x50>
 800210a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800210e:	ee17 0a90 	vmov	r0, s15
 8002112:	f7fe fa19 	bl	8000548 <__aeabi_f2d>
 8002116:	a30a      	add	r3, pc, #40	; (adr r3, 8002140 <float2uint16+0x48>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe f8b6 	bl	800028c <__adddf3>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fd16 	bl	8000b58 <__aeabi_d2iz>
 800212c:	4603      	mov	r3, r0
 800212e:	b21b      	sxth	r3, r3
 8002130:	b29b      	uxth	r3, r3
 8002132:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8002136:	b29b      	uxth	r3, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	00000000 	.word	0x00000000
 8002144:	40e00010 	.word	0x40e00010
 8002148:	46fffe00 	.word	0x46fffe00

0800214c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	e00a      	b.n	8002174 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800215e:	f3af 8000 	nop.w
 8002162:	4601      	mov	r1, r0
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	60ba      	str	r2, [r7, #8]
 800216a:	b2ca      	uxtb	r2, r1
 800216c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	3301      	adds	r3, #1
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	429a      	cmp	r2, r3
 800217a:	dbf0      	blt.n	800215e <_read+0x12>
	}

return len;
 800217c:	687b      	ldr	r3, [r7, #4]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	60f8      	str	r0, [r7, #12]
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	e009      	b.n	80021ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	60ba      	str	r2, [r7, #8]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	3301      	adds	r3, #1
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	dbf1      	blt.n	8002198 <_write+0x12>
	}
	return len;
 80021b4:	687b      	ldr	r3, [r7, #4]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <_close>:

int _close(int file)
{
 80021be:	b480      	push	{r7}
 80021c0:	b083      	sub	sp, #12
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
	return -1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021e6:	605a      	str	r2, [r3, #4]
	return 0;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <_isatty>:

int _isatty(int file)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
	return 1;
 80021fe:	2301      	movs	r3, #1
}
 8002200:	4618      	mov	r0, r3
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
	return 0;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
	...

08002228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002230:	4a14      	ldr	r2, [pc, #80]	; (8002284 <_sbrk+0x5c>)
 8002232:	4b15      	ldr	r3, [pc, #84]	; (8002288 <_sbrk+0x60>)
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <_sbrk+0x64>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d102      	bne.n	800224a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <_sbrk+0x64>)
 8002246:	4a12      	ldr	r2, [pc, #72]	; (8002290 <_sbrk+0x68>)
 8002248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800224a:	4b10      	ldr	r3, [pc, #64]	; (800228c <_sbrk+0x64>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	429a      	cmp	r2, r3
 8002256:	d207      	bcs.n	8002268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002258:	f00e fc74 	bl	8010b44 <__errno>
 800225c:	4603      	mov	r3, r0
 800225e:	220c      	movs	r2, #12
 8002260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002262:	f04f 33ff 	mov.w	r3, #4294967295
 8002266:	e009      	b.n	800227c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002268:	4b08      	ldr	r3, [pc, #32]	; (800228c <_sbrk+0x64>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <_sbrk+0x64>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4413      	add	r3, r2
 8002276:	4a05      	ldr	r2, [pc, #20]	; (800228c <_sbrk+0x64>)
 8002278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800227a:	68fb      	ldr	r3, [r7, #12]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3718      	adds	r7, #24
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20020000 	.word	0x20020000
 8002288:	00000400 	.word	0x00000400
 800228c:	20001900 	.word	0x20001900
 8002290:	20007310 	.word	0x20007310

08002294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <SystemInit+0x20>)
 800229a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <SystemInit+0x20>)
 80022a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <wavetable_sine_init>:
void wavetable_sine_init(void);
void wavetable_saw_init(void);


void wavetable_sine_init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
  float phase_inc = (2.0f * (float)M_PI) / (float)WAVE_LENGTH;
 80022be:	4b18      	ldr	r3, [pc, #96]	; (8002320 <wavetable_sine_init+0x68>)
 80022c0:	607b      	str	r3, [r7, #4]
  float phase = 0;
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 80022c8:	2300      	movs	r3, #0
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	e01f      	b.n	800230e <wavetable_sine_init+0x56>
    sine_wave_table[i] = sin(phase);
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7fe f93a 	bl	8000548 <__aeabi_f2d>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	ec43 2b10 	vmov	d0, r2, r3
 80022dc:	f00c fd58 	bl	800ed90 <sin>
 80022e0:	ec53 2b10 	vmov	r2, r3, d0
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	f7fe fc5e 	bl	8000ba8 <__aeabi_d2f>
 80022ec:	4602      	mov	r2, r0
 80022ee:	490d      	ldr	r1, [pc, #52]	; (8002324 <wavetable_sine_init+0x6c>)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	601a      	str	r2, [r3, #0]
    phase += phase_inc;
 80022f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80022fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002304:	edc7 7a03 	vstr	s15, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	3301      	adds	r3, #1
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2bff      	cmp	r3, #255	; 0xff
 8002312:	dddc      	ble.n	80022ce <wavetable_sine_init+0x16>
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	3cc90fdb 	.word	0x3cc90fdb
 8002324:	20005e98 	.word	0x20005e98

08002328 <wavetable_saw_init>:

void wavetable_saw_init(void)
{
 8002328:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800232c:	b086      	sub	sp, #24
 800232e:	af00      	add	r7, sp, #0
  memset(saw_wave_table, 0, sizeof(float) * WAVE_LENGTH);
 8002330:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002334:	2100      	movs	r1, #0
 8002336:	4856      	ldr	r0, [pc, #344]	; (8002490 <wavetable_saw_init+0x168>)
 8002338:	f00e fc3e 	bl	8010bb8 <memset>
  float num_octaves = (int)(FRAME_RATE / 2.0 / 440.0);
 800233c:	4b55      	ldr	r3, [pc, #340]	; (8002494 <wavetable_saw_init+0x16c>)
 800233e:	60bb      	str	r3, [r7, #8]
  for (int octave = 1; octave < num_octaves; octave++) {
 8002340:	2301      	movs	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e087      	b.n	8002456 <wavetable_saw_init+0x12e>
    float phase_inc = (octave * 2.0 * (float)M_PI) / (float)WAVE_LENGTH;
 8002346:	6978      	ldr	r0, [r7, #20]
 8002348:	f7fe f8ec 	bl	8000524 <__aeabi_i2d>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	f7fd ff9c 	bl	800028c <__adddf3>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4610      	mov	r0, r2
 800235a:	4619      	mov	r1, r3
 800235c:	a348      	add	r3, pc, #288	; (adr r3, 8002480 <wavetable_saw_init+0x158>)
 800235e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002362:	f7fe f949 	bl	80005f8 <__aeabi_dmul>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4610      	mov	r0, r2
 800236c:	4619      	mov	r1, r3
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	4b49      	ldr	r3, [pc, #292]	; (8002498 <wavetable_saw_init+0x170>)
 8002374:	f7fe fa6a 	bl	800084c <__aeabi_ddiv>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	f7fe fc12 	bl	8000ba8 <__aeabi_d2f>
 8002384:	4603      	mov	r3, r0
 8002386:	607b      	str	r3, [r7, #4]
    float phase = 0;
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
    float sign = (octave & 1) ? -1.0f : 1.0f;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <wavetable_saw_init+0x74>
 8002398:	4b40      	ldr	r3, [pc, #256]	; (800249c <wavetable_saw_init+0x174>)
 800239a:	e001      	b.n	80023a0 <wavetable_saw_init+0x78>
 800239c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023a0:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	e050      	b.n	800244a <wavetable_saw_init+0x122>
      saw_wave_table[i] += (sign * sin(phase) / octave) * (2.0f / (float)M_PI);
 80023a8:	4a39      	ldr	r2, [pc, #228]	; (8002490 <wavetable_saw_init+0x168>)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe f8c8 	bl	8000548 <__aeabi_f2d>
 80023b8:	4604      	mov	r4, r0
 80023ba:	460d      	mov	r5, r1
 80023bc:	6838      	ldr	r0, [r7, #0]
 80023be:	f7fe f8c3 	bl	8000548 <__aeabi_f2d>
 80023c2:	4680      	mov	r8, r0
 80023c4:	4689      	mov	r9, r1
 80023c6:	6938      	ldr	r0, [r7, #16]
 80023c8:	f7fe f8be 	bl	8000548 <__aeabi_f2d>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	ec43 2b10 	vmov	d0, r2, r3
 80023d4:	f00c fcdc 	bl	800ed90 <sin>
 80023d8:	ec53 2b10 	vmov	r2, r3, d0
 80023dc:	4640      	mov	r0, r8
 80023de:	4649      	mov	r1, r9
 80023e0:	f7fe f90a 	bl	80005f8 <__aeabi_dmul>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4690      	mov	r8, r2
 80023ea:	4699      	mov	r9, r3
 80023ec:	6978      	ldr	r0, [r7, #20]
 80023ee:	f7fe f899 	bl	8000524 <__aeabi_i2d>
 80023f2:	4602      	mov	r2, r0
 80023f4:	460b      	mov	r3, r1
 80023f6:	4640      	mov	r0, r8
 80023f8:	4649      	mov	r1, r9
 80023fa:	f7fe fa27 	bl	800084c <__aeabi_ddiv>
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	4610      	mov	r0, r2
 8002404:	4619      	mov	r1, r3
 8002406:	a320      	add	r3, pc, #128	; (adr r3, 8002488 <wavetable_saw_init+0x160>)
 8002408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800240c:	f7fe f8f4 	bl	80005f8 <__aeabi_dmul>
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4620      	mov	r0, r4
 8002416:	4629      	mov	r1, r5
 8002418:	f7fd ff38 	bl	800028c <__adddf3>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4610      	mov	r0, r2
 8002422:	4619      	mov	r1, r3
 8002424:	f7fe fbc0 	bl	8000ba8 <__aeabi_d2f>
 8002428:	4602      	mov	r2, r0
 800242a:	4919      	ldr	r1, [pc, #100]	; (8002490 <wavetable_saw_init+0x168>)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	601a      	str	r2, [r3, #0]
      phase += phase_inc;
 8002434:	ed97 7a04 	vldr	s14, [r7, #16]
 8002438:	edd7 7a01 	vldr	s15, [r7, #4]
 800243c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002440:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	3301      	adds	r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2bff      	cmp	r3, #255	; 0xff
 800244e:	ddab      	ble.n	80023a8 <wavetable_saw_init+0x80>
  for (int octave = 1; octave < num_octaves; octave++) {
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	3301      	adds	r3, #1
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002460:	ed97 7a02 	vldr	s14, [r7, #8]
 8002464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246c:	f73f af6b 	bgt.w	8002346 <wavetable_saw_init+0x1e>
    }
  }
}
 8002470:	bf00      	nop
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800247c:	f3af 8000 	nop.w
 8002480:	60000000 	.word	0x60000000
 8002484:	400921fb 	.word	0x400921fb
 8002488:	60000000 	.word	0x60000000
 800248c:	3fe45f30 	.word	0x3fe45f30
 8002490:	20005a3c 	.word	0x20005a3c
 8002494:	42580000 	.word	0x42580000
 8002498:	40700000 	.word	0x40700000
 800249c:	bf800000 	.word	0xbf800000

080024a0 <wavetable_init>:

//Implement Square and trinagle wave here


void wavetable_init(wavetable_state_t *self, uint8_t wave)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	460b      	mov	r3, r1
 80024aa:	70fb      	strb	r3, [r7, #3]
  if(!wavetables_initialized) {
 80024ac:	4b17      	ldr	r3, [pc, #92]	; (800250c <wavetable_init+0x6c>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d106      	bne.n	80024c2 <wavetable_init+0x22>
    wavetable_sine_init();
 80024b4:	f7ff ff00 	bl	80022b8 <wavetable_sine_init>
    wavetable_saw_init();
 80024b8:	f7ff ff36 	bl	8002328 <wavetable_saw_init>
    wavetables_initialized = 1;
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <wavetable_init+0x6c>)
 80024be:	2201      	movs	r2, #1
 80024c0:	701a      	strb	r2, [r3, #0]
  }
  self->wave      = wave;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	701a      	strb	r2, [r3, #0]
  self->phase     = 0;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 80024d6:	2020      	movs	r0, #32
 80024d8:	f7ff fdd0 	bl	800207c <pitch_to_freq>
 80024dc:	eef0 7a40 	vmov.f32	s15, s0
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	ed93 7a04 	vldr	s14, [r3, #16]
 80024ec:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002510 <wavetable_init+0x70>
 80024f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024f4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002514 <wavetable_init+0x74>
 80024f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20001904 	.word	0x20001904
 8002510:	473b8000 	.word	0x473b8000
 8002514:	43800000 	.word	0x43800000

08002518 <wavetable_note_on>:


void wavetable_note_on(wavetable_state_t *self, int8_t pitch, int8_t velocity)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	70fb      	strb	r3, [r7, #3]
 8002524:	4613      	mov	r3, r2
 8002526:	70bb      	strb	r3, [r7, #2]
  self->phase     = 0;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	605a      	str	r2, [r3, #4]
  self->pitch     = pitch;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	78fa      	ldrb	r2, [r7, #3]
 8002534:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(pitch);
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fd9f 	bl	800207c <pitch_to_freq>
 800253e:	eef0 7a40 	vmov.f32	s15, s0
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	ed93 7a04 	vldr	s14, [r3, #16]
 800254e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800256c <wavetable_note_on+0x54>
 8002552:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002556:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002570 <wavetable_note_on+0x58>
 800255a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002564:	bf00      	nop
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	473b8000 	.word	0x473b8000
 8002570:	43800000 	.word	0x43800000

08002574 <wavetable_note_off>:


void wavetable_note_off(wavetable_state_t *self)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  self->phase     = 0;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 800258a:	2020      	movs	r0, #32
 800258c:	f7ff fd76 	bl	800207c <pitch_to_freq>
 8002590:	eef0 7a40 	vmov.f32	s15, s0
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	ed93 7a04 	vldr	s14, [r3, #16]
 80025a0:	eddf 6a07 	vldr	s13, [pc, #28]	; 80025c0 <wavetable_note_off+0x4c>
 80025a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025a8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80025c4 <wavetable_note_off+0x50>
 80025ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	473b8000 	.word	0x473b8000
 80025c4:	43800000 	.word	0x43800000

080025c8 <wavetable_get_samples>:


void wavetable_get_samples(wavetable_state_t *self, float *out_samples, int frame_count)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	e04c      	b.n	8002674 <wavetable_get_samples+0xac>
    float sample_f;
    switch(self->wave) {
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10c      	bne.n	80025fc <wavetable_get_samples+0x34>
    case 0:
      sample_f = sine_wave_table[(uint32_t)self->phase];
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80025e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025ec:	ee17 3a90 	vmov	r3, s15
 80025f0:	4a26      	ldr	r2, [pc, #152]	; (800268c <wavetable_get_samples+0xc4>)
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	613b      	str	r3, [r7, #16]
      break;
 80025fa:	e00c      	b.n	8002616 <wavetable_get_samples+0x4e>
    case 1:
    default:
      sample_f = saw_wave_table[(uint32_t)self->phase];
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002602:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002606:	ee17 3a90 	vmov	r3, s15
 800260a:	4a21      	ldr	r2, [pc, #132]	; (8002690 <wavetable_get_samples+0xc8>)
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	613b      	str	r3, [r7, #16]
      break;
 8002614:	bf00      	nop
    }
    out_samples[2*frame]   = sample_f;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	4413      	add	r3, r2
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	601a      	str	r2, [r3, #0]
    out_samples[2*frame+1] = sample_f;
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	3304      	adds	r3, #4
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	4413      	add	r3, r2
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	601a      	str	r2, [r3, #0]
    self->phase += self->phase_inc;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	ed93 7a01 	vldr	s14, [r3, #4]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	edd3 7a02 	vldr	s15, [r3, #8]
 800263c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	edc3 7a01 	vstr	s15, [r3, #4]
    if(self->phase > WAVE_LENGTH) {
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	edd3 7a01 	vldr	s15, [r3, #4]
 800264c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002694 <wavetable_get_samples+0xcc>
 8002650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002658:	dd09      	ble.n	800266e <wavetable_get_samples+0xa6>
      self->phase -= WAVE_LENGTH;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002660:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002694 <wavetable_get_samples+0xcc>
 8002664:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	edc3 7a01 	vstr	s15, [r3, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	3301      	adds	r3, #1
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	429a      	cmp	r2, r3
 800267a:	dbae      	blt.n	80025da <wavetable_get_samples+0x12>
    }
  }
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20005e98 	.word	0x20005e98
 8002690:	20005a3c 	.word	0x20005a3c
 8002694:	43800000 	.word	0x43800000

08002698 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 800269c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026a0:	4810      	ldr	r0, [pc, #64]	; (80026e4 <Displ_Select+0x4c>)
 80026a2:	f003 fad5 	bl	8005c50 <HAL_GPIO_ReadPin>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d018      	beq.n	80026de <Displ_Select+0x46>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026b2:	480c      	ldr	r0, [pc, #48]	; (80026e4 <Displ_Select+0x4c>)
 80026b4:	f003 fae4 	bl	8005c80 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 80026b8:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <Displ_Select+0x50>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	490a      	ldr	r1, [pc, #40]	; (80026e8 <Displ_Select+0x50>)
 80026be:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 80026c2:	4013      	ands	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <Displ_Select+0x50>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a07      	ldr	r2, [pc, #28]	; (80026e8 <Displ_Select+0x50>)
 80026cc:	f043 0308 	orr.w	r3, r3, #8
 80026d0:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 80026d2:	2200      	movs	r2, #0
 80026d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <Displ_Select+0x4c>)
 80026da:	f003 fad1 	bl	8005c80 <HAL_GPIO_WritePin>
		}
	}
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40003800 	.word	0x40003800

080026ec <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6039      	str	r1, [r7, #0]
 80026f4:	4611      	mov	r1, r2
 80026f6:	461a      	mov	r2, r3
 80026f8:	4603      	mov	r3, r0
 80026fa:	71fb      	strb	r3, [r7, #7]
 80026fc:	460b      	mov	r3, r1
 80026fe:	80bb      	strh	r3, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8002704:	bf00      	nop
 8002706:	4b3a      	ldr	r3, [pc, #232]	; (80027f0 <Displ_Transmit+0x104>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0fa      	beq.n	8002706 <Displ_Transmit+0x1a>

	Displ_Select();
 8002710:	f7ff ffc2 	bl	8002698 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	461a      	mov	r2, r3
 8002718:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800271c:	4835      	ldr	r0, [pc, #212]	; (80027f4 <Displ_Transmit+0x108>)
 800271e:	f003 faaf 	bl	8005c80 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8002722:	79bb      	ldrb	r3, [r7, #6]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d044      	beq.n	80027b2 <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8002728:	4b33      	ldr	r3, [pc, #204]	; (80027f8 <Displ_Transmit+0x10c>)
 800272a:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 800272c:	88bb      	ldrh	r3, [r7, #4]
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	4413      	add	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	e020      	b.n	800277c <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	121b      	asrs	r3, r3, #8
 8002740:	b2da      	uxtb	r2, r3
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	1c59      	adds	r1, r3, #1
 8002746:	6179      	str	r1, [r7, #20]
 8002748:	f022 0207 	bic.w	r2, r2, #7
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	10db      	asrs	r3, r3, #3
 8002756:	b2da      	uxtb	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	1c59      	adds	r1, r3, #1
 800275c:	6179      	str	r1, [r7, #20]
 800275e:	f022 0203 	bic.w	r2, r2, #3
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	00d9      	lsls	r1, r3, #3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	617a      	str	r2, [r7, #20]
 8002772:	b2ca      	uxtb	r2, r1
 8002774:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	3302      	adds	r3, #2
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	429a      	cmp	r2, r3
 8002782:	bf34      	ite	cc
 8002784:	2301      	movcc	r3, #1
 8002786:	2300      	movcs	r3, #0
 8002788:	b2da      	uxtb	r2, r3
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	491a      	ldr	r1, [pc, #104]	; (80027f8 <Displ_Transmit+0x10c>)
 800278e:	1a5b      	subs	r3, r3, r1
 8002790:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 8002794:	428b      	cmp	r3, r1
 8002796:	bfd4      	ite	le
 8002798:	2301      	movle	r3, #1
 800279a:	2300      	movgt	r3, #0
 800279c:	b2db      	uxtb	r3, r3
 800279e:	4013      	ands	r3, r2
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1c9      	bne.n	800273a <Displ_Transmit+0x4e>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <Displ_Transmit+0x10c>)
 80027a8:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <Displ_Transmit+0x10c>)
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 80027b2:	88bb      	ldrh	r3, [r7, #4]
 80027b4:	2b13      	cmp	r3, #19
 80027b6:	d80d      	bhi.n	80027d4 <Displ_Transmit+0xe8>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 80027b8:	4b0d      	ldr	r3, [pc, #52]	; (80027f0 <Displ_Transmit+0x104>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 80027be:	88ba      	ldrh	r2, [r7, #4]
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	480d      	ldr	r0, [pc, #52]	; (80027fc <Displ_Transmit+0x110>)
 80027c8:	f007 fba3 	bl	8009f12 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 80027cc:	4b08      	ldr	r3, [pc, #32]	; (80027f0 <Displ_Transmit+0x104>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 80027d2:	e008      	b.n	80027e6 <Displ_Transmit+0xfa>
			Displ_SpiAvailable=0;
 80027d4:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <Displ_Transmit+0x104>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 80027da:	88bb      	ldrh	r3, [r7, #4]
 80027dc:	461a      	mov	r2, r3
 80027de:	6839      	ldr	r1, [r7, #0]
 80027e0:	4806      	ldr	r0, [pc, #24]	; (80027fc <Displ_Transmit+0x110>)
 80027e2:	f007 ff85 	bl	800a6f0 <HAL_SPI_Transmit_DMA>
	}
 80027e6:	bf00      	nop
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20000014 	.word	0x20000014
 80027f4:	40021000 	.word	0x40021000
 80027f8:	20001908 	.word	0x20001908
 80027fc:	200059e4 	.word	0x200059e4

08002800 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 800280a:	1df9      	adds	r1, r7, #7
 800280c:	2300      	movs	r3, #0
 800280e:	2201      	movs	r2, #1
 8002810:	2000      	movs	r0, #0
 8002812:	f7ff ff6b 	bl	80026ec <Displ_Transmit>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	4613      	mov	r3, r2
 800282a:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d007      	beq.n	8002842 <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	b29a      	uxth	r2, r3
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	68f9      	ldr	r1, [r7, #12]
 800283a:	2001      	movs	r0, #1
 800283c:	f7ff ff56 	bl	80026ec <Displ_Transmit>
 8002840:	e000      	b.n	8002844 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8002842:	bf00      	nop
}
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
	...

0800284c <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
	Displ_Select();
 8002850:	f7ff ff22 	bl	8002698 <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8002854:	2200      	movs	r2, #0
 8002856:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800285a:	481a      	ldr	r0, [pc, #104]	; (80028c4 <ILI9XXX_Init+0x78>)
 800285c:	f003 fa10 	bl	8005c80 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002860:	2001      	movs	r0, #1
 8002862:	f002 f9bd 	bl	8004be0 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8002866:	2201      	movs	r2, #1
 8002868:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800286c:	4815      	ldr	r0, [pc, #84]	; (80028c4 <ILI9XXX_Init+0x78>)
 800286e:	f003 fa07 	bl	8005c80 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8002872:	2096      	movs	r0, #150	; 0x96
 8002874:	f002 f9b4 	bl	8004be0 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8002878:	203a      	movs	r0, #58	; 0x3a
 800287a:	f7ff ffc1 	bl	8002800 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 800287e:	2200      	movs	r2, #0
 8002880:	2101      	movs	r1, #1
 8002882:	4811      	ldr	r0, [pc, #68]	; (80028c8 <ILI9XXX_Init+0x7c>)
 8002884:	f7ff ffcb 	bl	800281e <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8002888:	20b0      	movs	r0, #176	; 0xb0
 800288a:	f7ff ffb9 	bl	8002800 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 800288e:	2200      	movs	r2, #0
 8002890:	2101      	movs	r1, #1
 8002892:	480e      	ldr	r0, [pc, #56]	; (80028cc <ILI9XXX_Init+0x80>)
 8002894:	f7ff ffc3 	bl	800281e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8002898:	20b0      	movs	r0, #176	; 0xb0
 800289a:	f7ff ffb1 	bl	8002800 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 800289e:	2200      	movs	r2, #0
 80028a0:	2101      	movs	r1, #1
 80028a2:	480a      	ldr	r0, [pc, #40]	; (80028cc <ILI9XXX_Init+0x80>)
 80028a4:	f7ff ffbb 	bl	800281e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 80028a8:	2011      	movs	r0, #17
 80028aa:	f7ff ffa9 	bl	8002800 <Displ_WriteCommand>
	HAL_Delay(120);
 80028ae:	2078      	movs	r0, #120	; 0x78
 80028b0:	f002 f996 	bl	8004be0 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 80028b4:	2029      	movs	r0, #41	; 0x29
 80028b6:	f7ff ffa3 	bl	8002800 <Displ_WriteCommand>
	HAL_Delay(5);
 80028ba:	2005      	movs	r0, #5
 80028bc:	f002 f990 	bl	8004be0 <HAL_Delay>

}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	08011c18 	.word	0x08011c18
 80028cc:	08011c1c 	.word	0x08011c1c

080028d0 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80028d0:	b590      	push	{r4, r7, lr}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4604      	mov	r4, r0
 80028d8:	4608      	mov	r0, r1
 80028da:	4611      	mov	r1, r2
 80028dc:	461a      	mov	r2, r3
 80028de:	4623      	mov	r3, r4
 80028e0:	80fb      	strh	r3, [r7, #6]
 80028e2:	4603      	mov	r3, r0
 80028e4:	80bb      	strh	r3, [r7, #4]
 80028e6:	460b      	mov	r3, r1
 80028e8:	807b      	strh	r3, [r7, #2]
 80028ea:	4613      	mov	r3, r2
 80028ec:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 80028ee:	887b      	ldrh	r3, [r7, #2]
 80028f0:	061a      	lsls	r2, r3, #24
 80028f2:	887b      	ldrh	r3, [r7, #2]
 80028f4:	021b      	lsls	r3, r3, #8
 80028f6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80028fa:	431a      	orrs	r2, r3
 80028fc:	88fb      	ldrh	r3, [r7, #6]
 80028fe:	021b      	lsls	r3, r3, #8
 8002900:	b29b      	uxth	r3, r3
 8002902:	4313      	orrs	r3, r2
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	0a12      	lsrs	r2, r2, #8
 8002908:	b292      	uxth	r2, r2
 800290a:	431a      	orrs	r2, r3
 800290c:	4b14      	ldr	r3, [pc, #80]	; (8002960 <Displ_SetAddressWindow+0x90>)
 800290e:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8002910:	202a      	movs	r0, #42	; 0x2a
 8002912:	f7ff ff75 	bl	8002800 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8002916:	2200      	movs	r2, #0
 8002918:	2104      	movs	r1, #4
 800291a:	4811      	ldr	r0, [pc, #68]	; (8002960 <Displ_SetAddressWindow+0x90>)
 800291c:	f7ff ff7f 	bl	800281e <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8002920:	883b      	ldrh	r3, [r7, #0]
 8002922:	061a      	lsls	r2, r3, #24
 8002924:	883b      	ldrh	r3, [r7, #0]
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800292c:	431a      	orrs	r2, r3
 800292e:	88bb      	ldrh	r3, [r7, #4]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	b29b      	uxth	r3, r3
 8002934:	4313      	orrs	r3, r2
 8002936:	88ba      	ldrh	r2, [r7, #4]
 8002938:	0a12      	lsrs	r2, r2, #8
 800293a:	b292      	uxth	r2, r2
 800293c:	431a      	orrs	r2, r3
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <Displ_SetAddressWindow+0x90>)
 8002940:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8002942:	202b      	movs	r0, #43	; 0x2b
 8002944:	f7ff ff5c 	bl	8002800 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8002948:	2200      	movs	r2, #0
 800294a:	2104      	movs	r1, #4
 800294c:	4804      	ldr	r0, [pc, #16]	; (8002960 <Displ_SetAddressWindow+0x90>)
 800294e:	f7ff ff66 	bl	800281e <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8002952:	202c      	movs	r0, #44	; 0x2c
 8002954:	f7ff ff54 	bl	8002800 <Displ_WriteCommand>
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	bd90      	pop	{r4, r7, pc}
 8002960:	20005908 	.word	0x20005908

08002964 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 800296e:	2201      	movs	r2, #1
 8002970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002974:	4809      	ldr	r0, [pc, #36]	; (800299c <Displ_Init+0x38>)
 8002976:	f003 f983 	bl	8005c80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 800297a:	2201      	movs	r2, #1
 800297c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002980:	4806      	ldr	r0, [pc, #24]	; (800299c <Displ_Init+0x38>)
 8002982:	f003 f97d 	bl	8005c80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8002986:	f7ff ff61 	bl	800284c <ILI9XXX_Init>
	Displ_Orientation(orientation);
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	4618      	mov	r0, r3
 800298e:	f000 f807 	bl	80029a0 <Displ_Orientation>
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000

080029a0 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	d83b      	bhi.n	8002a28 <Displ_Orientation+0x88>
 80029b0:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <Displ_Orientation+0x18>)
 80029b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b6:	bf00      	nop
 80029b8:	080029c9 	.word	0x080029c9
 80029bc:	080029e1 	.word	0x080029e1
 80029c0:	080029f9 	.word	0x080029f9
 80029c4:	08002a11 	.word	0x08002a11
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 80029c8:	4b1f      	ldr	r3, [pc, #124]	; (8002a48 <Displ_Orientation+0xa8>)
 80029ca:	2288      	movs	r2, #136	; 0x88
 80029cc:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 80029ce:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <Displ_Orientation+0xac>)
 80029d0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80029d4:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 80029d6:	4b1e      	ldr	r3, [pc, #120]	; (8002a50 <Displ_Orientation+0xb0>)
 80029d8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80029dc:	801a      	strh	r2, [r3, #0]
			break;
 80029de:	e023      	b.n	8002a28 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <Displ_Orientation+0xa8>)
 80029e2:	22e8      	movs	r2, #232	; 0xe8
 80029e4:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 80029e6:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <Displ_Orientation+0xac>)
 80029e8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80029ec:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 80029ee:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <Displ_Orientation+0xb0>)
 80029f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80029f4:	801a      	strh	r2, [r3, #0]
			break;
 80029f6:	e017      	b.n	8002a28 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 80029f8:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <Displ_Orientation+0xa8>)
 80029fa:	2248      	movs	r2, #72	; 0x48
 80029fc:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 80029fe:	4b13      	ldr	r3, [pc, #76]	; (8002a4c <Displ_Orientation+0xac>)
 8002a00:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002a04:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8002a06:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <Displ_Orientation+0xb0>)
 8002a08:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a0c:	801a      	strh	r2, [r3, #0]
			break;
 8002a0e:	e00b      	b.n	8002a28 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8002a10:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <Displ_Orientation+0xa8>)
 8002a12:	2228      	movs	r2, #40	; 0x28
 8002a14:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <Displ_Orientation+0xac>)
 8002a18:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a1c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <Displ_Orientation+0xb0>)
 8002a20:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002a24:	801a      	strh	r2, [r3, #0]
			break;
 8002a26:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8002a28:	2036      	movs	r0, #54	; 0x36
 8002a2a:	f7ff fee9 	bl	8002800 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2101      	movs	r1, #1
 8002a32:	4805      	ldr	r0, [pc, #20]	; (8002a48 <Displ_Orientation+0xa8>)
 8002a34:	f7ff fef3 	bl	800281e <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8002a38:	4a06      	ldr	r2, [pc, #24]	; (8002a54 <Displ_Orientation+0xb4>)
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	7013      	strb	r3, [r2, #0]
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	2000590c 	.word	0x2000590c
 8002a4c:	200068a0 	.word	0x200068a0
 8002a50:	2000689e 	.word	0x2000689e
 8002a54:	2000689c 	.word	0x2000689c

08002a58 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a05      	ldr	r2, [pc, #20]	; (8002a7c <HAL_SPI_ErrorCallback+0x24>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d102      	bne.n	8002a70 <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_SPI_ErrorCallback+0x28>)
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
	}
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	40003800 	.word	0x40003800
 8002a80:	20000014 	.word	0x20000014

08002a84 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <HAL_SPI_TxCpltCallback+0x24>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d102      	bne.n	8002a9c <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <HAL_SPI_TxCpltCallback+0x28>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	40003800 	.word	0x40003800
 8002aac:	20000014 	.word	0x20000014

08002ab0 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b08b      	sub	sp, #44	; 0x2c
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4623      	mov	r3, r4
 8002ac0:	80fb      	strh	r3, [r7, #6]
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	80bb      	strh	r3, [r7, #4]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	807b      	strh	r3, [r7, #2]
 8002aca:	4613      	mov	r3, r2
 8002acc:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	4a59      	ldr	r2, [pc, #356]	; (8002c38 <Displ_FillArea+0x188>)
 8002ad2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	f280 80aa 	bge.w	8002c30 <Displ_FillArea+0x180>
 8002adc:	88bb      	ldrh	r3, [r7, #4]
 8002ade:	4a57      	ldr	r2, [pc, #348]	; (8002c3c <Displ_FillArea+0x18c>)
 8002ae0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	f280 80a3 	bge.w	8002c30 <Displ_FillArea+0x180>
 8002aea:	887b      	ldrh	r3, [r7, #2]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f000 809f 	beq.w	8002c30 <Displ_FillArea+0x180>
 8002af2:	883b      	ldrh	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 809b 	beq.w	8002c30 <Displ_FillArea+0x180>

	x1=x + w - 1;
 8002afa:	88fa      	ldrh	r2, [r7, #6]
 8002afc:	887b      	ldrh	r3, [r7, #2]
 8002afe:	4413      	add	r3, r2
 8002b00:	3b01      	subs	r3, #1
 8002b02:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8002b04:	4b4c      	ldr	r3, [pc, #304]	; (8002c38 <Displ_FillArea+0x188>)
 8002b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d903      	bls.n	8002b1a <Displ_FillArea+0x6a>
		x1=_width;
 8002b12:	4b49      	ldr	r3, [pc, #292]	; (8002c38 <Displ_FillArea+0x188>)
 8002b14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b18:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8002b1a:	88ba      	ldrh	r2, [r7, #4]
 8002b1c:	883b      	ldrh	r3, [r7, #0]
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b01      	subs	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8002b24:	4b45      	ldr	r3, [pc, #276]	; (8002c3c <Displ_FillArea+0x18c>)
 8002b26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d903      	bls.n	8002b3a <Displ_FillArea+0x8a>
		y1=_height;
 8002b32:	4b42      	ldr	r3, [pc, #264]	; (8002c3c <Displ_FillArea+0x18c>)
 8002b34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b38:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8002b3a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002b3c:	121b      	asrs	r3, r3, #8
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	f023 0307 	bic.w	r3, r3, #7
 8002b44:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8002b46:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002b48:	10db      	asrs	r3, r3, #3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f023 0303 	bic.w	r3, r3, #3
 8002b50:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 8002b52:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 8002b58:	88bb      	ldrh	r3, [r7, #4]
 8002b5a:	69fa      	ldr	r2, [r7, #28]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	3301      	adds	r3, #1
 8002b60:	88fa      	ldrh	r2, [r7, #6]
 8002b62:	6a39      	ldr	r1, [r7, #32]
 8002b64:	1a8a      	subs	r2, r1, r2
 8002b66:	3201      	adds	r2, #1
 8002b68:	fb03 f202 	mul.w	r2, r3, r2
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4413      	add	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8002b74:	4b32      	ldr	r3, [pc, #200]	; (8002c40 <Displ_FillArea+0x190>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f641 72fd 	movw	r2, #8189	; 0x1ffd
 8002b80:	4293      	cmp	r3, r2
 8002b82:	bf28      	it	cs
 8002b84:	4613      	movcs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]

	k=0;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8002b8c:	e00e      	b.n	8002bac <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	61ba      	str	r2, [r7, #24]
 8002b94:	7dfa      	ldrb	r2, [r7, #23]
 8002b96:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	1c5a      	adds	r2, r3, #1
 8002b9c:	61ba      	str	r2, [r7, #24]
 8002b9e:	7dba      	ldrb	r2, [r7, #22]
 8002ba0:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	61ba      	str	r2, [r7, #24]
 8002ba8:	7d7a      	ldrb	r2, [r7, #21]
 8002baa:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8002bac:	4b24      	ldr	r3, [pc, #144]	; (8002c40 <Displ_FillArea+0x190>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d2e8      	bcs.n	8002b8e <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 8002bbc:	4b20      	ldr	r3, [pc, #128]	; (8002c40 <Displ_FillArea+0x190>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	88b9      	ldrh	r1, [r7, #4]
 8002bd0:	88f8      	ldrh	r0, [r7, #6]
 8002bd2:	f7ff fe7d 	bl	80028d0 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bde:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 8002be0:	2300      	movs	r3, #0
 8002be2:	627b      	str	r3, [r7, #36]	; 0x24
 8002be4:	e009      	b.n	8002bfa <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <Displ_FillArea+0x190>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	68f9      	ldr	r1, [r7, #12]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fe15 	bl	800281e <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d3f1      	bcc.n	8002be6 <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 8002c02:	4b0f      	ldr	r3, [pc, #60]	; (8002c40 <Displ_FillArea+0x190>)
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2200      	movs	r2, #0
 8002c14:	4619      	mov	r1, r3
 8002c16:	f7ff fe02 	bl	800281e <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8002c1a:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <Displ_FillArea+0x190>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a09      	ldr	r2, [pc, #36]	; (8002c44 <Displ_FillArea+0x194>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d101      	bne.n	8002c28 <Displ_FillArea+0x178>
 8002c24:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <Displ_FillArea+0x198>)
 8002c26:	e000      	b.n	8002c2a <Displ_FillArea+0x17a>
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <Displ_FillArea+0x194>)
 8002c2a:	4a05      	ldr	r2, [pc, #20]	; (8002c40 <Displ_FillArea+0x190>)
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e000      	b.n	8002c32 <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8002c30:	bf00      	nop

}
 8002c32:	372c      	adds	r7, #44	; 0x2c
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd90      	pop	{r4, r7, pc}
 8002c38:	2000689e 	.word	0x2000689e
 8002c3c:	200068a0 	.word	0x200068a0
 8002c40:	20000018 	.word	0x20000018
 8002c44:	20001908 	.word	0x20001908
 8002c48:	20003908 	.word	0x20003908

08002c4c <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 8002c56:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <Displ_CLS+0x30>)
 8002c58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <Displ_CLS+0x34>)
 8002c60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c64:	b299      	uxth	r1, r3
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	2000      	movs	r0, #0
 8002c70:	f7ff ff1e 	bl	8002ab0 <Displ_FillArea>
}
 8002c74:	bf00      	nop
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	2000689e 	.word	0x2000689e
 8002c80:	200068a0 	.word	0x200068a0

08002c84 <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 8002c84:	b590      	push	{r4, r7, lr}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	4604      	mov	r4, r0
 8002c8c:	4608      	mov	r0, r1
 8002c8e:	4611      	mov	r1, r2
 8002c90:	461a      	mov	r2, r3
 8002c92:	4623      	mov	r3, r4
 8002c94:	80fb      	strh	r3, [r7, #6]
 8002c96:	4603      	mov	r3, r0
 8002c98:	80bb      	strh	r3, [r7, #4]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	807b      	strh	r3, [r7, #2]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 8002ca2:	88f8      	ldrh	r0, [r7, #6]
 8002ca4:	88b9      	ldrh	r1, [r7, #4]
 8002ca6:	887a      	ldrh	r2, [r7, #2]
 8002ca8:	8b3c      	ldrh	r4, [r7, #24]
 8002caa:	8bbb      	ldrh	r3, [r7, #28]
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	4623      	mov	r3, r4
 8002cb0:	f7ff fefe 	bl	8002ab0 <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 8002cb4:	88f8      	ldrh	r0, [r7, #6]
 8002cb6:	88ba      	ldrh	r2, [r7, #4]
 8002cb8:	883b      	ldrh	r3, [r7, #0]
 8002cba:	4413      	add	r3, r2
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	8b3b      	ldrh	r3, [r7, #24]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	b299      	uxth	r1, r3
 8002cc4:	887a      	ldrh	r2, [r7, #2]
 8002cc6:	8b3c      	ldrh	r4, [r7, #24]
 8002cc8:	8bbb      	ldrh	r3, [r7, #28]
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	4623      	mov	r3, r4
 8002cce:	f7ff feef 	bl	8002ab0 <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 8002cd2:	88f8      	ldrh	r0, [r7, #6]
 8002cd4:	88b9      	ldrh	r1, [r7, #4]
 8002cd6:	8b3a      	ldrh	r2, [r7, #24]
 8002cd8:	883c      	ldrh	r4, [r7, #0]
 8002cda:	8bbb      	ldrh	r3, [r7, #28]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	4623      	mov	r3, r4
 8002ce0:	f7ff fee6 	bl	8002ab0 <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 8002ce4:	88fa      	ldrh	r2, [r7, #6]
 8002ce6:	887b      	ldrh	r3, [r7, #2]
 8002ce8:	4413      	add	r3, r2
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	8b3b      	ldrh	r3, [r7, #24]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	b298      	uxth	r0, r3
 8002cf2:	88b9      	ldrh	r1, [r7, #4]
 8002cf4:	8b3a      	ldrh	r2, [r7, #24]
 8002cf6:	883c      	ldrh	r4, [r7, #0]
 8002cf8:	8bbb      	ldrh	r3, [r7, #28]
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	4623      	mov	r3, r4
 8002cfe:	f7ff fed7 	bl	8002ab0 <Displ_FillArea>
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd90      	pop	{r4, r7, pc}
	...

08002d0c <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	b590      	push	{r4, r7, lr}
 8002d10:	b08d      	sub	sp, #52	; 0x34
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	647b      	str	r3, [r7, #68]	; 0x44
 8002d16:	4603      	mov	r3, r0
 8002d18:	80fb      	strh	r3, [r7, #6]
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	80bb      	strh	r3, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 8002d22:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002d26:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 8002d28:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d102      	bne.n	8002d36 <Displ_WChar+0x2a>
		wsize<<= 1;
 8002d30:	7efb      	ldrb	r3, [r7, #27]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8002d36:	2300      	movs	r3, #0
 8002d38:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 8002d3a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002d3e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
 8002d46:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8002d48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	3b20      	subs	r3, #32
 8002d4e:	4619      	mov	r1, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	fb01 f303 	mul.w	r3, r1, r3
 8002d56:	4413      	add	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 8002d5a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d005      	beq.n	8002d6e <Displ_WChar+0x62>
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d107      	bne.n	8002d76 <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8002d66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002d6a:	61fb      	str	r3, [r7, #28]
			break;
 8002d6c:	e005      	b.n	8002d7a <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 8002d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d72:	61fb      	str	r3, [r7, #28]
			break;
 8002d74:	e001      	b.n	8002d7a <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8002d76:	2380      	movs	r3, #128	; 0x80
 8002d78:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 8002d7a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002d7e:	121b      	asrs	r3, r3, #8
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	f023 0307 	bic.w	r3, r3, #7
 8002d86:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8002d88:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002d8c:	10db      	asrs	r3, r3, #3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f023 0303 	bic.w	r3, r3, #3
 8002d94:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 8002d96:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 8002d9e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002da2:	121b      	asrs	r3, r3, #8
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	f023 0307 	bic.w	r3, r3, #7
 8002daa:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8002dac:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002db0:	10db      	asrs	r3, r3, #3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	f023 0303 	bic.w	r3, r3, #3
 8002db8:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8002dba:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dc6:	e0af      	b.n	8002f28 <Displ_WChar+0x21c>
		b=0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 8002dcc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d015      	beq.n	8002e00 <Displ_WChar+0xf4>
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d120      	bne.n	8002e1a <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ddc:	4413      	add	r3, r2
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	041a      	lsls	r2, r3, #16
 8002de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de4:	3301      	adds	r3, #1
 8002de6:	6939      	ldr	r1, [r7, #16]
 8002de8:	440b      	add	r3, r1
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	4313      	orrs	r3, r2
 8002df0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002df2:	3202      	adds	r2, #2
 8002df4:	6939      	ldr	r1, [r7, #16]
 8002df6:	440a      	add	r2, r1
 8002df8:	7812      	ldrb	r2, [r2, #0]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8002dfe:	e011      	b.n	8002e24 <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e04:	4413      	add	r3, r2
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e0c:	3201      	adds	r2, #1
 8002e0e:	6939      	ldr	r1, [r7, #16]
 8002e10:	440a      	add	r2, r1
 8002e12:	7812      	ldrb	r2, [r2, #0]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8002e18:	e004      	b.n	8002e24 <Displ_WChar+0x118>
			default:
				b=pos[i];
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e1e:	4413      	add	r3, r2
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 8002e24:	2300      	movs	r3, #0
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
 8002e28:	e072      	b.n	8002f10 <Displ_WChar+0x204>
			if((b << j) & mask)  {
 8002e2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	4013      	ands	r3, r2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d034      	beq.n	8002ea2 <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 8002e38:	4b53      	ldr	r3, [pc, #332]	; (8002f88 <Displ_WChar+0x27c>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	1c59      	adds	r1, r3, #1
 8002e40:	6239      	str	r1, [r7, #32]
 8002e42:	4413      	add	r3, r2
 8002e44:	7bfa      	ldrb	r2, [r7, #15]
 8002e46:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8002e48:	4b4f      	ldr	r3, [pc, #316]	; (8002f88 <Displ_WChar+0x27c>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	1c59      	adds	r1, r3, #1
 8002e50:	6239      	str	r1, [r7, #32]
 8002e52:	4413      	add	r3, r2
 8002e54:	7bba      	ldrb	r2, [r7, #14]
 8002e56:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8002e58:	4b4b      	ldr	r3, [pc, #300]	; (8002f88 <Displ_WChar+0x27c>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	6a3b      	ldr	r3, [r7, #32]
 8002e5e:	1c59      	adds	r1, r3, #1
 8002e60:	6239      	str	r1, [r7, #32]
 8002e62:	4413      	add	r3, r2
 8002e64:	7b7a      	ldrb	r2, [r7, #13]
 8002e66:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8002e68:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d14c      	bne.n	8002f0a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 8002e70:	4b45      	ldr	r3, [pc, #276]	; (8002f88 <Displ_WChar+0x27c>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	6a3b      	ldr	r3, [r7, #32]
 8002e76:	1c59      	adds	r1, r3, #1
 8002e78:	6239      	str	r1, [r7, #32]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	7bfa      	ldrb	r2, [r7, #15]
 8002e7e:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8002e80:	4b41      	ldr	r3, [pc, #260]	; (8002f88 <Displ_WChar+0x27c>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	1c59      	adds	r1, r3, #1
 8002e88:	6239      	str	r1, [r7, #32]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	7bba      	ldrb	r2, [r7, #14]
 8002e8e:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 8002e90:	4b3d      	ldr	r3, [pc, #244]	; (8002f88 <Displ_WChar+0x27c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	1c59      	adds	r1, r3, #1
 8002e98:	6239      	str	r1, [r7, #32]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	7b7a      	ldrb	r2, [r7, #13]
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	e033      	b.n	8002f0a <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 8002ea2:	4b39      	ldr	r3, [pc, #228]	; (8002f88 <Displ_WChar+0x27c>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	1c59      	adds	r1, r3, #1
 8002eaa:	6239      	str	r1, [r7, #32]
 8002eac:	4413      	add	r3, r2
 8002eae:	7b3a      	ldrb	r2, [r7, #12]
 8002eb0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 8002eb2:	4b35      	ldr	r3, [pc, #212]	; (8002f88 <Displ_WChar+0x27c>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	1c59      	adds	r1, r3, #1
 8002eba:	6239      	str	r1, [r7, #32]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	7afa      	ldrb	r2, [r7, #11]
 8002ec0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 8002ec2:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <Displ_WChar+0x27c>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	1c59      	adds	r1, r3, #1
 8002eca:	6239      	str	r1, [r7, #32]
 8002ecc:	4413      	add	r3, r2
 8002ece:	7aba      	ldrb	r2, [r7, #10]
 8002ed0:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 8002ed2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d117      	bne.n	8002f0a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 8002eda:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <Displ_WChar+0x27c>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	1c59      	adds	r1, r3, #1
 8002ee2:	6239      	str	r1, [r7, #32]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	7b3a      	ldrb	r2, [r7, #12]
 8002ee8:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 8002eea:	4b27      	ldr	r3, [pc, #156]	; (8002f88 <Displ_WChar+0x27c>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	6a3b      	ldr	r3, [r7, #32]
 8002ef0:	1c59      	adds	r1, r3, #1
 8002ef2:	6239      	str	r1, [r7, #32]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	7afa      	ldrb	r2, [r7, #11]
 8002ef8:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <Displ_WChar+0x27c>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	1c59      	adds	r1, r3, #1
 8002f02:	6239      	str	r1, [r7, #32]
 8002f04:	4413      	add	r3, r2
 8002f06:	7aba      	ldrb	r2, [r7, #10]
 8002f08:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002f10:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002f14:	461a      	mov	r2, r3
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d386      	bcc.n	8002e2a <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 8002f1c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002f20:	461a      	mov	r2, r3
 8002f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f24:	4413      	add	r3, r2
 8002f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	f4ff af4b 	bcc.w	8002dc8 <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 8002f32:	7efb      	ldrb	r3, [r7, #27]
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	88fb      	ldrh	r3, [r7, #6]
 8002f38:	4413      	add	r3, r2
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29c      	uxth	r4, r3
 8002f40:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8002f44:	88bb      	ldrh	r3, [r7, #4]
 8002f46:	4413      	add	r3, r2
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	88b9      	ldrh	r1, [r7, #4]
 8002f50:	88f8      	ldrh	r0, [r7, #6]
 8002f52:	4622      	mov	r2, r4
 8002f54:	f7ff fcbc 	bl	80028d0 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8002f58:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <Displ_WChar+0x27c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	6a39      	ldr	r1, [r7, #32]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff fc5c 	bl	800281e <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8002f66:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <Displ_WChar+0x27c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a08      	ldr	r2, [pc, #32]	; (8002f8c <Displ_WChar+0x280>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d101      	bne.n	8002f74 <Displ_WChar+0x268>
 8002f70:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <Displ_WChar+0x284>)
 8002f72:	e000      	b.n	8002f76 <Displ_WChar+0x26a>
 8002f74:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <Displ_WChar+0x280>)
 8002f76:	4a04      	ldr	r2, [pc, #16]	; (8002f88 <Displ_WChar+0x27c>)
 8002f78:	6013      	str	r3, [r2, #0]

}
 8002f7a:	bf00      	nop
 8002f7c:	3734      	adds	r7, #52	; 0x34
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002f84:	b002      	add	sp, #8
 8002f86:	4770      	bx	lr
 8002f88:	20000018 	.word	0x20000018
 8002f8c:	20001908 	.word	0x20001908
 8002f90:	20003908 	.word	0x20003908

08002f94 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002f94:	b082      	sub	sp, #8
 8002f96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f98:	b08b      	sub	sp, #44	; 0x2c
 8002f9a:	af06      	add	r7, sp, #24
 8002f9c:	603a      	str	r2, [r7, #0]
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	80fb      	strh	r3, [r7, #6]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8002fa8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002faa:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8002fac:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d922      	bls.n	8002ffa <Displ_WString+0x66>
		delta<<=1;
 8002fb4:	89fb      	ldrh	r3, [r7, #14]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8002fba:	e01e      	b.n	8002ffa <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	781a      	ldrb	r2, [r3, #0]
 8002fc0:	88bd      	ldrh	r5, [r7, #4]
 8002fc2:	88fc      	ldrh	r4, [r7, #6]
 8002fc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002fc8:	9304      	str	r3, [sp, #16]
 8002fca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002fcc:	9303      	str	r3, [sp, #12]
 8002fce:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002fd2:	9302      	str	r3, [sp, #8]
 8002fd4:	466e      	mov	r6, sp
 8002fd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002fda:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002fde:	e886 0003 	stmia.w	r6, {r0, r1}
 8002fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f7ff fe90 	bl	8002d0c <Displ_WChar>
        x += delta;
 8002fec:	88fa      	ldrh	r2, [r7, #6]
 8002fee:	89fb      	ldrh	r3, [r7, #14]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	80fb      	strh	r3, [r7, #6]
        str++;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1dc      	bne.n	8002fbc <Displ_WString+0x28>
    }
}
 8003002:	bf00      	nop
 8003004:	bf00      	nop
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800300e:	b002      	add	sp, #8
 8003010:	4770      	bx	lr
	...

08003014 <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8003014:	b5b0      	push	{r4, r5, r7, lr}
 8003016:	b08a      	sub	sp, #40	; 0x28
 8003018:	af06      	add	r7, sp, #24
 800301a:	4604      	mov	r4, r0
 800301c:	4608      	mov	r0, r1
 800301e:	4611      	mov	r1, r2
 8003020:	461a      	mov	r2, r3
 8003022:	4623      	mov	r3, r4
 8003024:	80fb      	strh	r3, [r7, #6]
 8003026:	4603      	mov	r3, r0
 8003028:	80bb      	strh	r3, [r7, #4]
 800302a:	460b      	mov	r3, r1
 800302c:	807b      	strh	r3, [r7, #2]
 800302e:	4613      	mov	r3, r2
 8003030:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 8003032:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003034:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 8003036:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800303a:	2b01      	cmp	r3, #1
 800303c:	d902      	bls.n	8003044 <Displ_CString+0x30>
		wsize<<=1;
 800303e:	897b      	ldrh	r3, [r7, #10]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 8003044:	6a38      	ldr	r0, [r7, #32]
 8003046:	f7fd f8c3 	bl	80001d0 <strlen>
 800304a:	4602      	mov	r2, r0
 800304c:	897b      	ldrh	r3, [r7, #10]
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	8879      	ldrh	r1, [r7, #2]
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	1a8a      	subs	r2, r1, r2
 8003058:	3201      	adds	r2, #1
 800305a:	4293      	cmp	r3, r2
 800305c:	d902      	bls.n	8003064 <Displ_CString+0x50>
		x=x0;
 800305e:	88fb      	ldrh	r3, [r7, #6]
 8003060:	81fb      	strh	r3, [r7, #14]
 8003062:	e00e      	b.n	8003082 <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 8003064:	887a      	ldrh	r2, [r7, #2]
 8003066:	88fb      	ldrh	r3, [r7, #6]
 8003068:	4413      	add	r3, r2
 800306a:	461c      	mov	r4, r3
 800306c:	6a38      	ldr	r0, [r7, #32]
 800306e:	f7fd f8af 	bl	80001d0 <strlen>
 8003072:	4602      	mov	r2, r0
 8003074:	897b      	ldrh	r3, [r7, #10]
 8003076:	fb02 f303 	mul.w	r3, r2, r3
 800307a:	1ae3      	subs	r3, r4, r3
 800307c:	3301      	adds	r3, #1
 800307e:	085b      	lsrs	r3, r3, #1
 8003080:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 8003082:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003084:	4619      	mov	r1, r3
 8003086:	883a      	ldrh	r2, [r7, #0]
 8003088:	88bb      	ldrh	r3, [r7, #4]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	3301      	adds	r3, #1
 800308e:	4299      	cmp	r1, r3
 8003090:	dd02      	ble.n	8003098 <Displ_CString+0x84>
		y=y0;
 8003092:	88bb      	ldrh	r3, [r7, #4]
 8003094:	81bb      	strh	r3, [r7, #12]
 8003096:	e007      	b.n	80030a8 <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 8003098:	883a      	ldrh	r2, [r7, #0]
 800309a:	88bb      	ldrh	r3, [r7, #4]
 800309c:	4413      	add	r3, r2
 800309e:	3301      	adds	r3, #1
 80030a0:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	105b      	asrs	r3, r3, #1
 80030a6:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 80030a8:	89fa      	ldrh	r2, [r7, #14]
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d912      	bls.n	80030d6 <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 80030b0:	89fa      	ldrh	r2, [r7, #14]
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	b29c      	uxth	r4, r3
 80030b8:	883a      	ldrh	r2, [r7, #0]
 80030ba:	88bb      	ldrh	r3, [r7, #4]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	88b9      	ldrh	r1, [r7, #4]
 80030c6:	88f8      	ldrh	r0, [r7, #6]
 80030c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	4613      	mov	r3, r2
 80030ce:	4622      	mov	r2, r4
 80030d0:	f7ff fcee 	bl	8002ab0 <Displ_FillArea>
 80030d4:	e001      	b.n	80030da <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 80030d6:	88fb      	ldrh	r3, [r7, #6]
 80030d8:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 80030da:	887c      	ldrh	r4, [r7, #2]
 80030dc:	6a38      	ldr	r0, [r7, #32]
 80030de:	f7fd f877 	bl	80001d0 <strlen>
 80030e2:	4602      	mov	r2, r0
 80030e4:	897b      	ldrh	r3, [r7, #10]
 80030e6:	fb03 f202 	mul.w	r2, r3, r2
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	4413      	add	r3, r2
 80030ee:	429c      	cmp	r4, r3
 80030f0:	d91b      	bls.n	800312a <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 80030f2:	887a      	ldrh	r2, [r7, #2]
 80030f4:	89fb      	ldrh	r3, [r7, #14]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	4413      	add	r3, r2
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b298      	uxth	r0, r3
 8003104:	89fa      	ldrh	r2, [r7, #14]
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	b29b      	uxth	r3, r3
 800310c:	3301      	adds	r3, #1
 800310e:	b29c      	uxth	r4, r3
 8003110:	883a      	ldrh	r2, [r7, #0]
 8003112:	88bb      	ldrh	r3, [r7, #4]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	b29b      	uxth	r3, r3
 8003118:	3301      	adds	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	88b9      	ldrh	r1, [r7, #4]
 800311e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	4622      	mov	r2, r4
 8003126:	f7ff fcc3 	bl	8002ab0 <Displ_FillArea>

	if (y>y0){
 800312a:	89ba      	ldrh	r2, [r7, #12]
 800312c:	88bb      	ldrh	r3, [r7, #4]
 800312e:	429a      	cmp	r2, r3
 8003130:	d912      	bls.n	8003158 <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	88fb      	ldrh	r3, [r7, #6]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	b29b      	uxth	r3, r3
 800313a:	3301      	adds	r3, #1
 800313c:	b29c      	uxth	r4, r3
 800313e:	89ba      	ldrh	r2, [r7, #12]
 8003140:	88bb      	ldrh	r3, [r7, #4]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	b29a      	uxth	r2, r3
 8003146:	88b9      	ldrh	r1, [r7, #4]
 8003148:	88f8      	ldrh	r0, [r7, #6]
 800314a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	4613      	mov	r3, r2
 8003150:	4622      	mov	r2, r4
 8003152:	f7ff fcad 	bl	8002ab0 <Displ_FillArea>
 8003156:	e001      	b.n	800315c <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 8003158:	88bb      	ldrh	r3, [r7, #4]
 800315a:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 800315c:	883a      	ldrh	r2, [r7, #0]
 800315e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003160:	4619      	mov	r1, r3
 8003162:	88bb      	ldrh	r3, [r7, #4]
 8003164:	440b      	add	r3, r1
 8003166:	429a      	cmp	r2, r3
 8003168:	db19      	blt.n	800319e <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 800316a:	883a      	ldrh	r2, [r7, #0]
 800316c:	89bb      	ldrh	r3, [r7, #12]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	b29a      	uxth	r2, r3
 8003172:	88bb      	ldrh	r3, [r7, #4]
 8003174:	4413      	add	r3, r2
 8003176:	b299      	uxth	r1, r3
 8003178:	887a      	ldrh	r2, [r7, #2]
 800317a:	88fb      	ldrh	r3, [r7, #6]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	b29b      	uxth	r3, r3
 8003180:	3301      	adds	r3, #1
 8003182:	b29c      	uxth	r4, r3
 8003184:	89ba      	ldrh	r2, [r7, #12]
 8003186:	88bb      	ldrh	r3, [r7, #4]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b29b      	uxth	r3, r3
 800318c:	3301      	adds	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	88f8      	ldrh	r0, [r7, #6]
 8003192:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	4622      	mov	r2, r4
 800319a:	f7ff fc89 	bl	8002ab0 <Displ_FillArea>

	cambia = !cambia;
 800319e:	4b12      	ldr	r3, [pc, #72]	; (80031e8 <Displ_CString+0x1d4>)
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	bf0c      	ite	eq
 80031a6:	2301      	moveq	r3, #1
 80031a8:	2300      	movne	r3, #0
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <Displ_CString+0x1d4>)
 80031b0:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 80031b2:	89bd      	ldrh	r5, [r7, #12]
 80031b4:	89fc      	ldrh	r4, [r7, #14]
 80031b6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031b8:	9304      	str	r3, [sp, #16]
 80031ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80031bc:	9303      	str	r3, [sp, #12]
 80031be:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80031c2:	9302      	str	r3, [sp, #8]
 80031c4:	466a      	mov	r2, sp
 80031c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80031ce:	e882 0003 	stmia.w	r2, {r0, r1}
 80031d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d4:	6a3a      	ldr	r2, [r7, #32]
 80031d6:	4629      	mov	r1, r5
 80031d8:	4620      	mov	r0, r4
 80031da:	f7ff fedb 	bl	8002f94 <Displ_WString>

}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bdb0      	pop	{r4, r5, r7, pc}
 80031e6:	bf00      	nop
 80031e8:	2000590d 	.word	0x2000590d

080031ec <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	2b51      	cmp	r3, #81	; 0x51
 80031fa:	d00a      	beq.n	8003212 <Displ_BackLight+0x26>
 80031fc:	2b51      	cmp	r3, #81	; 0x51
 80031fe:	dc18      	bgt.n	8003232 <Displ_BackLight+0x46>
 8003200:	2b46      	cmp	r3, #70	; 0x46
 8003202:	d008      	beq.n	8003216 <Displ_BackLight+0x2a>
 8003204:	2b46      	cmp	r3, #70	; 0x46
 8003206:	dc14      	bgt.n	8003232 <Displ_BackLight+0x46>
 8003208:	2b30      	cmp	r3, #48	; 0x30
 800320a:	d00b      	beq.n	8003224 <Displ_BackLight+0x38>
 800320c:	2b31      	cmp	r3, #49	; 0x31
 800320e:	d002      	beq.n	8003216 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8003210:	e00f      	b.n	8003232 <Displ_BackLight+0x46>
		__NOP();
 8003212:	bf00      	nop
		break;
 8003214:	e00e      	b.n	8003234 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8003216:	2201      	movs	r2, #1
 8003218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800321c:	480a      	ldr	r0, [pc, #40]	; (8003248 <Displ_BackLight+0x5c>)
 800321e:	f002 fd2f 	bl	8005c80 <HAL_GPIO_WritePin>
		break;
 8003222:	e007      	b.n	8003234 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8003224:	2200      	movs	r2, #0
 8003226:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800322a:	4807      	ldr	r0, [pc, #28]	; (8003248 <Displ_BackLight+0x5c>)
 800322c:	f002 fd28 	bl	8005c80 <HAL_GPIO_WritePin>
		break;
 8003230:	e000      	b.n	8003234 <Displ_BackLight+0x48>
		break;
 8003232:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8003234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003238:	4803      	ldr	r0, [pc, #12]	; (8003248 <Displ_BackLight+0x5c>)
 800323a:	f002 fd09 	bl	8005c50 <HAL_GPIO_ReadPin>
 800323e:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40020400 	.word	0x40020400

0800324c <Touch_HandlePenDownInterrupt>:
volatile uint8_t Touch_PenDown=0;						// set to 1 by pendown interrupt callback, reset to 0 by sw
volatile uint8_t Touch_Int_Enabled=1;					// while reading touch sensor touch interrupt handling is disabled through this flag



void Touch_HandlePenDownInterrupt (){
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
	if (Touch_Int_Enabled) {
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <Touch_HandlePenDownInterrupt+0x20>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d002      	beq.n	8003260 <Touch_HandlePenDownInterrupt+0x14>
		Touch_PenDown=1;
 800325a:	4b05      	ldr	r3, [pc, #20]	; (8003270 <Touch_HandlePenDownInterrupt+0x24>)
 800325c:	2201      	movs	r2, #1
 800325e:	701a      	strb	r2, [r3, #0]
	}
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	2000001c 	.word	0x2000001c
 8003270:	2000590e 	.word	0x2000590e

08003274 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==TOUCH_INT_Pin){
 800327e:	88fb      	ldrh	r3, [r7, #6]
 8003280:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003284:	d101      	bne.n	800328a <HAL_GPIO_EXTI_Callback+0x16>
		Touch_HandlePenDownInterrupt();
 8003286:	f7ff ffe1 	bl	800324c <Touch_HandlePenDownInterrupt>
	}
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <Touch_Select>:

/******************************************
 * @brief	enable touch, disabling display
 * 			set SPI baudrate as needed
 ******************************************/
void Touch_Select(void) {
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if touch and display share the same SPI port
		if (!HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display selected
 8003298:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800329c:	4813      	ldr	r0, [pc, #76]	; (80032ec <Touch_Select+0x58>)
 800329e:	f002 fcd7 	bl	8005c50 <HAL_GPIO_ReadPin>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10b      	bne.n	80032c0 <Touch_Select+0x2c>
			while (!Displ_SpiAvailable) {};  										// waiting for completing display communication. Flag is set to 1 by transmission-complete interrupt callback
 80032a8:	bf00      	nop
 80032aa:	4b11      	ldr	r3, [pc, #68]	; (80032f0 <Touch_Select+0x5c>)
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0fa      	beq.n	80032aa <Touch_Select+0x16>
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display
 80032b4:	2201      	movs	r2, #1
 80032b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032ba:	480c      	ldr	r0, [pc, #48]	; (80032ec <Touch_Select+0x58>)
 80032bc:	f002 fce0 	bl	8005c80 <HAL_GPIO_WritePin>
		}
		SET_TOUCH_SPI_BAUDRATE;				   										//change SPI port speed as per display needs
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <Touch_Select+0x60>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	490b      	ldr	r1, [pc, #44]	; (80032f4 <Touch_Select+0x60>)
 80032c6:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 80032ca:	4013      	ands	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]
 80032ce:	4b09      	ldr	r3, [pc, #36]	; (80032f4 <Touch_Select+0x60>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a08      	ldr	r2, [pc, #32]	; (80032f4 <Touch_Select+0x60>)
 80032d4:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80032d8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);
 80032da:	2200      	movs	r2, #0
 80032dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032e0:	4802      	ldr	r0, [pc, #8]	; (80032ec <Touch_Select+0x58>)
 80032e2:	f002 fccd 	bl	8005c80 <HAL_GPIO_WritePin>
	}
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40021000 	.word	0x40021000
 80032f0:	20000014 	.word	0x20000014
 80032f4:	40003800 	.word	0x40003800

080032f8 <Touch_UnSelect>:


/******************************************
 * @brief	disable touch
 ******************************************/
void Touch_UnSelect(void) {
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if touch and display share the same SPI port
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);			// unselect touch
 80032fc:	2201      	movs	r2, #1
 80032fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003302:	4802      	ldr	r0, [pc, #8]	; (800330c <Touch_UnSelect+0x14>)
 8003304:	f002 fcbc 	bl	8005c80 <HAL_GPIO_WritePin>
	}
}
 8003308:	bf00      	nop
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40021000 	.word	0x40021000

08003310 <Touch_PollAxis>:
 * @params	axis	use only one of the three options X_AXIS, Y_AXIS or Z_AXIS
 * @return			the level measured on the "axis" axis
 * 					PLEASE NOTE this function should be only for internal usage
 * 								Use Touch_GetXYTouch() instead
 *******************************************************************************/
uint16_t Touch_PollAxis(uint8_t axis) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
	uint8_t poll[2] = {0,0};
 800331a:	2300      	movs	r3, #0
 800331c:	813b      	strh	r3, [r7, #8]
	uint32_t poll16;
	
	if (TOUCH_SPI==DISPL_SPI){				// if touch and display share the same SPI port
		Touch_Select();						// enable CS on touch device
 800331e:	f7ff ffb9 	bl	8003294 <Touch_Select>
	}

	Touch_Int_Enabled=0;	//disable interrupt handling: sensor reading triggers interrupt
 8003322:	4b17      	ldr	r3, [pc, #92]	; (8003380 <Touch_PollAxis+0x70>)
 8003324:	2200      	movs	r2, #0
 8003326:	701a      	strb	r2, [r3, #0]
	// disable interrupt while enquiring the touch sensor because it triggers the interrupt pin
	HAL_NVIC_DisableIRQ(TOUCH_INT_EXTI_IRQn);
 8003328:	2028      	movs	r0, #40	; 0x28
 800332a:	f001 fdc4 	bl	8004eb6 <HAL_NVIC_DisableIRQ>

	HAL_SPI_Transmit(&TOUCH_SPI_PORT, &axis, 1, 10);
 800332e:	1df9      	adds	r1, r7, #7
 8003330:	230a      	movs	r3, #10
 8003332:	2201      	movs	r2, #1
 8003334:	4813      	ldr	r0, [pc, #76]	; (8003384 <Touch_PollAxis+0x74>)
 8003336:	f006 fdec 	bl	8009f12 <HAL_SPI_Transmit>
	if (HAL_SPI_Receive(&TOUCH_SPI_PORT, poll, 2, 10) == HAL_OK) {
 800333a:	f107 0108 	add.w	r1, r7, #8
 800333e:	230a      	movs	r3, #10
 8003340:	2202      	movs	r2, #2
 8003342:	4810      	ldr	r0, [pc, #64]	; (8003384 <Touch_PollAxis+0x74>)
 8003344:	f006 ff21 	bl	800a18a <HAL_SPI_Receive>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d105      	bne.n	800335a <Touch_PollAxis+0x4a>
		poll16 = (poll[0]<<8) + poll[1];
 800334e:	7a3b      	ldrb	r3, [r7, #8]
 8003350:	021b      	lsls	r3, r3, #8
 8003352:	7a7a      	ldrb	r2, [r7, #9]
 8003354:	4413      	add	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	e001      	b.n	800335e <Touch_PollAxis+0x4e>
	}
	else {
		poll16 = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
	}

//enable back interrupt after reading the sensor
	HAL_NVIC_ClearPendingIRQ(TOUCH_INT_EXTI_IRQn);
 800335e:	2028      	movs	r0, #40	; 0x28
 8003360:	f001 fdc3 	bl	8004eea <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(TOUCH_INT_EXTI_IRQn);
 8003364:	2028      	movs	r0, #40	; 0x28
 8003366:	f001 fd98 	bl	8004e9a <HAL_NVIC_EnableIRQ>

	Touch_Int_Enabled=1;
 800336a:	4b05      	ldr	r3, [pc, #20]	; (8003380 <Touch_PollAxis+0x70>)
 800336c:	2201      	movs	r2, #1
 800336e:	701a      	strb	r2, [r3, #0]

	if (TOUCH_SPI==DISPL_SPI){	// if touch and display share the same SPI port
		Touch_UnSelect();
 8003370:	f7ff ffc2 	bl	80032f8 <Touch_UnSelect>
	}

	return poll16;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	b29b      	uxth	r3, r3
}
 8003378:	4618      	mov	r0, r3
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	2000001c 	.word	0x2000001c
 8003384:	200059e4 	.word	0x200059e4

08003388 <Touch_GetXYtouch>:
 * @brief			polls touch screen and returning its XY screen position
 * 					that's regardless touch recording flag (interrupt received)
 * @return	x,y		in case isTouch=1 contain touch coordinates
 * 			isTouch is 1 if detected a touch, otherwise 0;
 *********************************************************************************/
void Touch_GetXYtouch(uint16_t *x, uint16_t *y, uint8_t *isTouch){
 8003388:	b580      	push	{r7, lr}
 800338a:	b08a      	sub	sp, #40	; 0x28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]

const uint8_t pollingLevel=4;
 8003394:	2304      	movs	r3, #4
 8003396:	77fb      	strb	r3, [r7, #31]


// get the average value (over "1<<pollingLevel" attempts of X, Y and Z axes readings)

	// reading Z
	touch=0;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 800339c:	2300      	movs	r3, #0
 800339e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80033a2:	e00c      	b.n	80033be <Touch_GetXYtouch+0x36>
		touch += Touch_PollAxis(Z_AXIS);
 80033a4:	20b0      	movs	r0, #176	; 0xb0
 80033a6:	f7ff ffb3 	bl	8003310 <Touch_PollAxis>
 80033aa:	4603      	mov	r3, r0
 80033ac:	461a      	mov	r2, r3
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	4413      	add	r3, r2
 80033b2:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 80033b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033b8:	3301      	adds	r3, #1
 80033ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80033be:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80033c2:	7ffb      	ldrb	r3, [r7, #31]
 80033c4:	2101      	movs	r1, #1
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	429a      	cmp	r2, r3
 80033cc:	dbea      	blt.n	80033a4 <Touch_GetXYtouch+0x1c>
	touch >>= pollingLevel;  //get the average value
 80033ce:	7ffb      	ldrb	r3, [r7, #31]
 80033d0:	6a3a      	ldr	r2, [r7, #32]
 80033d2:	fa22 f303 	lsr.w	r3, r2, r3
 80033d6:	623b      	str	r3, [r7, #32]
	if (touch<=Z_THRESHOLD) {
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80033de:	d806      	bhi.n	80033ee <Touch_GetXYtouch+0x66>
		*isTouch=0;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
		HAL_NVIC_ClearPendingIRQ(TOUCH_INT_EXTI_IRQn);
 80033e6:	2028      	movs	r0, #40	; 0x28
 80033e8:	f001 fd7f 	bl	8004eea <HAL_NVIC_ClearPendingIRQ>
		return;	// no touch: return 0
 80033ec:	e0b2      	b.n	8003554 <Touch_GetXYtouch+0x1cc>
	}

	// reading X
	touch=0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80033f8:	e00c      	b.n	8003414 <Touch_GetXYtouch+0x8c>
		touch += Touch_PollAxis(X_AXIS);
 80033fa:	20d0      	movs	r0, #208	; 0xd0
 80033fc:	f7ff ff88 	bl	8003310 <Touch_PollAxis>
 8003400:	4603      	mov	r3, r0
 8003402:	461a      	mov	r2, r3
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	4413      	add	r3, r2
 8003408:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 800340a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800340e:	3301      	adds	r3, #1
 8003410:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003414:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003418:	7ffb      	ldrb	r3, [r7, #31]
 800341a:	2101      	movs	r1, #1
 800341c:	fa01 f303 	lsl.w	r3, r1, r3
 8003420:	429a      	cmp	r2, r3
 8003422:	dbea      	blt.n	80033fa <Touch_GetXYtouch+0x72>
	touch >>= pollingLevel;  //get the average value
 8003424:	7ffb      	ldrb	r3, [r7, #31]
 8003426:	6a3a      	ldr	r2, [r7, #32]
 8003428:	fa22 f303 	lsr.w	r3, r2, r3
 800342c:	623b      	str	r3, [r7, #32]
	if (touch<=X_THRESHOLD) {
 800342e:	6a3b      	ldr	r3, [r7, #32]
 8003430:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003434:	d806      	bhi.n	8003444 <Touch_GetXYtouch+0xbc>
		*isTouch=0;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
		HAL_NVIC_ClearPendingIRQ(TOUCH_INT_EXTI_IRQn);
 800343c:	2028      	movs	r0, #40	; 0x28
 800343e:	f001 fd54 	bl	8004eea <HAL_NVIC_ClearPendingIRQ>
		return;	// no touch: return 0
 8003442:	e087      	b.n	8003554 <Touch_GetXYtouch+0x1cc>
	}
	touchx=(AX*touch+BX);
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	ee07 3a90 	vmov	s15, r3
 800344a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800344e:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800355c <Touch_GetXYtouch+0x1d4>
 8003452:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003456:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800345a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800345e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003462:	ee17 3a90 	vmov	r3, s15
 8003466:	61bb      	str	r3, [r7, #24]

	// reading Y - there is no a threshold for Y
	touch=0;
 8003468:	2300      	movs	r3, #0
 800346a:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 800346c:	2300      	movs	r3, #0
 800346e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003472:	e00c      	b.n	800348e <Touch_GetXYtouch+0x106>
		touch += Touch_PollAxis(Y_AXIS);
 8003474:	2090      	movs	r0, #144	; 0x90
 8003476:	f7ff ff4b 	bl	8003310 <Touch_PollAxis>
 800347a:	4603      	mov	r3, r0
 800347c:	461a      	mov	r2, r3
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	4413      	add	r3, r2
 8003482:	623b      	str	r3, [r7, #32]
	for (k=0;k<(1<<pollingLevel);k++)
 8003484:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003488:	3301      	adds	r3, #1
 800348a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800348e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003492:	7ffb      	ldrb	r3, [r7, #31]
 8003494:	2101      	movs	r1, #1
 8003496:	fa01 f303 	lsl.w	r3, r1, r3
 800349a:	429a      	cmp	r2, r3
 800349c:	dbea      	blt.n	8003474 <Touch_GetXYtouch+0xec>
	touch >>= pollingLevel; //get the average value
 800349e:	7ffb      	ldrb	r3, [r7, #31]
 80034a0:	6a3a      	ldr	r2, [r7, #32]
 80034a2:	fa22 f303 	lsr.w	r3, r2, r3
 80034a6:	623b      	str	r3, [r7, #32]

	touchy=(AY*touch+BY);
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	ee07 3a90 	vmov	s15, r3
 80034ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003560 <Touch_GetXYtouch+0x1d8>
 80034b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ba:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80034be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80034c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034c6:	ee17 3a90 	vmov	r3, s15
 80034ca:	617b      	str	r3, [r7, #20]


//having X and Y axis average values
// calculating coordinates as per screen orientation
	switch (current_orientation)
 80034cc:	4b25      	ldr	r3, [pc, #148]	; (8003564 <Touch_GetXYtouch+0x1dc>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d83b      	bhi.n	800354c <Touch_GetXYtouch+0x1c4>
 80034d4:	a201      	add	r2, pc, #4	; (adr r2, 80034dc <Touch_GetXYtouch+0x154>)
 80034d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034da:	bf00      	nop
 80034dc:	080034ff 	.word	0x080034ff
 80034e0:	08003517 	.word	0x08003517
 80034e4:	08003535 	.word	0x08003535
 80034e8:	080034ed 	.word	0x080034ed
	{
	case TOUCH0:
		*x=touchx;
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	801a      	strh	r2, [r3, #0]
		*y=touchy;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	801a      	strh	r2, [r3, #0]
		break;
 80034fc:	e026      	b.n	800354c <Touch_GetXYtouch+0x1c4>
	case TOUCH90:
		*x=touchy;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	801a      	strh	r2, [r3, #0]
		*y=(TOUCH_0_WIDTH-touchx);
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	b29b      	uxth	r3, r3
 800350a:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 800350e:	b29a      	uxth	r2, r3
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	801a      	strh	r2, [r3, #0]
		break;
 8003514:	e01a      	b.n	800354c <Touch_GetXYtouch+0x1c4>
	case TOUCH180:
		*x=(TOUCH_0_WIDTH-touchx);
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	b29b      	uxth	r3, r3
 800351a:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	801a      	strh	r2, [r3, #0]
		*y=(TOUCH_0_HEIGHT - touchy);
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	b29b      	uxth	r3, r3
 8003528:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 800352c:	b29a      	uxth	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	801a      	strh	r2, [r3, #0]
		break;
 8003532:	e00b      	b.n	800354c <Touch_GetXYtouch+0x1c4>
	case TOUCH270:
		*x=(TOUCH_0_HEIGHT- touchy);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	b29b      	uxth	r3, r3
 8003538:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	801a      	strh	r2, [r3, #0]
		*y=touchx;
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	b29a      	uxth	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	801a      	strh	r2, [r3, #0]
		break;
 800354a:	bf00      	nop
	}

// set flag indicating there was a touch
	*isTouch=1;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	701a      	strb	r2, [r3, #0]
	return;
 8003552:	bf00      	nop
}
 8003554:	3728      	adds	r7, #40	; 0x28
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	3c83126f 	.word	0x3c83126f
 8003560:	3c343958 	.word	0x3c343958
 8003564:	2000689c 	.word	0x2000689c

08003568 <Touch_WaitForUntouch>:
 * @params	delay	max time (ms) waiting for leaving touch, 0=infinite
 * #return	1 		if no touch on display
 * 			0		if elapsed time still touching display
 * PLEASE NOTE		if pen up, it resets the touch recording flag
 *************************************************************/
uint8_t Touch_WaitForUntouch(uint16_t delay) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	80fb      	strh	r3, [r7, #6]
	uint16_t starttime;
	uint8_t pen_up=0;
 8003572:	2300      	movs	r3, #0
 8003574:	73fb      	strb	r3, [r7, #15]

	starttime = HAL_GetTick();
 8003576:	f001 fb27 	bl	8004bc8 <HAL_GetTick>
 800357a:	4603      	mov	r3, r0
 800357c:	81bb      	strh	r3, [r7, #12]
	while (1) {
		if ((delay!=0) && ((HAL_GetTick()-starttime)>delay))
 800357e:	88fb      	ldrh	r3, [r7, #6]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d009      	beq.n	8003598 <Touch_WaitForUntouch+0x30>
 8003584:	f001 fb20 	bl	8004bc8 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	89bb      	ldrh	r3, [r7, #12]
 800358c:	1ad2      	subs	r2, r2, r3
 800358e:	88fb      	ldrh	r3, [r7, #6]
 8003590:	429a      	cmp	r2, r3
 8003592:	d901      	bls.n	8003598 <Touch_WaitForUntouch+0x30>
			return 0;
 8003594:	2300      	movs	r3, #0
 8003596:	e01b      	b.n	80035d0 <Touch_WaitForUntouch+0x68>
		if (Touch_PollAxis(Z_AXIS)<=Z_THRESHOLD)
 8003598:	20b0      	movs	r0, #176	; 0xb0
 800359a:	f7ff feb9 	bl	8003310 <Touch_PollAxis>
 800359e:	4603      	mov	r3, r0
 80035a0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80035a4:	d801      	bhi.n	80035aa <Touch_WaitForUntouch+0x42>
			pen_up=1;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
//		if (Touch_PollAxis(Y_AXIS)>=Y_THRESHOLD)     // check on Y_AXIS no more used since introducing ILI9488
//			pen_up=1;
		if (Touch_PollAxis(X_AXIS)<=X_THRESHOLD)
 80035aa:	20d0      	movs	r0, #208	; 0xd0
 80035ac:	f7ff feb0 	bl	8003310 <Touch_PollAxis>
 80035b0:	4603      	mov	r3, r0
 80035b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80035b6:	d801      	bhi.n	80035bc <Touch_WaitForUntouch+0x54>
			pen_up=1;
 80035b8:	2301      	movs	r3, #1
 80035ba:	73fb      	strb	r3, [r7, #15]
		if (pen_up) {            //	Pen is now up: reset Touch_PenDown anyway.
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0dd      	beq.n	800357e <Touch_WaitForUntouch+0x16>
			HAL_Delay(10);		// pen is Up just now: wait just a few
 80035c2:	200a      	movs	r0, #10
 80035c4:	f001 fb0c 	bl	8004be0 <HAL_Delay>
			Touch_PenDown=0;
 80035c8:	4b03      	ldr	r3, [pc, #12]	; (80035d8 <Touch_WaitForUntouch+0x70>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	701a      	strb	r2, [r3, #0]
			return 1;
 80035ce:	2301      	movs	r3, #1
		}
	}
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	2000590e 	.word	0x2000590e

080035dc <Touch_In_XY_area>:
 * 			width,
 * 			height	display area to be polled for a touch
 * @return	1		if there is a touch inside area
 * 			0		if no touch or touch outside area defined
 ***********************************************************/
uint8_t Touch_In_XY_area(uint16_t xpos,uint16_t ypos,uint16_t width,uint16_t height) {
 80035dc:	b590      	push	{r4, r7, lr}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4604      	mov	r4, r0
 80035e4:	4608      	mov	r0, r1
 80035e6:	4611      	mov	r1, r2
 80035e8:	461a      	mov	r2, r3
 80035ea:	4623      	mov	r3, r4
 80035ec:	80fb      	strh	r3, [r7, #6]
 80035ee:	4603      	mov	r3, r0
 80035f0:	80bb      	strh	r3, [r7, #4]
 80035f2:	460b      	mov	r3, r1
 80035f4:	807b      	strh	r3, [r7, #2]
 80035f6:	4613      	mov	r3, r2
 80035f8:	803b      	strh	r3, [r7, #0]
//sTouchData posXY;
uint16_t x,y;
uint8_t isTouch;
	Touch_GetXYtouch(&x, &y, &isTouch);
 80035fa:	f107 020b 	add.w	r2, r7, #11
 80035fe:	f107 010c 	add.w	r1, r7, #12
 8003602:	f107 030e 	add.w	r3, r7, #14
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff febe 	bl	8003388 <Touch_GetXYtouch>
	if (!isTouch)
 800360c:	7afb      	ldrb	r3, [r7, #11]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <Touch_In_XY_area+0x3a>
		return 0;
 8003612:	2300      	movs	r3, #0
 8003614:	e018      	b.n	8003648 <Touch_In_XY_area+0x6c>
	if (x>=xpos)
 8003616:	89fb      	ldrh	r3, [r7, #14]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	429a      	cmp	r2, r3
 800361c:	d813      	bhi.n	8003646 <Touch_In_XY_area+0x6a>
		if (x<xpos+width)
 800361e:	89fb      	ldrh	r3, [r7, #14]
 8003620:	4619      	mov	r1, r3
 8003622:	88fa      	ldrh	r2, [r7, #6]
 8003624:	887b      	ldrh	r3, [r7, #2]
 8003626:	4413      	add	r3, r2
 8003628:	4299      	cmp	r1, r3
 800362a:	da0c      	bge.n	8003646 <Touch_In_XY_area+0x6a>
			if (y>=ypos)
 800362c:	89bb      	ldrh	r3, [r7, #12]
 800362e:	88ba      	ldrh	r2, [r7, #4]
 8003630:	429a      	cmp	r2, r3
 8003632:	d808      	bhi.n	8003646 <Touch_In_XY_area+0x6a>
				if (y<ypos+height)
 8003634:	89bb      	ldrh	r3, [r7, #12]
 8003636:	4619      	mov	r1, r3
 8003638:	88ba      	ldrh	r2, [r7, #4]
 800363a:	883b      	ldrh	r3, [r7, #0]
 800363c:	4413      	add	r3, r2
 800363e:	4299      	cmp	r1, r3
 8003640:	da01      	bge.n	8003646 <Touch_In_XY_area+0x6a>
					return 1;
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <Touch_In_XY_area+0x6c>
	return 0;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	bd90      	pop	{r4, r7, pc}

08003650 <Touch_GotATouch>:
 * 						(use "2" in main loop activating touchgfxSignalVSync()
 * @returns		1	if recorded a touch
 * 				0	if no touch recorded
 ***********************************************************/

uint8_t Touch_GotATouch(uint8_t reset) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]
static uint32_t touchTime=0;
uint8_t result = Touch_PenDown;
 800365a:	4b10      	ldr	r3, [pc, #64]	; (800369c <Touch_GotATouch+0x4c>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	73fb      	strb	r3, [r7, #15]

//	if (result)
//		result=Touch_PollTouch();

	if (reset==2){
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d10f      	bne.n	8003686 <Touch_GotATouch+0x36>
		if ((HAL_GetTick()-touchTime) >= TOUCHGFX_TIMING)
 8003666:	f001 faaf 	bl	8004bc8 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	4b0c      	ldr	r3, [pc, #48]	; (80036a0 <Touch_GotATouch+0x50>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b3b      	cmp	r3, #59	; 0x3b
 8003674:	d905      	bls.n	8003682 <Touch_GotATouch+0x32>
			touchTime=HAL_GetTick();
 8003676:	f001 faa7 	bl	8004bc8 <HAL_GetTick>
 800367a:	4603      	mov	r3, r0
 800367c:	4a08      	ldr	r2, [pc, #32]	; (80036a0 <Touch_GotATouch+0x50>)
 800367e:	6013      	str	r3, [r2, #0]
 8003680:	e001      	b.n	8003686 <Touch_GotATouch+0x36>
		else
			result=0;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
	}
	if (reset==1)
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d102      	bne.n	8003692 <Touch_GotATouch+0x42>
		Touch_PenDown=0;
 800368c:	4b03      	ldr	r3, [pc, #12]	; (800369c <Touch_GotATouch+0x4c>)
 800368e:	2200      	movs	r2, #0
 8003690:	701a      	strb	r2, [r3, #0]
	return result;
 8003692:	7bfb      	ldrb	r3, [r7, #15]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	2000590e 	.word	0x2000590e
 80036a0:	20005910 	.word	0x20005910

080036a4 <InitMenu>:





void InitMenu(){
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
#ifdef ILI9488
	const uint16_t eGap=30;
 80036aa:	231e      	movs	r3, #30
 80036ac:	80bb      	strh	r3, [r7, #4]
	const uint16_t vGap=20;
 80036ae:	2314      	movs	r3, #20
 80036b0:	807b      	strh	r3, [r7, #2]
	const uint16_t vBord=20;
 80036b2:	2314      	movs	r3, #20
 80036b4:	803b      	strh	r3, [r7, #0]
	const uint16_t vGap=15;
	const uint16_t vBord=10;
#endif

// Menu1
	for (uint8_t k=0;k<Menu1Size;k++){
 80036b6:	2300      	movs	r3, #0
 80036b8:	71fb      	strb	r3, [r7, #7]
 80036ba:	e0a1      	b.n	8003800 <InitMenu+0x15c>
		Menu1[k].X=eGap;
 80036bc:	79fa      	ldrb	r2, [r7, #7]
 80036be:	4967      	ldr	r1, [pc, #412]	; (800385c <InitMenu+0x1b8>)
 80036c0:	4613      	mov	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	440b      	add	r3, r1
 80036ca:	88ba      	ldrh	r2, [r7, #4]
 80036cc:	801a      	strh	r2, [r3, #0]
		Menu1[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 80036ce:	883b      	ldrh	r3, [r7, #0]
 80036d0:	005a      	lsls	r2, r3, #1
 80036d2:	887b      	ldrh	r3, [r7, #2]
 80036d4:	4413      	add	r3, r2
 80036d6:	4a62      	ldr	r2, [pc, #392]	; (8003860 <InitMenu+0x1bc>)
 80036d8:	88d2      	ldrh	r2, [r2, #6]
 80036da:	4413      	add	r3, r2
 80036dc:	b29a      	uxth	r2, r3
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	fb12 f303 	smulbb	r3, r2, r3
 80036e6:	b299      	uxth	r1, r3
 80036e8:	79fa      	ldrb	r2, [r7, #7]
 80036ea:	88bb      	ldrh	r3, [r7, #4]
 80036ec:	440b      	add	r3, r1
 80036ee:	b298      	uxth	r0, r3
 80036f0:	495a      	ldr	r1, [pc, #360]	; (800385c <InitMenu+0x1b8>)
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	440b      	add	r3, r1
 80036fc:	3302      	adds	r3, #2
 80036fe:	4602      	mov	r2, r0
 8003700:	801a      	strh	r2, [r3, #0]
		Menu1[k].W=_width-2*eGap;
 8003702:	4b58      	ldr	r3, [pc, #352]	; (8003864 <InitMenu+0x1c0>)
 8003704:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003708:	b299      	uxth	r1, r3
 800370a:	88bb      	ldrh	r3, [r7, #4]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	b29b      	uxth	r3, r3
 8003710:	79fa      	ldrb	r2, [r7, #7]
 8003712:	1acb      	subs	r3, r1, r3
 8003714:	b298      	uxth	r0, r3
 8003716:	4951      	ldr	r1, [pc, #324]	; (800385c <InitMenu+0x1b8>)
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	1a9b      	subs	r3, r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	440b      	add	r3, r1
 8003722:	3304      	adds	r3, #4
 8003724:	4602      	mov	r2, r0
 8003726:	801a      	strh	r2, [r3, #0]
		Menu1[k].H=Font24.Height+2*vBord;
 8003728:	4b4d      	ldr	r3, [pc, #308]	; (8003860 <InitMenu+0x1bc>)
 800372a:	88d9      	ldrh	r1, [r3, #6]
 800372c:	883b      	ldrh	r3, [r7, #0]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	b29b      	uxth	r3, r3
 8003732:	79fa      	ldrb	r2, [r7, #7]
 8003734:	440b      	add	r3, r1
 8003736:	b298      	uxth	r0, r3
 8003738:	4948      	ldr	r1, [pc, #288]	; (800385c <InitMenu+0x1b8>)
 800373a:	4613      	mov	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	440b      	add	r3, r1
 8003744:	3306      	adds	r3, #6
 8003746:	4602      	mov	r2, r0
 8003748:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgUnsel=DD_BLUE;
 800374a:	79fa      	ldrb	r2, [r7, #7]
 800374c:	4943      	ldr	r1, [pc, #268]	; (800385c <InitMenu+0x1b8>)
 800374e:	4613      	mov	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	440b      	add	r3, r1
 8003758:	332a      	adds	r3, #42	; 0x2a
 800375a:	2210      	movs	r2, #16
 800375c:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorUnsel=D_CYAN;
 800375e:	79fa      	ldrb	r2, [r7, #7]
 8003760:	493e      	ldr	r1, [pc, #248]	; (800385c <InitMenu+0x1b8>)
 8003762:	4613      	mov	r3, r2
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	00db      	lsls	r3, r3, #3
 800376a:	440b      	add	r3, r1
 800376c:	332c      	adds	r3, #44	; 0x2c
 800376e:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 8003772:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkUnsel=WHITE;
 8003774:	79fa      	ldrb	r2, [r7, #7]
 8003776:	4939      	ldr	r1, [pc, #228]	; (800385c <InitMenu+0x1b8>)
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	440b      	add	r3, r1
 8003782:	332e      	adds	r3, #46	; 0x2e
 8003784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003788:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgSel=ORANGE;
 800378a:	79fa      	ldrb	r2, [r7, #7]
 800378c:	4933      	ldr	r1, [pc, #204]	; (800385c <InitMenu+0x1b8>)
 800378e:	4613      	mov	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	440b      	add	r3, r1
 8003798:	3330      	adds	r3, #48	; 0x30
 800379a:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 800379e:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorSel=YELLOW;
 80037a0:	79fa      	ldrb	r2, [r7, #7]
 80037a2:	492e      	ldr	r1, [pc, #184]	; (800385c <InitMenu+0x1b8>)
 80037a4:	4613      	mov	r3, r2
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	1a9b      	subs	r3, r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	440b      	add	r3, r1
 80037ae:	3332      	adds	r3, #50	; 0x32
 80037b0:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80037b4:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkSel=WHITE;
 80037b6:	79fa      	ldrb	r2, [r7, #7]
 80037b8:	4928      	ldr	r1, [pc, #160]	; (800385c <InitMenu+0x1b8>)
 80037ba:	4613      	mov	r3, r2
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	1a9b      	subs	r3, r3, r2
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	440b      	add	r3, r1
 80037c4:	3334      	adds	r3, #52	; 0x34
 80037c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037ca:	801a      	strh	r2, [r3, #0]
		Menu1[k].font=Font24;
 80037cc:	79fa      	ldrb	r2, [r7, #7]
 80037ce:	4923      	ldr	r1, [pc, #140]	; (800385c <InitMenu+0x1b8>)
 80037d0:	4613      	mov	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	440b      	add	r3, r1
 80037da:	3318      	adds	r3, #24
 80037dc:	4a20      	ldr	r2, [pc, #128]	; (8003860 <InitMenu+0x1bc>)
 80037de:	3304      	adds	r3, #4
 80037e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80037e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu1[k].fontSize=1;
 80037e6:	79fa      	ldrb	r2, [r7, #7]
 80037e8:	491c      	ldr	r1, [pc, #112]	; (800385c <InitMenu+0x1b8>)
 80037ea:	4613      	mov	r3, r2
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	1a9b      	subs	r3, r3, r2
 80037f0:	00db      	lsls	r3, r3, #3
 80037f2:	440b      	add	r3, r1
 80037f4:	3328      	adds	r3, #40	; 0x28
 80037f6:	2201      	movs	r2, #1
 80037f8:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu1Size;k++){
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	3301      	adds	r3, #1
 80037fe:	71fb      	strb	r3, [r7, #7]
 8003800:	79fb      	ldrb	r3, [r7, #7]
 8003802:	2b04      	cmp	r3, #4
 8003804:	f67f af5a 	bls.w	80036bc <InitMenu+0x18>

	}
	strcpy(Menu1[0].Desc,"Item1");
 8003808:	4b17      	ldr	r3, [pc, #92]	; (8003868 <InitMenu+0x1c4>)
 800380a:	4a18      	ldr	r2, [pc, #96]	; (800386c <InitMenu+0x1c8>)
 800380c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003810:	6018      	str	r0, [r3, #0]
 8003812:	3304      	adds	r3, #4
 8003814:	8019      	strh	r1, [r3, #0]
	strcpy(Menu1[1].Desc,"Item2");
 8003816:	4b16      	ldr	r3, [pc, #88]	; (8003870 <InitMenu+0x1cc>)
 8003818:	4a16      	ldr	r2, [pc, #88]	; (8003874 <InitMenu+0x1d0>)
 800381a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800381e:	6018      	str	r0, [r3, #0]
 8003820:	3304      	adds	r3, #4
 8003822:	8019      	strh	r1, [r3, #0]
	strcpy(Menu1[2].Desc,"Item3");
 8003824:	4b14      	ldr	r3, [pc, #80]	; (8003878 <InitMenu+0x1d4>)
 8003826:	4a15      	ldr	r2, [pc, #84]	; (800387c <InitMenu+0x1d8>)
 8003828:	e892 0003 	ldmia.w	r2, {r0, r1}
 800382c:	6018      	str	r0, [r3, #0]
 800382e:	3304      	adds	r3, #4
 8003830:	8019      	strh	r1, [r3, #0]
	strcpy(Menu1[3].Desc,"MENU 2");
 8003832:	4b13      	ldr	r3, [pc, #76]	; (8003880 <InitMenu+0x1dc>)
 8003834:	4a13      	ldr	r2, [pc, #76]	; (8003884 <InitMenu+0x1e0>)
 8003836:	e892 0003 	ldmia.w	r2, {r0, r1}
 800383a:	6018      	str	r0, [r3, #0]
 800383c:	3304      	adds	r3, #4
 800383e:	8019      	strh	r1, [r3, #0]
 8003840:	3302      	adds	r3, #2
 8003842:	0c0a      	lsrs	r2, r1, #16
 8003844:	701a      	strb	r2, [r3, #0]
	strcpy(Menu1[4].Desc,"EXIT");
 8003846:	4b10      	ldr	r3, [pc, #64]	; (8003888 <InitMenu+0x1e4>)
 8003848:	4a10      	ldr	r2, [pc, #64]	; (800388c <InitMenu+0x1e8>)
 800384a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800384e:	6018      	str	r0, [r3, #0]
 8003850:	3304      	adds	r3, #4
 8003852:	7019      	strb	r1, [r3, #0]



// Menu2
	for (uint8_t k=0;k<Menu2Size;k++){
 8003854:	2300      	movs	r3, #0
 8003856:	71bb      	strb	r3, [r7, #6]
 8003858:	e0bc      	b.n	80039d4 <InitMenu+0x330>
 800385a:	bf00      	nop
 800385c:	20006914 	.word	0x20006914
 8003860:	20000000 	.word	0x20000000
 8003864:	2000689e 	.word	0x2000689e
 8003868:	2000691c 	.word	0x2000691c
 800386c:	08011c20 	.word	0x08011c20
 8003870:	20006954 	.word	0x20006954
 8003874:	08011c28 	.word	0x08011c28
 8003878:	2000698c 	.word	0x2000698c
 800387c:	08011c30 	.word	0x08011c30
 8003880:	200069c4 	.word	0x200069c4
 8003884:	08011c38 	.word	0x08011c38
 8003888:	200069fc 	.word	0x200069fc
 800388c:	08011c40 	.word	0x08011c40
		Menu2[k].X=eGap;
 8003890:	79ba      	ldrb	r2, [r7, #6]
 8003892:	495c      	ldr	r1, [pc, #368]	; (8003a04 <InitMenu+0x360>)
 8003894:	4613      	mov	r3, r2
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	440b      	add	r3, r1
 800389e:	88ba      	ldrh	r2, [r7, #4]
 80038a0:	801a      	strh	r2, [r3, #0]
		Menu2[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 80038a2:	883b      	ldrh	r3, [r7, #0]
 80038a4:	005a      	lsls	r2, r3, #1
 80038a6:	887b      	ldrh	r3, [r7, #2]
 80038a8:	4413      	add	r3, r2
 80038aa:	4a57      	ldr	r2, [pc, #348]	; (8003a08 <InitMenu+0x364>)
 80038ac:	88d2      	ldrh	r2, [r2, #6]
 80038ae:	4413      	add	r3, r2
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	79bb      	ldrb	r3, [r7, #6]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	fb12 f303 	smulbb	r3, r2, r3
 80038ba:	b299      	uxth	r1, r3
 80038bc:	79ba      	ldrb	r2, [r7, #6]
 80038be:	88bb      	ldrh	r3, [r7, #4]
 80038c0:	440b      	add	r3, r1
 80038c2:	b298      	uxth	r0, r3
 80038c4:	494f      	ldr	r1, [pc, #316]	; (8003a04 <InitMenu+0x360>)
 80038c6:	4613      	mov	r3, r2
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	1a9b      	subs	r3, r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	440b      	add	r3, r1
 80038d0:	3302      	adds	r3, #2
 80038d2:	4602      	mov	r2, r0
 80038d4:	801a      	strh	r2, [r3, #0]
		Menu2[k].W=_width-2*eGap;
 80038d6:	4b4d      	ldr	r3, [pc, #308]	; (8003a0c <InitMenu+0x368>)
 80038d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038dc:	b299      	uxth	r1, r3
 80038de:	88bb      	ldrh	r3, [r7, #4]
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	79ba      	ldrb	r2, [r7, #6]
 80038e6:	1acb      	subs	r3, r1, r3
 80038e8:	b298      	uxth	r0, r3
 80038ea:	4946      	ldr	r1, [pc, #280]	; (8003a04 <InitMenu+0x360>)
 80038ec:	4613      	mov	r3, r2
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	440b      	add	r3, r1
 80038f6:	3304      	adds	r3, #4
 80038f8:	4602      	mov	r2, r0
 80038fa:	801a      	strh	r2, [r3, #0]
		Menu2[k].H=Font24.Height+2*vBord;
 80038fc:	4b42      	ldr	r3, [pc, #264]	; (8003a08 <InitMenu+0x364>)
 80038fe:	88d9      	ldrh	r1, [r3, #6]
 8003900:	883b      	ldrh	r3, [r7, #0]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	b29b      	uxth	r3, r3
 8003906:	79ba      	ldrb	r2, [r7, #6]
 8003908:	440b      	add	r3, r1
 800390a:	b298      	uxth	r0, r3
 800390c:	493d      	ldr	r1, [pc, #244]	; (8003a04 <InitMenu+0x360>)
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	440b      	add	r3, r1
 8003918:	3306      	adds	r3, #6
 800391a:	4602      	mov	r2, r0
 800391c:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgUnsel=DD_BLUE;
 800391e:	79ba      	ldrb	r2, [r7, #6]
 8003920:	4938      	ldr	r1, [pc, #224]	; (8003a04 <InitMenu+0x360>)
 8003922:	4613      	mov	r3, r2
 8003924:	00db      	lsls	r3, r3, #3
 8003926:	1a9b      	subs	r3, r3, r2
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	440b      	add	r3, r1
 800392c:	332a      	adds	r3, #42	; 0x2a
 800392e:	2210      	movs	r2, #16
 8003930:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorUnsel=D_CYAN;
 8003932:	79ba      	ldrb	r2, [r7, #6]
 8003934:	4933      	ldr	r1, [pc, #204]	; (8003a04 <InitMenu+0x360>)
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	440b      	add	r3, r1
 8003940:	332c      	adds	r3, #44	; 0x2c
 8003942:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 8003946:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkUnsel=WHITE;
 8003948:	79ba      	ldrb	r2, [r7, #6]
 800394a:	492e      	ldr	r1, [pc, #184]	; (8003a04 <InitMenu+0x360>)
 800394c:	4613      	mov	r3, r2
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	332e      	adds	r3, #46	; 0x2e
 8003958:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800395c:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgSel=ORANGE;
 800395e:	79ba      	ldrb	r2, [r7, #6]
 8003960:	4928      	ldr	r1, [pc, #160]	; (8003a04 <InitMenu+0x360>)
 8003962:	4613      	mov	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	1a9b      	subs	r3, r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	3330      	adds	r3, #48	; 0x30
 800396e:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 8003972:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorSel=YELLOW;
 8003974:	79ba      	ldrb	r2, [r7, #6]
 8003976:	4923      	ldr	r1, [pc, #140]	; (8003a04 <InitMenu+0x360>)
 8003978:	4613      	mov	r3, r2
 800397a:	00db      	lsls	r3, r3, #3
 800397c:	1a9b      	subs	r3, r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	3332      	adds	r3, #50	; 0x32
 8003984:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8003988:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkSel=WHITE;
 800398a:	79ba      	ldrb	r2, [r7, #6]
 800398c:	491d      	ldr	r1, [pc, #116]	; (8003a04 <InitMenu+0x360>)
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	3334      	adds	r3, #52	; 0x34
 800399a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800399e:	801a      	strh	r2, [r3, #0]
		Menu2[k].font=Font24;
 80039a0:	79ba      	ldrb	r2, [r7, #6]
 80039a2:	4918      	ldr	r1, [pc, #96]	; (8003a04 <InitMenu+0x360>)
 80039a4:	4613      	mov	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	1a9b      	subs	r3, r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	440b      	add	r3, r1
 80039ae:	3318      	adds	r3, #24
 80039b0:	4a15      	ldr	r2, [pc, #84]	; (8003a08 <InitMenu+0x364>)
 80039b2:	3304      	adds	r3, #4
 80039b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80039b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu2[k].fontSize=1;
 80039ba:	79ba      	ldrb	r2, [r7, #6]
 80039bc:	4911      	ldr	r1, [pc, #68]	; (8003a04 <InitMenu+0x360>)
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	3328      	adds	r3, #40	; 0x28
 80039ca:	2201      	movs	r2, #1
 80039cc:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu2Size;k++){
 80039ce:	79bb      	ldrb	r3, [r7, #6]
 80039d0:	3301      	adds	r3, #1
 80039d2:	71bb      	strb	r3, [r7, #6]
 80039d4:	79bb      	ldrb	r3, [r7, #6]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	f67f af5a 	bls.w	8003890 <InitMenu+0x1ec>
	}
	strcpy(Menu2[0].Desc,"Item1");
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <InitMenu+0x36c>)
 80039de:	4a0d      	ldr	r2, [pc, #52]	; (8003a14 <InitMenu+0x370>)
 80039e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039e4:	6018      	str	r0, [r3, #0]
 80039e6:	3304      	adds	r3, #4
 80039e8:	8019      	strh	r1, [r3, #0]
	strcpy(Menu2[1].Desc,"BACK");
 80039ea:	4b0b      	ldr	r3, [pc, #44]	; (8003a18 <InitMenu+0x374>)
 80039ec:	4a0b      	ldr	r2, [pc, #44]	; (8003a1c <InitMenu+0x378>)
 80039ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039f2:	6018      	str	r0, [r3, #0]
 80039f4:	3304      	adds	r3, #4
 80039f6:	7019      	strb	r1, [r3, #0]

}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	200068a4 	.word	0x200068a4
 8003a08:	20000000 	.word	0x20000000
 8003a0c:	2000689e 	.word	0x2000689e
 8003a10:	200068ac 	.word	0x200068ac
 8003a14:	08011c20 	.word	0x08011c20
 8003a18:	200068e4 	.word	0x200068e4
 8003a1c:	08011c48 	.word	0x08011c48

08003a20 <DrawMenuItem>:
 * 			function of the menu system: you shouldn't need to change it
 * @params  menuItem	menuitem structure to draw
 * 			selected	0 uses unselected colors
 * 						1 uses selected
 ***************************************************************************/
void DrawMenuItem(sMenuItem *item, uint8_t selected){
 8003a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a24:	b08c      	sub	sp, #48	; 0x30
 8003a26:	af08      	add	r7, sp, #32
 8003a28:	6078      	str	r0, [r7, #4]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	70fb      	strb	r3, [r7, #3]
uint16_t bor,bkg,ink;
	bor=(selected ? item->BorSel : item->BorUnsel);
 8003a2e:	78fb      	ldrb	r3, [r7, #3]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d002      	beq.n	8003a3a <DrawMenuItem+0x1a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a38:	e001      	b.n	8003a3e <DrawMenuItem+0x1e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a3e:	81fb      	strh	r3, [r7, #14]
	bkg=(selected ? item->BkgSel : item->BkgUnsel);
 8003a40:	78fb      	ldrb	r3, [r7, #3]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <DrawMenuItem+0x2c>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003a4a:	e001      	b.n	8003a50 <DrawMenuItem+0x30>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a50:	81bb      	strh	r3, [r7, #12]
	ink=(selected ? item->InkSel : item->InkUnsel);
 8003a52:	78fb      	ldrb	r3, [r7, #3]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <DrawMenuItem+0x3e>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8003a5c:	e001      	b.n	8003a62 <DrawMenuItem+0x42>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a62:	817b      	strh	r3, [r7, #10]
	Displ_CString(item->X, item->Y, item->X+item->W-1, item->Y+item->H-1,item->Desc,item->font,item->fontSize,ink,bkg);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	881e      	ldrh	r6, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	881a      	ldrh	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	889b      	ldrh	r3, [r3, #4]
 8003a76:	4413      	add	r3, r2
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	fa1f fe83 	uxth.w	lr, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	885a      	ldrh	r2, [r3, #2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	88db      	ldrh	r3, [r3, #6]
 8003a88:	4413      	add	r3, r2
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	fa1f f883 	uxth.w	r8, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f103 0508 	add.w	r5, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a9e:	89ba      	ldrh	r2, [r7, #12]
 8003aa0:	9206      	str	r2, [sp, #24]
 8003aa2:	897a      	ldrh	r2, [r7, #10]
 8003aa4:	9205      	str	r2, [sp, #20]
 8003aa6:	9304      	str	r3, [sp, #16]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	ac01      	add	r4, sp, #4
 8003aac:	331c      	adds	r3, #28
 8003aae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003ab2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ab6:	9500      	str	r5, [sp, #0]
 8003ab8:	4643      	mov	r3, r8
 8003aba:	4672      	mov	r2, lr
 8003abc:	4661      	mov	r1, ip
 8003abe:	4630      	mov	r0, r6
 8003ac0:	f7ff faa8 	bl	8003014 <Displ_CString>
	Displ_Border(item->X, item->Y, item->W, item->H,1,bor);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	881b      	ldrh	r3, [r3, #0]
 8003ac8:	b218      	sxth	r0, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	885b      	ldrh	r3, [r3, #2]
 8003ace:	b219      	sxth	r1, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	889b      	ldrh	r3, [r3, #4]
 8003ad4:	b21a      	sxth	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	88db      	ldrh	r3, [r3, #6]
 8003ada:	b21c      	sxth	r4, r3
 8003adc:	89fb      	ldrh	r3, [r7, #14]
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	4623      	mov	r3, r4
 8003ae6:	f7ff f8cd 	bl	8002c84 <Displ_Border>
}
 8003aea:	bf00      	nop
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003af4 <DrawMenu>:
 * @brief 	full menu drawing
 * 			function of the menu system: you shouldn't need to change it
 * @params  menu		structure to check
 * 			menusize	number of elements into menu
 ***************************************************************************/
void DrawMenu(sMenuItem *menu,uint8_t menusize){
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	460b      	mov	r3, r1
 8003afe:	70fb      	strb	r3, [r7, #3]
uint8_t k;

	Displ_CLS(BLACK);
 8003b00:	2000      	movs	r0, #0
 8003b02:	f7ff f8a3 	bl	8002c4c <Displ_CLS>
	for (k=0;k<menusize;k++){
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	e00e      	b.n	8003b2a <DrawMenu+0x36>
		DrawMenuItem(&menu[k], 0);
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	461a      	mov	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff ff7e 	bl	8003a20 <DrawMenuItem>
	for (k=0;k<menusize;k++){
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	3301      	adds	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
 8003b2a:	7bfa      	ldrb	r2, [r7, #15]
 8003b2c:	78fb      	ldrb	r3, [r7, #3]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d3ec      	bcc.n	8003b0c <DrawMenu+0x18>
	}
}
 8003b32:	bf00      	nop
 8003b34:	bf00      	nop
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <CheckMenu>:
 * 			function of the menu system: you shouldn't need to change it
 * @params  menu		structure to check
 * 			menusize	number of elements into menu
 * @return	menu item selected
 ***************************************************************************/
uint8_t CheckMenu(sMenuItem *menu,uint8_t menusize){
 8003b3c:	b590      	push	{r4, r7, lr}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	460b      	mov	r3, r1
 8003b46:	70fb      	strb	r3, [r7, #3]
uint8_t k,result;

// if not registred any touch return a null choice
	if (!Touch_GotATouch(1))
 8003b48:	2001      	movs	r0, #1
 8003b4a:	f7ff fd81 	bl	8003650 <Touch_GotATouch>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <CheckMenu+0x1c>
		return 255;
 8003b54:	23ff      	movs	r3, #255	; 0xff
 8003b56:	e046      	b.n	8003be6 <CheckMenu+0xaa>

	for (k=0;k<menusize;k++){
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
 8003b5c:	e02f      	b.n	8003bbe <CheckMenu+0x82>
		if (Touch_In_XY_area(menu[k].X,menu[k].Y,menu[k].W,menu[k].H)){  //polling if touch was in the current menu item area
 8003b5e:	7bfa      	ldrb	r2, [r7, #15]
 8003b60:	4613      	mov	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	8818      	ldrh	r0, [r3, #0]
 8003b70:	7bfa      	ldrb	r2, [r7, #15]
 8003b72:	4613      	mov	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4413      	add	r3, r2
 8003b80:	8859      	ldrh	r1, [r3, #2]
 8003b82:	7bfa      	ldrb	r2, [r7, #15]
 8003b84:	4613      	mov	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	889c      	ldrh	r4, [r3, #4]
 8003b94:	7bfa      	ldrb	r2, [r7, #15]
 8003b96:	4613      	mov	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	88db      	ldrh	r3, [r3, #6]
 8003ba6:	4622      	mov	r2, r4
 8003ba8:	f7ff fd18 	bl	80035dc <Touch_In_XY_area>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <CheckMenu+0x7c>
			result=k;
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	73bb      	strb	r3, [r7, #14]
			break;
 8003bb6:	e006      	b.n	8003bc6 <CheckMenu+0x8a>
	for (k=0;k<menusize;k++){
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
 8003bbe:	7bfa      	ldrb	r2, [r7, #15]
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d3cb      	bcc.n	8003b5e <CheckMenu+0x22>
		}
	}
	DrawMenuItem(&menu[k], 1); //draw selected
 8003bc6:	7bfa      	ldrb	r2, [r7, #15]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	1a9b      	subs	r3, r3, r2
 8003bce:	00db      	lsls	r3, r3, #3
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff ff21 	bl	8003a20 <DrawMenuItem>

	Touch_WaitForUntouch(0);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f7ff fcc2 	bl	8003568 <Touch_WaitForUntouch>
	return result;
 8003be4:	7bbb      	ldrb	r3, [r7, #14]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd90      	pop	{r4, r7, pc}
	...

08003bf0 <RunMenu1>:
 * 		  0-253 	the menu item chosen
 * 		  254 		kdisplay was clicked outside items menu area
 * 		  255		ther was no touch on the menu
 * 		  after any actions repeat menu unless there is a specific "return"
 ******************************************************/
void RunMenu1(){
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af02      	add	r7, sp, #8
	uint8_t result=0;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	71fb      	strb	r3, [r7, #7]

//	delay=50;
	//while (1) {
		//if (result!=255)
		//	DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0]))); // TODO: DrawMenu once only
		result=CheckMenu(Menu1,(sizeof(Menu1)/sizeof(Menu1[0])));
 8003bfa:	2105      	movs	r1, #5
 8003bfc:	4820      	ldr	r0, [pc, #128]	; (8003c80 <RunMenu1+0x90>)
 8003bfe:	f7ff ff9d 	bl	8003b3c <CheckMenu>
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]

//actions
		switch (result) {
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	2bff      	cmp	r3, #255	; 0xff
 8003c0a:	d02f      	beq.n	8003c6c <RunMenu1+0x7c>
 8003c0c:	2bff      	cmp	r3, #255	; 0xff
 8003c0e:	dc2e      	bgt.n	8003c6e <RunMenu1+0x7e>
 8003c10:	2bfe      	cmp	r3, #254	; 0xfe
 8003c12:	d01e      	beq.n	8003c52 <RunMenu1+0x62>
 8003c14:	2bfe      	cmp	r3, #254	; 0xfe
 8003c16:	dc2a      	bgt.n	8003c6e <RunMenu1+0x7e>
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d02d      	beq.n	8003c78 <RunMenu1+0x88>
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	dc26      	bgt.n	8003c6e <RunMenu1+0x7e>
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	dc02      	bgt.n	8003c2a <RunMenu1+0x3a>
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	da03      	bge.n	8003c30 <RunMenu1+0x40>
 8003c28:	e021      	b.n	8003c6e <RunMenu1+0x7e>
 8003c2a:	2b03      	cmp	r3, #3
 8003c2c:	d00e      	beq.n	8003c4c <RunMenu1+0x5c>
 8003c2e:	e01e      	b.n	8003c6e <RunMenu1+0x7e>
		case 0:
		case 1:
		case 2:
			Displ_FillArea(10,10,20,20,GREEN);
 8003c30:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	2314      	movs	r3, #20
 8003c38:	2214      	movs	r2, #20
 8003c3a:	210a      	movs	r1, #10
 8003c3c:	200a      	movs	r0, #10
 8003c3e:	f7fe ff37 	bl	8002ab0 <Displ_FillArea>
			HAL_Delay(1000);
 8003c42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c46:	f000 ffcb 	bl	8004be0 <HAL_Delay>
			break;
 8003c4a:	e010      	b.n	8003c6e <RunMenu1+0x7e>
		case 3:
			RunMenu2();
 8003c4c:	f000 f81a 	bl	8003c84 <RunMenu2>
			break;
 8003c50:	e00d      	b.n	8003c6e <RunMenu1+0x7e>
		case 4:
			return;
			break;
		case 254: //if touch outside menu items
			Displ_FillArea(10,10,20,20,ORANGE);
 8003c52:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	2314      	movs	r3, #20
 8003c5a:	2214      	movs	r2, #20
 8003c5c:	210a      	movs	r1, #10
 8003c5e:	200a      	movs	r0, #10
 8003c60:	f7fe ff26 	bl	8002ab0 <Displ_FillArea>
			HAL_Delay(100);
 8003c64:	2064      	movs	r0, #100	; 0x64
 8003c66:	f000 ffbb 	bl	8004be0 <HAL_Delay>
			break;
 8003c6a:	e000      	b.n	8003c6e <RunMenu1+0x7e>
		case 255: //no touch
			break;
 8003c6c:	bf00      	nop
		}
		if (result!=255)
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	2bff      	cmp	r3, #255	; 0xff
 8003c72:	d002      	beq.n	8003c7a <RunMenu1+0x8a>
			__NOP();
 8003c74:	bf00      	nop
 8003c76:	e000      	b.n	8003c7a <RunMenu1+0x8a>
			return;
 8003c78:	bf00      	nop

	//}
}
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	20006914 	.word	0x20006914

08003c84 <RunMenu2>:
 * 		  0-253 	the menu item chosen
 * 		  254 		kdisplay was clicked outside items menu area
 * 		  255		ther was no touch on the menu
 * 		  after any actions repeat menu unless there is a specific "return"
 ******************************************************/
void RunMenu2(){
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af02      	add	r7, sp, #8
	uint8_t result=0;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	71fb      	strb	r3, [r7, #7]
//	uint16_t delay; //delay to add after a touch detection and serving
//	uint16_t timeTouch; //time of the last touch

//	delay=50;
	while (1) {
		if (result!=255)
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	2bff      	cmp	r3, #255	; 0xff
 8003c92:	d003      	beq.n	8003c9c <RunMenu2+0x18>
			DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
 8003c94:	2102      	movs	r1, #2
 8003c96:	481c      	ldr	r0, [pc, #112]	; (8003d08 <RunMenu2+0x84>)
 8003c98:	f7ff ff2c 	bl	8003af4 <DrawMenu>
		result=CheckMenu(Menu2,(sizeof(Menu2)/sizeof(Menu2[0])));
 8003c9c:	2102      	movs	r1, #2
 8003c9e:	481a      	ldr	r0, [pc, #104]	; (8003d08 <RunMenu2+0x84>)
 8003ca0:	f7ff ff4c 	bl	8003b3c <CheckMenu>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	71fb      	strb	r3, [r7, #7]
		switch (result) {
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	2bff      	cmp	r3, #255	; 0xff
 8003cac:	d025      	beq.n	8003cfa <RunMenu2+0x76>
 8003cae:	2bff      	cmp	r3, #255	; 0xff
 8003cb0:	dced      	bgt.n	8003c8e <RunMenu2+0xa>
 8003cb2:	2bfe      	cmp	r3, #254	; 0xfe
 8003cb4:	d014      	beq.n	8003ce0 <RunMenu2+0x5c>
 8003cb6:	2bfe      	cmp	r3, #254	; 0xfe
 8003cb8:	dce9      	bgt.n	8003c8e <RunMenu2+0xa>
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <RunMenu2+0x40>
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d01d      	beq.n	8003cfe <RunMenu2+0x7a>
 8003cc2:	e01b      	b.n	8003cfc <RunMenu2+0x78>
		case 0:
			Displ_FillArea(10,10,20,20,GREEN);
 8003cc4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	2314      	movs	r3, #20
 8003ccc:	2214      	movs	r2, #20
 8003cce:	210a      	movs	r1, #10
 8003cd0:	200a      	movs	r0, #10
 8003cd2:	f7fe feed 	bl	8002ab0 <Displ_FillArea>
			HAL_Delay(1000);
 8003cd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003cda:	f000 ff81 	bl	8004be0 <HAL_Delay>
			break;
 8003cde:	e00d      	b.n	8003cfc <RunMenu2+0x78>
		case 1:
			return;
			break;
		case 254: //if touch outside menu items
			Displ_FillArea(10,10,20,20,MAGENTA);
 8003ce0:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	2314      	movs	r3, #20
 8003ce8:	2214      	movs	r2, #20
 8003cea:	210a      	movs	r1, #10
 8003cec:	200a      	movs	r0, #10
 8003cee:	f7fe fedf 	bl	8002ab0 <Displ_FillArea>
			HAL_Delay(100);
 8003cf2:	2064      	movs	r0, #100	; 0x64
 8003cf4:	f000 ff74 	bl	8004be0 <HAL_Delay>
			break;
 8003cf8:	e000      	b.n	8003cfc <RunMenu2+0x78>
		case 255: //no touch
			break;
 8003cfa:	bf00      	nop
		if (result!=255)
 8003cfc:	e7c7      	b.n	8003c8e <RunMenu2+0xa>
			return;
 8003cfe:	bf00      	nop
		}
	}
}
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	200068a4 	.word	0x200068a4

08003d0c <callDrawMenu>:

// Calls drawmenu in main.c
void callDrawMenu(){
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
	DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 8003d10:	2105      	movs	r1, #5
 8003d12:	4802      	ldr	r0, [pc, #8]	; (8003d1c <callDrawMenu+0x10>)
 8003d14:	f7ff feee 	bl	8003af4 <DrawMenu>
}
 8003d18:	bf00      	nop
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	20006914 	.word	0x20006914

08003d20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003d24:	480d      	ldr	r0, [pc, #52]	; (8003d5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003d26:	490e      	ldr	r1, [pc, #56]	; (8003d60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003d28:	4a0e      	ldr	r2, [pc, #56]	; (8003d64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d2c:	e002      	b.n	8003d34 <LoopCopyDataInit>

08003d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d32:	3304      	adds	r3, #4

08003d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d38:	d3f9      	bcc.n	8003d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d3a:	4a0b      	ldr	r2, [pc, #44]	; (8003d68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003d3c:	4c0b      	ldr	r4, [pc, #44]	; (8003d6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d40:	e001      	b.n	8003d46 <LoopFillZerobss>

08003d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d44:	3204      	adds	r2, #4

08003d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d48:	d3fb      	bcc.n	8003d42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003d4a:	f7fe faa3 	bl	8002294 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d4e:	f00c feff 	bl	8010b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d52:	f7fd f8fb 	bl	8000f4c <main>
  bx  lr    
 8003d56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003d58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d60:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 8003d64:	08013a40 	.word	0x08013a40
  ldr r2, =_sbss
 8003d68:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 8003d6c:	20007310 	.word	0x20007310

08003d70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d70:	e7fe      	b.n	8003d70 <ADC_IRQHandler>
	...

08003d74 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	607b      	str	r3, [r7, #4]
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	81fb      	strh	r3, [r7, #14]
 8003d80:	460b      	mov	r3, r1
 8003d82:	81bb      	strh	r3, [r7, #12]
 8003d84:	4613      	mov	r3, r2
 8003d86:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8003d8c:	f000 fc04 	bl	8004598 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8003d90:	89fb      	ldrh	r3, [r7, #14]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2201      	movs	r2, #1
 8003d96:	2102      	movs	r1, #2
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fb01 	bl	80043a0 <CODEC_IO_Write>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	4413      	add	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8003da8:	89bb      	ldrh	r3, [r7, #12]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d81b      	bhi.n	8003de8 <cs43l22_Init+0x74>
 8003db0:	a201      	add	r2, pc, #4	; (adr r2, 8003db8 <cs43l22_Init+0x44>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003dc9 	.word	0x08003dc9
 8003dbc:	08003dd1 	.word	0x08003dd1
 8003dc0:	08003dd9 	.word	0x08003dd9
 8003dc4:	08003de1 	.word	0x08003de1
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8003dc8:	4b5b      	ldr	r3, [pc, #364]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003dca:	22fa      	movs	r2, #250	; 0xfa
 8003dcc:	701a      	strb	r2, [r3, #0]
    break;
 8003dce:	e00f      	b.n	8003df0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8003dd0:	4b59      	ldr	r3, [pc, #356]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003dd2:	22af      	movs	r2, #175	; 0xaf
 8003dd4:	701a      	strb	r2, [r3, #0]
    break;
 8003dd6:	e00b      	b.n	8003df0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8003dd8:	4b57      	ldr	r3, [pc, #348]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003dda:	22aa      	movs	r2, #170	; 0xaa
 8003ddc:	701a      	strb	r2, [r3, #0]
    break;
 8003dde:	e007      	b.n	8003df0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8003de0:	4b55      	ldr	r3, [pc, #340]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003de2:	2205      	movs	r2, #5
 8003de4:	701a      	strb	r2, [r3, #0]
    break;    
 8003de6:	e003      	b.n	8003df0 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8003de8:	4b53      	ldr	r3, [pc, #332]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003dea:	2205      	movs	r2, #5
 8003dec:	701a      	strb	r2, [r3, #0]
    break;    
 8003dee:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8003df0:	89fb      	ldrh	r3, [r7, #14]
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	4a50      	ldr	r2, [pc, #320]	; (8003f38 <cs43l22_Init+0x1c4>)
 8003df6:	7812      	ldrb	r2, [r2, #0]
 8003df8:	b2d2      	uxtb	r2, r2
 8003dfa:	2104      	movs	r1, #4
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 facf 	bl	80043a0 <CODEC_IO_Write>
 8003e02:	4603      	mov	r3, r0
 8003e04:	461a      	mov	r2, r3
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	4413      	add	r3, r2
 8003e0a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2281      	movs	r2, #129	; 0x81
 8003e12:	2105      	movs	r1, #5
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fac3 	bl	80043a0 <CODEC_IO_Write>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	4413      	add	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8003e24:	89fb      	ldrh	r3, [r7, #14]
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2204      	movs	r2, #4
 8003e2a:	2106      	movs	r1, #6
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fab7 	bl	80043a0 <CODEC_IO_Write>
 8003e32:	4603      	mov	r3, r0
 8003e34:	461a      	mov	r2, r3
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	4413      	add	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8003e3c:	7afa      	ldrb	r2, [r7, #11]
 8003e3e:	89fb      	ldrh	r3, [r7, #14]
 8003e40:	4611      	mov	r1, r2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 f964 	bl	8004110 <cs43l22_SetVolume>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8003e50:	89bb      	ldrh	r3, [r7, #12]
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d023      	beq.n	8003e9e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8003e56:	89fb      	ldrh	r3, [r7, #14]
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2206      	movs	r2, #6
 8003e5c:	210f      	movs	r1, #15
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 fa9e 	bl	80043a0 <CODEC_IO_Write>
 8003e64:	4603      	mov	r3, r0
 8003e66:	461a      	mov	r2, r3
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8003e6e:	89fb      	ldrh	r3, [r7, #14]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2200      	movs	r2, #0
 8003e74:	2124      	movs	r1, #36	; 0x24
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fa92 	bl	80043a0 <CODEC_IO_Write>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	461a      	mov	r2, r3
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	4413      	add	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8003e86:	89fb      	ldrh	r3, [r7, #14]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	2125      	movs	r1, #37	; 0x25
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fa86 	bl	80043a0 <CODEC_IO_Write>
 8003e94:	4603      	mov	r3, r0
 8003e96:	461a      	mov	r2, r3
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8003e9e:	89fb      	ldrh	r3, [r7, #14]
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	210a      	movs	r1, #10
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fa7a 	bl	80043a0 <CODEC_IO_Write>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8003eb6:	89fb      	ldrh	r3, [r7, #14]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2204      	movs	r2, #4
 8003ebc:	210e      	movs	r1, #14
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 fa6e 	bl	80043a0 <CODEC_IO_Write>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	4413      	add	r3, r2
 8003ecc:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8003ece:	89fb      	ldrh	r3, [r7, #14]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2127      	movs	r1, #39	; 0x27
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 fa62 	bl	80043a0 <CODEC_IO_Write>
 8003edc:	4603      	mov	r3, r0
 8003ede:	461a      	mov	r2, r3
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8003ee6:	89fb      	ldrh	r3, [r7, #14]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	220f      	movs	r2, #15
 8003eec:	211f      	movs	r1, #31
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f000 fa56 	bl	80043a0 <CODEC_IO_Write>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	4413      	add	r3, r2
 8003efc:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8003efe:	89fb      	ldrh	r3, [r7, #14]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	220a      	movs	r2, #10
 8003f04:	211a      	movs	r1, #26
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 fa4a 	bl	80043a0 <CODEC_IO_Write>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	4413      	add	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8003f16:	89fb      	ldrh	r3, [r7, #14]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	220a      	movs	r2, #10
 8003f1c:	211b      	movs	r1, #27
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fa3e 	bl	80043a0 <CODEC_IO_Write>
 8003f24:	4603      	mov	r3, r0
 8003f26:	461a      	mov	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8003f2e:	697b      	ldr	r3, [r7, #20]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	20005914 	.word	0x20005914

08003f3c <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003f40:	f000 fb62 	bl	8004608 <AUDIO_IO_DeInit>
}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	4603      	mov	r3, r0
 8003f50:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8003f52:	f000 fb21 	bl	8004598 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8003f56:	88fb      	ldrh	r3, [r7, #6]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 fb6d 	bl	800463c <AUDIO_IO_Read>
 8003f62:	4603      	mov	r3, r0
 8003f64:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8003f66:	7bfb      	ldrb	r3, [r7, #15]
 8003f68:	f023 0307 	bic.w	r3, r3, #7
 8003f6c:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	6039      	str	r1, [r7, #0]
 8003f82:	80fb      	strh	r3, [r7, #6]
 8003f84:	4613      	mov	r3, r2
 8003f86:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8003f8c:	4b16      	ldr	r3, [pc, #88]	; (8003fe8 <cs43l22_Play+0x70>)
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d123      	bne.n	8003fdc <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8003f94:	88fb      	ldrh	r3, [r7, #6]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2206      	movs	r2, #6
 8003f9a:	210e      	movs	r1, #14
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f000 f9ff 	bl	80043a0 <CODEC_IO_Write>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4413      	add	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	2100      	movs	r1, #0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 f919 	bl	80041e8 <cs43l22_SetMute>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4413      	add	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	229e      	movs	r2, #158	; 0x9e
 8003fc4:	2102      	movs	r1, #2
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f9ea 	bl	80043a0 <CODEC_IO_Write>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8003fd6:	4b04      	ldr	r3, [pc, #16]	; (8003fe8 <cs43l22_Play+0x70>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8003fdc:	68fb      	ldr	r3, [r7, #12]
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000050 	.word	0x20000050

08003fec <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 f8f2 	bl	80041e8 <cs43l22_SetMute>
 8004004:	4602      	mov	r2, r0
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	4413      	add	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800400c:	88fb      	ldrh	r3, [r7, #6]
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2201      	movs	r2, #1
 8004012:	2102      	movs	r1, #2
 8004014:	4618      	mov	r0, r3
 8004016:	f000 f9c3 	bl	80043a0 <CODEC_IO_Write>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4413      	add	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8004024:	68fb      	ldr	r3, [r7, #12]
}
 8004026:	4618      	mov	r0, r3
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
	...

08004030 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800403e:	2300      	movs	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004042:	88fb      	ldrh	r3, [r7, #6]
 8004044:	2100      	movs	r1, #0
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f8ce 	bl	80041e8 <cs43l22_SetMute>
 800404c:	4602      	mov	r2, r0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4413      	add	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8004054:	2300      	movs	r3, #0
 8004056:	60bb      	str	r3, [r7, #8]
 8004058:	e002      	b.n	8004060 <cs43l22_Resume+0x30>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	3301      	adds	r3, #1
 800405e:	60bb      	str	r3, [r7, #8]
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2bfe      	cmp	r3, #254	; 0xfe
 8004064:	d9f9      	bls.n	800405a <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	4a0e      	ldr	r2, [pc, #56]	; (80040a4 <cs43l22_Resume+0x74>)
 800406c:	7812      	ldrb	r2, [r2, #0]
 800406e:	b2d2      	uxtb	r2, r2
 8004070:	2104      	movs	r1, #4
 8004072:	4618      	mov	r0, r3
 8004074:	f000 f994 	bl	80043a0 <CODEC_IO_Write>
 8004078:	4603      	mov	r3, r0
 800407a:	461a      	mov	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4413      	add	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8004082:	88fb      	ldrh	r3, [r7, #6]
 8004084:	b2db      	uxtb	r3, r3
 8004086:	229e      	movs	r2, #158	; 0x9e
 8004088:	2102      	movs	r1, #2
 800408a:	4618      	mov	r0, r3
 800408c:	f000 f988 	bl	80043a0 <CODEC_IO_Write>
 8004090:	4603      	mov	r3, r0
 8004092:	461a      	mov	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	4413      	add	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800409a:	68fb      	ldr	r3, [r7, #12]
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	20005914 	.word	0x20005914

080040a8 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	6039      	str	r1, [r7, #0]
 80040b2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	2101      	movs	r1, #1
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 f893 	bl	80041e8 <cs43l22_SetMute>
 80040c2:	4602      	mov	r2, r0
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2204      	movs	r2, #4
 80040d0:	210e      	movs	r1, #14
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 f964 	bl	80043a0 <CODEC_IO_Write>
 80040d8:	4603      	mov	r3, r0
 80040da:	461a      	mov	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80040e2:	88fb      	ldrh	r3, [r7, #6]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	229f      	movs	r2, #159	; 0x9f
 80040e8:	2102      	movs	r1, #2
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 f958 	bl	80043a0 <CODEC_IO_Write>
 80040f0:	4603      	mov	r3, r0
 80040f2:	461a      	mov	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4413      	add	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80040fa:	4b04      	ldr	r3, [pc, #16]	; (800410c <cs43l22_Stop+0x64>)
 80040fc:	2201      	movs	r2, #1
 80040fe:	701a      	strb	r2, [r3, #0]
  return counter;    
 8004100:	68fb      	ldr	r3, [r7, #12]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	20000050 	.word	0x20000050

08004110 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	4603      	mov	r3, r0
 8004118:	460a      	mov	r2, r1
 800411a:	80fb      	strh	r3, [r7, #6]
 800411c:	4613      	mov	r3, r2
 800411e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004120:	2300      	movs	r3, #0
 8004122:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004124:	797b      	ldrb	r3, [r7, #5]
 8004126:	2b64      	cmp	r3, #100	; 0x64
 8004128:	d80b      	bhi.n	8004142 <cs43l22_SetVolume+0x32>
 800412a:	797a      	ldrb	r2, [r7, #5]
 800412c:	4613      	mov	r3, r2
 800412e:	021b      	lsls	r3, r3, #8
 8004130:	1a9b      	subs	r3, r3, r2
 8004132:	4a25      	ldr	r2, [pc, #148]	; (80041c8 <cs43l22_SetVolume+0xb8>)
 8004134:	fb82 1203 	smull	r1, r2, r2, r3
 8004138:	1152      	asrs	r2, r2, #5
 800413a:	17db      	asrs	r3, r3, #31
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	b2db      	uxtb	r3, r3
 8004140:	e000      	b.n	8004144 <cs43l22_SetVolume+0x34>
 8004142:	23ff      	movs	r3, #255	; 0xff
 8004144:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8004146:	7afb      	ldrb	r3, [r7, #11]
 8004148:	2be6      	cmp	r3, #230	; 0xe6
 800414a:	d91c      	bls.n	8004186 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	b2d8      	uxtb	r0, r3
 8004150:	7afb      	ldrb	r3, [r7, #11]
 8004152:	3319      	adds	r3, #25
 8004154:	b2db      	uxtb	r3, r3
 8004156:	461a      	mov	r2, r3
 8004158:	2120      	movs	r1, #32
 800415a:	f000 f921 	bl	80043a0 <CODEC_IO_Write>
 800415e:	4603      	mov	r3, r0
 8004160:	461a      	mov	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4413      	add	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8004168:	88fb      	ldrh	r3, [r7, #6]
 800416a:	b2d8      	uxtb	r0, r3
 800416c:	7afb      	ldrb	r3, [r7, #11]
 800416e:	3319      	adds	r3, #25
 8004170:	b2db      	uxtb	r3, r3
 8004172:	461a      	mov	r2, r3
 8004174:	2121      	movs	r1, #33	; 0x21
 8004176:	f000 f913 	bl	80043a0 <CODEC_IO_Write>
 800417a:	4603      	mov	r3, r0
 800417c:	461a      	mov	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4413      	add	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	e01b      	b.n	80041be <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	b2d8      	uxtb	r0, r3
 800418a:	7afb      	ldrb	r3, [r7, #11]
 800418c:	3319      	adds	r3, #25
 800418e:	b2db      	uxtb	r3, r3
 8004190:	461a      	mov	r2, r3
 8004192:	2120      	movs	r1, #32
 8004194:	f000 f904 	bl	80043a0 <CODEC_IO_Write>
 8004198:	4603      	mov	r3, r0
 800419a:	461a      	mov	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4413      	add	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	b2d8      	uxtb	r0, r3
 80041a6:	7afb      	ldrb	r3, [r7, #11]
 80041a8:	3319      	adds	r3, #25
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	2121      	movs	r1, #33	; 0x21
 80041b0:	f000 f8f6 	bl	80043a0 <CODEC_IO_Write>
 80041b4:	4603      	mov	r3, r0
 80041b6:	461a      	mov	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4413      	add	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80041be:	68fb      	ldr	r3, [r7, #12]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	51eb851f 	.word	0x51eb851f

080041cc <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	6039      	str	r1, [r7, #0]
 80041d6:	80fb      	strh	r3, [r7, #6]
  return 0;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
	...

080041e8 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	6039      	str	r1, [r7, #0]
 80041f2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d124      	bne.n	8004248 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80041fe:	88fb      	ldrh	r3, [r7, #6]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	22ff      	movs	r2, #255	; 0xff
 8004204:	2104      	movs	r1, #4
 8004206:	4618      	mov	r0, r3
 8004208:	f000 f8ca 	bl	80043a0 <CODEC_IO_Write>
 800420c:	4603      	mov	r3, r0
 800420e:	461a      	mov	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4413      	add	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8004216:	88fb      	ldrh	r3, [r7, #6]
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2201      	movs	r2, #1
 800421c:	2122      	movs	r1, #34	; 0x22
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f8be 	bl	80043a0 <CODEC_IO_Write>
 8004224:	4603      	mov	r3, r0
 8004226:	461a      	mov	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4413      	add	r3, r2
 800422c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800422e:	88fb      	ldrh	r3, [r7, #6]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2201      	movs	r2, #1
 8004234:	2123      	movs	r1, #35	; 0x23
 8004236:	4618      	mov	r0, r3
 8004238:	f000 f8b2 	bl	80043a0 <CODEC_IO_Write>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4413      	add	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	e025      	b.n	8004294 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8004248:	88fb      	ldrh	r3, [r7, #6]
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2200      	movs	r2, #0
 800424e:	2122      	movs	r1, #34	; 0x22
 8004250:	4618      	mov	r0, r3
 8004252:	f000 f8a5 	bl	80043a0 <CODEC_IO_Write>
 8004256:	4603      	mov	r3, r0
 8004258:	461a      	mov	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	4413      	add	r3, r2
 800425e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2200      	movs	r2, #0
 8004266:	2123      	movs	r1, #35	; 0x23
 8004268:	4618      	mov	r0, r3
 800426a:	f000 f899 	bl	80043a0 <CODEC_IO_Write>
 800426e:	4603      	mov	r3, r0
 8004270:	461a      	mov	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	4413      	add	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8004278:	88fb      	ldrh	r3, [r7, #6]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	4a08      	ldr	r2, [pc, #32]	; (80042a0 <cs43l22_SetMute+0xb8>)
 800427e:	7812      	ldrb	r2, [r2, #0]
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	2104      	movs	r1, #4
 8004284:	4618      	mov	r0, r3
 8004286:	f000 f88b 	bl	80043a0 <CODEC_IO_Write>
 800428a:	4603      	mov	r3, r0
 800428c:	461a      	mov	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4413      	add	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8004294:	68fb      	ldr	r3, [r7, #12]
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20005914 	.word	0x20005914

080042a4 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	460a      	mov	r2, r1
 80042ae:	80fb      	strh	r3, [r7, #6]
 80042b0:	4613      	mov	r3, r2
 80042b2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80042b8:	797b      	ldrb	r3, [r7, #5]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	2b03      	cmp	r3, #3
 80042be:	d84b      	bhi.n	8004358 <cs43l22_SetOutputMode+0xb4>
 80042c0:	a201      	add	r2, pc, #4	; (adr r2, 80042c8 <cs43l22_SetOutputMode+0x24>)
 80042c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c6:	bf00      	nop
 80042c8:	080042d9 	.word	0x080042d9
 80042cc:	080042f9 	.word	0x080042f9
 80042d0:	08004319 	.word	0x08004319
 80042d4:	08004339 	.word	0x08004339
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	22fa      	movs	r2, #250	; 0xfa
 80042de:	2104      	movs	r1, #4
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 f85d 	bl	80043a0 <CODEC_IO_Write>
 80042e6:	4603      	mov	r3, r0
 80042e8:	461a      	mov	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4413      	add	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80042f0:	4b24      	ldr	r3, [pc, #144]	; (8004384 <cs43l22_SetOutputMode+0xe0>)
 80042f2:	22fa      	movs	r2, #250	; 0xfa
 80042f4:	701a      	strb	r2, [r3, #0]
      break;
 80042f6:	e03f      	b.n	8004378 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80042f8:	88fb      	ldrh	r3, [r7, #6]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	22af      	movs	r2, #175	; 0xaf
 80042fe:	2104      	movs	r1, #4
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f84d 	bl	80043a0 <CODEC_IO_Write>
 8004306:	4603      	mov	r3, r0
 8004308:	461a      	mov	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4413      	add	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8004310:	4b1c      	ldr	r3, [pc, #112]	; (8004384 <cs43l22_SetOutputMode+0xe0>)
 8004312:	22af      	movs	r2, #175	; 0xaf
 8004314:	701a      	strb	r2, [r3, #0]
      break;
 8004316:	e02f      	b.n	8004378 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	22aa      	movs	r2, #170	; 0xaa
 800431e:	2104      	movs	r1, #4
 8004320:	4618      	mov	r0, r3
 8004322:	f000 f83d 	bl	80043a0 <CODEC_IO_Write>
 8004326:	4603      	mov	r3, r0
 8004328:	461a      	mov	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	4413      	add	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8004330:	4b14      	ldr	r3, [pc, #80]	; (8004384 <cs43l22_SetOutputMode+0xe0>)
 8004332:	22aa      	movs	r2, #170	; 0xaa
 8004334:	701a      	strb	r2, [r3, #0]
      break;
 8004336:	e01f      	b.n	8004378 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8004338:	88fb      	ldrh	r3, [r7, #6]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2205      	movs	r2, #5
 800433e:	2104      	movs	r1, #4
 8004340:	4618      	mov	r0, r3
 8004342:	f000 f82d 	bl	80043a0 <CODEC_IO_Write>
 8004346:	4603      	mov	r3, r0
 8004348:	461a      	mov	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	4413      	add	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8004350:	4b0c      	ldr	r3, [pc, #48]	; (8004384 <cs43l22_SetOutputMode+0xe0>)
 8004352:	2205      	movs	r2, #5
 8004354:	701a      	strb	r2, [r3, #0]
      break;    
 8004356:	e00f      	b.n	8004378 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8004358:	88fb      	ldrh	r3, [r7, #6]
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2205      	movs	r2, #5
 800435e:	2104      	movs	r1, #4
 8004360:	4618      	mov	r0, r3
 8004362:	f000 f81d 	bl	80043a0 <CODEC_IO_Write>
 8004366:	4603      	mov	r3, r0
 8004368:	461a      	mov	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4413      	add	r3, r2
 800436e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8004370:	4b04      	ldr	r3, [pc, #16]	; (8004384 <cs43l22_SetOutputMode+0xe0>)
 8004372:	2205      	movs	r2, #5
 8004374:	701a      	strb	r2, [r3, #0]
      break;
 8004376:	bf00      	nop
  }  
  return counter;
 8004378:	68fb      	ldr	r3, [r7, #12]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20005914 	.word	0x20005914

08004388 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	80fb      	strh	r3, [r7, #6]
  return 0;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
 80043aa:	460b      	mov	r3, r1
 80043ac:	71bb      	strb	r3, [r7, #6]
 80043ae:	4613      	mov	r3, r2
 80043b0:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80043b2:	2300      	movs	r3, #0
 80043b4:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80043b6:	797a      	ldrb	r2, [r7, #5]
 80043b8:	79b9      	ldrb	r1, [r7, #6]
 80043ba:	79fb      	ldrb	r3, [r7, #7]
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 f92a 	bl	8004616 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	b2db      	uxtb	r3, r3
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80043d4:	480e      	ldr	r0, [pc, #56]	; (8004410 <I2Cx_Init+0x40>)
 80043d6:	f003 fd23 	bl	8007e20 <HAL_I2C_GetState>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d114      	bne.n	800440a <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <I2Cx_Init+0x40>)
 80043e2:	4a0c      	ldr	r2, [pc, #48]	; (8004414 <I2Cx_Init+0x44>)
 80043e4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80043e6:	4b0a      	ldr	r3, [pc, #40]	; (8004410 <I2Cx_Init+0x40>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80043ec:	4b08      	ldr	r3, [pc, #32]	; (8004410 <I2Cx_Init+0x40>)
 80043ee:	2233      	movs	r2, #51	; 0x33
 80043f0:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043f2:	4b07      	ldr	r3, [pc, #28]	; (8004410 <I2Cx_Init+0x40>)
 80043f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80043f8:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80043fa:	4b05      	ldr	r3, [pc, #20]	; (8004410 <I2Cx_Init+0x40>)
 80043fc:	4a06      	ldr	r2, [pc, #24]	; (8004418 <I2Cx_Init+0x48>)
 80043fe:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8004400:	f000 f876 	bl	80044f0 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8004404:	4802      	ldr	r0, [pc, #8]	; (8004410 <I2Cx_Init+0x40>)
 8004406:	f003 f877 	bl	80074f8 <HAL_I2C_Init>
  }
}
 800440a:	bf00      	nop
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20005918 	.word	0x20005918
 8004414:	000186a0 	.word	0x000186a0
 8004418:	40005400 	.word	0x40005400

0800441c <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af04      	add	r7, sp, #16
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
 8004426:	460b      	mov	r3, r1
 8004428:	71bb      	strb	r3, [r7, #6]
 800442a:	4613      	mov	r3, r2
 800442c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800442e:	2300      	movs	r3, #0
 8004430:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	b299      	uxth	r1, r3
 8004436:	79bb      	ldrb	r3, [r7, #6]
 8004438:	b29a      	uxth	r2, r3
 800443a:	4b0c      	ldr	r3, [pc, #48]	; (800446c <I2Cx_WriteData+0x50>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	9302      	str	r3, [sp, #8]
 8004440:	2301      	movs	r3, #1
 8004442:	9301      	str	r3, [sp, #4]
 8004444:	1d7b      	adds	r3, r7, #5
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	2301      	movs	r3, #1
 800444a:	4809      	ldr	r0, [pc, #36]	; (8004470 <I2Cx_WriteData+0x54>)
 800444c:	f003 f9c8 	bl	80077e0 <HAL_I2C_Mem_Write>
 8004450:	4603      	mov	r3, r0
 8004452:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	4618      	mov	r0, r3
 800445e:	f000 f837 	bl	80044d0 <I2Cx_Error>
  }
}
 8004462:	bf00      	nop
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	20000054 	.word	0x20000054
 8004470:	20005918 	.word	0x20005918

08004474 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af04      	add	r7, sp, #16
 800447a:	4603      	mov	r3, r0
 800447c:	460a      	mov	r2, r1
 800447e:	71fb      	strb	r3, [r7, #7]
 8004480:	4613      	mov	r3, r2
 8004482:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 800448c:	79fb      	ldrb	r3, [r7, #7]
 800448e:	b299      	uxth	r1, r3
 8004490:	79bb      	ldrb	r3, [r7, #6]
 8004492:	b29a      	uxth	r2, r3
 8004494:	4b0c      	ldr	r3, [pc, #48]	; (80044c8 <I2Cx_ReadData+0x54>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	9302      	str	r3, [sp, #8]
 800449a:	2301      	movs	r3, #1
 800449c:	9301      	str	r3, [sp, #4]
 800449e:	f107 030e 	add.w	r3, r7, #14
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	2301      	movs	r3, #1
 80044a6:	4809      	ldr	r0, [pc, #36]	; (80044cc <I2Cx_ReadData+0x58>)
 80044a8:	f003 fa94 	bl	80079d4 <HAL_I2C_Mem_Read>
 80044ac:	4603      	mov	r3, r0
 80044ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80044b6:	79fb      	ldrb	r3, [r7, #7]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 f809 	bl	80044d0 <I2Cx_Error>
  }
  return value;
 80044be:	7bbb      	ldrb	r3, [r7, #14]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	20000054 	.word	0x20000054
 80044cc:	20005918 	.word	0x20005918

080044d0 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80044da:	4804      	ldr	r0, [pc, #16]	; (80044ec <I2Cx_Error+0x1c>)
 80044dc:	f003 f950 	bl	8007780 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80044e0:	f7ff ff76 	bl	80043d0 <I2Cx_Init>
}
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	20005918 	.word	0x20005918

080044f0 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80044f6:	2300      	movs	r3, #0
 80044f8:	60bb      	str	r3, [r7, #8]
 80044fa:	4b25      	ldr	r3, [pc, #148]	; (8004590 <I2Cx_MspInit+0xa0>)
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	4a24      	ldr	r2, [pc, #144]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004500:	f043 0302 	orr.w	r3, r3, #2
 8004504:	6313      	str	r3, [r2, #48]	; 0x30
 8004506:	4b22      	ldr	r3, [pc, #136]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	60bb      	str	r3, [r7, #8]
 8004510:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8004512:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004516:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004518:	2312      	movs	r3, #18
 800451a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800451c:	2302      	movs	r3, #2
 800451e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8004524:	2304      	movs	r3, #4
 8004526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8004528:	f107 030c 	add.w	r3, r7, #12
 800452c:	4619      	mov	r1, r3
 800452e:	4819      	ldr	r0, [pc, #100]	; (8004594 <I2Cx_MspInit+0xa4>)
 8004530:	f001 f8f6 	bl	8005720 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8004534:	2300      	movs	r3, #0
 8004536:	607b      	str	r3, [r7, #4]
 8004538:	4b15      	ldr	r3, [pc, #84]	; (8004590 <I2Cx_MspInit+0xa0>)
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	4a14      	ldr	r2, [pc, #80]	; (8004590 <I2Cx_MspInit+0xa0>)
 800453e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004542:	6413      	str	r3, [r2, #64]	; 0x40
 8004544:	4b12      	ldr	r3, [pc, #72]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800454c:	607b      	str	r3, [r7, #4]
 800454e:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8004550:	4b0f      	ldr	r3, [pc, #60]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	4a0e      	ldr	r2, [pc, #56]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004556:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800455a:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800455c:	4b0c      	ldr	r3, [pc, #48]	; (8004590 <I2Cx_MspInit+0xa0>)
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	4a0b      	ldr	r2, [pc, #44]	; (8004590 <I2Cx_MspInit+0xa0>)
 8004562:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004566:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8004568:	2200      	movs	r2, #0
 800456a:	2100      	movs	r1, #0
 800456c:	201f      	movs	r0, #31
 800456e:	f000 fc78 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8004572:	201f      	movs	r0, #31
 8004574:	f000 fc91 	bl	8004e9a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8004578:	2200      	movs	r2, #0
 800457a:	2100      	movs	r1, #0
 800457c:	2020      	movs	r0, #32
 800457e:	f000 fc70 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8004582:	2020      	movs	r0, #32
 8004584:	f000 fc89 	bl	8004e9a <HAL_NVIC_EnableIRQ>
}
 8004588:	bf00      	nop
 800458a:	3720      	adds	r7, #32
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40023800 	.word	0x40023800
 8004594:	40020400 	.word	0x40020400

08004598 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	603b      	str	r3, [r7, #0]
 80045a2:	4b17      	ldr	r3, [pc, #92]	; (8004600 <AUDIO_IO_Init+0x68>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	4a16      	ldr	r2, [pc, #88]	; (8004600 <AUDIO_IO_Init+0x68>)
 80045a8:	f043 0308 	orr.w	r3, r3, #8
 80045ac:	6313      	str	r3, [r2, #48]	; 0x30
 80045ae:	4b14      	ldr	r3, [pc, #80]	; (8004600 <AUDIO_IO_Init+0x68>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80045ba:	2310      	movs	r3, #16
 80045bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045be:	2301      	movs	r3, #1
 80045c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80045c2:	2302      	movs	r3, #2
 80045c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 80045ca:	1d3b      	adds	r3, r7, #4
 80045cc:	4619      	mov	r1, r3
 80045ce:	480d      	ldr	r0, [pc, #52]	; (8004604 <AUDIO_IO_Init+0x6c>)
 80045d0:	f001 f8a6 	bl	8005720 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80045d4:	f7ff fefc 	bl	80043d0 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80045d8:	2200      	movs	r2, #0
 80045da:	2110      	movs	r1, #16
 80045dc:	4809      	ldr	r0, [pc, #36]	; (8004604 <AUDIO_IO_Init+0x6c>)
 80045de:	f001 fb4f 	bl	8005c80 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80045e2:	2005      	movs	r0, #5
 80045e4:	f000 fafc 	bl	8004be0 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 80045e8:	2201      	movs	r2, #1
 80045ea:	2110      	movs	r1, #16
 80045ec:	4805      	ldr	r0, [pc, #20]	; (8004604 <AUDIO_IO_Init+0x6c>)
 80045ee:	f001 fb47 	bl	8005c80 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80045f2:	2005      	movs	r0, #5
 80045f4:	f000 faf4 	bl	8004be0 <HAL_Delay>
}
 80045f8:	bf00      	nop
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40023800 	.word	0x40023800
 8004604:	40020c00 	.word	0x40020c00

08004608 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  
}
 800460c:	bf00      	nop
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b082      	sub	sp, #8
 800461a:	af00      	add	r7, sp, #0
 800461c:	4603      	mov	r3, r0
 800461e:	71fb      	strb	r3, [r7, #7]
 8004620:	460b      	mov	r3, r1
 8004622:	71bb      	strb	r3, [r7, #6]
 8004624:	4613      	mov	r3, r2
 8004626:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8004628:	797a      	ldrb	r2, [r7, #5]
 800462a:	79b9      	ldrb	r1, [r7, #6]
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fef4 	bl	800441c <I2Cx_WriteData>
}
 8004634:	bf00      	nop
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	460a      	mov	r2, r1
 8004646:	71fb      	strb	r3, [r7, #7]
 8004648:	4613      	mov	r3, r2
 800464a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800464c:	79ba      	ldrb	r2, [r7, #6]
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	4611      	mov	r1, r2
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff ff0e 	bl	8004474 <I2Cx_ReadData>
 8004658:	4603      	mov	r3, r0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
	...

08004664 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8004664:	b590      	push	{r4, r7, lr}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	4603      	mov	r3, r0
 800466c:	603a      	str	r2, [r7, #0]
 800466e:	80fb      	strh	r3, [r7, #6]
 8004670:	460b      	mov	r3, r1
 8004672:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8004674:	2300      	movs	r3, #0
 8004676:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8004678:	2200      	movs	r2, #0
 800467a:	6839      	ldr	r1, [r7, #0]
 800467c:	481c      	ldr	r0, [pc, #112]	; (80046f0 <BSP_AUDIO_OUT_Init+0x8c>)
 800467e:	f000 f8b9 	bl	80047f4 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8004682:	4b1b      	ldr	r3, [pc, #108]	; (80046f0 <BSP_AUDIO_OUT_Init+0x8c>)
 8004684:	4a1b      	ldr	r2, [pc, #108]	; (80046f4 <BSP_AUDIO_OUT_Init+0x90>)
 8004686:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8004688:	4819      	ldr	r0, [pc, #100]	; (80046f0 <BSP_AUDIO_OUT_Init+0x8c>)
 800468a:	f004 fa11 	bl	8008ab0 <HAL_I2S_GetState>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8004694:	2100      	movs	r1, #0
 8004696:	4816      	ldr	r0, [pc, #88]	; (80046f0 <BSP_AUDIO_OUT_Init+0x8c>)
 8004698:	f000 f906 	bl	80048a8 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800469c:	6838      	ldr	r0, [r7, #0]
 800469e:	f000 f9c3 	bl	8004a28 <I2S3_Init>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10e      	bne.n	80046d0 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80046b2:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <BSP_AUDIO_OUT_Init+0x94>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2094      	movs	r0, #148	; 0x94
 80046b8:	4798      	blx	r3
 80046ba:	4603      	mov	r3, r0
 80046bc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80046c0:	2be0      	cmp	r3, #224	; 0xe0
 80046c2:	d103      	bne.n	80046cc <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80046c4:	4b0d      	ldr	r3, [pc, #52]	; (80046fc <BSP_AUDIO_OUT_Init+0x98>)
 80046c6:	4a0c      	ldr	r2, [pc, #48]	; (80046f8 <BSP_AUDIO_OUT_Init+0x94>)
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	e001      	b.n	80046d0 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d107      	bne.n	80046e6 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80046d6:	4b09      	ldr	r3, [pc, #36]	; (80046fc <BSP_AUDIO_OUT_Init+0x98>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681c      	ldr	r4, [r3, #0]
 80046dc:	797a      	ldrb	r2, [r7, #5]
 80046de:	88f9      	ldrh	r1, [r7, #6]
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2094      	movs	r0, #148	; 0x94
 80046e4:	47a0      	blx	r4
  }
  
  return ret;
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd90      	pop	{r4, r7, pc}
 80046f0:	20006ad0 	.word	0x20006ad0
 80046f4:	40003c00 	.word	0x40003c00
 80046f8:	20000020 	.word	0x20000020
 80046fc:	2000596c 	.word	0x2000596c

08004700 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800470a:	4b10      	ldr	r3, [pc, #64]	; (800474c <BSP_AUDIO_OUT_Play+0x4c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	b292      	uxth	r2, r2
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	2094      	movs	r0, #148	; 0x94
 8004718:	4798      	blx	r3
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e00f      	b.n	8004744 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800472a:	d203      	bcs.n	8004734 <BSP_AUDIO_OUT_Play+0x34>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	085b      	lsrs	r3, r3, #1
 8004730:	b29b      	uxth	r3, r3
 8004732:	e001      	b.n	8004738 <BSP_AUDIO_OUT_Play+0x38>
 8004734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004738:	461a      	mov	r2, r3
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4804      	ldr	r0, [pc, #16]	; (8004750 <BSP_AUDIO_OUT_Play+0x50>)
 800473e:	f004 f819 	bl	8008774 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004742:	2300      	movs	r3, #0
  }
}
 8004744:	4618      	mov	r0, r3
 8004746:	3708      	adds	r7, #8
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	2000596c 	.word	0x2000596c
 8004750:	20006ad0 	.word	0x20006ad0

08004754 <BSP_AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Pause(void)
{    
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8004758:	4b07      	ldr	r3, [pc, #28]	; (8004778 <BSP_AUDIO_OUT_Pause+0x24>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	2094      	movs	r0, #148	; 0x94
 8004760:	4798      	blx	r3
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <BSP_AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e003      	b.n	8004774 <BSP_AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 800476c:	4803      	ldr	r0, [pc, #12]	; (800477c <BSP_AUDIO_OUT_Pause+0x28>)
 800476e:	f004 f8a9 	bl	80088c4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004772:	2300      	movs	r3, #0
  }
}
 8004774:	4618      	mov	r0, r3
 8004776:	bd80      	pop	{r7, pc}
 8004778:	2000596c 	.word	0x2000596c
 800477c:	20006ad0 	.word	0x20006ad0

08004780 <BSP_AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Resume(void)
{    
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8004784:	4b07      	ldr	r3, [pc, #28]	; (80047a4 <BSP_AUDIO_OUT_Resume+0x24>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	2094      	movs	r0, #148	; 0x94
 800478c:	4798      	blx	r3
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <BSP_AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e003      	b.n	80047a0 <BSP_AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8004798:	4803      	ldr	r0, [pc, #12]	; (80047a8 <BSP_AUDIO_OUT_Resume+0x28>)
 800479a:	f004 f8f5 	bl	8008988 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800479e:	2300      	movs	r3, #0
  }
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	2000596c 	.word	0x2000596c
 80047a8:	20006ad0 	.word	0x20006ad0

080047ac <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a04      	ldr	r2, [pc, #16]	; (80047cc <HAL_I2S_TxCpltCallback+0x20>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d101      	bne.n	80047c2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80047be:	f7fd fc3d 	bl	800203c <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40003c00 	.word	0x40003c00

080047d0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a04      	ldr	r2, [pc, #16]	; (80047f0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d101      	bne.n	80047e6 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80047e2:	f7fd fc15 	bl	8002010 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80047e6:	bf00      	nop
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	40003c00 	.word	0x40003c00

080047f4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08a      	sub	sp, #40	; 0x28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8004800:	2300      	movs	r3, #0
 8004802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004806:	23ff      	movs	r3, #255	; 0xff
 8004808:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 800480c:	2300      	movs	r3, #0
 800480e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004812:	e010      	b.n	8004836 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8004814:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004818:	4a20      	ldr	r2, [pc, #128]	; (800489c <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 800481a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	429a      	cmp	r2, r3
 8004822:	d103      	bne.n	800482c <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8004824:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004828:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 800482c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004830:	3301      	adds	r3, #1
 8004832:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004836:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800483a:	2b07      	cmp	r3, #7
 800483c:	d9ea      	bls.n	8004814 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800483e:	f107 0314 	add.w	r3, r7, #20
 8004842:	4618      	mov	r0, r3
 8004844:	f005 fa52 	bl	8009cec <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8004848:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	2b00      	cmp	r3, #0
 8004852:	d113      	bne.n	800487c <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8004854:	2301      	movs	r3, #1
 8004856:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8004858:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800485c:	4a10      	ldr	r2, [pc, #64]	; (80048a0 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800485e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004862:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8004864:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004868:	4a0e      	ldr	r2, [pc, #56]	; (80048a4 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800486a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486e:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8004870:	f107 0314 	add.w	r3, r7, #20
 8004874:	4618      	mov	r0, r3
 8004876:	f005 f957 	bl	8009b28 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800487a:	e00b      	b.n	8004894 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800487c:	2301      	movs	r3, #1
 800487e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8004880:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004884:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8004886:	2303      	movs	r3, #3
 8004888:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800488a:	f107 0314 	add.w	r3, r7, #20
 800488e:	4618      	mov	r0, r3
 8004890:	f005 f94a 	bl	8009b28 <HAL_RCCEx_PeriphCLKConfig>
}
 8004894:	bf00      	nop
 8004896:	3728      	adds	r7, #40	; 0x28
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	08013728 	.word	0x08013728
 80048a0:	08013748 	.word	0x08013748
 80048a4:	08013768 	.word	0x08013768

080048a8 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08c      	sub	sp, #48	; 0x30
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80048b2:	2300      	movs	r3, #0
 80048b4:	61bb      	str	r3, [r7, #24]
 80048b6:	4b56      	ldr	r3, [pc, #344]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	4a55      	ldr	r2, [pc, #340]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048c0:	6413      	str	r3, [r2, #64]	; 0x40
 80048c2:	4b53      	ldr	r3, [pc, #332]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048ca:	61bb      	str	r3, [r7, #24]
 80048cc:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	4b4f      	ldr	r3, [pc, #316]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	4a4e      	ldr	r2, [pc, #312]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048d8:	f043 0304 	orr.w	r3, r3, #4
 80048dc:	6313      	str	r3, [r2, #48]	; 0x30
 80048de:	4b4c      	ldr	r3, [pc, #304]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80048ea:	2300      	movs	r3, #0
 80048ec:	613b      	str	r3, [r7, #16]
 80048ee:	4b48      	ldr	r3, [pc, #288]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	4a47      	ldr	r2, [pc, #284]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	6313      	str	r3, [r2, #48]	; 0x30
 80048fa:	4b45      	ldr	r3, [pc, #276]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	613b      	str	r3, [r7, #16]
 8004904:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8004906:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800490a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 800490c:	2302      	movs	r3, #2
 800490e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8004910:	2300      	movs	r3, #0
 8004912:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8004914:	2302      	movs	r3, #2
 8004916:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8004918:	2306      	movs	r3, #6
 800491a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 800491c:	f107 031c 	add.w	r3, r7, #28
 8004920:	4619      	mov	r1, r3
 8004922:	483c      	ldr	r0, [pc, #240]	; (8004a14 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8004924:	f000 fefc 	bl	8005720 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8004928:	2310      	movs	r3, #16
 800492a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 800492c:	f107 031c 	add.w	r3, r7, #28
 8004930:	4619      	mov	r1, r3
 8004932:	4839      	ldr	r0, [pc, #228]	; (8004a18 <BSP_AUDIO_OUT_MspInit+0x170>)
 8004934:	f000 fef4 	bl	8005720 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8004938:	2300      	movs	r3, #0
 800493a:	60fb      	str	r3, [r7, #12]
 800493c:	4b34      	ldr	r3, [pc, #208]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	4a33      	ldr	r2, [pc, #204]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 8004942:	f043 0304 	orr.w	r3, r3, #4
 8004946:	6313      	str	r3, [r2, #48]	; 0x30
 8004948:	4b31      	ldr	r3, [pc, #196]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8004954:	2380      	movs	r3, #128	; 0x80
 8004956:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8004958:	f107 031c 	add.w	r3, r7, #28
 800495c:	4619      	mov	r1, r3
 800495e:	482d      	ldr	r0, [pc, #180]	; (8004a14 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8004960:	f000 fede 	bl	8005720 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8004964:	2300      	movs	r3, #0
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	4b29      	ldr	r3, [pc, #164]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 800496a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496c:	4a28      	ldr	r2, [pc, #160]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 800496e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004972:	6313      	str	r3, [r2, #48]	; 0x30
 8004974:	4b26      	ldr	r3, [pc, #152]	; (8004a10 <BSP_AUDIO_OUT_MspInit+0x168>)
 8004976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a25      	ldr	r2, [pc, #148]	; (8004a1c <BSP_AUDIO_OUT_MspInit+0x174>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d136      	bne.n	80049f8 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800498a:	4b25      	ldr	r3, [pc, #148]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 800498c:	2200      	movs	r2, #0
 800498e:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004990:	4b23      	ldr	r3, [pc, #140]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 8004992:	2240      	movs	r2, #64	; 0x40
 8004994:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004996:	4b22      	ldr	r3, [pc, #136]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 8004998:	2200      	movs	r2, #0
 800499a:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 800499c:	4b20      	ldr	r3, [pc, #128]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 800499e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049a2:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80049a4:	4b1e      	ldr	r3, [pc, #120]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049aa:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80049ac:	4b1c      	ldr	r3, [pc, #112]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049b2:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80049b4:	4b1a      	ldr	r3, [pc, #104]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80049ba:	4b19      	ldr	r3, [pc, #100]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049c0:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80049c2:	4b17      	ldr	r3, [pc, #92]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049c4:	2204      	movs	r2, #4
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80049c8:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049ca:	2203      	movs	r2, #3
 80049cc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80049ce:	4b14      	ldr	r3, [pc, #80]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80049d4:	4b12      	ldr	r3, [pc, #72]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80049da:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049dc:	4a11      	ldr	r2, [pc, #68]	; (8004a24 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80049de:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a0f      	ldr	r2, [pc, #60]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049e4:	639a      	str	r2, [r3, #56]	; 0x38
 80049e6:	4a0e      	ldr	r2, [pc, #56]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80049ec:	480c      	ldr	r0, [pc, #48]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049ee:	f000 fb55 	bl	800509c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80049f2:	480b      	ldr	r0, [pc, #44]	; (8004a20 <BSP_AUDIO_OUT_MspInit+0x178>)
 80049f4:	f000 faa4 	bl	8004f40 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80049f8:	2200      	movs	r2, #0
 80049fa:	210e      	movs	r1, #14
 80049fc:	202f      	movs	r0, #47	; 0x2f
 80049fe:	f000 fa30 	bl	8004e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8004a02:	202f      	movs	r0, #47	; 0x2f
 8004a04:	f000 fa49 	bl	8004e9a <HAL_NVIC_EnableIRQ>
}
 8004a08:	bf00      	nop
 8004a0a:	3730      	adds	r7, #48	; 0x30
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40023800 	.word	0x40023800
 8004a14:	40020800 	.word	0x40020800
 8004a18:	40020000 	.word	0x40020000
 8004a1c:	40003c00 	.word	0x40003c00
 8004a20:	20005970 	.word	0x20005970
 8004a24:	400260b8 	.word	0x400260b8

08004a28 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8004a30:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <I2S3_Init+0x68>)
 8004a32:	4a18      	ldr	r2, [pc, #96]	; (8004a94 <I2S3_Init+0x6c>)
 8004a34:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8004a36:	4b16      	ldr	r3, [pc, #88]	; (8004a90 <I2S3_Init+0x68>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69da      	ldr	r2, [r3, #28]
 8004a3c:	4b14      	ldr	r3, [pc, #80]	; (8004a90 <I2S3_Init+0x68>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a44:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8004a46:	4a12      	ldr	r2, [pc, #72]	; (8004a90 <I2S3_Init+0x68>)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8004a4c:	4b10      	ldr	r3, [pc, #64]	; (8004a90 <I2S3_Init+0x68>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8004a52:	4b0f      	ldr	r3, [pc, #60]	; (8004a90 <I2S3_Init+0x68>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8004a58:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <I2S3_Init+0x68>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8004a5e:	4b0c      	ldr	r3, [pc, #48]	; (8004a90 <I2S3_Init+0x68>)
 8004a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a64:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8004a66:	4b0a      	ldr	r3, [pc, #40]	; (8004a90 <I2S3_Init+0x68>)
 8004a68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a6c:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8004a6e:	4b08      	ldr	r3, [pc, #32]	; (8004a90 <I2S3_Init+0x68>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8004a74:	4806      	ldr	r0, [pc, #24]	; (8004a90 <I2S3_Init+0x68>)
 8004a76:	f003 fd3d 	bl	80084f4 <HAL_I2S_Init>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e000      	b.n	8004a86 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8004a84:	2300      	movs	r3, #0
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	20006ad0 	.word	0x20006ad0
 8004a94:	40003c00 	.word	0x40003c00

08004a98 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8004aa0:	f000 f804 	bl	8004aac <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8004aa4:	bf00      	nop
 8004aa6:	3708      	adds	r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8004ab0:	bf00      	nop
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8004aba:	b480      	push	{r7}
 8004abc:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8004abe:	bf00      	nop
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a07      	ldr	r2, [pc, #28]	; (8004af4 <HAL_I2S_ErrorCallback+0x2c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d101      	bne.n	8004ade <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004ada:	f7fd fac5 	bl	8002068 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a05      	ldr	r2, [pc, #20]	; (8004af8 <HAL_I2S_ErrorCallback+0x30>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d101      	bne.n	8004aec <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8004ae8:	f7ff ffe7 	bl	8004aba <BSP_AUDIO_IN_Error_Callback>
  }
}
 8004aec:	bf00      	nop
 8004aee:	3708      	adds	r7, #8
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	40003c00 	.word	0x40003c00
 8004af8:	40003800 	.word	0x40003800

08004afc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b00:	4b0e      	ldr	r3, [pc, #56]	; (8004b3c <HAL_Init+0x40>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a0d      	ldr	r2, [pc, #52]	; (8004b3c <HAL_Init+0x40>)
 8004b06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <HAL_Init+0x40>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <HAL_Init+0x40>)
 8004b12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b18:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <HAL_Init+0x40>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a07      	ldr	r2, [pc, #28]	; (8004b3c <HAL_Init+0x40>)
 8004b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b24:	2003      	movs	r0, #3
 8004b26:	f000 f991 	bl	8004e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	f000 f808 	bl	8004b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b30:	f7fc fd9e 	bl	8001670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40023c00 	.word	0x40023c00

08004b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b48:	4b12      	ldr	r3, [pc, #72]	; (8004b94 <HAL_InitTick+0x54>)
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	4b12      	ldr	r3, [pc, #72]	; (8004b98 <HAL_InitTick+0x58>)
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	4619      	mov	r1, r3
 8004b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 f9b7 	bl	8004ed2 <HAL_SYSTICK_Config>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e00e      	b.n	8004b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b0f      	cmp	r3, #15
 8004b72:	d80a      	bhi.n	8004b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b74:	2200      	movs	r2, #0
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	f000 f971 	bl	8004e62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b80:	4a06      	ldr	r2, [pc, #24]	; (8004b9c <HAL_InitTick+0x5c>)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
 8004b88:	e000      	b.n	8004b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	20000010 	.word	0x20000010
 8004b98:	2000005c 	.word	0x2000005c
 8004b9c:	20000058 	.word	0x20000058

08004ba0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ba4:	4b06      	ldr	r3, [pc, #24]	; (8004bc0 <HAL_IncTick+0x20>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4b06      	ldr	r3, [pc, #24]	; (8004bc4 <HAL_IncTick+0x24>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4413      	add	r3, r2
 8004bb0:	4a04      	ldr	r2, [pc, #16]	; (8004bc4 <HAL_IncTick+0x24>)
 8004bb2:	6013      	str	r3, [r2, #0]
}
 8004bb4:	bf00      	nop
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	2000005c 	.word	0x2000005c
 8004bc4:	20006b60 	.word	0x20006b60

08004bc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  return uwTick;
 8004bcc:	4b03      	ldr	r3, [pc, #12]	; (8004bdc <HAL_GetTick+0x14>)
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	20006b60 	.word	0x20006b60

08004be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004be8:	f7ff ffee 	bl	8004bc8 <HAL_GetTick>
 8004bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf8:	d005      	beq.n	8004c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004bfa:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <HAL_Delay+0x44>)
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4413      	add	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c06:	bf00      	nop
 8004c08:	f7ff ffde 	bl	8004bc8 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d8f7      	bhi.n	8004c08 <HAL_Delay+0x28>
  {
  }
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	2000005c 	.word	0x2000005c

08004c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c38:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <__NVIC_SetPriorityGrouping+0x44>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c44:	4013      	ands	r3, r2
 8004c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c5a:	4a04      	ldr	r2, [pc, #16]	; (8004c6c <__NVIC_SetPriorityGrouping+0x44>)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	60d3      	str	r3, [r2, #12]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	e000ed00 	.word	0xe000ed00

08004c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c74:	4b04      	ldr	r3, [pc, #16]	; (8004c88 <__NVIC_GetPriorityGrouping+0x18>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	f003 0307 	and.w	r3, r3, #7
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	e000ed00 	.word	0xe000ed00

08004c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	4603      	mov	r3, r0
 8004c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	db0b      	blt.n	8004cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	f003 021f 	and.w	r2, r3, #31
 8004ca4:	4907      	ldr	r1, [pc, #28]	; (8004cc4 <__NVIC_EnableIRQ+0x38>)
 8004ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004caa:	095b      	lsrs	r3, r3, #5
 8004cac:	2001      	movs	r0, #1
 8004cae:	fa00 f202 	lsl.w	r2, r0, r2
 8004cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	e000e100 	.word	0xe000e100

08004cc8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	db12      	blt.n	8004d00 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	f003 021f 	and.w	r2, r3, #31
 8004ce0:	490a      	ldr	r1, [pc, #40]	; (8004d0c <__NVIC_DisableIRQ+0x44>)
 8004ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	2001      	movs	r0, #1
 8004cea:	fa00 f202 	lsl.w	r2, r0, r2
 8004cee:	3320      	adds	r3, #32
 8004cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004cf4:	f3bf 8f4f 	dsb	sy
}
 8004cf8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004cfa:	f3bf 8f6f 	isb	sy
}
 8004cfe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	e000e100 	.word	0xe000e100

08004d10 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	db0c      	blt.n	8004d3c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d22:	79fb      	ldrb	r3, [r7, #7]
 8004d24:	f003 021f 	and.w	r2, r3, #31
 8004d28:	4907      	ldr	r1, [pc, #28]	; (8004d48 <__NVIC_ClearPendingIRQ+0x38>)
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	095b      	lsrs	r3, r3, #5
 8004d30:	2001      	movs	r0, #1
 8004d32:	fa00 f202 	lsl.w	r2, r0, r2
 8004d36:	3360      	adds	r3, #96	; 0x60
 8004d38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	e000e100 	.word	0xe000e100

08004d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	6039      	str	r1, [r7, #0]
 8004d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	db0a      	blt.n	8004d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	490c      	ldr	r1, [pc, #48]	; (8004d98 <__NVIC_SetPriority+0x4c>)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	0112      	lsls	r2, r2, #4
 8004d6c:	b2d2      	uxtb	r2, r2
 8004d6e:	440b      	add	r3, r1
 8004d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d74:	e00a      	b.n	8004d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	4908      	ldr	r1, [pc, #32]	; (8004d9c <__NVIC_SetPriority+0x50>)
 8004d7c:	79fb      	ldrb	r3, [r7, #7]
 8004d7e:	f003 030f 	and.w	r3, r3, #15
 8004d82:	3b04      	subs	r3, #4
 8004d84:	0112      	lsls	r2, r2, #4
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	440b      	add	r3, r1
 8004d8a:	761a      	strb	r2, [r3, #24]
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	e000e100 	.word	0xe000e100
 8004d9c:	e000ed00 	.word	0xe000ed00

08004da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b089      	sub	sp, #36	; 0x24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f003 0307 	and.w	r3, r3, #7
 8004db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f1c3 0307 	rsb	r3, r3, #7
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	bf28      	it	cs
 8004dbe:	2304      	movcs	r3, #4
 8004dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	2b06      	cmp	r3, #6
 8004dc8:	d902      	bls.n	8004dd0 <NVIC_EncodePriority+0x30>
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	3b03      	subs	r3, #3
 8004dce:	e000      	b.n	8004dd2 <NVIC_EncodePriority+0x32>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	fa02 f303 	lsl.w	r3, r2, r3
 8004dde:	43da      	mvns	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	401a      	ands	r2, r3
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004de8:	f04f 31ff 	mov.w	r1, #4294967295
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	fa01 f303 	lsl.w	r3, r1, r3
 8004df2:	43d9      	mvns	r1, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004df8:	4313      	orrs	r3, r2
         );
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3724      	adds	r7, #36	; 0x24
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
	...

08004e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e18:	d301      	bcc.n	8004e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e00f      	b.n	8004e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e1e:	4a0a      	ldr	r2, [pc, #40]	; (8004e48 <SysTick_Config+0x40>)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e26:	210f      	movs	r1, #15
 8004e28:	f04f 30ff 	mov.w	r0, #4294967295
 8004e2c:	f7ff ff8e 	bl	8004d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e30:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <SysTick_Config+0x40>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e36:	4b04      	ldr	r3, [pc, #16]	; (8004e48 <SysTick_Config+0x40>)
 8004e38:	2207      	movs	r2, #7
 8004e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	e000e010 	.word	0xe000e010

08004e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7ff fee7 	bl	8004c28 <__NVIC_SetPriorityGrouping>
}
 8004e5a:	bf00      	nop
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b086      	sub	sp, #24
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	4603      	mov	r3, r0
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
 8004e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e74:	f7ff fefc 	bl	8004c70 <__NVIC_GetPriorityGrouping>
 8004e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	6978      	ldr	r0, [r7, #20]
 8004e80:	f7ff ff8e 	bl	8004da0 <NVIC_EncodePriority>
 8004e84:	4602      	mov	r2, r0
 8004e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e8a:	4611      	mov	r1, r2
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f7ff ff5d 	bl	8004d4c <__NVIC_SetPriority>
}
 8004e92:	bf00      	nop
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b082      	sub	sp, #8
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7ff feef 	bl	8004c8c <__NVIC_EnableIRQ>
}
 8004eae:	bf00      	nop
 8004eb0:	3708      	adds	r7, #8
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7ff feff 	bl	8004cc8 <__NVIC_DisableIRQ>
}
 8004eca:	bf00      	nop
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b082      	sub	sp, #8
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7ff ff94 	bl	8004e08 <SysTick_Config>
 8004ee0:	4603      	mov	r3, r0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b082      	sub	sp, #8
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ff09 	bl	8004d10 <__NVIC_ClearPendingIRQ>
}
 8004efe:	bf00      	nop
 8004f00:	3708      	adds	r7, #8
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b082      	sub	sp, #8
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e00e      	b.n	8004f36 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	795b      	ldrb	r3, [r3, #5]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d105      	bne.n	8004f2e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f7fc fbc9 	bl	80016c0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
	...

08004f40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004f4c:	f7ff fe3c 	bl	8004bc8 <HAL_GetTick>
 8004f50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e099      	b.n	8005090 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0201 	bic.w	r2, r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f7c:	e00f      	b.n	8004f9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f7e:	f7ff fe23 	bl	8004bc8 <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	2b05      	cmp	r3, #5
 8004f8a:	d908      	bls.n	8004f9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2203      	movs	r2, #3
 8004f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e078      	b.n	8005090 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e8      	bne.n	8004f7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4b38      	ldr	r3, [pc, #224]	; (8005098 <HAL_DMA_Init+0x158>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fe2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d107      	bne.n	8005008 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005000:	4313      	orrs	r3, r2
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f023 0307 	bic.w	r3, r3, #7
 800501e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502e:	2b04      	cmp	r3, #4
 8005030:	d117      	bne.n	8005062 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	4313      	orrs	r3, r2
 800503a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00e      	beq.n	8005062 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 faef 	bl	8005628 <DMA_CheckFifoParam>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2240      	movs	r2, #64	; 0x40
 8005054:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800505e:	2301      	movs	r3, #1
 8005060:	e016      	b.n	8005090 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 faa6 	bl	80055bc <DMA_CalcBaseAndBitshift>
 8005070:	4603      	mov	r3, r0
 8005072:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005078:	223f      	movs	r2, #63	; 0x3f
 800507a:	409a      	lsls	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	f010803f 	.word	0xf010803f

0800509c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e050      	b.n	8005150 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d101      	bne.n	80050be <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80050ba:	2302      	movs	r3, #2
 80050bc:	e048      	b.n	8005150 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2200      	movs	r2, #0
 80050dc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2200      	movs	r2, #0
 80050e4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2200      	movs	r2, #0
 80050ec:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2200      	movs	r2, #0
 80050f4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2221      	movs	r2, #33	; 0x21
 80050fc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 fa5c 	bl	80055bc <DMA_CalcBaseAndBitshift>
 8005104:	4603      	mov	r3, r0
 8005106:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005130:	223f      	movs	r2, #63	; 0x3f
 8005132:	409a      	lsls	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800516e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005176:	2b01      	cmp	r3, #1
 8005178:	d101      	bne.n	800517e <HAL_DMA_Start_IT+0x26>
 800517a:	2302      	movs	r3, #2
 800517c:	e040      	b.n	8005200 <HAL_DMA_Start_IT+0xa8>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b01      	cmp	r3, #1
 8005190:	d12f      	bne.n	80051f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2202      	movs	r2, #2
 8005196:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 f9da 	bl	8005560 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b0:	223f      	movs	r2, #63	; 0x3f
 80051b2:	409a      	lsls	r2, r3
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0216 	orr.w	r2, r2, #22
 80051c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d007      	beq.n	80051e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0208 	orr.w	r2, r2, #8
 80051de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	e005      	b.n	80051fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80051fa:	2302      	movs	r3, #2
 80051fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80051fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3718      	adds	r7, #24
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d004      	beq.n	8005226 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2280      	movs	r2, #128	; 0x80
 8005220:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e00c      	b.n	8005240 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2205      	movs	r2, #5
 800522a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0201 	bic.w	r2, r2, #1
 800523c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005258:	4b8e      	ldr	r3, [pc, #568]	; (8005494 <HAL_DMA_IRQHandler+0x248>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a8e      	ldr	r2, [pc, #568]	; (8005498 <HAL_DMA_IRQHandler+0x24c>)
 800525e:	fba2 2303 	umull	r2, r3, r2, r3
 8005262:	0a9b      	lsrs	r3, r3, #10
 8005264:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005276:	2208      	movs	r2, #8
 8005278:	409a      	lsls	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	4013      	ands	r3, r2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d01a      	beq.n	80052b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d013      	beq.n	80052b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f022 0204 	bic.w	r2, r2, #4
 800529e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052a4:	2208      	movs	r2, #8
 80052a6:	409a      	lsls	r2, r3
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b0:	f043 0201 	orr.w	r2, r3, #1
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052bc:	2201      	movs	r2, #1
 80052be:	409a      	lsls	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4013      	ands	r3, r2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d012      	beq.n	80052ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00b      	beq.n	80052ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052da:	2201      	movs	r2, #1
 80052dc:	409a      	lsls	r2, r3
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e6:	f043 0202 	orr.w	r2, r3, #2
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f2:	2204      	movs	r2, #4
 80052f4:	409a      	lsls	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4013      	ands	r3, r2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d012      	beq.n	8005324 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00b      	beq.n	8005324 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005310:	2204      	movs	r2, #4
 8005312:	409a      	lsls	r2, r3
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531c:	f043 0204 	orr.w	r2, r3, #4
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005328:	2210      	movs	r2, #16
 800532a:	409a      	lsls	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4013      	ands	r3, r2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d043      	beq.n	80053bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0308 	and.w	r3, r3, #8
 800533e:	2b00      	cmp	r3, #0
 8005340:	d03c      	beq.n	80053bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005346:	2210      	movs	r2, #16
 8005348:	409a      	lsls	r2, r3
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d018      	beq.n	800538e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d108      	bne.n	800537c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	2b00      	cmp	r3, #0
 8005370:	d024      	beq.n	80053bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	4798      	blx	r3
 800537a:	e01f      	b.n	80053bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01b      	beq.n	80053bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	4798      	blx	r3
 800538c:	e016      	b.n	80053bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005398:	2b00      	cmp	r3, #0
 800539a:	d107      	bne.n	80053ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0208 	bic.w	r2, r2, #8
 80053aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c0:	2220      	movs	r2, #32
 80053c2:	409a      	lsls	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4013      	ands	r3, r2
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 808f 	beq.w	80054ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 8087 	beq.w	80054ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e2:	2220      	movs	r2, #32
 80053e4:	409a      	lsls	r2, r3
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b05      	cmp	r3, #5
 80053f4:	d136      	bne.n	8005464 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0216 	bic.w	r2, r2, #22
 8005404:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695a      	ldr	r2, [r3, #20]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005414:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541a:	2b00      	cmp	r3, #0
 800541c:	d103      	bne.n	8005426 <HAL_DMA_IRQHandler+0x1da>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0208 	bic.w	r2, r2, #8
 8005434:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800543a:	223f      	movs	r2, #63	; 0x3f
 800543c:	409a      	lsls	r2, r3
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005456:	2b00      	cmp	r3, #0
 8005458:	d07e      	beq.n	8005558 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	4798      	blx	r3
        }
        return;
 8005462:	e079      	b.n	8005558 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d01d      	beq.n	80054ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10d      	bne.n	800549c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005484:	2b00      	cmp	r3, #0
 8005486:	d031      	beq.n	80054ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	4798      	blx	r3
 8005490:	e02c      	b.n	80054ec <HAL_DMA_IRQHandler+0x2a0>
 8005492:	bf00      	nop
 8005494:	20000010 	.word	0x20000010
 8005498:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d023      	beq.n	80054ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	4798      	blx	r3
 80054ac:	e01e      	b.n	80054ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10f      	bne.n	80054dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0210 	bic.w	r2, r2, #16
 80054ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d003      	beq.n	80054ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d032      	beq.n	800555a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d022      	beq.n	8005546 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2205      	movs	r2, #5
 8005504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0201 	bic.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	3301      	adds	r3, #1
 800551c:	60bb      	str	r3, [r7, #8]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	429a      	cmp	r2, r3
 8005522:	d307      	bcc.n	8005534 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1f2      	bne.n	8005518 <HAL_DMA_IRQHandler+0x2cc>
 8005532:	e000      	b.n	8005536 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005534:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d005      	beq.n	800555a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	4798      	blx	r3
 8005556:	e000      	b.n	800555a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005558:	bf00      	nop
    }
  }
}
 800555a:	3718      	adds	r7, #24
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005560:	b480      	push	{r7}
 8005562:	b085      	sub	sp, #20
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800557c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	2b40      	cmp	r3, #64	; 0x40
 800558c:	d108      	bne.n	80055a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800559e:	e007      	b.n	80055b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	60da      	str	r2, [r3, #12]
}
 80055b0:	bf00      	nop
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	3b10      	subs	r3, #16
 80055cc:	4a14      	ldr	r2, [pc, #80]	; (8005620 <DMA_CalcBaseAndBitshift+0x64>)
 80055ce:	fba2 2303 	umull	r2, r3, r2, r3
 80055d2:	091b      	lsrs	r3, r3, #4
 80055d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80055d6:	4a13      	ldr	r2, [pc, #76]	; (8005624 <DMA_CalcBaseAndBitshift+0x68>)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4413      	add	r3, r2
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	461a      	mov	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d909      	bls.n	80055fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80055f2:	f023 0303 	bic.w	r3, r3, #3
 80055f6:	1d1a      	adds	r2, r3, #4
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	659a      	str	r2, [r3, #88]	; 0x58
 80055fc:	e007      	b.n	800560e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005612:	4618      	mov	r0, r3
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	aaaaaaab 	.word	0xaaaaaaab
 8005624:	08013788 	.word	0x08013788

08005628 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005638:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d11f      	bne.n	8005682 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b03      	cmp	r3, #3
 8005646:	d856      	bhi.n	80056f6 <DMA_CheckFifoParam+0xce>
 8005648:	a201      	add	r2, pc, #4	; (adr r2, 8005650 <DMA_CheckFifoParam+0x28>)
 800564a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564e:	bf00      	nop
 8005650:	08005661 	.word	0x08005661
 8005654:	08005673 	.word	0x08005673
 8005658:	08005661 	.word	0x08005661
 800565c:	080056f7 	.word	0x080056f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005664:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d046      	beq.n	80056fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005670:	e043      	b.n	80056fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005676:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800567a:	d140      	bne.n	80056fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005680:	e03d      	b.n	80056fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800568a:	d121      	bne.n	80056d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	2b03      	cmp	r3, #3
 8005690:	d837      	bhi.n	8005702 <DMA_CheckFifoParam+0xda>
 8005692:	a201      	add	r2, pc, #4	; (adr r2, 8005698 <DMA_CheckFifoParam+0x70>)
 8005694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005698:	080056a9 	.word	0x080056a9
 800569c:	080056af 	.word	0x080056af
 80056a0:	080056a9 	.word	0x080056a9
 80056a4:	080056c1 	.word	0x080056c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	73fb      	strb	r3, [r7, #15]
      break;
 80056ac:	e030      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d025      	beq.n	8005706 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056be:	e022      	b.n	8005706 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80056c8:	d11f      	bne.n	800570a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80056ce:	e01c      	b.n	800570a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d903      	bls.n	80056de <DMA_CheckFifoParam+0xb6>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d003      	beq.n	80056e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80056dc:	e018      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	73fb      	strb	r3, [r7, #15]
      break;
 80056e2:	e015      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00e      	beq.n	800570e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	73fb      	strb	r3, [r7, #15]
      break;
 80056f4:	e00b      	b.n	800570e <DMA_CheckFifoParam+0xe6>
      break;
 80056f6:	bf00      	nop
 80056f8:	e00a      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;
 80056fa:	bf00      	nop
 80056fc:	e008      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;
 80056fe:	bf00      	nop
 8005700:	e006      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;
 8005702:	bf00      	nop
 8005704:	e004      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;
 8005706:	bf00      	nop
 8005708:	e002      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;   
 800570a:	bf00      	nop
 800570c:	e000      	b.n	8005710 <DMA_CheckFifoParam+0xe8>
      break;
 800570e:	bf00      	nop
    }
  } 
  
  return status; 
 8005710:	7bfb      	ldrb	r3, [r7, #15]
}
 8005712:	4618      	mov	r0, r3
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop

08005720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005720:	b480      	push	{r7}
 8005722:	b089      	sub	sp, #36	; 0x24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800572a:	2300      	movs	r3, #0
 800572c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800572e:	2300      	movs	r3, #0
 8005730:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005732:	2300      	movs	r3, #0
 8005734:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
 800573a:	e16b      	b.n	8005a14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800573c:	2201      	movs	r2, #1
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	4013      	ands	r3, r2
 800574e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	429a      	cmp	r2, r3
 8005756:	f040 815a 	bne.w	8005a0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b01      	cmp	r3, #1
 8005764:	d005      	beq.n	8005772 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800576e:	2b02      	cmp	r3, #2
 8005770:	d130      	bne.n	80057d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	2203      	movs	r2, #3
 800577e:	fa02 f303 	lsl.w	r3, r2, r3
 8005782:	43db      	mvns	r3, r3
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	4013      	ands	r3, r2
 8005788:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	005b      	lsls	r3, r3, #1
 8005792:	fa02 f303 	lsl.w	r3, r2, r3
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	4313      	orrs	r3, r2
 800579a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057a8:	2201      	movs	r2, #1
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	fa02 f303 	lsl.w	r3, r2, r3
 80057b0:	43db      	mvns	r3, r3
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	4013      	ands	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	091b      	lsrs	r3, r3, #4
 80057be:	f003 0201 	and.w	r2, r3, #1
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	fa02 f303 	lsl.w	r3, r2, r3
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f003 0303 	and.w	r3, r3, #3
 80057dc:	2b03      	cmp	r3, #3
 80057de:	d017      	beq.n	8005810 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	2203      	movs	r2, #3
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4313      	orrs	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f003 0303 	and.w	r3, r3, #3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d123      	bne.n	8005864 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	08da      	lsrs	r2, r3, #3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	3208      	adds	r2, #8
 8005824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005828:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	220f      	movs	r2, #15
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	43db      	mvns	r3, r3
 800583a:	69ba      	ldr	r2, [r7, #24]
 800583c:	4013      	ands	r3, r2
 800583e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	691a      	ldr	r2, [r3, #16]
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	f003 0307 	and.w	r3, r3, #7
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	fa02 f303 	lsl.w	r3, r2, r3
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	4313      	orrs	r3, r2
 8005854:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	08da      	lsrs	r2, r3, #3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	3208      	adds	r2, #8
 800585e:	69b9      	ldr	r1, [r7, #24]
 8005860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	2203      	movs	r2, #3
 8005870:	fa02 f303 	lsl.w	r3, r2, r3
 8005874:	43db      	mvns	r3, r3
 8005876:	69ba      	ldr	r2, [r7, #24]
 8005878:	4013      	ands	r3, r2
 800587a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f003 0203 	and.w	r2, r3, #3
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	4313      	orrs	r3, r2
 8005890:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 80b4 	beq.w	8005a0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058a6:	2300      	movs	r3, #0
 80058a8:	60fb      	str	r3, [r7, #12]
 80058aa:	4b60      	ldr	r3, [pc, #384]	; (8005a2c <HAL_GPIO_Init+0x30c>)
 80058ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ae:	4a5f      	ldr	r2, [pc, #380]	; (8005a2c <HAL_GPIO_Init+0x30c>)
 80058b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058b4:	6453      	str	r3, [r2, #68]	; 0x44
 80058b6:	4b5d      	ldr	r3, [pc, #372]	; (8005a2c <HAL_GPIO_Init+0x30c>)
 80058b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058c2:	4a5b      	ldr	r2, [pc, #364]	; (8005a30 <HAL_GPIO_Init+0x310>)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	089b      	lsrs	r3, r3, #2
 80058c8:	3302      	adds	r3, #2
 80058ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	f003 0303 	and.w	r3, r3, #3
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	220f      	movs	r2, #15
 80058da:	fa02 f303 	lsl.w	r3, r2, r3
 80058de:	43db      	mvns	r3, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4013      	ands	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a52      	ldr	r2, [pc, #328]	; (8005a34 <HAL_GPIO_Init+0x314>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d02b      	beq.n	8005946 <HAL_GPIO_Init+0x226>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a51      	ldr	r2, [pc, #324]	; (8005a38 <HAL_GPIO_Init+0x318>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d025      	beq.n	8005942 <HAL_GPIO_Init+0x222>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a50      	ldr	r2, [pc, #320]	; (8005a3c <HAL_GPIO_Init+0x31c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d01f      	beq.n	800593e <HAL_GPIO_Init+0x21e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a4f      	ldr	r2, [pc, #316]	; (8005a40 <HAL_GPIO_Init+0x320>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d019      	beq.n	800593a <HAL_GPIO_Init+0x21a>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a4e      	ldr	r2, [pc, #312]	; (8005a44 <HAL_GPIO_Init+0x324>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d013      	beq.n	8005936 <HAL_GPIO_Init+0x216>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a4d      	ldr	r2, [pc, #308]	; (8005a48 <HAL_GPIO_Init+0x328>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00d      	beq.n	8005932 <HAL_GPIO_Init+0x212>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a4c      	ldr	r2, [pc, #304]	; (8005a4c <HAL_GPIO_Init+0x32c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d007      	beq.n	800592e <HAL_GPIO_Init+0x20e>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a4b      	ldr	r2, [pc, #300]	; (8005a50 <HAL_GPIO_Init+0x330>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d101      	bne.n	800592a <HAL_GPIO_Init+0x20a>
 8005926:	2307      	movs	r3, #7
 8005928:	e00e      	b.n	8005948 <HAL_GPIO_Init+0x228>
 800592a:	2308      	movs	r3, #8
 800592c:	e00c      	b.n	8005948 <HAL_GPIO_Init+0x228>
 800592e:	2306      	movs	r3, #6
 8005930:	e00a      	b.n	8005948 <HAL_GPIO_Init+0x228>
 8005932:	2305      	movs	r3, #5
 8005934:	e008      	b.n	8005948 <HAL_GPIO_Init+0x228>
 8005936:	2304      	movs	r3, #4
 8005938:	e006      	b.n	8005948 <HAL_GPIO_Init+0x228>
 800593a:	2303      	movs	r3, #3
 800593c:	e004      	b.n	8005948 <HAL_GPIO_Init+0x228>
 800593e:	2302      	movs	r3, #2
 8005940:	e002      	b.n	8005948 <HAL_GPIO_Init+0x228>
 8005942:	2301      	movs	r3, #1
 8005944:	e000      	b.n	8005948 <HAL_GPIO_Init+0x228>
 8005946:	2300      	movs	r3, #0
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	f002 0203 	and.w	r2, r2, #3
 800594e:	0092      	lsls	r2, r2, #2
 8005950:	4093      	lsls	r3, r2
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	4313      	orrs	r3, r2
 8005956:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005958:	4935      	ldr	r1, [pc, #212]	; (8005a30 <HAL_GPIO_Init+0x310>)
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	089b      	lsrs	r3, r3, #2
 800595e:	3302      	adds	r3, #2
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005966:	4b3b      	ldr	r3, [pc, #236]	; (8005a54 <HAL_GPIO_Init+0x334>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	43db      	mvns	r3, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4013      	ands	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800598a:	4a32      	ldr	r2, [pc, #200]	; (8005a54 <HAL_GPIO_Init+0x334>)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005990:	4b30      	ldr	r3, [pc, #192]	; (8005a54 <HAL_GPIO_Init+0x334>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	43db      	mvns	r3, r3
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	4013      	ands	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059b4:	4a27      	ldr	r2, [pc, #156]	; (8005a54 <HAL_GPIO_Init+0x334>)
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80059ba:	4b26      	ldr	r3, [pc, #152]	; (8005a54 <HAL_GPIO_Init+0x334>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	43db      	mvns	r3, r3
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	4013      	ands	r3, r2
 80059c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80059de:	4a1d      	ldr	r2, [pc, #116]	; (8005a54 <HAL_GPIO_Init+0x334>)
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059e4:	4b1b      	ldr	r3, [pc, #108]	; (8005a54 <HAL_GPIO_Init+0x334>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	43db      	mvns	r3, r3
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	4013      	ands	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a08:	4a12      	ldr	r2, [pc, #72]	; (8005a54 <HAL_GPIO_Init+0x334>)
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	3301      	adds	r3, #1
 8005a12:	61fb      	str	r3, [r7, #28]
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	2b0f      	cmp	r3, #15
 8005a18:	f67f ae90 	bls.w	800573c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a1c:	bf00      	nop
 8005a1e:	bf00      	nop
 8005a20:	3724      	adds	r7, #36	; 0x24
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	40013800 	.word	0x40013800
 8005a34:	40020000 	.word	0x40020000
 8005a38:	40020400 	.word	0x40020400
 8005a3c:	40020800 	.word	0x40020800
 8005a40:	40020c00 	.word	0x40020c00
 8005a44:	40021000 	.word	0x40021000
 8005a48:	40021400 	.word	0x40021400
 8005a4c:	40021800 	.word	0x40021800
 8005a50:	40021c00 	.word	0x40021c00
 8005a54:	40013c00 	.word	0x40013c00

08005a58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	e0cd      	b.n	8005c10 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a74:	2201      	movs	r2, #1
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4013      	ands	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	f040 80bd 	bne.w	8005c0a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005a90:	4a65      	ldr	r2, [pc, #404]	; (8005c28 <HAL_GPIO_DeInit+0x1d0>)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	089b      	lsrs	r3, r3, #2
 8005a96:	3302      	adds	r3, #2
 8005a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a9c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f003 0303 	and.w	r3, r3, #3
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	220f      	movs	r2, #15
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a5d      	ldr	r2, [pc, #372]	; (8005c2c <HAL_GPIO_DeInit+0x1d4>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d02b      	beq.n	8005b12 <HAL_GPIO_DeInit+0xba>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a5c      	ldr	r2, [pc, #368]	; (8005c30 <HAL_GPIO_DeInit+0x1d8>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d025      	beq.n	8005b0e <HAL_GPIO_DeInit+0xb6>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a5b      	ldr	r2, [pc, #364]	; (8005c34 <HAL_GPIO_DeInit+0x1dc>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d01f      	beq.n	8005b0a <HAL_GPIO_DeInit+0xb2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a5a      	ldr	r2, [pc, #360]	; (8005c38 <HAL_GPIO_DeInit+0x1e0>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d019      	beq.n	8005b06 <HAL_GPIO_DeInit+0xae>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a59      	ldr	r2, [pc, #356]	; (8005c3c <HAL_GPIO_DeInit+0x1e4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d013      	beq.n	8005b02 <HAL_GPIO_DeInit+0xaa>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a58      	ldr	r2, [pc, #352]	; (8005c40 <HAL_GPIO_DeInit+0x1e8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d00d      	beq.n	8005afe <HAL_GPIO_DeInit+0xa6>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a57      	ldr	r2, [pc, #348]	; (8005c44 <HAL_GPIO_DeInit+0x1ec>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d007      	beq.n	8005afa <HAL_GPIO_DeInit+0xa2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a56      	ldr	r2, [pc, #344]	; (8005c48 <HAL_GPIO_DeInit+0x1f0>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d101      	bne.n	8005af6 <HAL_GPIO_DeInit+0x9e>
 8005af2:	2307      	movs	r3, #7
 8005af4:	e00e      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005af6:	2308      	movs	r3, #8
 8005af8:	e00c      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005afa:	2306      	movs	r3, #6
 8005afc:	e00a      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005afe:	2305      	movs	r3, #5
 8005b00:	e008      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005b02:	2304      	movs	r3, #4
 8005b04:	e006      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005b06:	2303      	movs	r3, #3
 8005b08:	e004      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e002      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e000      	b.n	8005b14 <HAL_GPIO_DeInit+0xbc>
 8005b12:	2300      	movs	r3, #0
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	f002 0203 	and.w	r2, r2, #3
 8005b1a:	0092      	lsls	r2, r2, #2
 8005b1c:	4093      	lsls	r3, r2
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d132      	bne.n	8005b8a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005b24:	4b49      	ldr	r3, [pc, #292]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	4947      	ldr	r1, [pc, #284]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005b32:	4b46      	ldr	r3, [pc, #280]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	43db      	mvns	r3, r3
 8005b3a:	4944      	ldr	r1, [pc, #272]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005b40:	4b42      	ldr	r3, [pc, #264]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b42:	68da      	ldr	r2, [r3, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	43db      	mvns	r3, r3
 8005b48:	4940      	ldr	r1, [pc, #256]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005b4e:	4b3f      	ldr	r3, [pc, #252]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	43db      	mvns	r3, r3
 8005b56:	493d      	ldr	r1, [pc, #244]	; (8005c4c <HAL_GPIO_DeInit+0x1f4>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	220f      	movs	r2, #15
 8005b66:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005b6c:	4a2e      	ldr	r2, [pc, #184]	; (8005c28 <HAL_GPIO_DeInit+0x1d0>)
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	089b      	lsrs	r3, r3, #2
 8005b72:	3302      	adds	r3, #2
 8005b74:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	43da      	mvns	r2, r3
 8005b7c:	482a      	ldr	r0, [pc, #168]	; (8005c28 <HAL_GPIO_DeInit+0x1d0>)
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	089b      	lsrs	r3, r3, #2
 8005b82:	400a      	ands	r2, r1
 8005b84:	3302      	adds	r3, #2
 8005b86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	2103      	movs	r1, #3
 8005b94:	fa01 f303 	lsl.w	r3, r1, r3
 8005b98:	43db      	mvns	r3, r3
 8005b9a:	401a      	ands	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	08da      	lsrs	r2, r3, #3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3208      	adds	r2, #8
 8005ba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	220f      	movs	r2, #15
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	08d2      	lsrs	r2, r2, #3
 8005bc0:	4019      	ands	r1, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3208      	adds	r2, #8
 8005bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	2103      	movs	r1, #3
 8005bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	401a      	ands	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	2101      	movs	r1, #1
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bec:	43db      	mvns	r3, r3
 8005bee:	401a      	ands	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	2103      	movs	r1, #3
 8005bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8005c02:	43db      	mvns	r3, r3
 8005c04:	401a      	ands	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2b0f      	cmp	r3, #15
 8005c14:	f67f af2e 	bls.w	8005a74 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	371c      	adds	r7, #28
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40013800 	.word	0x40013800
 8005c2c:	40020000 	.word	0x40020000
 8005c30:	40020400 	.word	0x40020400
 8005c34:	40020800 	.word	0x40020800
 8005c38:	40020c00 	.word	0x40020c00
 8005c3c:	40021000 	.word	0x40021000
 8005c40:	40021400 	.word	0x40021400
 8005c44:	40021800 	.word	0x40021800
 8005c48:	40021c00 	.word	0x40021c00
 8005c4c:	40013c00 	.word	0x40013c00

08005c50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	887b      	ldrh	r3, [r7, #2]
 8005c62:	4013      	ands	r3, r2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d002      	beq.n	8005c6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	73fb      	strb	r3, [r7, #15]
 8005c6c:	e001      	b.n	8005c72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	807b      	strh	r3, [r7, #2]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c90:	787b      	ldrb	r3, [r7, #1]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d003      	beq.n	8005c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c96:	887a      	ldrh	r2, [r7, #2]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c9c:	e003      	b.n	8005ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c9e:	887b      	ldrh	r3, [r7, #2]
 8005ca0:	041a      	lsls	r2, r3, #16
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	619a      	str	r2, [r3, #24]
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
	...

08005cb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	4603      	mov	r3, r0
 8005cbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005cbe:	4b08      	ldr	r3, [pc, #32]	; (8005ce0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cc0:	695a      	ldr	r2, [r3, #20]
 8005cc2:	88fb      	ldrh	r3, [r7, #6]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d006      	beq.n	8005cd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005cca:	4a05      	ldr	r2, [pc, #20]	; (8005ce0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ccc:	88fb      	ldrh	r3, [r7, #6]
 8005cce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005cd0:	88fb      	ldrh	r3, [r7, #6]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fd face 	bl	8003274 <HAL_GPIO_EXTI_Callback>
  }
}
 8005cd8:	bf00      	nop
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40013c00 	.word	0x40013c00

08005ce4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ce6:	b08f      	sub	sp, #60	; 0x3c
 8005ce8:	af0a      	add	r7, sp, #40	; 0x28
 8005cea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e054      	b.n	8005da0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d106      	bne.n	8005d16 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f008 fd83 	bl	800e81c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2203      	movs	r2, #3
 8005d1a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f005 ff73 	bl	800bc20 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	603b      	str	r3, [r7, #0]
 8005d40:	687e      	ldr	r6, [r7, #4]
 8005d42:	466d      	mov	r5, sp
 8005d44:	f106 0410 	add.w	r4, r6, #16
 8005d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d54:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d58:	1d33      	adds	r3, r6, #4
 8005d5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d5c:	6838      	ldr	r0, [r7, #0]
 8005d5e:	f005 feed 	bl	800bb3c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2101      	movs	r1, #1
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f005 ff6a 	bl	800bc42 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	603b      	str	r3, [r7, #0]
 8005d74:	687e      	ldr	r6, [r7, #4]
 8005d76:	466d      	mov	r5, sp
 8005d78:	f106 0410 	add.w	r4, r6, #16
 8005d7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d84:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d88:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d8c:	1d33      	adds	r3, r6, #4
 8005d8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d90:	6838      	ldr	r0, [r7, #0]
 8005d92:	f006 f8f3 	bl	800bf7c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005da8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005da8:	b590      	push	{r4, r7, lr}
 8005daa:	b089      	sub	sp, #36	; 0x24
 8005dac:	af04      	add	r7, sp, #16
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	4608      	mov	r0, r1
 8005db2:	4611      	mov	r1, r2
 8005db4:	461a      	mov	r2, r3
 8005db6:	4603      	mov	r3, r0
 8005db8:	70fb      	strb	r3, [r7, #3]
 8005dba:	460b      	mov	r3, r1
 8005dbc:	70bb      	strb	r3, [r7, #2]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d101      	bne.n	8005dd0 <HAL_HCD_HC_Init+0x28>
 8005dcc:	2302      	movs	r3, #2
 8005dce:	e076      	b.n	8005ebe <HAL_HCD_HC_Init+0x116>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005dd8:	78fb      	ldrb	r3, [r7, #3]
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	212c      	movs	r1, #44	; 0x2c
 8005dde:	fb01 f303 	mul.w	r3, r1, r3
 8005de2:	4413      	add	r3, r2
 8005de4:	333d      	adds	r3, #61	; 0x3d
 8005de6:	2200      	movs	r2, #0
 8005de8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005dea:	78fb      	ldrb	r3, [r7, #3]
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	212c      	movs	r1, #44	; 0x2c
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	4413      	add	r3, r2
 8005df6:	3338      	adds	r3, #56	; 0x38
 8005df8:	787a      	ldrb	r2, [r7, #1]
 8005dfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	212c      	movs	r1, #44	; 0x2c
 8005e02:	fb01 f303 	mul.w	r3, r1, r3
 8005e06:	4413      	add	r3, r2
 8005e08:	3340      	adds	r3, #64	; 0x40
 8005e0a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005e0c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005e0e:	78fb      	ldrb	r3, [r7, #3]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	212c      	movs	r1, #44	; 0x2c
 8005e14:	fb01 f303 	mul.w	r3, r1, r3
 8005e18:	4413      	add	r3, r2
 8005e1a:	3339      	adds	r3, #57	; 0x39
 8005e1c:	78fa      	ldrb	r2, [r7, #3]
 8005e1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	212c      	movs	r1, #44	; 0x2c
 8005e26:	fb01 f303 	mul.w	r3, r1, r3
 8005e2a:	4413      	add	r3, r2
 8005e2c:	333f      	adds	r3, #63	; 0x3f
 8005e2e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005e32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	78ba      	ldrb	r2, [r7, #2]
 8005e38:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e3c:	b2d0      	uxtb	r0, r2
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	212c      	movs	r1, #44	; 0x2c
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	4413      	add	r3, r2
 8005e48:	333a      	adds	r3, #58	; 0x3a
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005e4e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	da09      	bge.n	8005e6a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005e56:	78fb      	ldrb	r3, [r7, #3]
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	212c      	movs	r1, #44	; 0x2c
 8005e5c:	fb01 f303 	mul.w	r3, r1, r3
 8005e60:	4413      	add	r3, r2
 8005e62:	333b      	adds	r3, #59	; 0x3b
 8005e64:	2201      	movs	r2, #1
 8005e66:	701a      	strb	r2, [r3, #0]
 8005e68:	e008      	b.n	8005e7c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005e6a:	78fb      	ldrb	r3, [r7, #3]
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	212c      	movs	r1, #44	; 0x2c
 8005e70:	fb01 f303 	mul.w	r3, r1, r3
 8005e74:	4413      	add	r3, r2
 8005e76:	333b      	adds	r3, #59	; 0x3b
 8005e78:	2200      	movs	r2, #0
 8005e7a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005e7c:	78fb      	ldrb	r3, [r7, #3]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	212c      	movs	r1, #44	; 0x2c
 8005e82:	fb01 f303 	mul.w	r3, r1, r3
 8005e86:	4413      	add	r3, r2
 8005e88:	333c      	adds	r3, #60	; 0x3c
 8005e8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005e8e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6818      	ldr	r0, [r3, #0]
 8005e94:	787c      	ldrb	r4, [r7, #1]
 8005e96:	78ba      	ldrb	r2, [r7, #2]
 8005e98:	78f9      	ldrb	r1, [r7, #3]
 8005e9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005e9c:	9302      	str	r3, [sp, #8]
 8005e9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	4623      	mov	r3, r4
 8005eac:	f006 f9ec 	bl	800c288 <USB_HC_Init>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd90      	pop	{r4, r7, pc}

08005ec6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b084      	sub	sp, #16
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <HAL_HCD_HC_Halt+0x1e>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e00f      	b.n	8005f04 <HAL_HCD_HC_Halt+0x3e>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	78fa      	ldrb	r2, [r7, #3]
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f006 fc3c 	bl	800c772 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	4608      	mov	r0, r1
 8005f16:	4611      	mov	r1, r2
 8005f18:	461a      	mov	r2, r3
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	70fb      	strb	r3, [r7, #3]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	70bb      	strb	r3, [r7, #2]
 8005f22:	4613      	mov	r3, r2
 8005f24:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005f26:	78fb      	ldrb	r3, [r7, #3]
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	212c      	movs	r1, #44	; 0x2c
 8005f2c:	fb01 f303 	mul.w	r3, r1, r3
 8005f30:	4413      	add	r3, r2
 8005f32:	333b      	adds	r3, #59	; 0x3b
 8005f34:	78ba      	ldrb	r2, [r7, #2]
 8005f36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005f38:	78fb      	ldrb	r3, [r7, #3]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	212c      	movs	r1, #44	; 0x2c
 8005f3e:	fb01 f303 	mul.w	r3, r1, r3
 8005f42:	4413      	add	r3, r2
 8005f44:	333f      	adds	r3, #63	; 0x3f
 8005f46:	787a      	ldrb	r2, [r7, #1]
 8005f48:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005f4a:	7c3b      	ldrb	r3, [r7, #16]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d112      	bne.n	8005f76 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005f50:	78fb      	ldrb	r3, [r7, #3]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	212c      	movs	r1, #44	; 0x2c
 8005f56:	fb01 f303 	mul.w	r3, r1, r3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	3342      	adds	r3, #66	; 0x42
 8005f5e:	2203      	movs	r2, #3
 8005f60:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005f62:	78fb      	ldrb	r3, [r7, #3]
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	212c      	movs	r1, #44	; 0x2c
 8005f68:	fb01 f303 	mul.w	r3, r1, r3
 8005f6c:	4413      	add	r3, r2
 8005f6e:	333d      	adds	r3, #61	; 0x3d
 8005f70:	7f3a      	ldrb	r2, [r7, #28]
 8005f72:	701a      	strb	r2, [r3, #0]
 8005f74:	e008      	b.n	8005f88 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f76:	78fb      	ldrb	r3, [r7, #3]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	212c      	movs	r1, #44	; 0x2c
 8005f7c:	fb01 f303 	mul.w	r3, r1, r3
 8005f80:	4413      	add	r3, r2
 8005f82:	3342      	adds	r3, #66	; 0x42
 8005f84:	2202      	movs	r2, #2
 8005f86:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005f88:	787b      	ldrb	r3, [r7, #1]
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	f200 80c6 	bhi.w	800611c <HAL_HCD_HC_SubmitRequest+0x210>
 8005f90:	a201      	add	r2, pc, #4	; (adr r2, 8005f98 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f96:	bf00      	nop
 8005f98:	08005fa9 	.word	0x08005fa9
 8005f9c:	08006109 	.word	0x08006109
 8005fa0:	0800600d 	.word	0x0800600d
 8005fa4:	0800608b 	.word	0x0800608b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005fa8:	7c3b      	ldrb	r3, [r7, #16]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	f040 80b8 	bne.w	8006120 <HAL_HCD_HC_SubmitRequest+0x214>
 8005fb0:	78bb      	ldrb	r3, [r7, #2]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 80b4 	bne.w	8006120 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005fb8:	8b3b      	ldrh	r3, [r7, #24]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d108      	bne.n	8005fd0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005fbe:	78fb      	ldrb	r3, [r7, #3]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	212c      	movs	r1, #44	; 0x2c
 8005fc4:	fb01 f303 	mul.w	r3, r1, r3
 8005fc8:	4413      	add	r3, r2
 8005fca:	3355      	adds	r3, #85	; 0x55
 8005fcc:	2201      	movs	r2, #1
 8005fce:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	212c      	movs	r1, #44	; 0x2c
 8005fd6:	fb01 f303 	mul.w	r3, r1, r3
 8005fda:	4413      	add	r3, r2
 8005fdc:	3355      	adds	r3, #85	; 0x55
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d109      	bne.n	8005ff8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	212c      	movs	r1, #44	; 0x2c
 8005fea:	fb01 f303 	mul.w	r3, r1, r3
 8005fee:	4413      	add	r3, r2
 8005ff0:	3342      	adds	r3, #66	; 0x42
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005ff6:	e093      	b.n	8006120 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ff8:	78fb      	ldrb	r3, [r7, #3]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	212c      	movs	r1, #44	; 0x2c
 8005ffe:	fb01 f303 	mul.w	r3, r1, r3
 8006002:	4413      	add	r3, r2
 8006004:	3342      	adds	r3, #66	; 0x42
 8006006:	2202      	movs	r2, #2
 8006008:	701a      	strb	r2, [r3, #0]
      break;
 800600a:	e089      	b.n	8006120 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800600c:	78bb      	ldrb	r3, [r7, #2]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d11d      	bne.n	800604e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	212c      	movs	r1, #44	; 0x2c
 8006018:	fb01 f303 	mul.w	r3, r1, r3
 800601c:	4413      	add	r3, r2
 800601e:	3355      	adds	r3, #85	; 0x55
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d109      	bne.n	800603a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006026:	78fb      	ldrb	r3, [r7, #3]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	212c      	movs	r1, #44	; 0x2c
 800602c:	fb01 f303 	mul.w	r3, r1, r3
 8006030:	4413      	add	r3, r2
 8006032:	3342      	adds	r3, #66	; 0x42
 8006034:	2200      	movs	r2, #0
 8006036:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006038:	e073      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	212c      	movs	r1, #44	; 0x2c
 8006040:	fb01 f303 	mul.w	r3, r1, r3
 8006044:	4413      	add	r3, r2
 8006046:	3342      	adds	r3, #66	; 0x42
 8006048:	2202      	movs	r2, #2
 800604a:	701a      	strb	r2, [r3, #0]
      break;
 800604c:	e069      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800604e:	78fb      	ldrb	r3, [r7, #3]
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	212c      	movs	r1, #44	; 0x2c
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	4413      	add	r3, r2
 800605a:	3354      	adds	r3, #84	; 0x54
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d109      	bne.n	8006076 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006062:	78fb      	ldrb	r3, [r7, #3]
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	212c      	movs	r1, #44	; 0x2c
 8006068:	fb01 f303 	mul.w	r3, r1, r3
 800606c:	4413      	add	r3, r2
 800606e:	3342      	adds	r3, #66	; 0x42
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]
      break;
 8006074:	e055      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006076:	78fb      	ldrb	r3, [r7, #3]
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	212c      	movs	r1, #44	; 0x2c
 800607c:	fb01 f303 	mul.w	r3, r1, r3
 8006080:	4413      	add	r3, r2
 8006082:	3342      	adds	r3, #66	; 0x42
 8006084:	2202      	movs	r2, #2
 8006086:	701a      	strb	r2, [r3, #0]
      break;
 8006088:	e04b      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800608a:	78bb      	ldrb	r3, [r7, #2]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d11d      	bne.n	80060cc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006090:	78fb      	ldrb	r3, [r7, #3]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	212c      	movs	r1, #44	; 0x2c
 8006096:	fb01 f303 	mul.w	r3, r1, r3
 800609a:	4413      	add	r3, r2
 800609c:	3355      	adds	r3, #85	; 0x55
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d109      	bne.n	80060b8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	212c      	movs	r1, #44	; 0x2c
 80060aa:	fb01 f303 	mul.w	r3, r1, r3
 80060ae:	4413      	add	r3, r2
 80060b0:	3342      	adds	r3, #66	; 0x42
 80060b2:	2200      	movs	r2, #0
 80060b4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80060b6:	e034      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	212c      	movs	r1, #44	; 0x2c
 80060be:	fb01 f303 	mul.w	r3, r1, r3
 80060c2:	4413      	add	r3, r2
 80060c4:	3342      	adds	r3, #66	; 0x42
 80060c6:	2202      	movs	r2, #2
 80060c8:	701a      	strb	r2, [r3, #0]
      break;
 80060ca:	e02a      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80060cc:	78fb      	ldrb	r3, [r7, #3]
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	212c      	movs	r1, #44	; 0x2c
 80060d2:	fb01 f303 	mul.w	r3, r1, r3
 80060d6:	4413      	add	r3, r2
 80060d8:	3354      	adds	r3, #84	; 0x54
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d109      	bne.n	80060f4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060e0:	78fb      	ldrb	r3, [r7, #3]
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	212c      	movs	r1, #44	; 0x2c
 80060e6:	fb01 f303 	mul.w	r3, r1, r3
 80060ea:	4413      	add	r3, r2
 80060ec:	3342      	adds	r3, #66	; 0x42
 80060ee:	2200      	movs	r2, #0
 80060f0:	701a      	strb	r2, [r3, #0]
      break;
 80060f2:	e016      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060f4:	78fb      	ldrb	r3, [r7, #3]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	212c      	movs	r1, #44	; 0x2c
 80060fa:	fb01 f303 	mul.w	r3, r1, r3
 80060fe:	4413      	add	r3, r2
 8006100:	3342      	adds	r3, #66	; 0x42
 8006102:	2202      	movs	r2, #2
 8006104:	701a      	strb	r2, [r3, #0]
      break;
 8006106:	e00c      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006108:	78fb      	ldrb	r3, [r7, #3]
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	212c      	movs	r1, #44	; 0x2c
 800610e:	fb01 f303 	mul.w	r3, r1, r3
 8006112:	4413      	add	r3, r2
 8006114:	3342      	adds	r3, #66	; 0x42
 8006116:	2200      	movs	r2, #0
 8006118:	701a      	strb	r2, [r3, #0]
      break;
 800611a:	e002      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800611c:	bf00      	nop
 800611e:	e000      	b.n	8006122 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006120:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8006122:	78fb      	ldrb	r3, [r7, #3]
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	212c      	movs	r1, #44	; 0x2c
 8006128:	fb01 f303 	mul.w	r3, r1, r3
 800612c:	4413      	add	r3, r2
 800612e:	3344      	adds	r3, #68	; 0x44
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	8b3a      	ldrh	r2, [r7, #24]
 8006138:	6879      	ldr	r1, [r7, #4]
 800613a:	202c      	movs	r0, #44	; 0x2c
 800613c:	fb00 f303 	mul.w	r3, r0, r3
 8006140:	440b      	add	r3, r1
 8006142:	334c      	adds	r3, #76	; 0x4c
 8006144:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8006146:	78fb      	ldrb	r3, [r7, #3]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	212c      	movs	r1, #44	; 0x2c
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	4413      	add	r3, r2
 8006152:	3360      	adds	r3, #96	; 0x60
 8006154:	2200      	movs	r2, #0
 8006156:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	212c      	movs	r1, #44	; 0x2c
 800615e:	fb01 f303 	mul.w	r3, r1, r3
 8006162:	4413      	add	r3, r2
 8006164:	3350      	adds	r3, #80	; 0x50
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800616a:	78fb      	ldrb	r3, [r7, #3]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	212c      	movs	r1, #44	; 0x2c
 8006170:	fb01 f303 	mul.w	r3, r1, r3
 8006174:	4413      	add	r3, r2
 8006176:	3339      	adds	r3, #57	; 0x39
 8006178:	78fa      	ldrb	r2, [r7, #3]
 800617a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800617c:	78fb      	ldrb	r3, [r7, #3]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	212c      	movs	r1, #44	; 0x2c
 8006182:	fb01 f303 	mul.w	r3, r1, r3
 8006186:	4413      	add	r3, r2
 8006188:	3361      	adds	r3, #97	; 0x61
 800618a:	2200      	movs	r2, #0
 800618c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	78fb      	ldrb	r3, [r7, #3]
 8006194:	222c      	movs	r2, #44	; 0x2c
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	3338      	adds	r3, #56	; 0x38
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	18d1      	adds	r1, r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	461a      	mov	r2, r3
 80061a8:	f006 f990 	bl	800c4cc <USB_HC_StartXfer>
 80061ac:	4603      	mov	r3, r0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3708      	adds	r7, #8
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop

080061b8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f005 fe91 	bl	800bef6 <USB_GetMode>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	f040 80f6 	bne.w	80063c8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f005 fe75 	bl	800bed0 <USB_ReadInterrupts>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 80ec 	beq.w	80063c6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f005 fe6c 	bl	800bed0 <USB_ReadInterrupts>
 80061f8:	4603      	mov	r3, r0
 80061fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006202:	d104      	bne.n	800620e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800620c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4618      	mov	r0, r3
 8006214:	f005 fe5c 	bl	800bed0 <USB_ReadInterrupts>
 8006218:	4603      	mov	r3, r0
 800621a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800621e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006222:	d104      	bne.n	800622e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800622c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4618      	mov	r0, r3
 8006234:	f005 fe4c 	bl	800bed0 <USB_ReadInterrupts>
 8006238:	4603      	mov	r3, r0
 800623a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800623e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006242:	d104      	bne.n	800624e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800624c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4618      	mov	r0, r3
 8006254:	f005 fe3c 	bl	800bed0 <USB_ReadInterrupts>
 8006258:	4603      	mov	r3, r0
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b02      	cmp	r3, #2
 8006260:	d103      	bne.n	800626a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2202      	movs	r2, #2
 8006268:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4618      	mov	r0, r3
 8006270:	f005 fe2e 	bl	800bed0 <USB_ReadInterrupts>
 8006274:	4603      	mov	r3, r0
 8006276:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800627a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800627e:	d11c      	bne.n	80062ba <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006288:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10f      	bne.n	80062ba <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800629a:	2110      	movs	r1, #16
 800629c:	6938      	ldr	r0, [r7, #16]
 800629e:	f005 fd1d 	bl	800bcdc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80062a2:	6938      	ldr	r0, [r7, #16]
 80062a4:	f005 fd4e 	bl	800bd44 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2101      	movs	r1, #1
 80062ae:	4618      	mov	r0, r3
 80062b0:	f005 ff24 	bl	800c0fc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f008 fb3f 	bl	800e938 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f005 fe06 	bl	800bed0 <USB_ReadInterrupts>
 80062c4:	4603      	mov	r3, r0
 80062c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062ce:	d102      	bne.n	80062d6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f001 f89e 	bl	8007412 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4618      	mov	r0, r3
 80062dc:	f005 fdf8 	bl	800bed0 <USB_ReadInterrupts>
 80062e0:	4603      	mov	r3, r0
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b08      	cmp	r3, #8
 80062e8:	d106      	bne.n	80062f8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f008 fb08 	bl	800e900 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2208      	movs	r2, #8
 80062f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4618      	mov	r0, r3
 80062fe:	f005 fde7 	bl	800bed0 <USB_ReadInterrupts>
 8006302:	4603      	mov	r3, r0
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	2b10      	cmp	r3, #16
 800630a:	d101      	bne.n	8006310 <HAL_HCD_IRQHandler+0x158>
 800630c:	2301      	movs	r3, #1
 800630e:	e000      	b.n	8006312 <HAL_HCD_IRQHandler+0x15a>
 8006310:	2300      	movs	r3, #0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d012      	beq.n	800633c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	699a      	ldr	r2, [r3, #24]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0210 	bic.w	r2, r2, #16
 8006324:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 ffa1 	bl	800726e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0210 	orr.w	r2, r2, #16
 800633a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4618      	mov	r0, r3
 8006342:	f005 fdc5 	bl	800bed0 <USB_ReadInterrupts>
 8006346:	4603      	mov	r3, r0
 8006348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006350:	d13a      	bne.n	80063c8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4618      	mov	r0, r3
 8006358:	f006 f9fa 	bl	800c750 <USB_HC_ReadInterrupt>
 800635c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
 8006362:	e025      	b.n	80063b0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f003 030f 	and.w	r3, r3, #15
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	fa22 f303 	lsr.w	r3, r2, r3
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d018      	beq.n	80063aa <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4413      	add	r3, r2
 8006380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800638a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800638e:	d106      	bne.n	800639e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	4619      	mov	r1, r3
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f8ab 	bl	80064f2 <HCD_HC_IN_IRQHandler>
 800639c:	e005      	b.n	80063aa <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	4619      	mov	r1, r3
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 fbf9 	bl	8006b9c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	3301      	adds	r3, #1
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d3d4      	bcc.n	8006364 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063c2:	615a      	str	r2, [r3, #20]
 80063c4:	e000      	b.n	80063c8 <HAL_HCD_IRQHandler+0x210>
      return;
 80063c6:	bf00      	nop
    }
  }
}
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b082      	sub	sp, #8
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_HCD_Start+0x16>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e013      	b.n	800640c <HAL_HCD_Start+0x3e>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2101      	movs	r1, #1
 80063f2:	4618      	mov	r0, r3
 80063f4:	f005 fee6 	bl	800c1c4 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f005 fbfe 	bl	800bbfe <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3708      	adds	r7, #8
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_HCD_Stop+0x16>
 8006426:	2302      	movs	r3, #2
 8006428:	e00d      	b.n	8006446 <HAL_HCD_Stop+0x32>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4618      	mov	r0, r3
 8006438:	f006 fad4 	bl	800c9e4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3708      	adds	r7, #8
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b082      	sub	sp, #8
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4618      	mov	r0, r3
 800645c:	f005 fe88 	bl	800c170 <USB_ResetPort>
 8006460:	4603      	mov	r3, r0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3708      	adds	r7, #8
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	460b      	mov	r3, r1
 8006474:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8006476:	78fb      	ldrb	r3, [r7, #3]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	212c      	movs	r1, #44	; 0x2c
 800647c:	fb01 f303 	mul.w	r3, r1, r3
 8006480:	4413      	add	r3, r2
 8006482:	3360      	adds	r3, #96	; 0x60
 8006484:	781b      	ldrb	r3, [r3, #0]
}
 8006486:	4618      	mov	r0, r3
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	460b      	mov	r3, r1
 800649c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800649e:	78fb      	ldrb	r3, [r7, #3]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	212c      	movs	r1, #44	; 0x2c
 80064a4:	fb01 f303 	mul.w	r3, r1, r3
 80064a8:	4413      	add	r3, r2
 80064aa:	3350      	adds	r3, #80	; 0x50
 80064ac:	681b      	ldr	r3, [r3, #0]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b082      	sub	sp, #8
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f005 fecc 	bl	800c264 <USB_GetCurrentFrame>
 80064cc:	4603      	mov	r3, r0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b082      	sub	sp, #8
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f005 fea7 	bl	800c236 <USB_GetHostSpeed>
 80064e8:	4603      	mov	r3, r0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b086      	sub	sp, #24
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
 80064fa:	460b      	mov	r3, r1
 80064fc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006508:	78fb      	ldrb	r3, [r7, #3]
 800650a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	4413      	add	r3, r2
 8006514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b04      	cmp	r3, #4
 8006520:	d11a      	bne.n	8006558 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	4413      	add	r3, r2
 800652a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800652e:	461a      	mov	r2, r3
 8006530:	2304      	movs	r3, #4
 8006532:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	212c      	movs	r1, #44	; 0x2c
 800653a:	fb01 f303 	mul.w	r3, r1, r3
 800653e:	4413      	add	r3, r2
 8006540:	3361      	adds	r3, #97	; 0x61
 8006542:	2206      	movs	r2, #6
 8006544:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	b2d2      	uxtb	r2, r2
 800654e:	4611      	mov	r1, r2
 8006550:	4618      	mov	r0, r3
 8006552:	f006 f90e 	bl	800c772 <USB_HC_Halt>
 8006556:	e0af      	b.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	015a      	lsls	r2, r3, #5
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	4413      	add	r3, r2
 8006560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800656a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656e:	d11b      	bne.n	80065a8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	015a      	lsls	r2, r3, #5
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	4413      	add	r3, r2
 8006578:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800657c:	461a      	mov	r2, r3
 800657e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006582:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	212c      	movs	r1, #44	; 0x2c
 800658a:	fb01 f303 	mul.w	r3, r1, r3
 800658e:	4413      	add	r3, r2
 8006590:	3361      	adds	r3, #97	; 0x61
 8006592:	2207      	movs	r2, #7
 8006594:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	4611      	mov	r1, r2
 80065a0:	4618      	mov	r0, r3
 80065a2:	f006 f8e6 	bl	800c772 <USB_HC_Halt>
 80065a6:	e087      	b.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f003 0320 	and.w	r3, r3, #32
 80065ba:	2b20      	cmp	r3, #32
 80065bc:	d109      	bne.n	80065d2 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ca:	461a      	mov	r2, r3
 80065cc:	2320      	movs	r3, #32
 80065ce:	6093      	str	r3, [r2, #8]
 80065d0:	e072      	b.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	015a      	lsls	r2, r3, #5
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	4413      	add	r3, r2
 80065da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 0308 	and.w	r3, r3, #8
 80065e4:	2b08      	cmp	r3, #8
 80065e6:	d11a      	bne.n	800661e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	015a      	lsls	r2, r3, #5
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	4413      	add	r3, r2
 80065f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f4:	461a      	mov	r2, r3
 80065f6:	2308      	movs	r3, #8
 80065f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	212c      	movs	r1, #44	; 0x2c
 8006600:	fb01 f303 	mul.w	r3, r1, r3
 8006604:	4413      	add	r3, r2
 8006606:	3361      	adds	r3, #97	; 0x61
 8006608:	2205      	movs	r2, #5
 800660a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	4611      	mov	r1, r2
 8006616:	4618      	mov	r0, r3
 8006618:	f006 f8ab 	bl	800c772 <USB_HC_Halt>
 800661c:	e04c      	b.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	015a      	lsls	r2, r3, #5
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	4413      	add	r3, r2
 8006626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006634:	d11b      	bne.n	800666e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	4413      	add	r3, r2
 800663e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006642:	461a      	mov	r2, r3
 8006644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006648:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	212c      	movs	r1, #44	; 0x2c
 8006650:	fb01 f303 	mul.w	r3, r1, r3
 8006654:	4413      	add	r3, r2
 8006656:	3361      	adds	r3, #97	; 0x61
 8006658:	2208      	movs	r2, #8
 800665a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	b2d2      	uxtb	r2, r2
 8006664:	4611      	mov	r1, r2
 8006666:	4618      	mov	r0, r3
 8006668:	f006 f883 	bl	800c772 <USB_HC_Halt>
 800666c:	e024      	b.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	4413      	add	r3, r2
 8006676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006680:	2b80      	cmp	r3, #128	; 0x80
 8006682:	d119      	bne.n	80066b8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	4413      	add	r3, r2
 800668c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006690:	461a      	mov	r2, r3
 8006692:	2380      	movs	r3, #128	; 0x80
 8006694:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	212c      	movs	r1, #44	; 0x2c
 800669c:	fb01 f303 	mul.w	r3, r1, r3
 80066a0:	4413      	add	r3, r2
 80066a2:	3361      	adds	r3, #97	; 0x61
 80066a4:	2206      	movs	r2, #6
 80066a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	4611      	mov	r1, r2
 80066b2:	4618      	mov	r0, r3
 80066b4:	f006 f85d 	bl	800c772 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	015a      	lsls	r2, r3, #5
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	4413      	add	r3, r2
 80066c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066ce:	d112      	bne.n	80066f6 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	b2d2      	uxtb	r2, r2
 80066d8:	4611      	mov	r1, r2
 80066da:	4618      	mov	r0, r3
 80066dc:	f006 f849 	bl	800c772 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ec:	461a      	mov	r2, r3
 80066ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066f2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80066f4:	e24e      	b.n	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	015a      	lsls	r2, r3, #5
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	4413      	add	r3, r2
 80066fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f003 0301 	and.w	r3, r3, #1
 8006708:	2b01      	cmp	r3, #1
 800670a:	f040 80df 	bne.w	80068cc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d019      	beq.n	800674a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	212c      	movs	r1, #44	; 0x2c
 800671c:	fb01 f303 	mul.w	r3, r1, r3
 8006720:	4413      	add	r3, r2
 8006722:	3348      	adds	r3, #72	; 0x48
 8006724:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	0159      	lsls	r1, r3, #5
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	440b      	add	r3, r1
 800672e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006738:	1ad2      	subs	r2, r2, r3
 800673a:	6879      	ldr	r1, [r7, #4]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	202c      	movs	r0, #44	; 0x2c
 8006740:	fb00 f303 	mul.w	r3, r0, r3
 8006744:	440b      	add	r3, r1
 8006746:	3350      	adds	r3, #80	; 0x50
 8006748:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	212c      	movs	r1, #44	; 0x2c
 8006750:	fb01 f303 	mul.w	r3, r1, r3
 8006754:	4413      	add	r3, r2
 8006756:	3361      	adds	r3, #97	; 0x61
 8006758:	2201      	movs	r2, #1
 800675a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	212c      	movs	r1, #44	; 0x2c
 8006762:	fb01 f303 	mul.w	r3, r1, r3
 8006766:	4413      	add	r3, r2
 8006768:	335c      	adds	r3, #92	; 0x5c
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	4413      	add	r3, r2
 8006776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800677a:	461a      	mov	r2, r3
 800677c:	2301      	movs	r3, #1
 800677e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	212c      	movs	r1, #44	; 0x2c
 8006786:	fb01 f303 	mul.w	r3, r1, r3
 800678a:	4413      	add	r3, r2
 800678c:	333f      	adds	r3, #63	; 0x3f
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d009      	beq.n	80067a8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	212c      	movs	r1, #44	; 0x2c
 800679a:	fb01 f303 	mul.w	r3, r1, r3
 800679e:	4413      	add	r3, r2
 80067a0:	333f      	adds	r3, #63	; 0x3f
 80067a2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d111      	bne.n	80067cc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	b2d2      	uxtb	r2, r2
 80067b0:	4611      	mov	r1, r2
 80067b2:	4618      	mov	r0, r3
 80067b4:	f005 ffdd 	bl	800c772 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067c4:	461a      	mov	r2, r3
 80067c6:	2310      	movs	r3, #16
 80067c8:	6093      	str	r3, [r2, #8]
 80067ca:	e03a      	b.n	8006842 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	212c      	movs	r1, #44	; 0x2c
 80067d2:	fb01 f303 	mul.w	r3, r1, r3
 80067d6:	4413      	add	r3, r2
 80067d8:	333f      	adds	r3, #63	; 0x3f
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	2b03      	cmp	r3, #3
 80067de:	d009      	beq.n	80067f4 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	212c      	movs	r1, #44	; 0x2c
 80067e6:	fb01 f303 	mul.w	r3, r1, r3
 80067ea:	4413      	add	r3, r2
 80067ec:	333f      	adds	r3, #63	; 0x3f
 80067ee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d126      	bne.n	8006842 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	0151      	lsls	r1, r2, #5
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	440a      	add	r2, r1
 800680a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800680e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006812:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	212c      	movs	r1, #44	; 0x2c
 800681a:	fb01 f303 	mul.w	r3, r1, r3
 800681e:	4413      	add	r3, r2
 8006820:	3360      	adds	r3, #96	; 0x60
 8006822:	2201      	movs	r2, #1
 8006824:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	b2d9      	uxtb	r1, r3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	202c      	movs	r0, #44	; 0x2c
 8006830:	fb00 f303 	mul.w	r3, r0, r3
 8006834:	4413      	add	r3, r2
 8006836:	3360      	adds	r3, #96	; 0x60
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	461a      	mov	r2, r3
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f008 f889 	bl	800e954 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	2b01      	cmp	r3, #1
 8006848:	d12b      	bne.n	80068a2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	212c      	movs	r1, #44	; 0x2c
 8006850:	fb01 f303 	mul.w	r3, r1, r3
 8006854:	4413      	add	r3, r2
 8006856:	3348      	adds	r3, #72	; 0x48
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6879      	ldr	r1, [r7, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	202c      	movs	r0, #44	; 0x2c
 8006860:	fb00 f202 	mul.w	r2, r0, r2
 8006864:	440a      	add	r2, r1
 8006866:	3240      	adds	r2, #64	; 0x40
 8006868:	8812      	ldrh	r2, [r2, #0]
 800686a:	fbb3 f3f2 	udiv	r3, r3, r2
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 818e 	beq.w	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	212c      	movs	r1, #44	; 0x2c
 800687e:	fb01 f303 	mul.w	r3, r1, r3
 8006882:	4413      	add	r3, r2
 8006884:	3354      	adds	r3, #84	; 0x54
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	f083 0301 	eor.w	r3, r3, #1
 800688c:	b2d8      	uxtb	r0, r3
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	212c      	movs	r1, #44	; 0x2c
 8006894:	fb01 f303 	mul.w	r3, r1, r3
 8006898:	4413      	add	r3, r2
 800689a:	3354      	adds	r3, #84	; 0x54
 800689c:	4602      	mov	r2, r0
 800689e:	701a      	strb	r2, [r3, #0]
}
 80068a0:	e178      	b.n	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	212c      	movs	r1, #44	; 0x2c
 80068a8:	fb01 f303 	mul.w	r3, r1, r3
 80068ac:	4413      	add	r3, r2
 80068ae:	3354      	adds	r3, #84	; 0x54
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	f083 0301 	eor.w	r3, r3, #1
 80068b6:	b2d8      	uxtb	r0, r3
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	212c      	movs	r1, #44	; 0x2c
 80068be:	fb01 f303 	mul.w	r3, r1, r3
 80068c2:	4413      	add	r3, r2
 80068c4:	3354      	adds	r3, #84	; 0x54
 80068c6:	4602      	mov	r2, r0
 80068c8:	701a      	strb	r2, [r3, #0]
}
 80068ca:	e163      	b.n	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	015a      	lsls	r2, r3, #5
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	4413      	add	r3, r2
 80068d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b02      	cmp	r3, #2
 80068e0:	f040 80f6 	bne.w	8006ad0 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	212c      	movs	r1, #44	; 0x2c
 80068ea:	fb01 f303 	mul.w	r3, r1, r3
 80068ee:	4413      	add	r3, r2
 80068f0:	3361      	adds	r3, #97	; 0x61
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d109      	bne.n	800690c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	212c      	movs	r1, #44	; 0x2c
 80068fe:	fb01 f303 	mul.w	r3, r1, r3
 8006902:	4413      	add	r3, r2
 8006904:	3360      	adds	r3, #96	; 0x60
 8006906:	2201      	movs	r2, #1
 8006908:	701a      	strb	r2, [r3, #0]
 800690a:	e0c9      	b.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	212c      	movs	r1, #44	; 0x2c
 8006912:	fb01 f303 	mul.w	r3, r1, r3
 8006916:	4413      	add	r3, r2
 8006918:	3361      	adds	r3, #97	; 0x61
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	2b05      	cmp	r3, #5
 800691e:	d109      	bne.n	8006934 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	212c      	movs	r1, #44	; 0x2c
 8006926:	fb01 f303 	mul.w	r3, r1, r3
 800692a:	4413      	add	r3, r2
 800692c:	3360      	adds	r3, #96	; 0x60
 800692e:	2205      	movs	r2, #5
 8006930:	701a      	strb	r2, [r3, #0]
 8006932:	e0b5      	b.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	212c      	movs	r1, #44	; 0x2c
 800693a:	fb01 f303 	mul.w	r3, r1, r3
 800693e:	4413      	add	r3, r2
 8006940:	3361      	adds	r3, #97	; 0x61
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	2b06      	cmp	r3, #6
 8006946:	d009      	beq.n	800695c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	212c      	movs	r1, #44	; 0x2c
 800694e:	fb01 f303 	mul.w	r3, r1, r3
 8006952:	4413      	add	r3, r2
 8006954:	3361      	adds	r3, #97	; 0x61
 8006956:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006958:	2b08      	cmp	r3, #8
 800695a:	d150      	bne.n	80069fe <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	212c      	movs	r1, #44	; 0x2c
 8006962:	fb01 f303 	mul.w	r3, r1, r3
 8006966:	4413      	add	r3, r2
 8006968:	335c      	adds	r3, #92	; 0x5c
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	6879      	ldr	r1, [r7, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	202c      	movs	r0, #44	; 0x2c
 8006974:	fb00 f303 	mul.w	r3, r0, r3
 8006978:	440b      	add	r3, r1
 800697a:	335c      	adds	r3, #92	; 0x5c
 800697c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	212c      	movs	r1, #44	; 0x2c
 8006984:	fb01 f303 	mul.w	r3, r1, r3
 8006988:	4413      	add	r3, r2
 800698a:	335c      	adds	r3, #92	; 0x5c
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b02      	cmp	r3, #2
 8006990:	d912      	bls.n	80069b8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	212c      	movs	r1, #44	; 0x2c
 8006998:	fb01 f303 	mul.w	r3, r1, r3
 800699c:	4413      	add	r3, r2
 800699e:	335c      	adds	r3, #92	; 0x5c
 80069a0:	2200      	movs	r2, #0
 80069a2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	212c      	movs	r1, #44	; 0x2c
 80069aa:	fb01 f303 	mul.w	r3, r1, r3
 80069ae:	4413      	add	r3, r2
 80069b0:	3360      	adds	r3, #96	; 0x60
 80069b2:	2204      	movs	r2, #4
 80069b4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80069b6:	e073      	b.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	212c      	movs	r1, #44	; 0x2c
 80069be:	fb01 f303 	mul.w	r3, r1, r3
 80069c2:	4413      	add	r3, r2
 80069c4:	3360      	adds	r3, #96	; 0x60
 80069c6:	2202      	movs	r2, #2
 80069c8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80069e0:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069e8:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069f6:	461a      	mov	r2, r3
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80069fc:	e050      	b.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	212c      	movs	r1, #44	; 0x2c
 8006a04:	fb01 f303 	mul.w	r3, r1, r3
 8006a08:	4413      	add	r3, r2
 8006a0a:	3361      	adds	r3, #97	; 0x61
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d122      	bne.n	8006a58 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	212c      	movs	r1, #44	; 0x2c
 8006a18:	fb01 f303 	mul.w	r3, r1, r3
 8006a1c:	4413      	add	r3, r2
 8006a1e:	3360      	adds	r3, #96	; 0x60
 8006a20:	2202      	movs	r2, #2
 8006a22:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a3a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a42:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	015a      	lsls	r2, r3, #5
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a50:	461a      	mov	r2, r3
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	e023      	b.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	212c      	movs	r1, #44	; 0x2c
 8006a5e:	fb01 f303 	mul.w	r3, r1, r3
 8006a62:	4413      	add	r3, r2
 8006a64:	3361      	adds	r3, #97	; 0x61
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	2b07      	cmp	r3, #7
 8006a6a:	d119      	bne.n	8006aa0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	212c      	movs	r1, #44	; 0x2c
 8006a72:	fb01 f303 	mul.w	r3, r1, r3
 8006a76:	4413      	add	r3, r2
 8006a78:	335c      	adds	r3, #92	; 0x5c
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	1c5a      	adds	r2, r3, #1
 8006a7e:	6879      	ldr	r1, [r7, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	202c      	movs	r0, #44	; 0x2c
 8006a84:	fb00 f303 	mul.w	r3, r0, r3
 8006a88:	440b      	add	r3, r1
 8006a8a:	335c      	adds	r3, #92	; 0x5c
 8006a8c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	212c      	movs	r1, #44	; 0x2c
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	4413      	add	r3, r2
 8006a9a:	3360      	adds	r3, #96	; 0x60
 8006a9c:	2204      	movs	r2, #4
 8006a9e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006aac:	461a      	mov	r2, r3
 8006aae:	2302      	movs	r3, #2
 8006ab0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	b2d9      	uxtb	r1, r3
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	202c      	movs	r0, #44	; 0x2c
 8006abc:	fb00 f303 	mul.w	r3, r0, r3
 8006ac0:	4413      	add	r3, r2
 8006ac2:	3360      	adds	r3, #96	; 0x60
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f007 ff43 	bl	800e954 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006ace:	e061      	b.n	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f003 0310 	and.w	r3, r3, #16
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d156      	bne.n	8006b94 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	212c      	movs	r1, #44	; 0x2c
 8006aec:	fb01 f303 	mul.w	r3, r1, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	333f      	adds	r3, #63	; 0x3f
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	2b03      	cmp	r3, #3
 8006af8:	d111      	bne.n	8006b1e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	212c      	movs	r1, #44	; 0x2c
 8006b00:	fb01 f303 	mul.w	r3, r1, r3
 8006b04:	4413      	add	r3, r2
 8006b06:	335c      	adds	r3, #92	; 0x5c
 8006b08:	2200      	movs	r2, #0
 8006b0a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	b2d2      	uxtb	r2, r2
 8006b14:	4611      	mov	r1, r2
 8006b16:	4618      	mov	r0, r3
 8006b18:	f005 fe2b 	bl	800c772 <USB_HC_Halt>
 8006b1c:	e031      	b.n	8006b82 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	212c      	movs	r1, #44	; 0x2c
 8006b24:	fb01 f303 	mul.w	r3, r1, r3
 8006b28:	4413      	add	r3, r2
 8006b2a:	333f      	adds	r3, #63	; 0x3f
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d009      	beq.n	8006b46 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	212c      	movs	r1, #44	; 0x2c
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	4413      	add	r3, r2
 8006b3e:	333f      	adds	r3, #63	; 0x3f
 8006b40:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d11d      	bne.n	8006b82 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	212c      	movs	r1, #44	; 0x2c
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	4413      	add	r3, r2
 8006b52:	335c      	adds	r3, #92	; 0x5c
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d110      	bne.n	8006b82 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	212c      	movs	r1, #44	; 0x2c
 8006b66:	fb01 f303 	mul.w	r3, r1, r3
 8006b6a:	4413      	add	r3, r2
 8006b6c:	3361      	adds	r3, #97	; 0x61
 8006b6e:	2203      	movs	r2, #3
 8006b70:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68fa      	ldr	r2, [r7, #12]
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	4611      	mov	r1, r2
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f005 fdf8 	bl	800c772 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b8e:	461a      	mov	r2, r3
 8006b90:	2310      	movs	r3, #16
 8006b92:	6093      	str	r3, [r2, #8]
}
 8006b94:	bf00      	nop
 8006b96:	3718      	adds	r7, #24
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b088      	sub	sp, #32
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006bb2:	78fb      	ldrb	r3, [r7, #3]
 8006bb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	015a      	lsls	r2, r3, #5
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f003 0304 	and.w	r3, r3, #4
 8006bc8:	2b04      	cmp	r3, #4
 8006bca:	d11a      	bne.n	8006c02 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bd8:	461a      	mov	r2, r3
 8006bda:	2304      	movs	r3, #4
 8006bdc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	212c      	movs	r1, #44	; 0x2c
 8006be4:	fb01 f303 	mul.w	r3, r1, r3
 8006be8:	4413      	add	r3, r2
 8006bea:	3361      	adds	r3, #97	; 0x61
 8006bec:	2206      	movs	r2, #6
 8006bee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	b2d2      	uxtb	r2, r2
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f005 fdb9 	bl	800c772 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8006c00:	e331      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	015a      	lsls	r2, r3, #5
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f003 0320 	and.w	r3, r3, #32
 8006c14:	2b20      	cmp	r3, #32
 8006c16:	d12e      	bne.n	8006c76 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c24:	461a      	mov	r2, r3
 8006c26:	2320      	movs	r3, #32
 8006c28:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	212c      	movs	r1, #44	; 0x2c
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	4413      	add	r3, r2
 8006c36:	333d      	adds	r3, #61	; 0x3d
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	f040 8313 	bne.w	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	212c      	movs	r1, #44	; 0x2c
 8006c46:	fb01 f303 	mul.w	r3, r1, r3
 8006c4a:	4413      	add	r3, r2
 8006c4c:	333d      	adds	r3, #61	; 0x3d
 8006c4e:	2200      	movs	r2, #0
 8006c50:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	212c      	movs	r1, #44	; 0x2c
 8006c58:	fb01 f303 	mul.w	r3, r1, r3
 8006c5c:	4413      	add	r3, r2
 8006c5e:	3360      	adds	r3, #96	; 0x60
 8006c60:	2202      	movs	r2, #2
 8006c62:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	b2d2      	uxtb	r2, r2
 8006c6c:	4611      	mov	r1, r2
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f005 fd7f 	bl	800c772 <USB_HC_Halt>
}
 8006c74:	e2f7      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	015a      	lsls	r2, r3, #5
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c8c:	d112      	bne.n	8006cb4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ca0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	b2d2      	uxtb	r2, r2
 8006caa:	4611      	mov	r1, r2
 8006cac:	4618      	mov	r0, r3
 8006cae:	f005 fd60 	bl	800c772 <USB_HC_Halt>
}
 8006cb2:	e2d8      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d140      	bne.n	8006d4c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	212c      	movs	r1, #44	; 0x2c
 8006cd0:	fb01 f303 	mul.w	r3, r1, r3
 8006cd4:	4413      	add	r3, r2
 8006cd6:	335c      	adds	r3, #92	; 0x5c
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	015a      	lsls	r2, r3, #5
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cee:	2b40      	cmp	r3, #64	; 0x40
 8006cf0:	d111      	bne.n	8006d16 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	212c      	movs	r1, #44	; 0x2c
 8006cf8:	fb01 f303 	mul.w	r3, r1, r3
 8006cfc:	4413      	add	r3, r2
 8006cfe:	333d      	adds	r3, #61	; 0x3d
 8006d00:	2201      	movs	r2, #1
 8006d02:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d10:	461a      	mov	r2, r3
 8006d12:	2340      	movs	r3, #64	; 0x40
 8006d14:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	015a      	lsls	r2, r3, #5
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d22:	461a      	mov	r2, r3
 8006d24:	2301      	movs	r3, #1
 8006d26:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	212c      	movs	r1, #44	; 0x2c
 8006d2e:	fb01 f303 	mul.w	r3, r1, r3
 8006d32:	4413      	add	r3, r2
 8006d34:	3361      	adds	r3, #97	; 0x61
 8006d36:	2201      	movs	r2, #1
 8006d38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	b2d2      	uxtb	r2, r2
 8006d42:	4611      	mov	r1, r2
 8006d44:	4618      	mov	r0, r3
 8006d46:	f005 fd14 	bl	800c772 <USB_HC_Halt>
}
 8006d4a:	e28c      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d5e:	2b40      	cmp	r3, #64	; 0x40
 8006d60:	d12c      	bne.n	8006dbc <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	212c      	movs	r1, #44	; 0x2c
 8006d68:	fb01 f303 	mul.w	r3, r1, r3
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3361      	adds	r3, #97	; 0x61
 8006d70:	2204      	movs	r2, #4
 8006d72:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	212c      	movs	r1, #44	; 0x2c
 8006d7a:	fb01 f303 	mul.w	r3, r1, r3
 8006d7e:	4413      	add	r3, r2
 8006d80:	333d      	adds	r3, #61	; 0x3d
 8006d82:	2201      	movs	r2, #1
 8006d84:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	212c      	movs	r1, #44	; 0x2c
 8006d8c:	fb01 f303 	mul.w	r3, r1, r3
 8006d90:	4413      	add	r3, r2
 8006d92:	335c      	adds	r3, #92	; 0x5c
 8006d94:	2200      	movs	r2, #0
 8006d96:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	4611      	mov	r1, r2
 8006da2:	4618      	mov	r0, r3
 8006da4:	f005 fce5 	bl	800c772 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db4:	461a      	mov	r2, r3
 8006db6:	2340      	movs	r3, #64	; 0x40
 8006db8:	6093      	str	r3, [r2, #8]
}
 8006dba:	e254      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	015a      	lsls	r2, r3, #5
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 0308 	and.w	r3, r3, #8
 8006dce:	2b08      	cmp	r3, #8
 8006dd0:	d11a      	bne.n	8006e08 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	015a      	lsls	r2, r3, #5
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	4413      	add	r3, r2
 8006dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dde:	461a      	mov	r2, r3
 8006de0:	2308      	movs	r3, #8
 8006de2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	212c      	movs	r1, #44	; 0x2c
 8006dea:	fb01 f303 	mul.w	r3, r1, r3
 8006dee:	4413      	add	r3, r2
 8006df0:	3361      	adds	r3, #97	; 0x61
 8006df2:	2205      	movs	r2, #5
 8006df4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	b2d2      	uxtb	r2, r2
 8006dfe:	4611      	mov	r1, r2
 8006e00:	4618      	mov	r0, r3
 8006e02:	f005 fcb6 	bl	800c772 <USB_HC_Halt>
}
 8006e06:	e22e      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f003 0310 	and.w	r3, r3, #16
 8006e1a:	2b10      	cmp	r3, #16
 8006e1c:	d140      	bne.n	8006ea0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	212c      	movs	r1, #44	; 0x2c
 8006e24:	fb01 f303 	mul.w	r3, r1, r3
 8006e28:	4413      	add	r3, r2
 8006e2a:	335c      	adds	r3, #92	; 0x5c
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	212c      	movs	r1, #44	; 0x2c
 8006e36:	fb01 f303 	mul.w	r3, r1, r3
 8006e3a:	4413      	add	r3, r2
 8006e3c:	3361      	adds	r3, #97	; 0x61
 8006e3e:	2203      	movs	r2, #3
 8006e40:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	212c      	movs	r1, #44	; 0x2c
 8006e48:	fb01 f303 	mul.w	r3, r1, r3
 8006e4c:	4413      	add	r3, r2
 8006e4e:	333d      	adds	r3, #61	; 0x3d
 8006e50:	781b      	ldrb	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d112      	bne.n	8006e7c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	212c      	movs	r1, #44	; 0x2c
 8006e5c:	fb01 f303 	mul.w	r3, r1, r3
 8006e60:	4413      	add	r3, r2
 8006e62:	333c      	adds	r3, #60	; 0x3c
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d108      	bne.n	8006e7c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	212c      	movs	r1, #44	; 0x2c
 8006e70:	fb01 f303 	mul.w	r3, r1, r3
 8006e74:	4413      	add	r3, r2
 8006e76:	333d      	adds	r3, #61	; 0x3d
 8006e78:	2201      	movs	r2, #1
 8006e7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	b2d2      	uxtb	r2, r2
 8006e84:	4611      	mov	r1, r2
 8006e86:	4618      	mov	r0, r3
 8006e88:	f005 fc73 	bl	800c772 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e98:	461a      	mov	r2, r3
 8006e9a:	2310      	movs	r3, #16
 8006e9c:	6093      	str	r3, [r2, #8]
}
 8006e9e:	e1e2      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	015a      	lsls	r2, r3, #5
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eb2:	2b80      	cmp	r3, #128	; 0x80
 8006eb4:	d164      	bne.n	8006f80 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d111      	bne.n	8006ee2 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	212c      	movs	r1, #44	; 0x2c
 8006ec4:	fb01 f303 	mul.w	r3, r1, r3
 8006ec8:	4413      	add	r3, r2
 8006eca:	3361      	adds	r3, #97	; 0x61
 8006ecc:	2206      	movs	r2, #6
 8006ece:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	697a      	ldr	r2, [r7, #20]
 8006ed6:	b2d2      	uxtb	r2, r2
 8006ed8:	4611      	mov	r1, r2
 8006eda:	4618      	mov	r0, r3
 8006edc:	f005 fc49 	bl	800c772 <USB_HC_Halt>
 8006ee0:	e044      	b.n	8006f6c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	212c      	movs	r1, #44	; 0x2c
 8006ee8:	fb01 f303 	mul.w	r3, r1, r3
 8006eec:	4413      	add	r3, r2
 8006eee:	335c      	adds	r3, #92	; 0x5c
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	1c5a      	adds	r2, r3, #1
 8006ef4:	6879      	ldr	r1, [r7, #4]
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	202c      	movs	r0, #44	; 0x2c
 8006efa:	fb00 f303 	mul.w	r3, r0, r3
 8006efe:	440b      	add	r3, r1
 8006f00:	335c      	adds	r3, #92	; 0x5c
 8006f02:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	212c      	movs	r1, #44	; 0x2c
 8006f0a:	fb01 f303 	mul.w	r3, r1, r3
 8006f0e:	4413      	add	r3, r2
 8006f10:	335c      	adds	r3, #92	; 0x5c
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d920      	bls.n	8006f5a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	212c      	movs	r1, #44	; 0x2c
 8006f1e:	fb01 f303 	mul.w	r3, r1, r3
 8006f22:	4413      	add	r3, r2
 8006f24:	335c      	adds	r3, #92	; 0x5c
 8006f26:	2200      	movs	r2, #0
 8006f28:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	212c      	movs	r1, #44	; 0x2c
 8006f30:	fb01 f303 	mul.w	r3, r1, r3
 8006f34:	4413      	add	r3, r2
 8006f36:	3360      	adds	r3, #96	; 0x60
 8006f38:	2204      	movs	r2, #4
 8006f3a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	b2d9      	uxtb	r1, r3
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	202c      	movs	r0, #44	; 0x2c
 8006f46:	fb00 f303 	mul.w	r3, r0, r3
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3360      	adds	r3, #96	; 0x60
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f007 fcfe 	bl	800e954 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006f58:	e008      	b.n	8006f6c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	212c      	movs	r1, #44	; 0x2c
 8006f60:	fb01 f303 	mul.w	r3, r1, r3
 8006f64:	4413      	add	r3, r2
 8006f66:	3360      	adds	r3, #96	; 0x60
 8006f68:	2202      	movs	r2, #2
 8006f6a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f78:	461a      	mov	r2, r3
 8006f7a:	2380      	movs	r3, #128	; 0x80
 8006f7c:	6093      	str	r3, [r2, #8]
}
 8006f7e:	e172      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f96:	d11b      	bne.n	8006fd0 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	212c      	movs	r1, #44	; 0x2c
 8006f9e:	fb01 f303 	mul.w	r3, r1, r3
 8006fa2:	4413      	add	r3, r2
 8006fa4:	3361      	adds	r3, #97	; 0x61
 8006fa6:	2208      	movs	r2, #8
 8006fa8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	b2d2      	uxtb	r2, r2
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f005 fbdc 	bl	800c772 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	015a      	lsls	r2, r3, #5
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fcc:	6093      	str	r3, [r2, #8]
}
 8006fce:	e14a      	b.n	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	015a      	lsls	r2, r3, #5
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	f040 813f 	bne.w	8007266 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	212c      	movs	r1, #44	; 0x2c
 8006fee:	fb01 f303 	mul.w	r3, r1, r3
 8006ff2:	4413      	add	r3, r2
 8006ff4:	3361      	adds	r3, #97	; 0x61
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d17d      	bne.n	80070f8 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	212c      	movs	r1, #44	; 0x2c
 8007002:	fb01 f303 	mul.w	r3, r1, r3
 8007006:	4413      	add	r3, r2
 8007008:	3360      	adds	r3, #96	; 0x60
 800700a:	2201      	movs	r2, #1
 800700c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	212c      	movs	r1, #44	; 0x2c
 8007014:	fb01 f303 	mul.w	r3, r1, r3
 8007018:	4413      	add	r3, r2
 800701a:	333f      	adds	r3, #63	; 0x3f
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	2b02      	cmp	r3, #2
 8007020:	d00a      	beq.n	8007038 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	212c      	movs	r1, #44	; 0x2c
 8007028:	fb01 f303 	mul.w	r3, r1, r3
 800702c:	4413      	add	r3, r2
 800702e:	333f      	adds	r3, #63	; 0x3f
 8007030:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007032:	2b03      	cmp	r3, #3
 8007034:	f040 8100 	bne.w	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d113      	bne.n	8007068 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	212c      	movs	r1, #44	; 0x2c
 8007046:	fb01 f303 	mul.w	r3, r1, r3
 800704a:	4413      	add	r3, r2
 800704c:	3355      	adds	r3, #85	; 0x55
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	f083 0301 	eor.w	r3, r3, #1
 8007054:	b2d8      	uxtb	r0, r3
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	212c      	movs	r1, #44	; 0x2c
 800705c:	fb01 f303 	mul.w	r3, r1, r3
 8007060:	4413      	add	r3, r2
 8007062:	3355      	adds	r3, #85	; 0x55
 8007064:	4602      	mov	r2, r0
 8007066:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b01      	cmp	r3, #1
 800706e:	f040 80e3 	bne.w	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	212c      	movs	r1, #44	; 0x2c
 8007078:	fb01 f303 	mul.w	r3, r1, r3
 800707c:	4413      	add	r3, r2
 800707e:	334c      	adds	r3, #76	; 0x4c
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 80d8 	beq.w	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	212c      	movs	r1, #44	; 0x2c
 800708e:	fb01 f303 	mul.w	r3, r1, r3
 8007092:	4413      	add	r3, r2
 8007094:	334c      	adds	r3, #76	; 0x4c
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6879      	ldr	r1, [r7, #4]
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	202c      	movs	r0, #44	; 0x2c
 800709e:	fb00 f202 	mul.w	r2, r0, r2
 80070a2:	440a      	add	r2, r1
 80070a4:	3240      	adds	r2, #64	; 0x40
 80070a6:	8812      	ldrh	r2, [r2, #0]
 80070a8:	4413      	add	r3, r2
 80070aa:	3b01      	subs	r3, #1
 80070ac:	6879      	ldr	r1, [r7, #4]
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	202c      	movs	r0, #44	; 0x2c
 80070b2:	fb00 f202 	mul.w	r2, r0, r2
 80070b6:	440a      	add	r2, r1
 80070b8:	3240      	adds	r2, #64	; 0x40
 80070ba:	8812      	ldrh	r2, [r2, #0]
 80070bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80070c0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 80b5 	beq.w	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	212c      	movs	r1, #44	; 0x2c
 80070d4:	fb01 f303 	mul.w	r3, r1, r3
 80070d8:	4413      	add	r3, r2
 80070da:	3355      	adds	r3, #85	; 0x55
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	f083 0301 	eor.w	r3, r3, #1
 80070e2:	b2d8      	uxtb	r0, r3
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	212c      	movs	r1, #44	; 0x2c
 80070ea:	fb01 f303 	mul.w	r3, r1, r3
 80070ee:	4413      	add	r3, r2
 80070f0:	3355      	adds	r3, #85	; 0x55
 80070f2:	4602      	mov	r2, r0
 80070f4:	701a      	strb	r2, [r3, #0]
 80070f6:	e09f      	b.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	212c      	movs	r1, #44	; 0x2c
 80070fe:	fb01 f303 	mul.w	r3, r1, r3
 8007102:	4413      	add	r3, r2
 8007104:	3361      	adds	r3, #97	; 0x61
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	2b03      	cmp	r3, #3
 800710a:	d109      	bne.n	8007120 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	212c      	movs	r1, #44	; 0x2c
 8007112:	fb01 f303 	mul.w	r3, r1, r3
 8007116:	4413      	add	r3, r2
 8007118:	3360      	adds	r3, #96	; 0x60
 800711a:	2202      	movs	r2, #2
 800711c:	701a      	strb	r2, [r3, #0]
 800711e:	e08b      	b.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	212c      	movs	r1, #44	; 0x2c
 8007126:	fb01 f303 	mul.w	r3, r1, r3
 800712a:	4413      	add	r3, r2
 800712c:	3361      	adds	r3, #97	; 0x61
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	2b04      	cmp	r3, #4
 8007132:	d109      	bne.n	8007148 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	212c      	movs	r1, #44	; 0x2c
 800713a:	fb01 f303 	mul.w	r3, r1, r3
 800713e:	4413      	add	r3, r2
 8007140:	3360      	adds	r3, #96	; 0x60
 8007142:	2202      	movs	r2, #2
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	e077      	b.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	212c      	movs	r1, #44	; 0x2c
 800714e:	fb01 f303 	mul.w	r3, r1, r3
 8007152:	4413      	add	r3, r2
 8007154:	3361      	adds	r3, #97	; 0x61
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	2b05      	cmp	r3, #5
 800715a:	d109      	bne.n	8007170 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	212c      	movs	r1, #44	; 0x2c
 8007162:	fb01 f303 	mul.w	r3, r1, r3
 8007166:	4413      	add	r3, r2
 8007168:	3360      	adds	r3, #96	; 0x60
 800716a:	2205      	movs	r2, #5
 800716c:	701a      	strb	r2, [r3, #0]
 800716e:	e063      	b.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	212c      	movs	r1, #44	; 0x2c
 8007176:	fb01 f303 	mul.w	r3, r1, r3
 800717a:	4413      	add	r3, r2
 800717c:	3361      	adds	r3, #97	; 0x61
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	2b06      	cmp	r3, #6
 8007182:	d009      	beq.n	8007198 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	212c      	movs	r1, #44	; 0x2c
 800718a:	fb01 f303 	mul.w	r3, r1, r3
 800718e:	4413      	add	r3, r2
 8007190:	3361      	adds	r3, #97	; 0x61
 8007192:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007194:	2b08      	cmp	r3, #8
 8007196:	d14f      	bne.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	212c      	movs	r1, #44	; 0x2c
 800719e:	fb01 f303 	mul.w	r3, r1, r3
 80071a2:	4413      	add	r3, r2
 80071a4:	335c      	adds	r3, #92	; 0x5c
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	1c5a      	adds	r2, r3, #1
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	202c      	movs	r0, #44	; 0x2c
 80071b0:	fb00 f303 	mul.w	r3, r0, r3
 80071b4:	440b      	add	r3, r1
 80071b6:	335c      	adds	r3, #92	; 0x5c
 80071b8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	212c      	movs	r1, #44	; 0x2c
 80071c0:	fb01 f303 	mul.w	r3, r1, r3
 80071c4:	4413      	add	r3, r2
 80071c6:	335c      	adds	r3, #92	; 0x5c
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d912      	bls.n	80071f4 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	212c      	movs	r1, #44	; 0x2c
 80071d4:	fb01 f303 	mul.w	r3, r1, r3
 80071d8:	4413      	add	r3, r2
 80071da:	335c      	adds	r3, #92	; 0x5c
 80071dc:	2200      	movs	r2, #0
 80071de:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	212c      	movs	r1, #44	; 0x2c
 80071e6:	fb01 f303 	mul.w	r3, r1, r3
 80071ea:	4413      	add	r3, r2
 80071ec:	3360      	adds	r3, #96	; 0x60
 80071ee:	2204      	movs	r2, #4
 80071f0:	701a      	strb	r2, [r3, #0]
 80071f2:	e021      	b.n	8007238 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	212c      	movs	r1, #44	; 0x2c
 80071fa:	fb01 f303 	mul.w	r3, r1, r3
 80071fe:	4413      	add	r3, r2
 8007200:	3360      	adds	r3, #96	; 0x60
 8007202:	2202      	movs	r2, #2
 8007204:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	015a      	lsls	r2, r3, #5
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	4413      	add	r3, r2
 800720e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800721c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007224:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	4413      	add	r3, r2
 800722e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007232:	461a      	mov	r2, r3
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	4413      	add	r3, r2
 8007240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007244:	461a      	mov	r2, r3
 8007246:	2302      	movs	r3, #2
 8007248:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	b2d9      	uxtb	r1, r3
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	202c      	movs	r0, #44	; 0x2c
 8007254:	fb00 f303 	mul.w	r3, r0, r3
 8007258:	4413      	add	r3, r2
 800725a:	3360      	adds	r3, #96	; 0x60
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f007 fb77 	bl	800e954 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007266:	bf00      	nop
 8007268:	3720      	adds	r7, #32
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b08a      	sub	sp, #40	; 0x28
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	f003 030f 	and.w	r3, r3, #15
 800728e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	0c5b      	lsrs	r3, r3, #17
 8007294:	f003 030f 	and.w	r3, r3, #15
 8007298:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	091b      	lsrs	r3, r3, #4
 800729e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072a2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d004      	beq.n	80072b4 <HCD_RXQLVL_IRQHandler+0x46>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b05      	cmp	r3, #5
 80072ae:	f000 80a9 	beq.w	8007404 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80072b2:	e0aa      	b.n	800740a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 80a6 	beq.w	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	212c      	movs	r1, #44	; 0x2c
 80072c2:	fb01 f303 	mul.w	r3, r1, r3
 80072c6:	4413      	add	r3, r2
 80072c8:	3344      	adds	r3, #68	; 0x44
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 809b 	beq.w	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	212c      	movs	r1, #44	; 0x2c
 80072d8:	fb01 f303 	mul.w	r3, r1, r3
 80072dc:	4413      	add	r3, r2
 80072de:	3350      	adds	r3, #80	; 0x50
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	441a      	add	r2, r3
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	202c      	movs	r0, #44	; 0x2c
 80072ec:	fb00 f303 	mul.w	r3, r0, r3
 80072f0:	440b      	add	r3, r1
 80072f2:	334c      	adds	r3, #76	; 0x4c
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d87a      	bhi.n	80073f0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6818      	ldr	r0, [r3, #0]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	212c      	movs	r1, #44	; 0x2c
 8007304:	fb01 f303 	mul.w	r3, r1, r3
 8007308:	4413      	add	r3, r2
 800730a:	3344      	adds	r3, #68	; 0x44
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	b292      	uxth	r2, r2
 8007312:	4619      	mov	r1, r3
 8007314:	f004 fd84 	bl	800be20 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	212c      	movs	r1, #44	; 0x2c
 800731e:	fb01 f303 	mul.w	r3, r1, r3
 8007322:	4413      	add	r3, r2
 8007324:	3344      	adds	r3, #68	; 0x44
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	441a      	add	r2, r3
 800732c:	6879      	ldr	r1, [r7, #4]
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	202c      	movs	r0, #44	; 0x2c
 8007332:	fb00 f303 	mul.w	r3, r0, r3
 8007336:	440b      	add	r3, r1
 8007338:	3344      	adds	r3, #68	; 0x44
 800733a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	212c      	movs	r1, #44	; 0x2c
 8007342:	fb01 f303 	mul.w	r3, r1, r3
 8007346:	4413      	add	r3, r2
 8007348:	3350      	adds	r3, #80	; 0x50
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	441a      	add	r2, r3
 8007350:	6879      	ldr	r1, [r7, #4]
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	202c      	movs	r0, #44	; 0x2c
 8007356:	fb00 f303 	mul.w	r3, r0, r3
 800735a:	440b      	add	r3, r1
 800735c:	3350      	adds	r3, #80	; 0x50
 800735e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	6a3b      	ldr	r3, [r7, #32]
 8007366:	4413      	add	r3, r2
 8007368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	0cdb      	lsrs	r3, r3, #19
 8007370:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007374:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	212c      	movs	r1, #44	; 0x2c
 800737c:	fb01 f303 	mul.w	r3, r1, r3
 8007380:	4413      	add	r3, r2
 8007382:	3340      	adds	r3, #64	; 0x40
 8007384:	881b      	ldrh	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	4293      	cmp	r3, r2
 800738c:	d13c      	bne.n	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d039      	beq.n	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	6a3b      	ldr	r3, [r7, #32]
 800739a:	4413      	add	r3, r2
 800739c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80073aa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80073b2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073c0:	461a      	mov	r2, r3
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	212c      	movs	r1, #44	; 0x2c
 80073cc:	fb01 f303 	mul.w	r3, r1, r3
 80073d0:	4413      	add	r3, r2
 80073d2:	3354      	adds	r3, #84	; 0x54
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	f083 0301 	eor.w	r3, r3, #1
 80073da:	b2d8      	uxtb	r0, r3
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	212c      	movs	r1, #44	; 0x2c
 80073e2:	fb01 f303 	mul.w	r3, r1, r3
 80073e6:	4413      	add	r3, r2
 80073e8:	3354      	adds	r3, #84	; 0x54
 80073ea:	4602      	mov	r2, r0
 80073ec:	701a      	strb	r2, [r3, #0]
      break;
 80073ee:	e00b      	b.n	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	212c      	movs	r1, #44	; 0x2c
 80073f6:	fb01 f303 	mul.w	r3, r1, r3
 80073fa:	4413      	add	r3, r2
 80073fc:	3360      	adds	r3, #96	; 0x60
 80073fe:	2204      	movs	r2, #4
 8007400:	701a      	strb	r2, [r3, #0]
      break;
 8007402:	e001      	b.n	8007408 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8007404:	bf00      	nop
 8007406:	e000      	b.n	800740a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007408:	bf00      	nop
  }
}
 800740a:	bf00      	nop
 800740c:	3728      	adds	r7, #40	; 0x28
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}

08007412 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007412:	b580      	push	{r7, lr}
 8007414:	b086      	sub	sp, #24
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800743e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f003 0302 	and.w	r3, r3, #2
 8007446:	2b02      	cmp	r3, #2
 8007448:	d10b      	bne.n	8007462 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f003 0301 	and.w	r3, r3, #1
 8007450:	2b01      	cmp	r3, #1
 8007452:	d102      	bne.n	800745a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f007 fa61 	bl	800e91c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f043 0302 	orr.w	r3, r3, #2
 8007460:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f003 0308 	and.w	r3, r3, #8
 8007468:	2b08      	cmp	r3, #8
 800746a:	d132      	bne.n	80074d2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f043 0308 	orr.w	r3, r3, #8
 8007472:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	2b04      	cmp	r3, #4
 800747c:	d126      	bne.n	80074cc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	2b02      	cmp	r3, #2
 8007484:	d113      	bne.n	80074ae <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800748c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007490:	d106      	bne.n	80074a0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2102      	movs	r1, #2
 8007498:	4618      	mov	r0, r3
 800749a:	f004 fe2f 	bl	800c0fc <USB_InitFSLSPClkSel>
 800749e:	e011      	b.n	80074c4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2101      	movs	r1, #1
 80074a6:	4618      	mov	r0, r3
 80074a8:	f004 fe28 	bl	800c0fc <USB_InitFSLSPClkSel>
 80074ac:	e00a      	b.n	80074c4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d106      	bne.n	80074c4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074bc:	461a      	mov	r2, r3
 80074be:	f64e 2360 	movw	r3, #60000	; 0xea60
 80074c2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f007 fa53 	bl	800e970 <HAL_HCD_PortEnabled_Callback>
 80074ca:	e002      	b.n	80074d2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f007 fa5d 	bl	800e98c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f003 0320 	and.w	r3, r3, #32
 80074d8:	2b20      	cmp	r3, #32
 80074da:	d103      	bne.n	80074e4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f043 0320 	orr.w	r3, r3, #32
 80074e2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80074ea:	461a      	mov	r2, r3
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	6013      	str	r3, [r2, #0]
}
 80074f0:	bf00      	nop
 80074f2:	3718      	adds	r7, #24
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e12b      	b.n	8007762 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d106      	bne.n	8007524 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7fa f8f0 	bl	8001704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2224      	movs	r2, #36	; 0x24
 8007528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f022 0201 	bic.w	r2, r2, #1
 800753a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800754a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800755a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800755c:	f002 fabc 	bl	8009ad8 <HAL_RCC_GetPCLK1Freq>
 8007560:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	4a81      	ldr	r2, [pc, #516]	; (800776c <HAL_I2C_Init+0x274>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d807      	bhi.n	800757c <HAL_I2C_Init+0x84>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4a80      	ldr	r2, [pc, #512]	; (8007770 <HAL_I2C_Init+0x278>)
 8007570:	4293      	cmp	r3, r2
 8007572:	bf94      	ite	ls
 8007574:	2301      	movls	r3, #1
 8007576:	2300      	movhi	r3, #0
 8007578:	b2db      	uxtb	r3, r3
 800757a:	e006      	b.n	800758a <HAL_I2C_Init+0x92>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	4a7d      	ldr	r2, [pc, #500]	; (8007774 <HAL_I2C_Init+0x27c>)
 8007580:	4293      	cmp	r3, r2
 8007582:	bf94      	ite	ls
 8007584:	2301      	movls	r3, #1
 8007586:	2300      	movhi	r3, #0
 8007588:	b2db      	uxtb	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d001      	beq.n	8007592 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e0e7      	b.n	8007762 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4a78      	ldr	r2, [pc, #480]	; (8007778 <HAL_I2C_Init+0x280>)
 8007596:	fba2 2303 	umull	r2, r3, r2, r3
 800759a:	0c9b      	lsrs	r3, r3, #18
 800759c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	6a1b      	ldr	r3, [r3, #32]
 80075b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	4a6a      	ldr	r2, [pc, #424]	; (800776c <HAL_I2C_Init+0x274>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d802      	bhi.n	80075cc <HAL_I2C_Init+0xd4>
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	3301      	adds	r3, #1
 80075ca:	e009      	b.n	80075e0 <HAL_I2C_Init+0xe8>
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80075d2:	fb02 f303 	mul.w	r3, r2, r3
 80075d6:	4a69      	ldr	r2, [pc, #420]	; (800777c <HAL_I2C_Init+0x284>)
 80075d8:	fba2 2303 	umull	r2, r3, r2, r3
 80075dc:	099b      	lsrs	r3, r3, #6
 80075de:	3301      	adds	r3, #1
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6812      	ldr	r2, [r2, #0]
 80075e4:	430b      	orrs	r3, r1
 80075e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80075f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	495c      	ldr	r1, [pc, #368]	; (800776c <HAL_I2C_Init+0x274>)
 80075fc:	428b      	cmp	r3, r1
 80075fe:	d819      	bhi.n	8007634 <HAL_I2C_Init+0x13c>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	1e59      	subs	r1, r3, #1
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	005b      	lsls	r3, r3, #1
 800760a:	fbb1 f3f3 	udiv	r3, r1, r3
 800760e:	1c59      	adds	r1, r3, #1
 8007610:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007614:	400b      	ands	r3, r1
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_I2C_Init+0x138>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	1e59      	subs	r1, r3, #1
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	fbb1 f3f3 	udiv	r3, r1, r3
 8007628:	3301      	adds	r3, #1
 800762a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800762e:	e051      	b.n	80076d4 <HAL_I2C_Init+0x1dc>
 8007630:	2304      	movs	r3, #4
 8007632:	e04f      	b.n	80076d4 <HAL_I2C_Init+0x1dc>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d111      	bne.n	8007660 <HAL_I2C_Init+0x168>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	1e58      	subs	r0, r3, #1
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6859      	ldr	r1, [r3, #4]
 8007644:	460b      	mov	r3, r1
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	440b      	add	r3, r1
 800764a:	fbb0 f3f3 	udiv	r3, r0, r3
 800764e:	3301      	adds	r3, #1
 8007650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007654:	2b00      	cmp	r3, #0
 8007656:	bf0c      	ite	eq
 8007658:	2301      	moveq	r3, #1
 800765a:	2300      	movne	r3, #0
 800765c:	b2db      	uxtb	r3, r3
 800765e:	e012      	b.n	8007686 <HAL_I2C_Init+0x18e>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	1e58      	subs	r0, r3, #1
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6859      	ldr	r1, [r3, #4]
 8007668:	460b      	mov	r3, r1
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	440b      	add	r3, r1
 800766e:	0099      	lsls	r1, r3, #2
 8007670:	440b      	add	r3, r1
 8007672:	fbb0 f3f3 	udiv	r3, r0, r3
 8007676:	3301      	adds	r3, #1
 8007678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800767c:	2b00      	cmp	r3, #0
 800767e:	bf0c      	ite	eq
 8007680:	2301      	moveq	r3, #1
 8007682:	2300      	movne	r3, #0
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <HAL_I2C_Init+0x196>
 800768a:	2301      	movs	r3, #1
 800768c:	e022      	b.n	80076d4 <HAL_I2C_Init+0x1dc>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10e      	bne.n	80076b4 <HAL_I2C_Init+0x1bc>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	1e58      	subs	r0, r3, #1
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6859      	ldr	r1, [r3, #4]
 800769e:	460b      	mov	r3, r1
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	440b      	add	r3, r1
 80076a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80076a8:	3301      	adds	r3, #1
 80076aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076b2:	e00f      	b.n	80076d4 <HAL_I2C_Init+0x1dc>
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	1e58      	subs	r0, r3, #1
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6859      	ldr	r1, [r3, #4]
 80076bc:	460b      	mov	r3, r1
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	440b      	add	r3, r1
 80076c2:	0099      	lsls	r1, r3, #2
 80076c4:	440b      	add	r3, r1
 80076c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80076ca:	3301      	adds	r3, #1
 80076cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	6809      	ldr	r1, [r1, #0]
 80076d8:	4313      	orrs	r3, r2
 80076da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69da      	ldr	r2, [r3, #28]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	430a      	orrs	r2, r1
 80076f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007702:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6911      	ldr	r1, [r2, #16]
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	68d2      	ldr	r2, [r2, #12]
 800770e:	4311      	orrs	r1, r2
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	6812      	ldr	r2, [r2, #0]
 8007714:	430b      	orrs	r3, r1
 8007716:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
 800771e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	695a      	ldr	r2, [r3, #20]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	431a      	orrs	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f042 0201 	orr.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	000186a0 	.word	0x000186a0
 8007770:	001e847f 	.word	0x001e847f
 8007774:	003d08ff 	.word	0x003d08ff
 8007778:	431bde83 	.word	0x431bde83
 800777c:	10624dd3 	.word	0x10624dd3

08007780 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d101      	bne.n	8007792 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e021      	b.n	80077d6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2224      	movs	r2, #36	; 0x24
 8007796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f022 0201 	bic.w	r2, r2, #1
 80077a8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7f9 fff2 	bl	8001794 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
	...

080077e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b088      	sub	sp, #32
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	4608      	mov	r0, r1
 80077ea:	4611      	mov	r1, r2
 80077ec:	461a      	mov	r2, r3
 80077ee:	4603      	mov	r3, r0
 80077f0:	817b      	strh	r3, [r7, #10]
 80077f2:	460b      	mov	r3, r1
 80077f4:	813b      	strh	r3, [r7, #8]
 80077f6:	4613      	mov	r3, r2
 80077f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077fa:	f7fd f9e5 	bl	8004bc8 <HAL_GetTick>
 80077fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007806:	b2db      	uxtb	r3, r3
 8007808:	2b20      	cmp	r3, #32
 800780a:	f040 80d9 	bne.w	80079c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	2319      	movs	r3, #25
 8007814:	2201      	movs	r2, #1
 8007816:	496d      	ldr	r1, [pc, #436]	; (80079cc <HAL_I2C_Mem_Write+0x1ec>)
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fc8d 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d001      	beq.n	8007828 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007824:	2302      	movs	r3, #2
 8007826:	e0cc      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800782e:	2b01      	cmp	r3, #1
 8007830:	d101      	bne.n	8007836 <HAL_I2C_Mem_Write+0x56>
 8007832:	2302      	movs	r3, #2
 8007834:	e0c5      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b01      	cmp	r3, #1
 800784a:	d007      	beq.n	800785c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 0201 	orr.w	r2, r2, #1
 800785a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800786a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2221      	movs	r2, #33	; 0x21
 8007870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2240      	movs	r2, #64	; 0x40
 8007878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6a3a      	ldr	r2, [r7, #32]
 8007886:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800788c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007892:	b29a      	uxth	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4a4d      	ldr	r2, [pc, #308]	; (80079d0 <HAL_I2C_Mem_Write+0x1f0>)
 800789c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800789e:	88f8      	ldrh	r0, [r7, #6]
 80078a0:	893a      	ldrh	r2, [r7, #8]
 80078a2:	8979      	ldrh	r1, [r7, #10]
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	9301      	str	r3, [sp, #4]
 80078a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	4603      	mov	r3, r0
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f000 fac4 	bl	8007e3c <I2C_RequestMemoryWrite>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d052      	beq.n	8007960 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e081      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f000 fd0e 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00d      	beq.n	80078ea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d2:	2b04      	cmp	r3, #4
 80078d4:	d107      	bne.n	80078e6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e06b      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ee:	781a      	ldrb	r2, [r3, #0]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007904:	3b01      	subs	r3, #1
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007910:	b29b      	uxth	r3, r3
 8007912:	3b01      	subs	r3, #1
 8007914:	b29a      	uxth	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	f003 0304 	and.w	r3, r3, #4
 8007924:	2b04      	cmp	r3, #4
 8007926:	d11b      	bne.n	8007960 <HAL_I2C_Mem_Write+0x180>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800792c:	2b00      	cmp	r3, #0
 800792e:	d017      	beq.n	8007960 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007934:	781a      	ldrb	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007940:	1c5a      	adds	r2, r3, #1
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800794a:	3b01      	subs	r3, #1
 800794c:	b29a      	uxth	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007956:	b29b      	uxth	r3, r3
 8007958:	3b01      	subs	r3, #1
 800795a:	b29a      	uxth	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007964:	2b00      	cmp	r3, #0
 8007966:	d1aa      	bne.n	80078be <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	f000 fcfa 	bl	8008366 <I2C_WaitOnBTFFlagUntilTimeout>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00d      	beq.n	8007994 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797c:	2b04      	cmp	r3, #4
 800797e:	d107      	bne.n	8007990 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800798e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e016      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80079bc:	2300      	movs	r3, #0
 80079be:	e000      	b.n	80079c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80079c0:	2302      	movs	r3, #2
  }
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3718      	adds	r7, #24
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	00100002 	.word	0x00100002
 80079d0:	ffff0000 	.word	0xffff0000

080079d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08c      	sub	sp, #48	; 0x30
 80079d8:	af02      	add	r7, sp, #8
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	4608      	mov	r0, r1
 80079de:	4611      	mov	r1, r2
 80079e0:	461a      	mov	r2, r3
 80079e2:	4603      	mov	r3, r0
 80079e4:	817b      	strh	r3, [r7, #10]
 80079e6:	460b      	mov	r3, r1
 80079e8:	813b      	strh	r3, [r7, #8]
 80079ea:	4613      	mov	r3, r2
 80079ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079ee:	f7fd f8eb 	bl	8004bc8 <HAL_GetTick>
 80079f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b20      	cmp	r3, #32
 80079fe:	f040 8208 	bne.w	8007e12 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	2319      	movs	r3, #25
 8007a08:	2201      	movs	r2, #1
 8007a0a:	497b      	ldr	r1, [pc, #492]	; (8007bf8 <HAL_I2C_Mem_Read+0x224>)
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f000 fb93 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d001      	beq.n	8007a1c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007a18:	2302      	movs	r3, #2
 8007a1a:	e1fb      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d101      	bne.n	8007a2a <HAL_I2C_Mem_Read+0x56>
 8007a26:	2302      	movs	r3, #2
 8007a28:	e1f4      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d007      	beq.n	8007a50 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f042 0201 	orr.w	r2, r2, #1
 8007a4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2222      	movs	r2, #34	; 0x22
 8007a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2240      	movs	r2, #64	; 0x40
 8007a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4a5b      	ldr	r2, [pc, #364]	; (8007bfc <HAL_I2C_Mem_Read+0x228>)
 8007a90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a92:	88f8      	ldrh	r0, [r7, #6]
 8007a94:	893a      	ldrh	r2, [r7, #8]
 8007a96:	8979      	ldrh	r1, [r7, #10]
 8007a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9a:	9301      	str	r3, [sp, #4]
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 fa60 	bl	8007f68 <I2C_RequestMemoryRead>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e1b0      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d113      	bne.n	8007ae2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aba:	2300      	movs	r3, #0
 8007abc:	623b      	str	r3, [r7, #32]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	623b      	str	r3, [r7, #32]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	623b      	str	r3, [r7, #32]
 8007ace:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	e184      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d11b      	bne.n	8007b22 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007af8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007afa:	2300      	movs	r3, #0
 8007afc:	61fb      	str	r3, [r7, #28]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	61fb      	str	r3, [r7, #28]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	61fb      	str	r3, [r7, #28]
 8007b0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b1e:	601a      	str	r2, [r3, #0]
 8007b20:	e164      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b26:	2b02      	cmp	r3, #2
 8007b28:	d11b      	bne.n	8007b62 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b38:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	61bb      	str	r3, [r7, #24]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	695b      	ldr	r3, [r3, #20]
 8007b54:	61bb      	str	r3, [r7, #24]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	699b      	ldr	r3, [r3, #24]
 8007b5c:	61bb      	str	r3, [r7, #24]
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	e144      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b62:	2300      	movs	r3, #0
 8007b64:	617b      	str	r3, [r7, #20]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	695b      	ldr	r3, [r3, #20]
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b78:	e138      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b7e:	2b03      	cmp	r3, #3
 8007b80:	f200 80f1 	bhi.w	8007d66 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d123      	bne.n	8007bd4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b90:	68f8      	ldr	r0, [r7, #12]
 8007b92:	f000 fc29 	bl	80083e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e139      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	691a      	ldr	r2, [r3, #16]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007baa:	b2d2      	uxtb	r2, r2
 8007bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb2:	1c5a      	adds	r2, r3, #1
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	b29a      	uxth	r2, r3
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bd2:	e10b      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d14e      	bne.n	8007c7a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be2:	2200      	movs	r2, #0
 8007be4:	4906      	ldr	r1, [pc, #24]	; (8007c00 <HAL_I2C_Mem_Read+0x22c>)
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f000 faa6 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d008      	beq.n	8007c04 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e10e      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
 8007bf6:	bf00      	nop
 8007bf8:	00100002 	.word	0x00100002
 8007bfc:	ffff0000 	.word	0xffff0000
 8007c00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1e:	b2d2      	uxtb	r2, r2
 8007c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c26:	1c5a      	adds	r2, r3, #1
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c30:	3b01      	subs	r3, #1
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	691a      	ldr	r2, [r3, #16]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c50:	b2d2      	uxtb	r2, r2
 8007c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c62:	3b01      	subs	r3, #1
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	3b01      	subs	r3, #1
 8007c72:	b29a      	uxth	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c78:	e0b8      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c80:	2200      	movs	r2, #0
 8007c82:	4966      	ldr	r1, [pc, #408]	; (8007e1c <HAL_I2C_Mem_Read+0x448>)
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 fa57 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d001      	beq.n	8007c94 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e0bf      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ca2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	691a      	ldr	r2, [r3, #16]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cae:	b2d2      	uxtb	r2, r2
 8007cb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb6:	1c5a      	adds	r2, r3, #1
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cdc:	2200      	movs	r2, #0
 8007cde:	494f      	ldr	r1, [pc, #316]	; (8007e1c <HAL_I2C_Mem_Read+0x448>)
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	f000 fa29 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e091      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	691a      	ldr	r2, [r3, #16]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0a:	b2d2      	uxtb	r2, r2
 8007d0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d12:	1c5a      	adds	r2, r3, #1
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	b29a      	uxth	r2, r3
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	691a      	ldr	r2, [r3, #16]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3c:	b2d2      	uxtb	r2, r2
 8007d3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d44:	1c5a      	adds	r2, r3, #1
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d64:	e042      	b.n	8007dec <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f000 fb3c 	bl	80083e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d001      	beq.n	8007d7a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e04c      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	b2d2      	uxtb	r2, r2
 8007d86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	1c5a      	adds	r2, r3, #1
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d96:	3b01      	subs	r3, #1
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	3b01      	subs	r3, #1
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	f003 0304 	and.w	r3, r3, #4
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d118      	bne.n	8007dec <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	691a      	ldr	r2, [r3, #16]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	b2d2      	uxtb	r2, r2
 8007dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	3b01      	subs	r3, #1
 8007de6:	b29a      	uxth	r2, r3
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f47f aec2 	bne.w	8007b7a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2220      	movs	r2, #32
 8007dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	e000      	b.n	8007e14 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007e12:	2302      	movs	r3, #2
  }
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3728      	adds	r7, #40	; 0x28
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	00010004 	.word	0x00010004

08007e20 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2e:	b2db      	uxtb	r3, r3
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b088      	sub	sp, #32
 8007e40:	af02      	add	r7, sp, #8
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	4608      	mov	r0, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	817b      	strh	r3, [r7, #10]
 8007e4e:	460b      	mov	r3, r1
 8007e50:	813b      	strh	r3, [r7, #8]
 8007e52:	4613      	mov	r3, r2
 8007e54:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	6a3b      	ldr	r3, [r7, #32]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f000 f960 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00d      	beq.n	8007e9a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e8c:	d103      	bne.n	8007e96 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e94:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e05f      	b.n	8007f5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e9a:	897b      	ldrh	r3, [r7, #10]
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ea8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eac:	6a3a      	ldr	r2, [r7, #32]
 8007eae:	492d      	ldr	r1, [pc, #180]	; (8007f64 <I2C_RequestMemoryWrite+0x128>)
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 f998 	bl	80081e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e04c      	b.n	8007f5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	617b      	str	r3, [r7, #20]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	617b      	str	r3, [r7, #20]
 8007ed4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ed8:	6a39      	ldr	r1, [r7, #32]
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f000 fa02 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00d      	beq.n	8007f02 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	2b04      	cmp	r3, #4
 8007eec:	d107      	bne.n	8007efe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007efc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e02b      	b.n	8007f5a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f02:	88fb      	ldrh	r3, [r7, #6]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d105      	bne.n	8007f14 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f08:	893b      	ldrh	r3, [r7, #8]
 8007f0a:	b2da      	uxtb	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	611a      	str	r2, [r3, #16]
 8007f12:	e021      	b.n	8007f58 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f14:	893b      	ldrh	r3, [r7, #8]
 8007f16:	0a1b      	lsrs	r3, r3, #8
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	b2da      	uxtb	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f24:	6a39      	ldr	r1, [r7, #32]
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 f9dc 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00d      	beq.n	8007f4e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	d107      	bne.n	8007f4a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f48:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e005      	b.n	8007f5a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f4e:	893b      	ldrh	r3, [r7, #8]
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3718      	adds	r7, #24
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	00010002 	.word	0x00010002

08007f68 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b088      	sub	sp, #32
 8007f6c:	af02      	add	r7, sp, #8
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	4608      	mov	r0, r1
 8007f72:	4611      	mov	r1, r2
 8007f74:	461a      	mov	r2, r3
 8007f76:	4603      	mov	r3, r0
 8007f78:	817b      	strh	r3, [r7, #10]
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	813b      	strh	r3, [r7, #8]
 8007f7e:	4613      	mov	r3, r2
 8007f80:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f90:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fa0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa4:	9300      	str	r3, [sp, #0]
 8007fa6:	6a3b      	ldr	r3, [r7, #32]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f000 f8c2 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00d      	beq.n	8007fd6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fc8:	d103      	bne.n	8007fd2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e0aa      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007fd6:	897b      	ldrh	r3, [r7, #10]
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	461a      	mov	r2, r3
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007fe4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe8:	6a3a      	ldr	r2, [r7, #32]
 8007fea:	4952      	ldr	r1, [pc, #328]	; (8008134 <I2C_RequestMemoryRead+0x1cc>)
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 f8fa 	bl	80081e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d001      	beq.n	8007ffc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e097      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	617b      	str	r3, [r7, #20]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008014:	6a39      	ldr	r1, [r7, #32]
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f000 f964 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00d      	beq.n	800803e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008026:	2b04      	cmp	r3, #4
 8008028:	d107      	bne.n	800803a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008038:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	e076      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800803e:	88fb      	ldrh	r3, [r7, #6]
 8008040:	2b01      	cmp	r3, #1
 8008042:	d105      	bne.n	8008050 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008044:	893b      	ldrh	r3, [r7, #8]
 8008046:	b2da      	uxtb	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	611a      	str	r2, [r3, #16]
 800804e:	e021      	b.n	8008094 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008050:	893b      	ldrh	r3, [r7, #8]
 8008052:	0a1b      	lsrs	r3, r3, #8
 8008054:	b29b      	uxth	r3, r3
 8008056:	b2da      	uxtb	r2, r3
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800805e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008060:	6a39      	ldr	r1, [r7, #32]
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f93e 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00d      	beq.n	800808a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008072:	2b04      	cmp	r3, #4
 8008074:	d107      	bne.n	8008086 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008084:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e050      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800808a:	893b      	ldrh	r3, [r7, #8]
 800808c:	b2da      	uxtb	r2, r3
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008096:	6a39      	ldr	r1, [r7, #32]
 8008098:	68f8      	ldr	r0, [r7, #12]
 800809a:	f000 f923 	bl	80082e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00d      	beq.n	80080c0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a8:	2b04      	cmp	r3, #4
 80080aa:	d107      	bne.n	80080bc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080ba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e035      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080ce:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	6a3b      	ldr	r3, [r7, #32]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 f82b 	bl	8008138 <I2C_WaitOnFlagUntilTimeout>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00d      	beq.n	8008104 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080f6:	d103      	bne.n	8008100 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008100:	2303      	movs	r3, #3
 8008102:	e013      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008104:	897b      	ldrh	r3, [r7, #10]
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f043 0301 	orr.w	r3, r3, #1
 800810c:	b2da      	uxtb	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008116:	6a3a      	ldr	r2, [r7, #32]
 8008118:	4906      	ldr	r1, [pc, #24]	; (8008134 <I2C_RequestMemoryRead+0x1cc>)
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f000 f863 	bl	80081e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e000      	b.n	800812c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	00010002 	.word	0x00010002

08008138 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	603b      	str	r3, [r7, #0]
 8008144:	4613      	mov	r3, r2
 8008146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008148:	e025      	b.n	8008196 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008150:	d021      	beq.n	8008196 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008152:	f7fc fd39 	bl	8004bc8 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	429a      	cmp	r2, r3
 8008160:	d302      	bcc.n	8008168 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d116      	bne.n	8008196 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2200      	movs	r2, #0
 800816c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2220      	movs	r2, #32
 8008172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008182:	f043 0220 	orr.w	r2, r3, #32
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e023      	b.n	80081de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	0c1b      	lsrs	r3, r3, #16
 800819a:	b2db      	uxtb	r3, r3
 800819c:	2b01      	cmp	r3, #1
 800819e:	d10d      	bne.n	80081bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	43da      	mvns	r2, r3
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	4013      	ands	r3, r2
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	bf0c      	ite	eq
 80081b2:	2301      	moveq	r3, #1
 80081b4:	2300      	movne	r3, #0
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	461a      	mov	r2, r3
 80081ba:	e00c      	b.n	80081d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	43da      	mvns	r2, r3
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	4013      	ands	r3, r2
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	bf0c      	ite	eq
 80081ce:	2301      	moveq	r3, #1
 80081d0:	2300      	movne	r3, #0
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	461a      	mov	r2, r3
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d0b6      	beq.n	800814a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80081e6:	b580      	push	{r7, lr}
 80081e8:	b084      	sub	sp, #16
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	60f8      	str	r0, [r7, #12]
 80081ee:	60b9      	str	r1, [r7, #8]
 80081f0:	607a      	str	r2, [r7, #4]
 80081f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081f4:	e051      	b.n	800829a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	695b      	ldr	r3, [r3, #20]
 80081fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008204:	d123      	bne.n	800824e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008214:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800821e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2200      	movs	r2, #0
 8008224:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2220      	movs	r2, #32
 800822a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800823a:	f043 0204 	orr.w	r2, r3, #4
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e046      	b.n	80082dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008254:	d021      	beq.n	800829a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008256:	f7fc fcb7 	bl	8004bc8 <HAL_GetTick>
 800825a:	4602      	mov	r2, r0
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	1ad3      	subs	r3, r2, r3
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	429a      	cmp	r2, r3
 8008264:	d302      	bcc.n	800826c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d116      	bne.n	800829a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2220      	movs	r2, #32
 8008276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008286:	f043 0220 	orr.w	r2, r3, #32
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2200      	movs	r2, #0
 8008292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e020      	b.n	80082dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	0c1b      	lsrs	r3, r3, #16
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d10c      	bne.n	80082be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	43da      	mvns	r2, r3
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	4013      	ands	r3, r2
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	bf14      	ite	ne
 80082b6:	2301      	movne	r3, #1
 80082b8:	2300      	moveq	r3, #0
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	e00b      	b.n	80082d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	43da      	mvns	r2, r3
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	4013      	ands	r3, r2
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bf14      	ite	ne
 80082d0:	2301      	movne	r3, #1
 80082d2:	2300      	moveq	r3, #0
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d18d      	bne.n	80081f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082f0:	e02d      	b.n	800834e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 f8ce 	bl	8008494 <I2C_IsAcknowledgeFailed>
 80082f8:	4603      	mov	r3, r0
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d001      	beq.n	8008302 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e02d      	b.n	800835e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008308:	d021      	beq.n	800834e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800830a:	f7fc fc5d 	bl	8004bc8 <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	429a      	cmp	r2, r3
 8008318:	d302      	bcc.n	8008320 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d116      	bne.n	800834e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2200      	movs	r2, #0
 8008324:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2220      	movs	r2, #32
 800832a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800833a:	f043 0220 	orr.w	r2, r3, #32
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e007      	b.n	800835e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008358:	2b80      	cmp	r3, #128	; 0x80
 800835a:	d1ca      	bne.n	80082f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	60f8      	str	r0, [r7, #12]
 800836e:	60b9      	str	r1, [r7, #8]
 8008370:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008372:	e02d      	b.n	80083d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f000 f88d 	bl	8008494 <I2C_IsAcknowledgeFailed>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d001      	beq.n	8008384 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e02d      	b.n	80083e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838a:	d021      	beq.n	80083d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800838c:	f7fc fc1c 	bl	8004bc8 <HAL_GetTick>
 8008390:	4602      	mov	r2, r0
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	429a      	cmp	r2, r3
 800839a:	d302      	bcc.n	80083a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d116      	bne.n	80083d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083bc:	f043 0220 	orr.w	r2, r3, #32
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e007      	b.n	80083e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	695b      	ldr	r3, [r3, #20]
 80083d6:	f003 0304 	and.w	r3, r3, #4
 80083da:	2b04      	cmp	r3, #4
 80083dc:	d1ca      	bne.n	8008374 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083f4:	e042      	b.n	800847c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	695b      	ldr	r3, [r3, #20]
 80083fc:	f003 0310 	and.w	r3, r3, #16
 8008400:	2b10      	cmp	r3, #16
 8008402:	d119      	bne.n	8008438 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f06f 0210 	mvn.w	r2, #16
 800840c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2220      	movs	r2, #32
 8008418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e029      	b.n	800848c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008438:	f7fc fbc6 	bl	8004bc8 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	68ba      	ldr	r2, [r7, #8]
 8008444:	429a      	cmp	r2, r3
 8008446:	d302      	bcc.n	800844e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d116      	bne.n	800847c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2220      	movs	r2, #32
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008468:	f043 0220 	orr.w	r2, r3, #32
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008478:	2301      	movs	r3, #1
 800847a:	e007      	b.n	800848c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008486:	2b40      	cmp	r3, #64	; 0x40
 8008488:	d1b5      	bne.n	80083f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	3710      	adds	r7, #16
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084aa:	d11b      	bne.n	80084e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80084b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2220      	movs	r2, #32
 80084c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d0:	f043 0204 	orr.w	r2, r3, #4
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e000      	b.n	80084e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
	...

080084f4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b088      	sub	sp, #32
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d101      	bne.n	8008506 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	e128      	b.n	8008758 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800850c:	b2db      	uxtb	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	d109      	bne.n	8008526 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a90      	ldr	r2, [pc, #576]	; (8008760 <HAL_I2S_Init+0x26c>)
 800851e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7f9 f959 	bl	80017d8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2202      	movs	r2, #2
 800852a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	69db      	ldr	r3, [r3, #28]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6812      	ldr	r2, [r2, #0]
 8008538:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800853c:	f023 030f 	bic.w	r3, r3, #15
 8008540:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2202      	movs	r2, #2
 8008548:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	2b02      	cmp	r3, #2
 8008550:	d060      	beq.n	8008614 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d102      	bne.n	8008560 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800855a:	2310      	movs	r3, #16
 800855c:	617b      	str	r3, [r7, #20]
 800855e:	e001      	b.n	8008564 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8008560:	2320      	movs	r3, #32
 8008562:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	2b20      	cmp	r3, #32
 800856a:	d802      	bhi.n	8008572 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	005b      	lsls	r3, r3, #1
 8008570:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8008572:	2001      	movs	r0, #1
 8008574:	f001 fbe6 	bl	8009d44 <HAL_RCCEx_GetPeriphCLKFreq>
 8008578:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	691b      	ldr	r3, [r3, #16]
 800857e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008582:	d125      	bne.n	80085d0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d010      	beq.n	80085ae <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	fbb2 f2f3 	udiv	r2, r2, r3
 8008596:	4613      	mov	r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	005b      	lsls	r3, r3, #1
 800859e:	461a      	mov	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	695b      	ldr	r3, [r3, #20]
 80085a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80085a8:	3305      	adds	r3, #5
 80085aa:	613b      	str	r3, [r7, #16]
 80085ac:	e01f      	b.n	80085ee <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	00db      	lsls	r3, r3, #3
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80085b8:	4613      	mov	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	005b      	lsls	r3, r3, #1
 80085c0:	461a      	mov	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ca:	3305      	adds	r3, #5
 80085cc:	613b      	str	r3, [r7, #16]
 80085ce:	e00e      	b.n	80085ee <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80085d8:	4613      	mov	r3, r2
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	4413      	add	r3, r2
 80085de:	005b      	lsls	r3, r3, #1
 80085e0:	461a      	mov	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ea:	3305      	adds	r3, #5
 80085ec:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	4a5c      	ldr	r2, [pc, #368]	; (8008764 <HAL_I2S_Init+0x270>)
 80085f2:	fba2 2303 	umull	r2, r3, r2, r3
 80085f6:	08db      	lsrs	r3, r3, #3
 80085f8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	f003 0301 	and.w	r3, r3, #1
 8008600:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008602:	693a      	ldr	r2, [r7, #16]
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	085b      	lsrs	r3, r3, #1
 800860a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	021b      	lsls	r3, r3, #8
 8008610:	61bb      	str	r3, [r7, #24]
 8008612:	e003      	b.n	800861c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008614:	2302      	movs	r3, #2
 8008616:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d902      	bls.n	8008628 <HAL_I2S_Init+0x134>
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	2bff      	cmp	r3, #255	; 0xff
 8008626:	d907      	bls.n	8008638 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800862c:	f043 0210 	orr.w	r2, r3, #16
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008634:	2301      	movs	r3, #1
 8008636:	e08f      	b.n	8008758 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	691a      	ldr	r2, [r3, #16]
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	ea42 0103 	orr.w	r1, r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	69fa      	ldr	r2, [r7, #28]
 8008648:	430a      	orrs	r2, r1
 800864a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	69db      	ldr	r3, [r3, #28]
 8008652:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008656:	f023 030f 	bic.w	r3, r3, #15
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	6851      	ldr	r1, [r2, #4]
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	6892      	ldr	r2, [r2, #8]
 8008662:	4311      	orrs	r1, r2
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	68d2      	ldr	r2, [r2, #12]
 8008668:	4311      	orrs	r1, r2
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	6992      	ldr	r2, [r2, #24]
 800866e:	430a      	orrs	r2, r1
 8008670:	431a      	orrs	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800867a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d161      	bne.n	8008748 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a38      	ldr	r2, [pc, #224]	; (8008768 <HAL_I2S_Init+0x274>)
 8008688:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a37      	ldr	r2, [pc, #220]	; (800876c <HAL_I2S_Init+0x278>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d101      	bne.n	8008698 <HAL_I2S_Init+0x1a4>
 8008694:	4b36      	ldr	r3, [pc, #216]	; (8008770 <HAL_I2S_Init+0x27c>)
 8008696:	e001      	b.n	800869c <HAL_I2S_Init+0x1a8>
 8008698:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	6812      	ldr	r2, [r2, #0]
 80086a2:	4932      	ldr	r1, [pc, #200]	; (800876c <HAL_I2S_Init+0x278>)
 80086a4:	428a      	cmp	r2, r1
 80086a6:	d101      	bne.n	80086ac <HAL_I2S_Init+0x1b8>
 80086a8:	4a31      	ldr	r2, [pc, #196]	; (8008770 <HAL_I2S_Init+0x27c>)
 80086aa:	e001      	b.n	80086b0 <HAL_I2S_Init+0x1bc>
 80086ac:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80086b0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80086b4:	f023 030f 	bic.w	r3, r3, #15
 80086b8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a2b      	ldr	r2, [pc, #172]	; (800876c <HAL_I2S_Init+0x278>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d101      	bne.n	80086c8 <HAL_I2S_Init+0x1d4>
 80086c4:	4b2a      	ldr	r3, [pc, #168]	; (8008770 <HAL_I2S_Init+0x27c>)
 80086c6:	e001      	b.n	80086cc <HAL_I2S_Init+0x1d8>
 80086c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086cc:	2202      	movs	r2, #2
 80086ce:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a25      	ldr	r2, [pc, #148]	; (800876c <HAL_I2S_Init+0x278>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d101      	bne.n	80086de <HAL_I2S_Init+0x1ea>
 80086da:	4b25      	ldr	r3, [pc, #148]	; (8008770 <HAL_I2S_Init+0x27c>)
 80086dc:	e001      	b.n	80086e2 <HAL_I2S_Init+0x1ee>
 80086de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086ee:	d003      	beq.n	80086f8 <HAL_I2S_Init+0x204>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d103      	bne.n	8008700 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80086f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80086fc:	613b      	str	r3, [r7, #16]
 80086fe:	e001      	b.n	8008704 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008700:	2300      	movs	r3, #0
 8008702:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800870e:	4313      	orrs	r3, r2
 8008710:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008718:	4313      	orrs	r3, r2
 800871a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	699b      	ldr	r3, [r3, #24]
 8008720:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008722:	4313      	orrs	r3, r2
 8008724:	b29a      	uxth	r2, r3
 8008726:	897b      	ldrh	r3, [r7, #10]
 8008728:	4313      	orrs	r3, r2
 800872a:	b29b      	uxth	r3, r3
 800872c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008730:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a0d      	ldr	r2, [pc, #52]	; (800876c <HAL_I2S_Init+0x278>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d101      	bne.n	8008740 <HAL_I2S_Init+0x24c>
 800873c:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <HAL_I2S_Init+0x27c>)
 800873e:	e001      	b.n	8008744 <HAL_I2S_Init+0x250>
 8008740:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008744:	897a      	ldrh	r2, [r7, #10]
 8008746:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	3720      	adds	r7, #32
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}
 8008760:	08008c31 	.word	0x08008c31
 8008764:	cccccccd 	.word	0xcccccccd
 8008768:	08008d45 	.word	0x08008d45
 800876c:	40003800 	.word	0x40003800
 8008770:	40003400 	.word	0x40003400

08008774 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	4613      	mov	r3, r2
 8008780:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d002      	beq.n	800878e <HAL_I2S_Transmit_DMA+0x1a>
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e08e      	b.n	80088b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b01      	cmp	r3, #1
 800879c:	d101      	bne.n	80087a2 <HAL_I2S_Transmit_DMA+0x2e>
 800879e:	2302      	movs	r3, #2
 80087a0:	e086      	b.n	80088b0 <HAL_I2S_Transmit_DMA+0x13c>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2201      	movs	r2, #1
 80087a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d005      	beq.n	80087c2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80087be:	2302      	movs	r3, #2
 80087c0:	e076      	b.n	80088b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2203      	movs	r2, #3
 80087c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	68ba      	ldr	r2, [r7, #8]
 80087d4:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	69db      	ldr	r3, [r3, #28]
 80087dc:	f003 0307 	and.w	r3, r3, #7
 80087e0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	2b03      	cmp	r3, #3
 80087e6:	d002      	beq.n	80087ee <HAL_I2S_Transmit_DMA+0x7a>
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	2b05      	cmp	r3, #5
 80087ec:	d10a      	bne.n	8008804 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80087ee:	88fb      	ldrh	r3, [r7, #6]
 80087f0:	005b      	lsls	r3, r3, #1
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80087f8:	88fb      	ldrh	r3, [r7, #6]
 80087fa:	005b      	lsls	r3, r3, #1
 80087fc:	b29a      	uxth	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008802:	e005      	b.n	8008810 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	88fa      	ldrh	r2, [r7, #6]
 8008808:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	88fa      	ldrh	r2, [r7, #6]
 800880e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008814:	4a28      	ldr	r2, [pc, #160]	; (80088b8 <HAL_I2S_Transmit_DMA+0x144>)
 8008816:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881c:	4a27      	ldr	r2, [pc, #156]	; (80088bc <HAL_I2S_Transmit_DMA+0x148>)
 800881e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008824:	4a26      	ldr	r2, [pc, #152]	; (80088c0 <HAL_I2S_Transmit_DMA+0x14c>)
 8008826:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008830:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008838:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800883e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008840:	f7fc fc8a 	bl	8005158 <HAL_DMA_Start_IT>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d00f      	beq.n	800886a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800884e:	f043 0208 	orr.w	r2, r3, #8
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e022      	b.n	80088b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	69db      	ldr	r3, [r3, #28]
 8008870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008874:	2b00      	cmp	r3, #0
 8008876:	d107      	bne.n	8008888 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	69da      	ldr	r2, [r3, #28]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008886:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f003 0302 	and.w	r3, r3, #2
 8008892:	2b00      	cmp	r3, #0
 8008894:	d107      	bne.n	80088a6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f042 0202 	orr.w	r2, r2, #2
 80088a4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80088ae:	2300      	movs	r3, #0
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3718      	adds	r7, #24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	08008b0f 	.word	0x08008b0f
 80088bc:	08008acd 	.word	0x08008acd
 80088c0:	08008b2b 	.word	0x08008b2b

080088c4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d101      	bne.n	80088dc <HAL_I2S_DMAPause+0x18>
 80088d8:	2302      	movs	r3, #2
 80088da:	e04a      	b.n	8008972 <HAL_I2S_DMAPause+0xae>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	2b03      	cmp	r3, #3
 80088ee:	d108      	bne.n	8008902 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	685a      	ldr	r2, [r3, #4]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f022 0202 	bic.w	r2, r2, #2
 80088fe:	605a      	str	r2, [r3, #4]
 8008900:	e032      	b.n	8008968 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b04      	cmp	r3, #4
 800890c:	d108      	bne.n	8008920 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	685a      	ldr	r2, [r3, #4]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f022 0201 	bic.w	r2, r2, #1
 800891c:	605a      	str	r2, [r3, #4]
 800891e:	e023      	b.n	8008968 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008926:	b2db      	uxtb	r3, r3
 8008928:	2b05      	cmp	r3, #5
 800892a:	d11d      	bne.n	8008968 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	685a      	ldr	r2, [r3, #4]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f022 0203 	bic.w	r2, r2, #3
 800893a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a0f      	ldr	r2, [pc, #60]	; (8008980 <HAL_I2S_DMAPause+0xbc>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d101      	bne.n	800894a <HAL_I2S_DMAPause+0x86>
 8008946:	4b0f      	ldr	r3, [pc, #60]	; (8008984 <HAL_I2S_DMAPause+0xc0>)
 8008948:	e001      	b.n	800894e <HAL_I2S_DMAPause+0x8a>
 800894a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	490a      	ldr	r1, [pc, #40]	; (8008980 <HAL_I2S_DMAPause+0xbc>)
 8008956:	428b      	cmp	r3, r1
 8008958:	d101      	bne.n	800895e <HAL_I2S_DMAPause+0x9a>
 800895a:	4b0a      	ldr	r3, [pc, #40]	; (8008984 <HAL_I2S_DMAPause+0xc0>)
 800895c:	e001      	b.n	8008962 <HAL_I2S_DMAPause+0x9e>
 800895e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008962:	f022 0203 	bic.w	r2, r2, #3
 8008966:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008970:	2300      	movs	r3, #0
}
 8008972:	4618      	mov	r0, r3
 8008974:	370c      	adds	r7, #12
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	40003800 	.word	0x40003800
 8008984:	40003400 	.word	0x40003400

08008988 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008996:	b2db      	uxtb	r3, r3
 8008998:	2b01      	cmp	r3, #1
 800899a:	d101      	bne.n	80089a0 <HAL_I2S_DMAResume+0x18>
 800899c:	2302      	movs	r3, #2
 800899e:	e07d      	b.n	8008a9c <HAL_I2S_DMAResume+0x114>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b03      	cmp	r3, #3
 80089b2:	d108      	bne.n	80089c6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0202 	orr.w	r2, r2, #2
 80089c2:	605a      	str	r2, [r3, #4]
 80089c4:	e056      	b.n	8008a74 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d108      	bne.n	80089e4 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	685a      	ldr	r2, [r3, #4]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f042 0201 	orr.w	r2, r2, #1
 80089e0:	605a      	str	r2, [r3, #4]
 80089e2:	e047      	b.n	8008a74 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b05      	cmp	r3, #5
 80089ee:	d141      	bne.n	8008a74 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0203 	orr.w	r2, r2, #3
 80089fe:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a28      	ldr	r2, [pc, #160]	; (8008aa8 <HAL_I2S_DMAResume+0x120>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d101      	bne.n	8008a0e <HAL_I2S_DMAResume+0x86>
 8008a0a:	4b28      	ldr	r3, [pc, #160]	; (8008aac <HAL_I2S_DMAResume+0x124>)
 8008a0c:	e001      	b.n	8008a12 <HAL_I2S_DMAResume+0x8a>
 8008a0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4923      	ldr	r1, [pc, #140]	; (8008aa8 <HAL_I2S_DMAResume+0x120>)
 8008a1a:	428b      	cmp	r3, r1
 8008a1c:	d101      	bne.n	8008a22 <HAL_I2S_DMAResume+0x9a>
 8008a1e:	4b23      	ldr	r3, [pc, #140]	; (8008aac <HAL_I2S_DMAResume+0x124>)
 8008a20:	e001      	b.n	8008a26 <HAL_I2S_DMAResume+0x9e>
 8008a22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a26:	f042 0203 	orr.w	r2, r2, #3
 8008a2a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a1d      	ldr	r2, [pc, #116]	; (8008aa8 <HAL_I2S_DMAResume+0x120>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d101      	bne.n	8008a3a <HAL_I2S_DMAResume+0xb2>
 8008a36:	4b1d      	ldr	r3, [pc, #116]	; (8008aac <HAL_I2S_DMAResume+0x124>)
 8008a38:	e001      	b.n	8008a3e <HAL_I2S_DMAResume+0xb6>
 8008a3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d115      	bne.n	8008a74 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a16      	ldr	r2, [pc, #88]	; (8008aa8 <HAL_I2S_DMAResume+0x120>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d101      	bne.n	8008a56 <HAL_I2S_DMAResume+0xce>
 8008a52:	4b16      	ldr	r3, [pc, #88]	; (8008aac <HAL_I2S_DMAResume+0x124>)
 8008a54:	e001      	b.n	8008a5a <HAL_I2S_DMAResume+0xd2>
 8008a56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a5a:	69da      	ldr	r2, [r3, #28]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4911      	ldr	r1, [pc, #68]	; (8008aa8 <HAL_I2S_DMAResume+0x120>)
 8008a62:	428b      	cmp	r3, r1
 8008a64:	d101      	bne.n	8008a6a <HAL_I2S_DMAResume+0xe2>
 8008a66:	4b11      	ldr	r3, [pc, #68]	; (8008aac <HAL_I2S_DMAResume+0x124>)
 8008a68:	e001      	b.n	8008a6e <HAL_I2S_DMAResume+0xe6>
 8008a6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a72:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d107      	bne.n	8008a92 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	69da      	ldr	r2, [r3, #28]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a90:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	40003800 	.word	0x40003800
 8008aac:	40003400 	.word	0x40003400

08008ab0 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008abe:	b2db      	uxtb	r3, r3
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	69db      	ldr	r3, [r3, #28]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d10e      	bne.n	8008b00 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f022 0202 	bic.w	r2, r2, #2
 8008af0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7fb fe53 	bl	80047ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008b06:	bf00      	nop
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8008b1c:	68f8      	ldr	r0, [r7, #12]
 8008b1e:	f7fb fe57 	bl	80047d0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008b22:	bf00      	nop
 8008b24:	3710      	adds	r7, #16
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b084      	sub	sp, #16
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b36:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	685a      	ldr	r2, [r3, #4]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f022 0203 	bic.w	r2, r2, #3
 8008b46:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b60:	f043 0208 	orr.w	r2, r3, #8
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f7fb ffad 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008b6e:	bf00      	nop
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b082      	sub	sp, #8
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b82:	881a      	ldrh	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8e:	1c9a      	adds	r2, r3, #2
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	b29a      	uxth	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d10e      	bne.n	8008bca <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	685a      	ldr	r2, [r3, #4]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008bba:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7fb fdf1 	bl	80047ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008bca:	bf00      	nop
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b082      	sub	sp, #8
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68da      	ldr	r2, [r3, #12]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008be4:	b292      	uxth	r2, r2
 8008be6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bec:	1c9a      	adds	r2, r3, #2
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10e      	bne.n	8008c28 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	685a      	ldr	r2, [r3, #4]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008c18:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f7fb ff38 	bl	8004a98 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008c28:	bf00      	nop
 8008c2a:	3708      	adds	r7, #8
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b086      	sub	sp, #24
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b04      	cmp	r3, #4
 8008c4a:	d13a      	bne.n	8008cc2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d109      	bne.n	8008c6a <I2S_IRQHandler+0x3a>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c60:	2b40      	cmp	r3, #64	; 0x40
 8008c62:	d102      	bne.n	8008c6a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7ff ffb4 	bl	8008bd2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c70:	2b40      	cmp	r3, #64	; 0x40
 8008c72:	d126      	bne.n	8008cc2 <I2S_IRQHandler+0x92>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f003 0320 	and.w	r3, r3, #32
 8008c7e:	2b20      	cmp	r3, #32
 8008c80:	d11f      	bne.n	8008cc2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	685a      	ldr	r2, [r3, #4]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008c90:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008c92:	2300      	movs	r3, #0
 8008c94:	613b      	str	r3, [r7, #16]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	613b      	str	r3, [r7, #16]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	613b      	str	r3, [r7, #16]
 8008ca6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cb4:	f043 0202 	orr.w	r2, r3, #2
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f7fb ff03 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b03      	cmp	r3, #3
 8008ccc:	d136      	bne.n	8008d3c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f003 0302 	and.w	r3, r3, #2
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d109      	bne.n	8008cec <I2S_IRQHandler+0xbc>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ce2:	2b80      	cmp	r3, #128	; 0x80
 8008ce4:	d102      	bne.n	8008cec <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7ff ff45 	bl	8008b76 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f003 0308 	and.w	r3, r3, #8
 8008cf2:	2b08      	cmp	r3, #8
 8008cf4:	d122      	bne.n	8008d3c <I2S_IRQHandler+0x10c>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	f003 0320 	and.w	r3, r3, #32
 8008d00:	2b20      	cmp	r3, #32
 8008d02:	d11b      	bne.n	8008d3c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	685a      	ldr	r2, [r3, #4]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d12:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008d14:	2300      	movs	r3, #0
 8008d16:	60fb      	str	r3, [r7, #12]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2201      	movs	r2, #1
 8008d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d2e:	f043 0204 	orr.w	r2, r3, #4
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7fb fec6 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d3c:	bf00      	nop
 8008d3e:	3718      	adds	r7, #24
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b088      	sub	sp, #32
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4a92      	ldr	r2, [pc, #584]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d101      	bne.n	8008d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008d5e:	4b92      	ldr	r3, [pc, #584]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008d60:	e001      	b.n	8008d66 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008d62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a8b      	ldr	r2, [pc, #556]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d101      	bne.n	8008d80 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008d7c:	4b8a      	ldr	r3, [pc, #552]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008d7e:	e001      	b.n	8008d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008d80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d90:	d004      	beq.n	8008d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f040 8099 	bne.w	8008ece <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d107      	bne.n	8008db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d002      	beq.n	8008db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f000 f925 	bl	8009000 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	f003 0301 	and.w	r3, r3, #1
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d107      	bne.n	8008dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d002      	beq.n	8008dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f9c8 	bl	8009160 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd6:	2b40      	cmp	r3, #64	; 0x40
 8008dd8:	d13a      	bne.n	8008e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	f003 0320 	and.w	r3, r3, #32
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d035      	beq.n	8008e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a6e      	ldr	r2, [pc, #440]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d101      	bne.n	8008df2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008dee:	4b6e      	ldr	r3, [pc, #440]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008df0:	e001      	b.n	8008df6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008df2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4969      	ldr	r1, [pc, #420]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008dfe:	428b      	cmp	r3, r1
 8008e00:	d101      	bne.n	8008e06 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008e02:	4b69      	ldr	r3, [pc, #420]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008e04:	e001      	b.n	8008e0a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8008e06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008e0e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	685a      	ldr	r2, [r3, #4]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e1e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008e20:	2300      	movs	r3, #0
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2201      	movs	r2, #1
 8008e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e42:	f043 0202 	orr.w	r2, r3, #2
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7fb fe3c 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	f003 0308 	and.w	r3, r3, #8
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	f040 80c3 	bne.w	8008fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	f003 0320 	and.w	r3, r3, #32
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 80bd 	beq.w	8008fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685a      	ldr	r2, [r3, #4]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e76:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a49      	ldr	r2, [pc, #292]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d101      	bne.n	8008e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008e82:	4b49      	ldr	r3, [pc, #292]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008e84:	e001      	b.n	8008e8a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008e86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4944      	ldr	r1, [pc, #272]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008e92:	428b      	cmp	r3, r1
 8008e94:	d101      	bne.n	8008e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008e96:	4b44      	ldr	r3, [pc, #272]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008e98:	e001      	b.n	8008e9e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008e9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008ea2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	60bb      	str	r3, [r7, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	60bb      	str	r3, [r7, #8]
 8008eb0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ebe:	f043 0204 	orr.w	r2, r3, #4
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f7fb fdfe 	bl	8004ac8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008ecc:	e089      	b.n	8008fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	f003 0302 	and.w	r3, r3, #2
 8008ed4:	2b02      	cmp	r3, #2
 8008ed6:	d107      	bne.n	8008ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d002      	beq.n	8008ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 f8be 	bl	8009064 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d107      	bne.n	8008f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d002      	beq.n	8008f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f8fd 	bl	80090fc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f08:	2b40      	cmp	r3, #64	; 0x40
 8008f0a:	d12f      	bne.n	8008f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	f003 0320 	and.w	r3, r3, #32
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d02a      	beq.n	8008f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	685a      	ldr	r2, [r3, #4]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008f24:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a1e      	ldr	r2, [pc, #120]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d101      	bne.n	8008f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008f30:	4b1d      	ldr	r3, [pc, #116]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008f32:	e001      	b.n	8008f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008f34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4919      	ldr	r1, [pc, #100]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008f40:	428b      	cmp	r3, r1
 8008f42:	d101      	bne.n	8008f48 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008f44:	4b18      	ldr	r3, [pc, #96]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008f46:	e001      	b.n	8008f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008f48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f4c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008f50:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2201      	movs	r2, #1
 8008f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f5e:	f043 0202 	orr.w	r2, r3, #2
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f7fb fdae 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	f003 0308 	and.w	r3, r3, #8
 8008f72:	2b08      	cmp	r3, #8
 8008f74:	d136      	bne.n	8008fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f003 0320 	and.w	r3, r3, #32
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d031      	beq.n	8008fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a07      	ldr	r2, [pc, #28]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d101      	bne.n	8008f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008f8a:	4b07      	ldr	r3, [pc, #28]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008f8c:	e001      	b.n	8008f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008f8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4902      	ldr	r1, [pc, #8]	; (8008fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008f9a:	428b      	cmp	r3, r1
 8008f9c:	d106      	bne.n	8008fac <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8008f9e:	4b02      	ldr	r3, [pc, #8]	; (8008fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008fa0:	e006      	b.n	8008fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8008fa2:	bf00      	nop
 8008fa4:	40003800 	.word	0x40003800
 8008fa8:	40003400 	.word	0x40003400
 8008fac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008fb0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008fb4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008fc4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fd2:	f043 0204 	orr.w	r2, r3, #4
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7fb fd74 	bl	8004ac8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008fe0:	e000      	b.n	8008fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008fe2:	bf00      	nop
}
 8008fe4:	bf00      	nop
 8008fe6:	3720      	adds	r7, #32
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008ff4:	bf00      	nop
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900c:	1c99      	adds	r1, r3, #2
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	6251      	str	r1, [r2, #36]	; 0x24
 8009012:	881a      	ldrh	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800901e:	b29b      	uxth	r3, r3
 8009020:	3b01      	subs	r3, #1
 8009022:	b29a      	uxth	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d113      	bne.n	800905a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	685a      	ldr	r2, [r3, #4]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009040:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009046:	b29b      	uxth	r3, r3
 8009048:	2b00      	cmp	r3, #0
 800904a:	d106      	bne.n	800905a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f7ff ffc9 	bl	8008fec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800905a:	bf00      	nop
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
	...

08009064 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009070:	1c99      	adds	r1, r3, #2
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	6251      	str	r1, [r2, #36]	; 0x24
 8009076:	8819      	ldrh	r1, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a1d      	ldr	r2, [pc, #116]	; (80090f4 <I2SEx_TxISR_I2SExt+0x90>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d101      	bne.n	8009086 <I2SEx_TxISR_I2SExt+0x22>
 8009082:	4b1d      	ldr	r3, [pc, #116]	; (80090f8 <I2SEx_TxISR_I2SExt+0x94>)
 8009084:	e001      	b.n	800908a <I2SEx_TxISR_I2SExt+0x26>
 8009086:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800908a:	460a      	mov	r2, r1
 800908c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009092:	b29b      	uxth	r3, r3
 8009094:	3b01      	subs	r3, #1
 8009096:	b29a      	uxth	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d121      	bne.n	80090ea <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a12      	ldr	r2, [pc, #72]	; (80090f4 <I2SEx_TxISR_I2SExt+0x90>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d101      	bne.n	80090b4 <I2SEx_TxISR_I2SExt+0x50>
 80090b0:	4b11      	ldr	r3, [pc, #68]	; (80090f8 <I2SEx_TxISR_I2SExt+0x94>)
 80090b2:	e001      	b.n	80090b8 <I2SEx_TxISR_I2SExt+0x54>
 80090b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	490d      	ldr	r1, [pc, #52]	; (80090f4 <I2SEx_TxISR_I2SExt+0x90>)
 80090c0:	428b      	cmp	r3, r1
 80090c2:	d101      	bne.n	80090c8 <I2SEx_TxISR_I2SExt+0x64>
 80090c4:	4b0c      	ldr	r3, [pc, #48]	; (80090f8 <I2SEx_TxISR_I2SExt+0x94>)
 80090c6:	e001      	b.n	80090cc <I2SEx_TxISR_I2SExt+0x68>
 80090c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80090cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80090d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d106      	bne.n	80090ea <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2201      	movs	r2, #1
 80090e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f7ff ff81 	bl	8008fec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80090ea:	bf00      	nop
 80090ec:	3708      	adds	r7, #8
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	40003800 	.word	0x40003800
 80090f8:	40003400 	.word	0x40003400

080090fc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	68d8      	ldr	r0, [r3, #12]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800910e:	1c99      	adds	r1, r3, #2
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009114:	b282      	uxth	r2, r0
 8009116:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800911c:	b29b      	uxth	r3, r3
 800911e:	3b01      	subs	r3, #1
 8009120:	b29a      	uxth	r2, r3
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800912a:	b29b      	uxth	r3, r3
 800912c:	2b00      	cmp	r3, #0
 800912e:	d113      	bne.n	8009158 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	685a      	ldr	r2, [r3, #4]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800913e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009144:	b29b      	uxth	r3, r3
 8009146:	2b00      	cmp	r3, #0
 8009148:	d106      	bne.n	8009158 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2201      	movs	r2, #1
 800914e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f7ff ff4a 	bl	8008fec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009158:	bf00      	nop
 800915a:	3708      	adds	r7, #8
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a20      	ldr	r2, [pc, #128]	; (80091f0 <I2SEx_RxISR_I2SExt+0x90>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d101      	bne.n	8009176 <I2SEx_RxISR_I2SExt+0x16>
 8009172:	4b20      	ldr	r3, [pc, #128]	; (80091f4 <I2SEx_RxISR_I2SExt+0x94>)
 8009174:	e001      	b.n	800917a <I2SEx_RxISR_I2SExt+0x1a>
 8009176:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800917a:	68d8      	ldr	r0, [r3, #12]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009180:	1c99      	adds	r1, r3, #2
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009186:	b282      	uxth	r2, r0
 8009188:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800918e:	b29b      	uxth	r3, r3
 8009190:	3b01      	subs	r3, #1
 8009192:	b29a      	uxth	r2, r3
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800919c:	b29b      	uxth	r3, r3
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d121      	bne.n	80091e6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a12      	ldr	r2, [pc, #72]	; (80091f0 <I2SEx_RxISR_I2SExt+0x90>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d101      	bne.n	80091b0 <I2SEx_RxISR_I2SExt+0x50>
 80091ac:	4b11      	ldr	r3, [pc, #68]	; (80091f4 <I2SEx_RxISR_I2SExt+0x94>)
 80091ae:	e001      	b.n	80091b4 <I2SEx_RxISR_I2SExt+0x54>
 80091b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	490d      	ldr	r1, [pc, #52]	; (80091f0 <I2SEx_RxISR_I2SExt+0x90>)
 80091bc:	428b      	cmp	r3, r1
 80091be:	d101      	bne.n	80091c4 <I2SEx_RxISR_I2SExt+0x64>
 80091c0:	4b0c      	ldr	r3, [pc, #48]	; (80091f4 <I2SEx_RxISR_I2SExt+0x94>)
 80091c2:	e001      	b.n	80091c8 <I2SEx_RxISR_I2SExt+0x68>
 80091c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091c8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80091cc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d106      	bne.n	80091e6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7ff ff03 	bl	8008fec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80091e6:	bf00      	nop
 80091e8:	3708      	adds	r7, #8
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	40003800 	.word	0x40003800
 80091f4:	40003400 	.word	0x40003400

080091f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b086      	sub	sp, #24
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d101      	bne.n	800920a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e267      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	2b00      	cmp	r3, #0
 8009214:	d075      	beq.n	8009302 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009216:	4b88      	ldr	r3, [pc, #544]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	f003 030c 	and.w	r3, r3, #12
 800921e:	2b04      	cmp	r3, #4
 8009220:	d00c      	beq.n	800923c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009222:	4b85      	ldr	r3, [pc, #532]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800922a:	2b08      	cmp	r3, #8
 800922c:	d112      	bne.n	8009254 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800922e:	4b82      	ldr	r3, [pc, #520]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009236:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800923a:	d10b      	bne.n	8009254 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800923c:	4b7e      	ldr	r3, [pc, #504]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009244:	2b00      	cmp	r3, #0
 8009246:	d05b      	beq.n	8009300 <HAL_RCC_OscConfig+0x108>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d157      	bne.n	8009300 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009250:	2301      	movs	r3, #1
 8009252:	e242      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800925c:	d106      	bne.n	800926c <HAL_RCC_OscConfig+0x74>
 800925e:	4b76      	ldr	r3, [pc, #472]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a75      	ldr	r2, [pc, #468]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009268:	6013      	str	r3, [r2, #0]
 800926a:	e01d      	b.n	80092a8 <HAL_RCC_OscConfig+0xb0>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009274:	d10c      	bne.n	8009290 <HAL_RCC_OscConfig+0x98>
 8009276:	4b70      	ldr	r3, [pc, #448]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a6f      	ldr	r2, [pc, #444]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800927c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009280:	6013      	str	r3, [r2, #0]
 8009282:	4b6d      	ldr	r3, [pc, #436]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a6c      	ldr	r2, [pc, #432]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800928c:	6013      	str	r3, [r2, #0]
 800928e:	e00b      	b.n	80092a8 <HAL_RCC_OscConfig+0xb0>
 8009290:	4b69      	ldr	r3, [pc, #420]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a68      	ldr	r2, [pc, #416]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800929a:	6013      	str	r3, [r2, #0]
 800929c:	4b66      	ldr	r3, [pc, #408]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a65      	ldr	r2, [pc, #404]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 80092a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80092a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d013      	beq.n	80092d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092b0:	f7fb fc8a 	bl	8004bc8 <HAL_GetTick>
 80092b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092b6:	e008      	b.n	80092ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092b8:	f7fb fc86 	bl	8004bc8 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	2b64      	cmp	r3, #100	; 0x64
 80092c4:	d901      	bls.n	80092ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e207      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ca:	4b5b      	ldr	r3, [pc, #364]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d0f0      	beq.n	80092b8 <HAL_RCC_OscConfig+0xc0>
 80092d6:	e014      	b.n	8009302 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092d8:	f7fb fc76 	bl	8004bc8 <HAL_GetTick>
 80092dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092de:	e008      	b.n	80092f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092e0:	f7fb fc72 	bl	8004bc8 <HAL_GetTick>
 80092e4:	4602      	mov	r2, r0
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	1ad3      	subs	r3, r2, r3
 80092ea:	2b64      	cmp	r3, #100	; 0x64
 80092ec:	d901      	bls.n	80092f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e1f3      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092f2:	4b51      	ldr	r3, [pc, #324]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1f0      	bne.n	80092e0 <HAL_RCC_OscConfig+0xe8>
 80092fe:	e000      	b.n	8009302 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f003 0302 	and.w	r3, r3, #2
 800930a:	2b00      	cmp	r3, #0
 800930c:	d063      	beq.n	80093d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800930e:	4b4a      	ldr	r3, [pc, #296]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	f003 030c 	and.w	r3, r3, #12
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00b      	beq.n	8009332 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800931a:	4b47      	ldr	r3, [pc, #284]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009322:	2b08      	cmp	r3, #8
 8009324:	d11c      	bne.n	8009360 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009326:	4b44      	ldr	r3, [pc, #272]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800932e:	2b00      	cmp	r3, #0
 8009330:	d116      	bne.n	8009360 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009332:	4b41      	ldr	r3, [pc, #260]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0302 	and.w	r3, r3, #2
 800933a:	2b00      	cmp	r3, #0
 800933c:	d005      	beq.n	800934a <HAL_RCC_OscConfig+0x152>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d001      	beq.n	800934a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e1c7      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800934a:	4b3b      	ldr	r3, [pc, #236]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	4937      	ldr	r1, [pc, #220]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800935a:	4313      	orrs	r3, r2
 800935c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800935e:	e03a      	b.n	80093d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d020      	beq.n	80093aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009368:	4b34      	ldr	r3, [pc, #208]	; (800943c <HAL_RCC_OscConfig+0x244>)
 800936a:	2201      	movs	r2, #1
 800936c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800936e:	f7fb fc2b 	bl	8004bc8 <HAL_GetTick>
 8009372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009374:	e008      	b.n	8009388 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009376:	f7fb fc27 	bl	8004bc8 <HAL_GetTick>
 800937a:	4602      	mov	r2, r0
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	2b02      	cmp	r3, #2
 8009382:	d901      	bls.n	8009388 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	e1a8      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009388:	4b2b      	ldr	r3, [pc, #172]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f003 0302 	and.w	r3, r3, #2
 8009390:	2b00      	cmp	r3, #0
 8009392:	d0f0      	beq.n	8009376 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009394:	4b28      	ldr	r3, [pc, #160]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	00db      	lsls	r3, r3, #3
 80093a2:	4925      	ldr	r1, [pc, #148]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 80093a4:	4313      	orrs	r3, r2
 80093a6:	600b      	str	r3, [r1, #0]
 80093a8:	e015      	b.n	80093d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80093aa:	4b24      	ldr	r3, [pc, #144]	; (800943c <HAL_RCC_OscConfig+0x244>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093b0:	f7fb fc0a 	bl	8004bc8 <HAL_GetTick>
 80093b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093b6:	e008      	b.n	80093ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80093b8:	f7fb fc06 	bl	8004bc8 <HAL_GetTick>
 80093bc:	4602      	mov	r2, r0
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	1ad3      	subs	r3, r2, r3
 80093c2:	2b02      	cmp	r3, #2
 80093c4:	d901      	bls.n	80093ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	e187      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093ca:	4b1b      	ldr	r3, [pc, #108]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f003 0302 	and.w	r3, r3, #2
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1f0      	bne.n	80093b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f003 0308 	and.w	r3, r3, #8
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d036      	beq.n	8009450 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d016      	beq.n	8009418 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093ea:	4b15      	ldr	r3, [pc, #84]	; (8009440 <HAL_RCC_OscConfig+0x248>)
 80093ec:	2201      	movs	r2, #1
 80093ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093f0:	f7fb fbea 	bl	8004bc8 <HAL_GetTick>
 80093f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093f6:	e008      	b.n	800940a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80093f8:	f7fb fbe6 	bl	8004bc8 <HAL_GetTick>
 80093fc:	4602      	mov	r2, r0
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	1ad3      	subs	r3, r2, r3
 8009402:	2b02      	cmp	r3, #2
 8009404:	d901      	bls.n	800940a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009406:	2303      	movs	r3, #3
 8009408:	e167      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800940a:	4b0b      	ldr	r3, [pc, #44]	; (8009438 <HAL_RCC_OscConfig+0x240>)
 800940c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800940e:	f003 0302 	and.w	r3, r3, #2
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0f0      	beq.n	80093f8 <HAL_RCC_OscConfig+0x200>
 8009416:	e01b      	b.n	8009450 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009418:	4b09      	ldr	r3, [pc, #36]	; (8009440 <HAL_RCC_OscConfig+0x248>)
 800941a:	2200      	movs	r2, #0
 800941c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800941e:	f7fb fbd3 	bl	8004bc8 <HAL_GetTick>
 8009422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009424:	e00e      	b.n	8009444 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009426:	f7fb fbcf 	bl	8004bc8 <HAL_GetTick>
 800942a:	4602      	mov	r2, r0
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	1ad3      	subs	r3, r2, r3
 8009430:	2b02      	cmp	r3, #2
 8009432:	d907      	bls.n	8009444 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009434:	2303      	movs	r3, #3
 8009436:	e150      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
 8009438:	40023800 	.word	0x40023800
 800943c:	42470000 	.word	0x42470000
 8009440:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009444:	4b88      	ldr	r3, [pc, #544]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009448:	f003 0302 	and.w	r3, r3, #2
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1ea      	bne.n	8009426 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f003 0304 	and.w	r3, r3, #4
 8009458:	2b00      	cmp	r3, #0
 800945a:	f000 8097 	beq.w	800958c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800945e:	2300      	movs	r3, #0
 8009460:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009462:	4b81      	ldr	r3, [pc, #516]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800946a:	2b00      	cmp	r3, #0
 800946c:	d10f      	bne.n	800948e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800946e:	2300      	movs	r3, #0
 8009470:	60bb      	str	r3, [r7, #8]
 8009472:	4b7d      	ldr	r3, [pc, #500]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009476:	4a7c      	ldr	r2, [pc, #496]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800947c:	6413      	str	r3, [r2, #64]	; 0x40
 800947e:	4b7a      	ldr	r3, [pc, #488]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009486:	60bb      	str	r3, [r7, #8]
 8009488:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800948a:	2301      	movs	r3, #1
 800948c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800948e:	4b77      	ldr	r3, [pc, #476]	; (800966c <HAL_RCC_OscConfig+0x474>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009496:	2b00      	cmp	r3, #0
 8009498:	d118      	bne.n	80094cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800949a:	4b74      	ldr	r3, [pc, #464]	; (800966c <HAL_RCC_OscConfig+0x474>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a73      	ldr	r2, [pc, #460]	; (800966c <HAL_RCC_OscConfig+0x474>)
 80094a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80094a6:	f7fb fb8f 	bl	8004bc8 <HAL_GetTick>
 80094aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094ac:	e008      	b.n	80094c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094ae:	f7fb fb8b 	bl	8004bc8 <HAL_GetTick>
 80094b2:	4602      	mov	r2, r0
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	1ad3      	subs	r3, r2, r3
 80094b8:	2b02      	cmp	r3, #2
 80094ba:	d901      	bls.n	80094c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80094bc:	2303      	movs	r3, #3
 80094be:	e10c      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094c0:	4b6a      	ldr	r3, [pc, #424]	; (800966c <HAL_RCC_OscConfig+0x474>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d0f0      	beq.n	80094ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d106      	bne.n	80094e2 <HAL_RCC_OscConfig+0x2ea>
 80094d4:	4b64      	ldr	r3, [pc, #400]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094d8:	4a63      	ldr	r2, [pc, #396]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094da:	f043 0301 	orr.w	r3, r3, #1
 80094de:	6713      	str	r3, [r2, #112]	; 0x70
 80094e0:	e01c      	b.n	800951c <HAL_RCC_OscConfig+0x324>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	2b05      	cmp	r3, #5
 80094e8:	d10c      	bne.n	8009504 <HAL_RCC_OscConfig+0x30c>
 80094ea:	4b5f      	ldr	r3, [pc, #380]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094ee:	4a5e      	ldr	r2, [pc, #376]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094f0:	f043 0304 	orr.w	r3, r3, #4
 80094f4:	6713      	str	r3, [r2, #112]	; 0x70
 80094f6:	4b5c      	ldr	r3, [pc, #368]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094fa:	4a5b      	ldr	r2, [pc, #364]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80094fc:	f043 0301 	orr.w	r3, r3, #1
 8009500:	6713      	str	r3, [r2, #112]	; 0x70
 8009502:	e00b      	b.n	800951c <HAL_RCC_OscConfig+0x324>
 8009504:	4b58      	ldr	r3, [pc, #352]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009508:	4a57      	ldr	r2, [pc, #348]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 800950a:	f023 0301 	bic.w	r3, r3, #1
 800950e:	6713      	str	r3, [r2, #112]	; 0x70
 8009510:	4b55      	ldr	r3, [pc, #340]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009514:	4a54      	ldr	r2, [pc, #336]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009516:	f023 0304 	bic.w	r3, r3, #4
 800951a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d015      	beq.n	8009550 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009524:	f7fb fb50 	bl	8004bc8 <HAL_GetTick>
 8009528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800952a:	e00a      	b.n	8009542 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800952c:	f7fb fb4c 	bl	8004bc8 <HAL_GetTick>
 8009530:	4602      	mov	r2, r0
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	f241 3288 	movw	r2, #5000	; 0x1388
 800953a:	4293      	cmp	r3, r2
 800953c:	d901      	bls.n	8009542 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e0cb      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009542:	4b49      	ldr	r3, [pc, #292]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009546:	f003 0302 	and.w	r3, r3, #2
 800954a:	2b00      	cmp	r3, #0
 800954c:	d0ee      	beq.n	800952c <HAL_RCC_OscConfig+0x334>
 800954e:	e014      	b.n	800957a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009550:	f7fb fb3a 	bl	8004bc8 <HAL_GetTick>
 8009554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009556:	e00a      	b.n	800956e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009558:	f7fb fb36 	bl	8004bc8 <HAL_GetTick>
 800955c:	4602      	mov	r2, r0
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	1ad3      	subs	r3, r2, r3
 8009562:	f241 3288 	movw	r2, #5000	; 0x1388
 8009566:	4293      	cmp	r3, r2
 8009568:	d901      	bls.n	800956e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800956a:	2303      	movs	r3, #3
 800956c:	e0b5      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800956e:	4b3e      	ldr	r3, [pc, #248]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009572:	f003 0302 	and.w	r3, r3, #2
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1ee      	bne.n	8009558 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800957a:	7dfb      	ldrb	r3, [r7, #23]
 800957c:	2b01      	cmp	r3, #1
 800957e:	d105      	bne.n	800958c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009580:	4b39      	ldr	r3, [pc, #228]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009584:	4a38      	ldr	r2, [pc, #224]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800958a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	2b00      	cmp	r3, #0
 8009592:	f000 80a1 	beq.w	80096d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009596:	4b34      	ldr	r3, [pc, #208]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	f003 030c 	and.w	r3, r3, #12
 800959e:	2b08      	cmp	r3, #8
 80095a0:	d05c      	beq.n	800965c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d141      	bne.n	800962e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095aa:	4b31      	ldr	r3, [pc, #196]	; (8009670 <HAL_RCC_OscConfig+0x478>)
 80095ac:	2200      	movs	r2, #0
 80095ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095b0:	f7fb fb0a 	bl	8004bc8 <HAL_GetTick>
 80095b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095b6:	e008      	b.n	80095ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095b8:	f7fb fb06 	bl	8004bc8 <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d901      	bls.n	80095ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e087      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095ca:	4b27      	ldr	r3, [pc, #156]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1f0      	bne.n	80095b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	69da      	ldr	r2, [r3, #28]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	431a      	orrs	r2, r3
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e4:	019b      	lsls	r3, r3, #6
 80095e6:	431a      	orrs	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ec:	085b      	lsrs	r3, r3, #1
 80095ee:	3b01      	subs	r3, #1
 80095f0:	041b      	lsls	r3, r3, #16
 80095f2:	431a      	orrs	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095f8:	061b      	lsls	r3, r3, #24
 80095fa:	491b      	ldr	r1, [pc, #108]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 80095fc:	4313      	orrs	r3, r2
 80095fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009600:	4b1b      	ldr	r3, [pc, #108]	; (8009670 <HAL_RCC_OscConfig+0x478>)
 8009602:	2201      	movs	r2, #1
 8009604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009606:	f7fb fadf 	bl	8004bc8 <HAL_GetTick>
 800960a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800960c:	e008      	b.n	8009620 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800960e:	f7fb fadb 	bl	8004bc8 <HAL_GetTick>
 8009612:	4602      	mov	r2, r0
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	1ad3      	subs	r3, r2, r3
 8009618:	2b02      	cmp	r3, #2
 800961a:	d901      	bls.n	8009620 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e05c      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009620:	4b11      	ldr	r3, [pc, #68]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009628:	2b00      	cmp	r3, #0
 800962a:	d0f0      	beq.n	800960e <HAL_RCC_OscConfig+0x416>
 800962c:	e054      	b.n	80096d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800962e:	4b10      	ldr	r3, [pc, #64]	; (8009670 <HAL_RCC_OscConfig+0x478>)
 8009630:	2200      	movs	r2, #0
 8009632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009634:	f7fb fac8 	bl	8004bc8 <HAL_GetTick>
 8009638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800963a:	e008      	b.n	800964e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800963c:	f7fb fac4 	bl	8004bc8 <HAL_GetTick>
 8009640:	4602      	mov	r2, r0
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	1ad3      	subs	r3, r2, r3
 8009646:	2b02      	cmp	r3, #2
 8009648:	d901      	bls.n	800964e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800964a:	2303      	movs	r3, #3
 800964c:	e045      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800964e:	4b06      	ldr	r3, [pc, #24]	; (8009668 <HAL_RCC_OscConfig+0x470>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1f0      	bne.n	800963c <HAL_RCC_OscConfig+0x444>
 800965a:	e03d      	b.n	80096d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	699b      	ldr	r3, [r3, #24]
 8009660:	2b01      	cmp	r3, #1
 8009662:	d107      	bne.n	8009674 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e038      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
 8009668:	40023800 	.word	0x40023800
 800966c:	40007000 	.word	0x40007000
 8009670:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009674:	4b1b      	ldr	r3, [pc, #108]	; (80096e4 <HAL_RCC_OscConfig+0x4ec>)
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d028      	beq.n	80096d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800968c:	429a      	cmp	r2, r3
 800968e:	d121      	bne.n	80096d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800969a:	429a      	cmp	r2, r3
 800969c:	d11a      	bne.n	80096d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80096a4:	4013      	ands	r3, r2
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80096aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d111      	bne.n	80096d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096ba:	085b      	lsrs	r3, r3, #1
 80096bc:	3b01      	subs	r3, #1
 80096be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d107      	bne.n	80096d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d001      	beq.n	80096d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e000      	b.n	80096da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80096d8:	2300      	movs	r3, #0
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3718      	adds	r7, #24
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	40023800 	.word	0x40023800

080096e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d101      	bne.n	80096fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	e0cc      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80096fc:	4b68      	ldr	r3, [pc, #416]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 0307 	and.w	r3, r3, #7
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	429a      	cmp	r2, r3
 8009708:	d90c      	bls.n	8009724 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800970a:	4b65      	ldr	r3, [pc, #404]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	b2d2      	uxtb	r2, r2
 8009710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009712:	4b63      	ldr	r3, [pc, #396]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	429a      	cmp	r2, r3
 800971e:	d001      	beq.n	8009724 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	e0b8      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0302 	and.w	r3, r3, #2
 800972c:	2b00      	cmp	r3, #0
 800972e:	d020      	beq.n	8009772 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f003 0304 	and.w	r3, r3, #4
 8009738:	2b00      	cmp	r3, #0
 800973a:	d005      	beq.n	8009748 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800973c:	4b59      	ldr	r3, [pc, #356]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	4a58      	ldr	r2, [pc, #352]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009742:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009746:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f003 0308 	and.w	r3, r3, #8
 8009750:	2b00      	cmp	r3, #0
 8009752:	d005      	beq.n	8009760 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009754:	4b53      	ldr	r3, [pc, #332]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	4a52      	ldr	r2, [pc, #328]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800975a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800975e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009760:	4b50      	ldr	r3, [pc, #320]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	689b      	ldr	r3, [r3, #8]
 800976c:	494d      	ldr	r1, [pc, #308]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800976e:	4313      	orrs	r3, r2
 8009770:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f003 0301 	and.w	r3, r3, #1
 800977a:	2b00      	cmp	r3, #0
 800977c:	d044      	beq.n	8009808 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	2b01      	cmp	r3, #1
 8009784:	d107      	bne.n	8009796 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009786:	4b47      	ldr	r3, [pc, #284]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800978e:	2b00      	cmp	r3, #0
 8009790:	d119      	bne.n	80097c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e07f      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	2b02      	cmp	r3, #2
 800979c:	d003      	beq.n	80097a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80097a2:	2b03      	cmp	r3, #3
 80097a4:	d107      	bne.n	80097b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80097a6:	4b3f      	ldr	r3, [pc, #252]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d109      	bne.n	80097c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e06f      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097b6:	4b3b      	ldr	r3, [pc, #236]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f003 0302 	and.w	r3, r3, #2
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d101      	bne.n	80097c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	e067      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80097c6:	4b37      	ldr	r3, [pc, #220]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f023 0203 	bic.w	r2, r3, #3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	4934      	ldr	r1, [pc, #208]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 80097d4:	4313      	orrs	r3, r2
 80097d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80097d8:	f7fb f9f6 	bl	8004bc8 <HAL_GetTick>
 80097dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097de:	e00a      	b.n	80097f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80097e0:	f7fb f9f2 	bl	8004bc8 <HAL_GetTick>
 80097e4:	4602      	mov	r2, r0
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	1ad3      	subs	r3, r2, r3
 80097ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d901      	bls.n	80097f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80097f2:	2303      	movs	r3, #3
 80097f4:	e04f      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097f6:	4b2b      	ldr	r3, [pc, #172]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	f003 020c 	and.w	r2, r3, #12
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	429a      	cmp	r2, r3
 8009806:	d1eb      	bne.n	80097e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009808:	4b25      	ldr	r3, [pc, #148]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f003 0307 	and.w	r3, r3, #7
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	429a      	cmp	r2, r3
 8009814:	d20c      	bcs.n	8009830 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009816:	4b22      	ldr	r3, [pc, #136]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	b2d2      	uxtb	r2, r2
 800981c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800981e:	4b20      	ldr	r3, [pc, #128]	; (80098a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f003 0307 	and.w	r3, r3, #7
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	429a      	cmp	r2, r3
 800982a:	d001      	beq.n	8009830 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800982c:	2301      	movs	r3, #1
 800982e:	e032      	b.n	8009896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 0304 	and.w	r3, r3, #4
 8009838:	2b00      	cmp	r3, #0
 800983a:	d008      	beq.n	800984e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800983c:	4b19      	ldr	r3, [pc, #100]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800983e:	689b      	ldr	r3, [r3, #8]
 8009840:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	4916      	ldr	r1, [pc, #88]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800984a:	4313      	orrs	r3, r2
 800984c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f003 0308 	and.w	r3, r3, #8
 8009856:	2b00      	cmp	r3, #0
 8009858:	d009      	beq.n	800986e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800985a:	4b12      	ldr	r3, [pc, #72]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	490e      	ldr	r1, [pc, #56]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 800986a:	4313      	orrs	r3, r2
 800986c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800986e:	f000 f821 	bl	80098b4 <HAL_RCC_GetSysClockFreq>
 8009872:	4602      	mov	r2, r0
 8009874:	4b0b      	ldr	r3, [pc, #44]	; (80098a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	091b      	lsrs	r3, r3, #4
 800987a:	f003 030f 	and.w	r3, r3, #15
 800987e:	490a      	ldr	r1, [pc, #40]	; (80098a8 <HAL_RCC_ClockConfig+0x1c0>)
 8009880:	5ccb      	ldrb	r3, [r1, r3]
 8009882:	fa22 f303 	lsr.w	r3, r2, r3
 8009886:	4a09      	ldr	r2, [pc, #36]	; (80098ac <HAL_RCC_ClockConfig+0x1c4>)
 8009888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800988a:	4b09      	ldr	r3, [pc, #36]	; (80098b0 <HAL_RCC_ClockConfig+0x1c8>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4618      	mov	r0, r3
 8009890:	f7fb f956 	bl	8004b40 <HAL_InitTick>

  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	40023c00 	.word	0x40023c00
 80098a4:	40023800 	.word	0x40023800
 80098a8:	08013710 	.word	0x08013710
 80098ac:	20000010 	.word	0x20000010
 80098b0:	20000058 	.word	0x20000058

080098b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098b8:	b094      	sub	sp, #80	; 0x50
 80098ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80098bc:	2300      	movs	r3, #0
 80098be:	647b      	str	r3, [r7, #68]	; 0x44
 80098c0:	2300      	movs	r3, #0
 80098c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098c4:	2300      	movs	r3, #0
 80098c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80098c8:	2300      	movs	r3, #0
 80098ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098cc:	4b79      	ldr	r3, [pc, #484]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	f003 030c 	and.w	r3, r3, #12
 80098d4:	2b08      	cmp	r3, #8
 80098d6:	d00d      	beq.n	80098f4 <HAL_RCC_GetSysClockFreq+0x40>
 80098d8:	2b08      	cmp	r3, #8
 80098da:	f200 80e1 	bhi.w	8009aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d002      	beq.n	80098e8 <HAL_RCC_GetSysClockFreq+0x34>
 80098e2:	2b04      	cmp	r3, #4
 80098e4:	d003      	beq.n	80098ee <HAL_RCC_GetSysClockFreq+0x3a>
 80098e6:	e0db      	b.n	8009aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80098e8:	4b73      	ldr	r3, [pc, #460]	; (8009ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 80098ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80098ec:	e0db      	b.n	8009aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80098ee:	4b73      	ldr	r3, [pc, #460]	; (8009abc <HAL_RCC_GetSysClockFreq+0x208>)
 80098f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80098f2:	e0d8      	b.n	8009aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80098f4:	4b6f      	ldr	r3, [pc, #444]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80098fe:	4b6d      	ldr	r3, [pc, #436]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009906:	2b00      	cmp	r3, #0
 8009908:	d063      	beq.n	80099d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800990a:	4b6a      	ldr	r3, [pc, #424]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	099b      	lsrs	r3, r3, #6
 8009910:	2200      	movs	r2, #0
 8009912:	63bb      	str	r3, [r7, #56]	; 0x38
 8009914:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800991c:	633b      	str	r3, [r7, #48]	; 0x30
 800991e:	2300      	movs	r3, #0
 8009920:	637b      	str	r3, [r7, #52]	; 0x34
 8009922:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009926:	4622      	mov	r2, r4
 8009928:	462b      	mov	r3, r5
 800992a:	f04f 0000 	mov.w	r0, #0
 800992e:	f04f 0100 	mov.w	r1, #0
 8009932:	0159      	lsls	r1, r3, #5
 8009934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009938:	0150      	lsls	r0, r2, #5
 800993a:	4602      	mov	r2, r0
 800993c:	460b      	mov	r3, r1
 800993e:	4621      	mov	r1, r4
 8009940:	1a51      	subs	r1, r2, r1
 8009942:	6139      	str	r1, [r7, #16]
 8009944:	4629      	mov	r1, r5
 8009946:	eb63 0301 	sbc.w	r3, r3, r1
 800994a:	617b      	str	r3, [r7, #20]
 800994c:	f04f 0200 	mov.w	r2, #0
 8009950:	f04f 0300 	mov.w	r3, #0
 8009954:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009958:	4659      	mov	r1, fp
 800995a:	018b      	lsls	r3, r1, #6
 800995c:	4651      	mov	r1, sl
 800995e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009962:	4651      	mov	r1, sl
 8009964:	018a      	lsls	r2, r1, #6
 8009966:	4651      	mov	r1, sl
 8009968:	ebb2 0801 	subs.w	r8, r2, r1
 800996c:	4659      	mov	r1, fp
 800996e:	eb63 0901 	sbc.w	r9, r3, r1
 8009972:	f04f 0200 	mov.w	r2, #0
 8009976:	f04f 0300 	mov.w	r3, #0
 800997a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800997e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009982:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009986:	4690      	mov	r8, r2
 8009988:	4699      	mov	r9, r3
 800998a:	4623      	mov	r3, r4
 800998c:	eb18 0303 	adds.w	r3, r8, r3
 8009990:	60bb      	str	r3, [r7, #8]
 8009992:	462b      	mov	r3, r5
 8009994:	eb49 0303 	adc.w	r3, r9, r3
 8009998:	60fb      	str	r3, [r7, #12]
 800999a:	f04f 0200 	mov.w	r2, #0
 800999e:	f04f 0300 	mov.w	r3, #0
 80099a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80099a6:	4629      	mov	r1, r5
 80099a8:	024b      	lsls	r3, r1, #9
 80099aa:	4621      	mov	r1, r4
 80099ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80099b0:	4621      	mov	r1, r4
 80099b2:	024a      	lsls	r2, r1, #9
 80099b4:	4610      	mov	r0, r2
 80099b6:	4619      	mov	r1, r3
 80099b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099ba:	2200      	movs	r2, #0
 80099bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80099be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80099c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099c4:	f7f7 f940 	bl	8000c48 <__aeabi_uldivmod>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	4613      	mov	r3, r2
 80099ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099d0:	e058      	b.n	8009a84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80099d2:	4b38      	ldr	r3, [pc, #224]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	099b      	lsrs	r3, r3, #6
 80099d8:	2200      	movs	r2, #0
 80099da:	4618      	mov	r0, r3
 80099dc:	4611      	mov	r1, r2
 80099de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80099e2:	623b      	str	r3, [r7, #32]
 80099e4:	2300      	movs	r3, #0
 80099e6:	627b      	str	r3, [r7, #36]	; 0x24
 80099e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80099ec:	4642      	mov	r2, r8
 80099ee:	464b      	mov	r3, r9
 80099f0:	f04f 0000 	mov.w	r0, #0
 80099f4:	f04f 0100 	mov.w	r1, #0
 80099f8:	0159      	lsls	r1, r3, #5
 80099fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80099fe:	0150      	lsls	r0, r2, #5
 8009a00:	4602      	mov	r2, r0
 8009a02:	460b      	mov	r3, r1
 8009a04:	4641      	mov	r1, r8
 8009a06:	ebb2 0a01 	subs.w	sl, r2, r1
 8009a0a:	4649      	mov	r1, r9
 8009a0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8009a10:	f04f 0200 	mov.w	r2, #0
 8009a14:	f04f 0300 	mov.w	r3, #0
 8009a18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009a1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009a20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009a24:	ebb2 040a 	subs.w	r4, r2, sl
 8009a28:	eb63 050b 	sbc.w	r5, r3, fp
 8009a2c:	f04f 0200 	mov.w	r2, #0
 8009a30:	f04f 0300 	mov.w	r3, #0
 8009a34:	00eb      	lsls	r3, r5, #3
 8009a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009a3a:	00e2      	lsls	r2, r4, #3
 8009a3c:	4614      	mov	r4, r2
 8009a3e:	461d      	mov	r5, r3
 8009a40:	4643      	mov	r3, r8
 8009a42:	18e3      	adds	r3, r4, r3
 8009a44:	603b      	str	r3, [r7, #0]
 8009a46:	464b      	mov	r3, r9
 8009a48:	eb45 0303 	adc.w	r3, r5, r3
 8009a4c:	607b      	str	r3, [r7, #4]
 8009a4e:	f04f 0200 	mov.w	r2, #0
 8009a52:	f04f 0300 	mov.w	r3, #0
 8009a56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	028b      	lsls	r3, r1, #10
 8009a5e:	4621      	mov	r1, r4
 8009a60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009a64:	4621      	mov	r1, r4
 8009a66:	028a      	lsls	r2, r1, #10
 8009a68:	4610      	mov	r0, r2
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a6e:	2200      	movs	r2, #0
 8009a70:	61bb      	str	r3, [r7, #24]
 8009a72:	61fa      	str	r2, [r7, #28]
 8009a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a78:	f7f7 f8e6 	bl	8000c48 <__aeabi_uldivmod>
 8009a7c:	4602      	mov	r2, r0
 8009a7e:	460b      	mov	r3, r1
 8009a80:	4613      	mov	r3, r2
 8009a82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009a84:	4b0b      	ldr	r3, [pc, #44]	; (8009ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	0c1b      	lsrs	r3, r3, #16
 8009a8a:	f003 0303 	and.w	r3, r3, #3
 8009a8e:	3301      	adds	r3, #1
 8009a90:	005b      	lsls	r3, r3, #1
 8009a92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009a94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009a9e:	e002      	b.n	8009aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009aa0:	4b05      	ldr	r3, [pc, #20]	; (8009ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 8009aa2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009aa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3750      	adds	r7, #80	; 0x50
 8009aac:	46bd      	mov	sp, r7
 8009aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ab2:	bf00      	nop
 8009ab4:	40023800 	.word	0x40023800
 8009ab8:	00f42400 	.word	0x00f42400
 8009abc:	007a1200 	.word	0x007a1200

08009ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ac4:	4b03      	ldr	r3, [pc, #12]	; (8009ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	20000010 	.word	0x20000010

08009ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009adc:	f7ff fff0 	bl	8009ac0 <HAL_RCC_GetHCLKFreq>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	4b05      	ldr	r3, [pc, #20]	; (8009af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009ae4:	689b      	ldr	r3, [r3, #8]
 8009ae6:	0a9b      	lsrs	r3, r3, #10
 8009ae8:	f003 0307 	and.w	r3, r3, #7
 8009aec:	4903      	ldr	r1, [pc, #12]	; (8009afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8009aee:	5ccb      	ldrb	r3, [r1, r3]
 8009af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	40023800 	.word	0x40023800
 8009afc:	08013720 	.word	0x08013720

08009b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009b04:	f7ff ffdc 	bl	8009ac0 <HAL_RCC_GetHCLKFreq>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	4b05      	ldr	r3, [pc, #20]	; (8009b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	0b5b      	lsrs	r3, r3, #13
 8009b10:	f003 0307 	and.w	r3, r3, #7
 8009b14:	4903      	ldr	r1, [pc, #12]	; (8009b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009b16:	5ccb      	ldrb	r3, [r1, r3]
 8009b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	bd80      	pop	{r7, pc}
 8009b20:	40023800 	.word	0x40023800
 8009b24:	08013720 	.word	0x08013720

08009b28 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009b30:	2300      	movs	r3, #0
 8009b32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009b34:	2300      	movs	r3, #0
 8009b36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d105      	bne.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d035      	beq.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009b50:	4b62      	ldr	r3, [pc, #392]	; (8009cdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009b52:	2200      	movs	r2, #0
 8009b54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009b56:	f7fb f837 	bl	8004bc8 <HAL_GetTick>
 8009b5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b5c:	e008      	b.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009b5e:	f7fb f833 	bl	8004bc8 <HAL_GetTick>
 8009b62:	4602      	mov	r2, r0
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	2b02      	cmp	r3, #2
 8009b6a:	d901      	bls.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b6c:	2303      	movs	r3, #3
 8009b6e:	e0b0      	b.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b70:	4b5b      	ldr	r3, [pc, #364]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1f0      	bne.n	8009b5e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	019a      	lsls	r2, r3, #6
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	689b      	ldr	r3, [r3, #8]
 8009b86:	071b      	lsls	r3, r3, #28
 8009b88:	4955      	ldr	r1, [pc, #340]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009b90:	4b52      	ldr	r3, [pc, #328]	; (8009cdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009b92:	2201      	movs	r2, #1
 8009b94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009b96:	f7fb f817 	bl	8004bc8 <HAL_GetTick>
 8009b9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009b9c:	e008      	b.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009b9e:	f7fb f813 	bl	8004bc8 <HAL_GetTick>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	1ad3      	subs	r3, r2, r3
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d901      	bls.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009bac:	2303      	movs	r3, #3
 8009bae:	e090      	b.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009bb0:	4b4b      	ldr	r3, [pc, #300]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d0f0      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 0302 	and.w	r3, r3, #2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	f000 8083 	beq.w	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60fb      	str	r3, [r7, #12]
 8009bce:	4b44      	ldr	r3, [pc, #272]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd2:	4a43      	ldr	r2, [pc, #268]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8009bda:	4b41      	ldr	r3, [pc, #260]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009be2:	60fb      	str	r3, [r7, #12]
 8009be4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009be6:	4b3f      	ldr	r3, [pc, #252]	; (8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4a3e      	ldr	r2, [pc, #248]	; (8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bf0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009bf2:	f7fa ffe9 	bl	8004bc8 <HAL_GetTick>
 8009bf6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009bf8:	e008      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009bfa:	f7fa ffe5 	bl	8004bc8 <HAL_GetTick>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	1ad3      	subs	r3, r2, r3
 8009c04:	2b02      	cmp	r3, #2
 8009c06:	d901      	bls.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	e062      	b.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009c0c:	4b35      	ldr	r3, [pc, #212]	; (8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d0f0      	beq.n	8009bfa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009c18:	4b31      	ldr	r3, [pc, #196]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c20:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d02f      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c30:	693a      	ldr	r2, [r7, #16]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d028      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009c36:	4b2a      	ldr	r3, [pc, #168]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c3e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009c40:	4b29      	ldr	r3, [pc, #164]	; (8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009c42:	2201      	movs	r2, #1
 8009c44:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009c46:	4b28      	ldr	r3, [pc, #160]	; (8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009c4c:	4a24      	ldr	r2, [pc, #144]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009c52:	4b23      	ldr	r3, [pc, #140]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c56:	f003 0301 	and.w	r3, r3, #1
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d114      	bne.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009c5e:	f7fa ffb3 	bl	8004bc8 <HAL_GetTick>
 8009c62:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c64:	e00a      	b.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c66:	f7fa ffaf 	bl	8004bc8 <HAL_GetTick>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d901      	bls.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009c78:	2303      	movs	r3, #3
 8009c7a:	e02a      	b.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c7c:	4b18      	ldr	r3, [pc, #96]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c80:	f003 0302 	and.w	r3, r3, #2
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d0ee      	beq.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68db      	ldr	r3, [r3, #12]
 8009c8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c94:	d10d      	bne.n	8009cb2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009c96:	4b12      	ldr	r3, [pc, #72]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009c98:	689b      	ldr	r3, [r3, #8]
 8009c9a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009caa:	490d      	ldr	r1, [pc, #52]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009cac:	4313      	orrs	r3, r2
 8009cae:	608b      	str	r3, [r1, #8]
 8009cb0:	e005      	b.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009cb2:	4b0b      	ldr	r3, [pc, #44]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	4a0a      	ldr	r2, [pc, #40]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009cb8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009cbc:	6093      	str	r3, [r2, #8]
 8009cbe:	4b08      	ldr	r3, [pc, #32]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009cc0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009cca:	4905      	ldr	r1, [pc, #20]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3718      	adds	r7, #24
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	42470068 	.word	0x42470068
 8009ce0:	40023800 	.word	0x40023800
 8009ce4:	40007000 	.word	0x40007000
 8009ce8:	42470e40 	.word	0x42470e40

08009cec <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b085      	sub	sp, #20
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2203      	movs	r2, #3
 8009cf8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8009cfa:	4b11      	ldr	r3, [pc, #68]	; (8009d40 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d00:	099b      	lsrs	r3, r3, #6
 8009d02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009d0a:	4b0d      	ldr	r3, [pc, #52]	; (8009d40 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d10:	0f1b      	lsrs	r3, r3, #28
 8009d12:	f003 0207 	and.w	r2, r3, #7
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8009d1a:	4b09      	ldr	r3, [pc, #36]	; (8009d40 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8009d22:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8009d24:	4b06      	ldr	r3, [pc, #24]	; (8009d40 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d28:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	431a      	orrs	r2, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8009d34:	bf00      	nop
 8009d36:	3714      	adds	r7, #20
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr
 8009d40:	40023800 	.word	0x40023800

08009d44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b087      	sub	sp, #28
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009d50:	2300      	movs	r3, #0
 8009d52:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009d54:	2300      	movs	r3, #0
 8009d56:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d13e      	bne.n	8009de0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009d62:	4b23      	ldr	r3, [pc, #140]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d6a:	60fb      	str	r3, [r7, #12]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d005      	beq.n	8009d7e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d12f      	bne.n	8009dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009d78:	4b1e      	ldr	r3, [pc, #120]	; (8009df4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009d7a:	617b      	str	r3, [r7, #20]
          break;
 8009d7c:	e02f      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009d7e:	4b1c      	ldr	r3, [pc, #112]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d8a:	d108      	bne.n	8009d9e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009d8c:	4b18      	ldr	r3, [pc, #96]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d94:	4a18      	ldr	r2, [pc, #96]	; (8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d9a:	613b      	str	r3, [r7, #16]
 8009d9c:	e007      	b.n	8009dae <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009d9e:	4b14      	ldr	r3, [pc, #80]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009da6:	4a15      	ldr	r2, [pc, #84]	; (8009dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8009da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dac:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009dae:	4b10      	ldr	r3, [pc, #64]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009db4:	099b      	lsrs	r3, r3, #6
 8009db6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	fb02 f303 	mul.w	r3, r2, r3
 8009dc0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009dc2:	4b0b      	ldr	r3, [pc, #44]	; (8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dc8:	0f1b      	lsrs	r3, r3, #28
 8009dca:	f003 0307 	and.w	r3, r3, #7
 8009dce:	68ba      	ldr	r2, [r7, #8]
 8009dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dd4:	617b      	str	r3, [r7, #20]
          break;
 8009dd6:	e002      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]
          break;
 8009ddc:	bf00      	nop
        }
      }
      break;
 8009dde:	bf00      	nop
    }
  }
  return frequency;
 8009de0:	697b      	ldr	r3, [r7, #20]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	371c      	adds	r7, #28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	40023800 	.word	0x40023800
 8009df4:	00bb8000 	.word	0x00bb8000
 8009df8:	007a1200 	.word	0x007a1200
 8009dfc:	00f42400 	.word	0x00f42400

08009e00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d101      	bne.n	8009e12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e07b      	b.n	8009f0a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d108      	bne.n	8009e2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e22:	d009      	beq.n	8009e38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2200      	movs	r2, #0
 8009e28:	61da      	str	r2, [r3, #28]
 8009e2a:	e005      	b.n	8009e38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d106      	bne.n	8009e58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f7f7 fd7e 	bl	8001954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2202      	movs	r2, #2
 8009e5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009e80:	431a      	orrs	r2, r3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e8a:	431a      	orrs	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	691b      	ldr	r3, [r3, #16]
 8009e90:	f003 0302 	and.w	r3, r3, #2
 8009e94:	431a      	orrs	r2, r3
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	431a      	orrs	r2, r3
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	699b      	ldr	r3, [r3, #24]
 8009ea4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ea8:	431a      	orrs	r2, r3
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	69db      	ldr	r3, [r3, #28]
 8009eae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a1b      	ldr	r3, [r3, #32]
 8009eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ebc:	ea42 0103 	orr.w	r1, r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	430a      	orrs	r2, r1
 8009ece:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	0c1b      	lsrs	r3, r3, #16
 8009ed6:	f003 0104 	and.w	r1, r3, #4
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ede:	f003 0210 	and.w	r2, r3, #16
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	430a      	orrs	r2, r1
 8009ee8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	69da      	ldr	r2, [r3, #28]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009ef8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2200      	movs	r2, #0
 8009efe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009f08:	2300      	movs	r3, #0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3708      	adds	r7, #8
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b088      	sub	sp, #32
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	60f8      	str	r0, [r7, #12]
 8009f1a:	60b9      	str	r1, [r7, #8]
 8009f1c:	603b      	str	r3, [r7, #0]
 8009f1e:	4613      	mov	r3, r2
 8009f20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d101      	bne.n	8009f34 <HAL_SPI_Transmit+0x22>
 8009f30:	2302      	movs	r3, #2
 8009f32:	e126      	b.n	800a182 <HAL_SPI_Transmit+0x270>
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009f3c:	f7fa fe44 	bl	8004bc8 <HAL_GetTick>
 8009f40:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009f42:	88fb      	ldrh	r3, [r7, #6]
 8009f44:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d002      	beq.n	8009f58 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009f52:	2302      	movs	r3, #2
 8009f54:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009f56:	e10b      	b.n	800a170 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d002      	beq.n	8009f64 <HAL_SPI_Transmit+0x52>
 8009f5e:	88fb      	ldrh	r3, [r7, #6]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d102      	bne.n	8009f6a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009f68:	e102      	b.n	800a170 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2203      	movs	r2, #3
 8009f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2200      	movs	r2, #0
 8009f76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	68ba      	ldr	r2, [r7, #8]
 8009f7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	88fa      	ldrh	r2, [r7, #6]
 8009f82:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	88fa      	ldrh	r2, [r7, #6]
 8009f88:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2200      	movs	r2, #0
 8009f94:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fb0:	d10f      	bne.n	8009fd2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009fd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fdc:	2b40      	cmp	r3, #64	; 0x40
 8009fde:	d007      	beq.n	8009ff0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009fee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	68db      	ldr	r3, [r3, #12]
 8009ff4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ff8:	d14b      	bne.n	800a092 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d002      	beq.n	800a008 <HAL_SPI_Transmit+0xf6>
 800a002:	8afb      	ldrh	r3, [r7, #22]
 800a004:	2b01      	cmp	r3, #1
 800a006:	d13e      	bne.n	800a086 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a00c:	881a      	ldrh	r2, [r3, #0]
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a018:	1c9a      	adds	r2, r3, #2
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a022:	b29b      	uxth	r3, r3
 800a024:	3b01      	subs	r3, #1
 800a026:	b29a      	uxth	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a02c:	e02b      	b.n	800a086 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	f003 0302 	and.w	r3, r3, #2
 800a038:	2b02      	cmp	r3, #2
 800a03a:	d112      	bne.n	800a062 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a040:	881a      	ldrh	r2, [r3, #0]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a04c:	1c9a      	adds	r2, r3, #2
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a056:	b29b      	uxth	r3, r3
 800a058:	3b01      	subs	r3, #1
 800a05a:	b29a      	uxth	r2, r3
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	86da      	strh	r2, [r3, #54]	; 0x36
 800a060:	e011      	b.n	800a086 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a062:	f7fa fdb1 	bl	8004bc8 <HAL_GetTick>
 800a066:	4602      	mov	r2, r0
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	1ad3      	subs	r3, r2, r3
 800a06c:	683a      	ldr	r2, [r7, #0]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d803      	bhi.n	800a07a <HAL_SPI_Transmit+0x168>
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a078:	d102      	bne.n	800a080 <HAL_SPI_Transmit+0x16e>
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d102      	bne.n	800a086 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a080:	2303      	movs	r3, #3
 800a082:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a084:	e074      	b.n	800a170 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1ce      	bne.n	800a02e <HAL_SPI_Transmit+0x11c>
 800a090:	e04c      	b.n	800a12c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d002      	beq.n	800a0a0 <HAL_SPI_Transmit+0x18e>
 800a09a:	8afb      	ldrh	r3, [r7, #22]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d140      	bne.n	800a122 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	330c      	adds	r3, #12
 800a0aa:	7812      	ldrb	r2, [r2, #0]
 800a0ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0b2:	1c5a      	adds	r2, r3, #1
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	3b01      	subs	r3, #1
 800a0c0:	b29a      	uxth	r2, r3
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a0c6:	e02c      	b.n	800a122 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f003 0302 	and.w	r3, r3, #2
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d113      	bne.n	800a0fe <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	330c      	adds	r3, #12
 800a0e0:	7812      	ldrb	r2, [r2, #0]
 800a0e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0e8:	1c5a      	adds	r2, r3, #1
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	86da      	strh	r2, [r3, #54]	; 0x36
 800a0fc:	e011      	b.n	800a122 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a0fe:	f7fa fd63 	bl	8004bc8 <HAL_GetTick>
 800a102:	4602      	mov	r2, r0
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d803      	bhi.n	800a116 <HAL_SPI_Transmit+0x204>
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a114:	d102      	bne.n	800a11c <HAL_SPI_Transmit+0x20a>
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d102      	bne.n	800a122 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a120:	e026      	b.n	800a170 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a126:	b29b      	uxth	r3, r3
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1cd      	bne.n	800a0c8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	6839      	ldr	r1, [r7, #0]
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f000 fe21 	bl	800ad78 <SPI_EndRxTxTransaction>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d002      	beq.n	800a142 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2220      	movs	r2, #32
 800a140:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d10a      	bne.n	800a160 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a14a:	2300      	movs	r3, #0
 800a14c:	613b      	str	r3, [r7, #16]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	613b      	str	r3, [r7, #16]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	613b      	str	r3, [r7, #16]
 800a15e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a164:	2b00      	cmp	r3, #0
 800a166:	d002      	beq.n	800a16e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	77fb      	strb	r3, [r7, #31]
 800a16c:	e000      	b.n	800a170 <HAL_SPI_Transmit+0x25e>
  }

error:
 800a16e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2201      	movs	r2, #1
 800a174:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a180:	7ffb      	ldrb	r3, [r7, #31]
}
 800a182:	4618      	mov	r0, r3
 800a184:	3720      	adds	r7, #32
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}

0800a18a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b088      	sub	sp, #32
 800a18e:	af02      	add	r7, sp, #8
 800a190:	60f8      	str	r0, [r7, #12]
 800a192:	60b9      	str	r1, [r7, #8]
 800a194:	603b      	str	r3, [r7, #0]
 800a196:	4613      	mov	r3, r2
 800a198:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a19a:	2300      	movs	r3, #0
 800a19c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1a6:	d112      	bne.n	800a1ce <HAL_SPI_Receive+0x44>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10e      	bne.n	800a1ce <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2204      	movs	r2, #4
 800a1b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a1b8:	88fa      	ldrh	r2, [r7, #6]
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	68b9      	ldr	r1, [r7, #8]
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f000 f8f1 	bl	800a3ac <HAL_SPI_TransmitReceive>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	e0ea      	b.n	800a3a4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d101      	bne.n	800a1dc <HAL_SPI_Receive+0x52>
 800a1d8:	2302      	movs	r3, #2
 800a1da:	e0e3      	b.n	800a3a4 <HAL_SPI_Receive+0x21a>
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a1e4:	f7fa fcf0 	bl	8004bc8 <HAL_GetTick>
 800a1e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b01      	cmp	r3, #1
 800a1f4:	d002      	beq.n	800a1fc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a1fa:	e0ca      	b.n	800a392 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d002      	beq.n	800a208 <HAL_SPI_Receive+0x7e>
 800a202:	88fb      	ldrh	r3, [r7, #6]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d102      	bne.n	800a20e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a20c:	e0c1      	b.n	800a392 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2204      	movs	r2, #4
 800a212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	68ba      	ldr	r2, [r7, #8]
 800a220:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	88fa      	ldrh	r2, [r7, #6]
 800a226:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	88fa      	ldrh	r2, [r7, #6]
 800a22c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2200      	movs	r2, #0
 800a232:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2200      	movs	r2, #0
 800a23e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2200      	movs	r2, #0
 800a244:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2200      	movs	r2, #0
 800a24a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	689b      	ldr	r3, [r3, #8]
 800a250:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a254:	d10f      	bne.n	800a276 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a264:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a274:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a280:	2b40      	cmp	r3, #64	; 0x40
 800a282:	d007      	beq.n	800a294 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a292:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d162      	bne.n	800a362 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a29c:	e02e      	b.n	800a2fc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	f003 0301 	and.w	r3, r3, #1
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d115      	bne.n	800a2d8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f103 020c 	add.w	r2, r3, #12
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b8:	7812      	ldrb	r2, [r2, #0]
 800a2ba:	b2d2      	uxtb	r2, r2
 800a2bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	3b01      	subs	r3, #1
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a2d6:	e011      	b.n	800a2fc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2d8:	f7fa fc76 	bl	8004bc8 <HAL_GetTick>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	1ad3      	subs	r3, r2, r3
 800a2e2:	683a      	ldr	r2, [r7, #0]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d803      	bhi.n	800a2f0 <HAL_SPI_Receive+0x166>
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ee:	d102      	bne.n	800a2f6 <HAL_SPI_Receive+0x16c>
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d102      	bne.n	800a2fc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800a2f6:	2303      	movs	r3, #3
 800a2f8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a2fa:	e04a      	b.n	800a392 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a300:	b29b      	uxth	r3, r3
 800a302:	2b00      	cmp	r3, #0
 800a304:	d1cb      	bne.n	800a29e <HAL_SPI_Receive+0x114>
 800a306:	e031      	b.n	800a36c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	f003 0301 	and.w	r3, r3, #1
 800a312:	2b01      	cmp	r3, #1
 800a314:	d113      	bne.n	800a33e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	68da      	ldr	r2, [r3, #12]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a320:	b292      	uxth	r2, r2
 800a322:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a328:	1c9a      	adds	r2, r3, #2
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a332:	b29b      	uxth	r3, r3
 800a334:	3b01      	subs	r3, #1
 800a336:	b29a      	uxth	r2, r3
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a33c:	e011      	b.n	800a362 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a33e:	f7fa fc43 	bl	8004bc8 <HAL_GetTick>
 800a342:	4602      	mov	r2, r0
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	1ad3      	subs	r3, r2, r3
 800a348:	683a      	ldr	r2, [r7, #0]
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d803      	bhi.n	800a356 <HAL_SPI_Receive+0x1cc>
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a354:	d102      	bne.n	800a35c <HAL_SPI_Receive+0x1d2>
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d102      	bne.n	800a362 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800a35c:	2303      	movs	r3, #3
 800a35e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a360:	e017      	b.n	800a392 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a366:	b29b      	uxth	r3, r3
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1cd      	bne.n	800a308 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a36c:	693a      	ldr	r2, [r7, #16]
 800a36e:	6839      	ldr	r1, [r7, #0]
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f000 fc9b 	bl	800acac <SPI_EndRxTransaction>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d002      	beq.n	800a382 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2220      	movs	r2, #32
 800a380:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a386:	2b00      	cmp	r3, #0
 800a388:	d002      	beq.n	800a390 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	75fb      	strb	r3, [r7, #23]
 800a38e:	e000      	b.n	800a392 <HAL_SPI_Receive+0x208>
  }

error :
 800a390:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2201      	movs	r2, #1
 800a396:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2200      	movs	r2, #0
 800a39e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a3a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3718      	adds	r7, #24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b08c      	sub	sp, #48	; 0x30
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
 800a3b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d101      	bne.n	800a3d2 <HAL_SPI_TransmitReceive+0x26>
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	e18a      	b.n	800a6e8 <HAL_SPI_TransmitReceive+0x33c>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3da:	f7fa fbf5 	bl	8004bc8 <HAL_GetTick>
 800a3de:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a3f0:	887b      	ldrh	r3, [r7, #2]
 800a3f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a3f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d00f      	beq.n	800a41c <HAL_SPI_TransmitReceive+0x70>
 800a3fc:	69fb      	ldr	r3, [r7, #28]
 800a3fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a402:	d107      	bne.n	800a414 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	689b      	ldr	r3, [r3, #8]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d103      	bne.n	800a414 <HAL_SPI_TransmitReceive+0x68>
 800a40c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a410:	2b04      	cmp	r3, #4
 800a412:	d003      	beq.n	800a41c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a414:	2302      	movs	r3, #2
 800a416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a41a:	e15b      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d005      	beq.n	800a42e <HAL_SPI_TransmitReceive+0x82>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <HAL_SPI_TransmitReceive+0x82>
 800a428:	887b      	ldrh	r3, [r7, #2]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d103      	bne.n	800a436 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a434:	e14e      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b04      	cmp	r3, #4
 800a440:	d003      	beq.n	800a44a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2205      	movs	r2, #5
 800a446:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	887a      	ldrh	r2, [r7, #2]
 800a45a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	887a      	ldrh	r2, [r7, #2]
 800a460:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	68ba      	ldr	r2, [r7, #8]
 800a466:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	887a      	ldrh	r2, [r7, #2]
 800a46c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	887a      	ldrh	r2, [r7, #2]
 800a472:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2200      	movs	r2, #0
 800a478:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a48a:	2b40      	cmp	r3, #64	; 0x40
 800a48c:	d007      	beq.n	800a49e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a49c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a4a6:	d178      	bne.n	800a59a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <HAL_SPI_TransmitReceive+0x10a>
 800a4b0:	8b7b      	ldrh	r3, [r7, #26]
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d166      	bne.n	800a584 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ba:	881a      	ldrh	r2, [r3, #0]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4c6:	1c9a      	adds	r2, r3, #2
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4d0:	b29b      	uxth	r3, r3
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	b29a      	uxth	r2, r3
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a4da:	e053      	b.n	800a584 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	f003 0302 	and.w	r3, r3, #2
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d11b      	bne.n	800a522 <HAL_SPI_TransmitReceive+0x176>
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d016      	beq.n	800a522 <HAL_SPI_TransmitReceive+0x176>
 800a4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d113      	bne.n	800a522 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4fe:	881a      	ldrh	r2, [r3, #0]
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a50a:	1c9a      	adds	r2, r3, #2
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a514:	b29b      	uxth	r3, r3
 800a516:	3b01      	subs	r3, #1
 800a518:	b29a      	uxth	r2, r3
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a51e:	2300      	movs	r3, #0
 800a520:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	f003 0301 	and.w	r3, r3, #1
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d119      	bne.n	800a564 <HAL_SPI_TransmitReceive+0x1b8>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a534:	b29b      	uxth	r3, r3
 800a536:	2b00      	cmp	r3, #0
 800a538:	d014      	beq.n	800a564 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68da      	ldr	r2, [r3, #12]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a544:	b292      	uxth	r2, r2
 800a546:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a54c:	1c9a      	adds	r2, r3, #2
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a556:	b29b      	uxth	r3, r3
 800a558:	3b01      	subs	r3, #1
 800a55a:	b29a      	uxth	r2, r3
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a560:	2301      	movs	r3, #1
 800a562:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a564:	f7fa fb30 	bl	8004bc8 <HAL_GetTick>
 800a568:	4602      	mov	r2, r0
 800a56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a56c:	1ad3      	subs	r3, r2, r3
 800a56e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a570:	429a      	cmp	r2, r3
 800a572:	d807      	bhi.n	800a584 <HAL_SPI_TransmitReceive+0x1d8>
 800a574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a57a:	d003      	beq.n	800a584 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a57c:	2303      	movs	r3, #3
 800a57e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a582:	e0a7      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a588:	b29b      	uxth	r3, r3
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d1a6      	bne.n	800a4dc <HAL_SPI_TransmitReceive+0x130>
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a592:	b29b      	uxth	r3, r3
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1a1      	bne.n	800a4dc <HAL_SPI_TransmitReceive+0x130>
 800a598:	e07c      	b.n	800a694 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d002      	beq.n	800a5a8 <HAL_SPI_TransmitReceive+0x1fc>
 800a5a2:	8b7b      	ldrh	r3, [r7, #26]
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d16b      	bne.n	800a680 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	330c      	adds	r3, #12
 800a5b2:	7812      	ldrb	r2, [r2, #0]
 800a5b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ba:	1c5a      	adds	r2, r3, #1
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	b29a      	uxth	r2, r3
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a5ce:	e057      	b.n	800a680 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f003 0302 	and.w	r3, r3, #2
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d11c      	bne.n	800a618 <HAL_SPI_TransmitReceive+0x26c>
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d017      	beq.n	800a618 <HAL_SPI_TransmitReceive+0x26c>
 800a5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d114      	bne.n	800a618 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	330c      	adds	r3, #12
 800a5f8:	7812      	ldrb	r2, [r2, #0]
 800a5fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a600:	1c5a      	adds	r2, r3, #1
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	3b01      	subs	r3, #1
 800a60e:	b29a      	uxth	r2, r3
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a614:	2300      	movs	r3, #0
 800a616:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	689b      	ldr	r3, [r3, #8]
 800a61e:	f003 0301 	and.w	r3, r3, #1
 800a622:	2b01      	cmp	r3, #1
 800a624:	d119      	bne.n	800a65a <HAL_SPI_TransmitReceive+0x2ae>
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d014      	beq.n	800a65a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	68da      	ldr	r2, [r3, #12]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a63a:	b2d2      	uxtb	r2, r2
 800a63c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a642:	1c5a      	adds	r2, r3, #1
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	3b01      	subs	r3, #1
 800a650:	b29a      	uxth	r2, r3
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a656:	2301      	movs	r3, #1
 800a658:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a65a:	f7fa fab5 	bl	8004bc8 <HAL_GetTick>
 800a65e:	4602      	mov	r2, r0
 800a660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a662:	1ad3      	subs	r3, r2, r3
 800a664:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a666:	429a      	cmp	r2, r3
 800a668:	d803      	bhi.n	800a672 <HAL_SPI_TransmitReceive+0x2c6>
 800a66a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a66c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a670:	d102      	bne.n	800a678 <HAL_SPI_TransmitReceive+0x2cc>
 800a672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a674:	2b00      	cmp	r3, #0
 800a676:	d103      	bne.n	800a680 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a678:	2303      	movs	r3, #3
 800a67a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a67e:	e029      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a684:	b29b      	uxth	r3, r3
 800a686:	2b00      	cmp	r3, #0
 800a688:	d1a2      	bne.n	800a5d0 <HAL_SPI_TransmitReceive+0x224>
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a68e:	b29b      	uxth	r3, r3
 800a690:	2b00      	cmp	r3, #0
 800a692:	d19d      	bne.n	800a5d0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a696:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a698:	68f8      	ldr	r0, [r7, #12]
 800a69a:	f000 fb6d 	bl	800ad78 <SPI_EndRxTxTransaction>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d006      	beq.n	800a6b2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a6b0:	e010      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d10b      	bne.n	800a6d2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	617b      	str	r3, [r7, #20]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	68db      	ldr	r3, [r3, #12]
 800a6c4:	617b      	str	r3, [r7, #20]
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	617b      	str	r3, [r7, #20]
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	e000      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a6d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a6e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3730      	adds	r7, #48	; 0x30
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a6fe:	2300      	movs	r3, #0
 800a700:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d101      	bne.n	800a710 <HAL_SPI_Transmit_DMA+0x20>
 800a70c:	2302      	movs	r3, #2
 800a70e:	e09b      	b.n	800a848 <HAL_SPI_Transmit_DMA+0x158>
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	2b01      	cmp	r3, #1
 800a722:	d002      	beq.n	800a72a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800a724:	2302      	movs	r3, #2
 800a726:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a728:	e089      	b.n	800a83e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d002      	beq.n	800a736 <HAL_SPI_Transmit_DMA+0x46>
 800a730:	88fb      	ldrh	r3, [r7, #6]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d102      	bne.n	800a73c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800a736:	2301      	movs	r3, #1
 800a738:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a73a:	e080      	b.n	800a83e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2203      	movs	r2, #3
 800a740:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2200      	movs	r2, #0
 800a748:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	88fa      	ldrh	r2, [r7, #6]
 800a754:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	88fa      	ldrh	r2, [r7, #6]
 800a75a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	2200      	movs	r2, #0
 800a760:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2200      	movs	r2, #0
 800a766:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2200      	movs	r2, #0
 800a76c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2200      	movs	r2, #0
 800a772:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2200      	movs	r2, #0
 800a778:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a782:	d10f      	bne.n	800a7a4 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a792:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a7a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7a8:	4a29      	ldr	r2, [pc, #164]	; (800a850 <HAL_SPI_Transmit_DMA+0x160>)
 800a7aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7b0:	4a28      	ldr	r2, [pc, #160]	; (800a854 <HAL_SPI_Transmit_DMA+0x164>)
 800a7b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7b8:	4a27      	ldr	r2, [pc, #156]	; (800a858 <HAL_SPI_Transmit_DMA+0x168>)
 800a7ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	330c      	adds	r3, #12
 800a7d4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7da:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a7dc:	f7fa fcbc 	bl	8005158 <HAL_DMA_Start_IT>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00c      	beq.n	800a800 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7ea:	f043 0210 	orr.w	r2, r3, #16
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800a7fe:	e01e      	b.n	800a83e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a80a:	2b40      	cmp	r3, #64	; 0x40
 800a80c:	d007      	beq.n	800a81e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a81c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	685a      	ldr	r2, [r3, #4]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f042 0220 	orr.w	r2, r2, #32
 800a82c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	685a      	ldr	r2, [r3, #4]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f042 0202 	orr.w	r2, r2, #2
 800a83c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a846:	7dfb      	ldrb	r3, [r7, #23]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3718      	adds	r7, #24
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	0800ab19 	.word	0x0800ab19
 800a854:	0800aa71 	.word	0x0800aa71
 800a858:	0800ab35 	.word	0x0800ab35

0800a85c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b088      	sub	sp, #32
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a874:	69bb      	ldr	r3, [r7, #24]
 800a876:	099b      	lsrs	r3, r3, #6
 800a878:	f003 0301 	and.w	r3, r3, #1
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10f      	bne.n	800a8a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a886:	2b00      	cmp	r3, #0
 800a888:	d00a      	beq.n	800a8a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	099b      	lsrs	r3, r3, #6
 800a88e:	f003 0301 	and.w	r3, r3, #1
 800a892:	2b00      	cmp	r3, #0
 800a894:	d004      	beq.n	800a8a0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	4798      	blx	r3
    return;
 800a89e:	e0d7      	b.n	800aa50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	085b      	lsrs	r3, r3, #1
 800a8a4:	f003 0301 	and.w	r3, r3, #1
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d00a      	beq.n	800a8c2 <HAL_SPI_IRQHandler+0x66>
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	09db      	lsrs	r3, r3, #7
 800a8b0:	f003 0301 	and.w	r3, r3, #1
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d004      	beq.n	800a8c2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	4798      	blx	r3
    return;
 800a8c0:	e0c6      	b.n	800aa50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a8c2:	69bb      	ldr	r3, [r7, #24]
 800a8c4:	095b      	lsrs	r3, r3, #5
 800a8c6:	f003 0301 	and.w	r3, r3, #1
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10c      	bne.n	800a8e8 <HAL_SPI_IRQHandler+0x8c>
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	099b      	lsrs	r3, r3, #6
 800a8d2:	f003 0301 	and.w	r3, r3, #1
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d106      	bne.n	800a8e8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	0a1b      	lsrs	r3, r3, #8
 800a8de:	f003 0301 	and.w	r3, r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	f000 80b4 	beq.w	800aa50 <HAL_SPI_IRQHandler+0x1f4>
 800a8e8:	69fb      	ldr	r3, [r7, #28]
 800a8ea:	095b      	lsrs	r3, r3, #5
 800a8ec:	f003 0301 	and.w	r3, r3, #1
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	f000 80ad 	beq.w	800aa50 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a8f6:	69bb      	ldr	r3, [r7, #24]
 800a8f8:	099b      	lsrs	r3, r3, #6
 800a8fa:	f003 0301 	and.w	r3, r3, #1
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d023      	beq.n	800a94a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	2b03      	cmp	r3, #3
 800a90c:	d011      	beq.n	800a932 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a912:	f043 0204 	orr.w	r2, r3, #4
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a91a:	2300      	movs	r3, #0
 800a91c:	617b      	str	r3, [r7, #20]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	617b      	str	r3, [r7, #20]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	689b      	ldr	r3, [r3, #8]
 800a92c:	617b      	str	r3, [r7, #20]
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	e00b      	b.n	800a94a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a932:	2300      	movs	r3, #0
 800a934:	613b      	str	r3, [r7, #16]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	613b      	str	r3, [r7, #16]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	613b      	str	r3, [r7, #16]
 800a946:	693b      	ldr	r3, [r7, #16]
        return;
 800a948:	e082      	b.n	800aa50 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	095b      	lsrs	r3, r3, #5
 800a94e:	f003 0301 	and.w	r3, r3, #1
 800a952:	2b00      	cmp	r3, #0
 800a954:	d014      	beq.n	800a980 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a95a:	f043 0201 	orr.w	r2, r3, #1
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a962:	2300      	movs	r3, #0
 800a964:	60fb      	str	r3, [r7, #12]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	60fb      	str	r3, [r7, #12]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	681a      	ldr	r2, [r3, #0]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a97c:	601a      	str	r2, [r3, #0]
 800a97e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	0a1b      	lsrs	r3, r3, #8
 800a984:	f003 0301 	and.w	r3, r3, #1
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d00c      	beq.n	800a9a6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a990:	f043 0208 	orr.w	r2, r3, #8
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a998:	2300      	movs	r3, #0
 800a99a:	60bb      	str	r3, [r7, #8]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	60bb      	str	r3, [r7, #8]
 800a9a4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d04f      	beq.n	800aa4e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	685a      	ldr	r2, [r3, #4]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a9bc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a9c6:	69fb      	ldr	r3, [r7, #28]
 800a9c8:	f003 0302 	and.w	r3, r3, #2
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d104      	bne.n	800a9da <HAL_SPI_IRQHandler+0x17e>
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	f003 0301 	and.w	r3, r3, #1
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d034      	beq.n	800aa44 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f022 0203 	bic.w	r2, r2, #3
 800a9e8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d011      	beq.n	800aa16 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9f6:	4a18      	ldr	r2, [pc, #96]	; (800aa58 <HAL_SPI_IRQHandler+0x1fc>)
 800a9f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f7fa fc02 	bl	8005208 <HAL_DMA_Abort_IT>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d005      	beq.n	800aa16 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d016      	beq.n	800aa4c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa22:	4a0d      	ldr	r2, [pc, #52]	; (800aa58 <HAL_SPI_IRQHandler+0x1fc>)
 800aa24:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fa fbec 	bl	8005208 <HAL_DMA_Abort_IT>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00a      	beq.n	800aa4c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800aa42:	e003      	b.n	800aa4c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f7f8 f807 	bl	8002a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800aa4a:	e000      	b.n	800aa4e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800aa4c:	bf00      	nop
    return;
 800aa4e:	bf00      	nop
  }
}
 800aa50:	3720      	adds	r7, #32
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	0800ab75 	.word	0x0800ab75

0800aa5c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	b083      	sub	sp, #12
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800aa64:	bf00      	nop
 800aa66:	370c      	adds	r7, #12
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr

0800aa70 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b086      	sub	sp, #24
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa7c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa7e:	f7fa f8a3 	bl	8004bc8 <HAL_GetTick>
 800aa82:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa92:	d03b      	beq.n	800ab0c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	685a      	ldr	r2, [r3, #4]
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f022 0220 	bic.w	r2, r2, #32
 800aaa2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	685a      	ldr	r2, [r3, #4]
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f022 0202 	bic.w	r2, r2, #2
 800aab2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aab4:	693a      	ldr	r2, [r7, #16]
 800aab6:	2164      	movs	r1, #100	; 0x64
 800aab8:	6978      	ldr	r0, [r7, #20]
 800aaba:	f000 f95d 	bl	800ad78 <SPI_EndRxTxTransaction>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d005      	beq.n	800aad0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac8:	f043 0220 	orr.w	r2, r3, #32
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d10a      	bne.n	800aaee <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aad8:	2300      	movs	r3, #0
 800aada:	60fb      	str	r3, [r7, #12]
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68db      	ldr	r3, [r3, #12]
 800aae2:	60fb      	str	r3, [r7, #12]
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	60fb      	str	r3, [r7, #12]
 800aaec:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d003      	beq.n	800ab0c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ab04:	6978      	ldr	r0, [r7, #20]
 800ab06:	f7f7 ffa7 	bl	8002a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ab0a:	e002      	b.n	800ab12 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800ab0c:	6978      	ldr	r0, [r7, #20]
 800ab0e:	f7f7 ffb9 	bl	8002a84 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab12:	3718      	adds	r7, #24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab24:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800ab26:	68f8      	ldr	r0, [r7, #12]
 800ab28:	f7ff ff98 	bl	800aa5c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab2c:	bf00      	nop
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab40:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	685a      	ldr	r2, [r3, #4]
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f022 0203 	bic.w	r2, r2, #3
 800ab50:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab56:	f043 0210 	orr.w	r2, r3, #16
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ab66:	68f8      	ldr	r0, [r7, #12]
 800ab68:	f7f7 ff76 	bl	8002a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab6c:	bf00      	nop
 800ab6e:	3710      	adds	r7, #16
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab80:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2200      	movs	r2, #0
 800ab86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	f7f7 ff62 	bl	8002a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab94:	bf00      	nop
 800ab96:	3710      	adds	r7, #16
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b088      	sub	sp, #32
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	603b      	str	r3, [r7, #0]
 800aba8:	4613      	mov	r3, r2
 800abaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800abac:	f7fa f80c 	bl	8004bc8 <HAL_GetTick>
 800abb0:	4602      	mov	r2, r0
 800abb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb4:	1a9b      	subs	r3, r3, r2
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	4413      	add	r3, r2
 800abba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800abbc:	f7fa f804 	bl	8004bc8 <HAL_GetTick>
 800abc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800abc2:	4b39      	ldr	r3, [pc, #228]	; (800aca8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	015b      	lsls	r3, r3, #5
 800abc8:	0d1b      	lsrs	r3, r3, #20
 800abca:	69fa      	ldr	r2, [r7, #28]
 800abcc:	fb02 f303 	mul.w	r3, r2, r3
 800abd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abd2:	e054      	b.n	800ac7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abda:	d050      	beq.n	800ac7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800abdc:	f7f9 fff4 	bl	8004bc8 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	69fa      	ldr	r2, [r7, #28]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d902      	bls.n	800abf2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d13d      	bne.n	800ac6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685a      	ldr	r2, [r3, #4]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ac00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac0a:	d111      	bne.n	800ac30 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	689b      	ldr	r3, [r3, #8]
 800ac10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac14:	d004      	beq.n	800ac20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac1e:	d107      	bne.n	800ac30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac38:	d10f      	bne.n	800ac5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	681a      	ldr	r2, [r3, #0]
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac48:	601a      	str	r2, [r3, #0]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	681a      	ldr	r2, [r3, #0]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ac6a:	2303      	movs	r3, #3
 800ac6c:	e017      	b.n	800ac9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d101      	bne.n	800ac78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ac74:	2300      	movs	r3, #0
 800ac76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	3b01      	subs	r3, #1
 800ac7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	689a      	ldr	r2, [r3, #8]
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	4013      	ands	r3, r2
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	bf0c      	ite	eq
 800ac8e:	2301      	moveq	r3, #1
 800ac90:	2300      	movne	r3, #0
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	461a      	mov	r2, r3
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d19b      	bne.n	800abd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ac9c:	2300      	movs	r3, #0
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3720      	adds	r7, #32
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	20000010 	.word	0x20000010

0800acac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b086      	sub	sp, #24
 800acb0:	af02      	add	r7, sp, #8
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acc0:	d111      	bne.n	800ace6 <SPI_EndRxTransaction+0x3a>
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800acca:	d004      	beq.n	800acd6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acd4:	d107      	bne.n	800ace6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ace4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acee:	d12a      	bne.n	800ad46 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acf8:	d012      	beq.n	800ad20 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	9300      	str	r3, [sp, #0]
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2200      	movs	r2, #0
 800ad02:	2180      	movs	r1, #128	; 0x80
 800ad04:	68f8      	ldr	r0, [r7, #12]
 800ad06:	f7ff ff49 	bl	800ab9c <SPI_WaitFlagStateUntilTimeout>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d02d      	beq.n	800ad6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad14:	f043 0220 	orr.w	r2, r3, #32
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	e026      	b.n	800ad6e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	9300      	str	r3, [sp, #0]
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	2200      	movs	r2, #0
 800ad28:	2101      	movs	r1, #1
 800ad2a:	68f8      	ldr	r0, [r7, #12]
 800ad2c:	f7ff ff36 	bl	800ab9c <SPI_WaitFlagStateUntilTimeout>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d01a      	beq.n	800ad6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad3a:	f043 0220 	orr.w	r2, r3, #32
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ad42:	2303      	movs	r3, #3
 800ad44:	e013      	b.n	800ad6e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	9300      	str	r3, [sp, #0]
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	2101      	movs	r1, #1
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff ff23 	bl	800ab9c <SPI_WaitFlagStateUntilTimeout>
 800ad56:	4603      	mov	r3, r0
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d007      	beq.n	800ad6c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad60:	f043 0220 	orr.w	r2, r3, #32
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ad68:	2303      	movs	r3, #3
 800ad6a:	e000      	b.n	800ad6e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
	...

0800ad78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b088      	sub	sp, #32
 800ad7c:	af02      	add	r7, sp, #8
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ad84:	4b1b      	ldr	r3, [pc, #108]	; (800adf4 <SPI_EndRxTxTransaction+0x7c>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4a1b      	ldr	r2, [pc, #108]	; (800adf8 <SPI_EndRxTxTransaction+0x80>)
 800ad8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ad8e:	0d5b      	lsrs	r3, r3, #21
 800ad90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ad94:	fb02 f303 	mul.w	r3, r2, r3
 800ad98:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ada2:	d112      	bne.n	800adca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	2200      	movs	r2, #0
 800adac:	2180      	movs	r1, #128	; 0x80
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f7ff fef4 	bl	800ab9c <SPI_WaitFlagStateUntilTimeout>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d016      	beq.n	800ade8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adbe:	f043 0220 	orr.w	r2, r3, #32
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800adc6:	2303      	movs	r3, #3
 800adc8:	e00f      	b.n	800adea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d00a      	beq.n	800ade6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	3b01      	subs	r3, #1
 800add4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ade0:	2b80      	cmp	r3, #128	; 0x80
 800ade2:	d0f2      	beq.n	800adca <SPI_EndRxTxTransaction+0x52>
 800ade4:	e000      	b.n	800ade8 <SPI_EndRxTxTransaction+0x70>
        break;
 800ade6:	bf00      	nop
  }

  return HAL_OK;
 800ade8:	2300      	movs	r3, #0
}
 800adea:	4618      	mov	r0, r3
 800adec:	3718      	adds	r7, #24
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	20000010 	.word	0x20000010
 800adf8:	165e9f81 	.word	0x165e9f81

0800adfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d101      	bne.n	800ae0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e041      	b.n	800ae92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d106      	bne.n	800ae28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7f6 fe38 	bl	8001a98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681a      	ldr	r2, [r3, #0]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	3304      	adds	r3, #4
 800ae38:	4619      	mov	r1, r3
 800ae3a:	4610      	mov	r0, r2
 800ae3c:	f000 f8f0 	bl	800b020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2201      	movs	r2, #1
 800ae44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2201      	movs	r2, #1
 800ae64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2201      	movs	r2, #1
 800ae74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2201      	movs	r2, #1
 800ae84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae90:	2300      	movs	r3, #0
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3708      	adds	r7, #8
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}
	...

0800ae9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b086      	sub	sp, #24
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d101      	bne.n	800aeba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	e0ae      	b.n	800b018 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	2201      	movs	r2, #1
 800aebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2b0c      	cmp	r3, #12
 800aec6:	f200 809f 	bhi.w	800b008 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800aeca:	a201      	add	r2, pc, #4	; (adr r2, 800aed0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aed0:	0800af05 	.word	0x0800af05
 800aed4:	0800b009 	.word	0x0800b009
 800aed8:	0800b009 	.word	0x0800b009
 800aedc:	0800b009 	.word	0x0800b009
 800aee0:	0800af45 	.word	0x0800af45
 800aee4:	0800b009 	.word	0x0800b009
 800aee8:	0800b009 	.word	0x0800b009
 800aeec:	0800b009 	.word	0x0800b009
 800aef0:	0800af87 	.word	0x0800af87
 800aef4:	0800b009 	.word	0x0800b009
 800aef8:	0800b009 	.word	0x0800b009
 800aefc:	0800b009 	.word	0x0800b009
 800af00:	0800afc7 	.word	0x0800afc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	68b9      	ldr	r1, [r7, #8]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f000 f928 	bl	800b160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	699a      	ldr	r2, [r3, #24]
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f042 0208 	orr.w	r2, r2, #8
 800af1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	699a      	ldr	r2, [r3, #24]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f022 0204 	bic.w	r2, r2, #4
 800af2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	6999      	ldr	r1, [r3, #24]
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	691a      	ldr	r2, [r3, #16]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	430a      	orrs	r2, r1
 800af40:	619a      	str	r2, [r3, #24]
      break;
 800af42:	e064      	b.n	800b00e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	68b9      	ldr	r1, [r7, #8]
 800af4a:	4618      	mov	r0, r3
 800af4c:	f000 f978 	bl	800b240 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	699a      	ldr	r2, [r3, #24]
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	699a      	ldr	r2, [r3, #24]
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800af6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	6999      	ldr	r1, [r3, #24]
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	691b      	ldr	r3, [r3, #16]
 800af7a:	021a      	lsls	r2, r3, #8
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	430a      	orrs	r2, r1
 800af82:	619a      	str	r2, [r3, #24]
      break;
 800af84:	e043      	b.n	800b00e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68b9      	ldr	r1, [r7, #8]
 800af8c:	4618      	mov	r0, r3
 800af8e:	f000 f9cd 	bl	800b32c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	69da      	ldr	r2, [r3, #28]
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f042 0208 	orr.w	r2, r2, #8
 800afa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	69da      	ldr	r2, [r3, #28]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f022 0204 	bic.w	r2, r2, #4
 800afb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	69d9      	ldr	r1, [r3, #28]
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	691a      	ldr	r2, [r3, #16]
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	430a      	orrs	r2, r1
 800afc2:	61da      	str	r2, [r3, #28]
      break;
 800afc4:	e023      	b.n	800b00e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68b9      	ldr	r1, [r7, #8]
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 fa21 	bl	800b414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	69da      	ldr	r2, [r3, #28]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800afe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	69da      	ldr	r2, [r3, #28]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	69d9      	ldr	r1, [r3, #28]
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	691b      	ldr	r3, [r3, #16]
 800affc:	021a      	lsls	r2, r3, #8
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	430a      	orrs	r2, r1
 800b004:	61da      	str	r2, [r3, #28]
      break;
 800b006:	e002      	b.n	800b00e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b008:	2301      	movs	r3, #1
 800b00a:	75fb      	strb	r3, [r7, #23]
      break;
 800b00c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2200      	movs	r2, #0
 800b012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b016:	7dfb      	ldrb	r3, [r7, #23]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3718      	adds	r7, #24
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b020:	b480      	push	{r7}
 800b022:	b085      	sub	sp, #20
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
 800b028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	4a40      	ldr	r2, [pc, #256]	; (800b134 <TIM_Base_SetConfig+0x114>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d013      	beq.n	800b060 <TIM_Base_SetConfig+0x40>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b03e:	d00f      	beq.n	800b060 <TIM_Base_SetConfig+0x40>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4a3d      	ldr	r2, [pc, #244]	; (800b138 <TIM_Base_SetConfig+0x118>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d00b      	beq.n	800b060 <TIM_Base_SetConfig+0x40>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a3c      	ldr	r2, [pc, #240]	; (800b13c <TIM_Base_SetConfig+0x11c>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d007      	beq.n	800b060 <TIM_Base_SetConfig+0x40>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a3b      	ldr	r2, [pc, #236]	; (800b140 <TIM_Base_SetConfig+0x120>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d003      	beq.n	800b060 <TIM_Base_SetConfig+0x40>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a3a      	ldr	r2, [pc, #232]	; (800b144 <TIM_Base_SetConfig+0x124>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d108      	bne.n	800b072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	68fa      	ldr	r2, [r7, #12]
 800b06e:	4313      	orrs	r3, r2
 800b070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	4a2f      	ldr	r2, [pc, #188]	; (800b134 <TIM_Base_SetConfig+0x114>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d02b      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b080:	d027      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	4a2c      	ldr	r2, [pc, #176]	; (800b138 <TIM_Base_SetConfig+0x118>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d023      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	4a2b      	ldr	r2, [pc, #172]	; (800b13c <TIM_Base_SetConfig+0x11c>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d01f      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a2a      	ldr	r2, [pc, #168]	; (800b140 <TIM_Base_SetConfig+0x120>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d01b      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	4a29      	ldr	r2, [pc, #164]	; (800b144 <TIM_Base_SetConfig+0x124>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d017      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	4a28      	ldr	r2, [pc, #160]	; (800b148 <TIM_Base_SetConfig+0x128>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d013      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4a27      	ldr	r2, [pc, #156]	; (800b14c <TIM_Base_SetConfig+0x12c>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d00f      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	4a26      	ldr	r2, [pc, #152]	; (800b150 <TIM_Base_SetConfig+0x130>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d00b      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a25      	ldr	r2, [pc, #148]	; (800b154 <TIM_Base_SetConfig+0x134>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d007      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a24      	ldr	r2, [pc, #144]	; (800b158 <TIM_Base_SetConfig+0x138>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d003      	beq.n	800b0d2 <TIM_Base_SetConfig+0xb2>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	4a23      	ldr	r2, [pc, #140]	; (800b15c <TIM_Base_SetConfig+0x13c>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d108      	bne.n	800b0e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	68fa      	ldr	r2, [r7, #12]
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	695b      	ldr	r3, [r3, #20]
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	68fa      	ldr	r2, [r7, #12]
 800b0f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	689a      	ldr	r2, [r3, #8]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a0a      	ldr	r2, [pc, #40]	; (800b134 <TIM_Base_SetConfig+0x114>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d003      	beq.n	800b118 <TIM_Base_SetConfig+0xf8>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4a0c      	ldr	r2, [pc, #48]	; (800b144 <TIM_Base_SetConfig+0x124>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d103      	bne.n	800b120 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	691a      	ldr	r2, [r3, #16]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2201      	movs	r2, #1
 800b124:	615a      	str	r2, [r3, #20]
}
 800b126:	bf00      	nop
 800b128:	3714      	adds	r7, #20
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	40010000 	.word	0x40010000
 800b138:	40000400 	.word	0x40000400
 800b13c:	40000800 	.word	0x40000800
 800b140:	40000c00 	.word	0x40000c00
 800b144:	40010400 	.word	0x40010400
 800b148:	40014000 	.word	0x40014000
 800b14c:	40014400 	.word	0x40014400
 800b150:	40014800 	.word	0x40014800
 800b154:	40001800 	.word	0x40001800
 800b158:	40001c00 	.word	0x40001c00
 800b15c:	40002000 	.word	0x40002000

0800b160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b160:	b480      	push	{r7}
 800b162:	b087      	sub	sp, #28
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6a1b      	ldr	r3, [r3, #32]
 800b16e:	f023 0201 	bic.w	r2, r3, #1
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a1b      	ldr	r3, [r3, #32]
 800b17a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	699b      	ldr	r3, [r3, #24]
 800b186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b18e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f023 0303 	bic.w	r3, r3, #3
 800b196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	68fa      	ldr	r2, [r7, #12]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	f023 0302 	bic.w	r3, r3, #2
 800b1a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	697a      	ldr	r2, [r7, #20]
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	4a20      	ldr	r2, [pc, #128]	; (800b238 <TIM_OC1_SetConfig+0xd8>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d003      	beq.n	800b1c4 <TIM_OC1_SetConfig+0x64>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	4a1f      	ldr	r2, [pc, #124]	; (800b23c <TIM_OC1_SetConfig+0xdc>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d10c      	bne.n	800b1de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	f023 0308 	bic.w	r3, r3, #8
 800b1ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	697a      	ldr	r2, [r7, #20]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	f023 0304 	bic.w	r3, r3, #4
 800b1dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a15      	ldr	r2, [pc, #84]	; (800b238 <TIM_OC1_SetConfig+0xd8>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d003      	beq.n	800b1ee <TIM_OC1_SetConfig+0x8e>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a14      	ldr	r2, [pc, #80]	; (800b23c <TIM_OC1_SetConfig+0xdc>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d111      	bne.n	800b212 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b1fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	695b      	ldr	r3, [r3, #20]
 800b202:	693a      	ldr	r2, [r7, #16]
 800b204:	4313      	orrs	r3, r2
 800b206:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	699b      	ldr	r3, [r3, #24]
 800b20c:	693a      	ldr	r2, [r7, #16]
 800b20e:	4313      	orrs	r3, r2
 800b210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	685a      	ldr	r2, [r3, #4]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	697a      	ldr	r2, [r7, #20]
 800b22a:	621a      	str	r2, [r3, #32]
}
 800b22c:	bf00      	nop
 800b22e:	371c      	adds	r7, #28
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr
 800b238:	40010000 	.word	0x40010000
 800b23c:	40010400 	.word	0x40010400

0800b240 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b240:	b480      	push	{r7}
 800b242:	b087      	sub	sp, #28
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a1b      	ldr	r3, [r3, #32]
 800b24e:	f023 0210 	bic.w	r2, r3, #16
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a1b      	ldr	r3, [r3, #32]
 800b25a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	699b      	ldr	r3, [r3, #24]
 800b266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b26e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	021b      	lsls	r3, r3, #8
 800b27e:	68fa      	ldr	r2, [r7, #12]
 800b280:	4313      	orrs	r3, r2
 800b282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	f023 0320 	bic.w	r3, r3, #32
 800b28a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	011b      	lsls	r3, r3, #4
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	4313      	orrs	r3, r2
 800b296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a22      	ldr	r2, [pc, #136]	; (800b324 <TIM_OC2_SetConfig+0xe4>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d003      	beq.n	800b2a8 <TIM_OC2_SetConfig+0x68>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a21      	ldr	r2, [pc, #132]	; (800b328 <TIM_OC2_SetConfig+0xe8>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d10d      	bne.n	800b2c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b2ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	68db      	ldr	r3, [r3, #12]
 800b2b4:	011b      	lsls	r3, r3, #4
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b2c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a17      	ldr	r2, [pc, #92]	; (800b324 <TIM_OC2_SetConfig+0xe4>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d003      	beq.n	800b2d4 <TIM_OC2_SetConfig+0x94>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a16      	ldr	r2, [pc, #88]	; (800b328 <TIM_OC2_SetConfig+0xe8>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d113      	bne.n	800b2fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b2da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	695b      	ldr	r3, [r3, #20]
 800b2e8:	009b      	lsls	r3, r3, #2
 800b2ea:	693a      	ldr	r2, [r7, #16]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	699b      	ldr	r3, [r3, #24]
 800b2f4:	009b      	lsls	r3, r3, #2
 800b2f6:	693a      	ldr	r2, [r7, #16]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	685a      	ldr	r2, [r3, #4]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	621a      	str	r2, [r3, #32]
}
 800b316:	bf00      	nop
 800b318:	371c      	adds	r7, #28
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	40010000 	.word	0x40010000
 800b328:	40010400 	.word	0x40010400

0800b32c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b087      	sub	sp, #28
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6a1b      	ldr	r3, [r3, #32]
 800b33a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6a1b      	ldr	r3, [r3, #32]
 800b346:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	69db      	ldr	r3, [r3, #28]
 800b352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b35a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f023 0303 	bic.w	r3, r3, #3
 800b362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68fa      	ldr	r2, [r7, #12]
 800b36a:	4313      	orrs	r3, r2
 800b36c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	689b      	ldr	r3, [r3, #8]
 800b37a:	021b      	lsls	r3, r3, #8
 800b37c:	697a      	ldr	r2, [r7, #20]
 800b37e:	4313      	orrs	r3, r2
 800b380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4a21      	ldr	r2, [pc, #132]	; (800b40c <TIM_OC3_SetConfig+0xe0>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d003      	beq.n	800b392 <TIM_OC3_SetConfig+0x66>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	4a20      	ldr	r2, [pc, #128]	; (800b410 <TIM_OC3_SetConfig+0xe4>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d10d      	bne.n	800b3ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b398:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	021b      	lsls	r3, r3, #8
 800b3a0:	697a      	ldr	r2, [r7, #20]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b3ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	4a16      	ldr	r2, [pc, #88]	; (800b40c <TIM_OC3_SetConfig+0xe0>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d003      	beq.n	800b3be <TIM_OC3_SetConfig+0x92>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	4a15      	ldr	r2, [pc, #84]	; (800b410 <TIM_OC3_SetConfig+0xe4>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d113      	bne.n	800b3e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b3c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b3cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	695b      	ldr	r3, [r3, #20]
 800b3d2:	011b      	lsls	r3, r3, #4
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	699b      	ldr	r3, [r3, #24]
 800b3de:	011b      	lsls	r3, r3, #4
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	693a      	ldr	r2, [r7, #16]
 800b3ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	685a      	ldr	r2, [r3, #4]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	697a      	ldr	r2, [r7, #20]
 800b3fe:	621a      	str	r2, [r3, #32]
}
 800b400:	bf00      	nop
 800b402:	371c      	adds	r7, #28
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr
 800b40c:	40010000 	.word	0x40010000
 800b410:	40010400 	.word	0x40010400

0800b414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b414:	b480      	push	{r7}
 800b416:	b087      	sub	sp, #28
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6a1b      	ldr	r3, [r3, #32]
 800b422:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6a1b      	ldr	r3, [r3, #32]
 800b42e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	69db      	ldr	r3, [r3, #28]
 800b43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b44a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	021b      	lsls	r3, r3, #8
 800b452:	68fa      	ldr	r2, [r7, #12]
 800b454:	4313      	orrs	r3, r2
 800b456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b45e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	031b      	lsls	r3, r3, #12
 800b466:	693a      	ldr	r2, [r7, #16]
 800b468:	4313      	orrs	r3, r2
 800b46a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a12      	ldr	r2, [pc, #72]	; (800b4b8 <TIM_OC4_SetConfig+0xa4>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d003      	beq.n	800b47c <TIM_OC4_SetConfig+0x68>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a11      	ldr	r2, [pc, #68]	; (800b4bc <TIM_OC4_SetConfig+0xa8>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d109      	bne.n	800b490 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b482:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	695b      	ldr	r3, [r3, #20]
 800b488:	019b      	lsls	r3, r3, #6
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	693a      	ldr	r2, [r7, #16]
 800b4a8:	621a      	str	r2, [r3, #32]
}
 800b4aa:	bf00      	nop
 800b4ac:	371c      	adds	r7, #28
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	40010000 	.word	0x40010000
 800b4bc:	40010400 	.word	0x40010400

0800b4c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b085      	sub	sp, #20
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d101      	bne.n	800b4d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b4d4:	2302      	movs	r3, #2
 800b4d6:	e05a      	b.n	800b58e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	689b      	ldr	r3, [r3, #8]
 800b4f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	68fa      	ldr	r2, [r7, #12]
 800b506:	4313      	orrs	r3, r2
 800b508:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	68fa      	ldr	r2, [r7, #12]
 800b510:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4a21      	ldr	r2, [pc, #132]	; (800b59c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d022      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b524:	d01d      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4a1d      	ldr	r2, [pc, #116]	; (800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d018      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4a1b      	ldr	r2, [pc, #108]	; (800b5a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b536:	4293      	cmp	r3, r2
 800b538:	d013      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	4a1a      	ldr	r2, [pc, #104]	; (800b5a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d00e      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a18      	ldr	r2, [pc, #96]	; (800b5ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d009      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4a17      	ldr	r2, [pc, #92]	; (800b5b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d004      	beq.n	800b562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a15      	ldr	r2, [pc, #84]	; (800b5b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d10c      	bne.n	800b57c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b568:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	68ba      	ldr	r2, [r7, #8]
 800b570:	4313      	orrs	r3, r2
 800b572:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68ba      	ldr	r2, [r7, #8]
 800b57a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2201      	movs	r2, #1
 800b580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b58c:	2300      	movs	r3, #0
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3714      	adds	r7, #20
 800b592:	46bd      	mov	sp, r7
 800b594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop
 800b59c:	40010000 	.word	0x40010000
 800b5a0:	40000400 	.word	0x40000400
 800b5a4:	40000800 	.word	0x40000800
 800b5a8:	40000c00 	.word	0x40000c00
 800b5ac:	40010400 	.word	0x40010400
 800b5b0:	40014000 	.word	0x40014000
 800b5b4:	40001800 	.word	0x40001800

0800b5b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b082      	sub	sp, #8
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d101      	bne.n	800b5ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e03f      	b.n	800b64a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d106      	bne.n	800b5e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f7f6 fab6 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2224      	movs	r2, #36	; 0x24
 800b5e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	68da      	ldr	r2, [r3, #12]
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b5fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f000 f829 	bl	800b654 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	691a      	ldr	r2, [r3, #16]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	695a      	ldr	r2, [r3, #20]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	68da      	ldr	r2, [r3, #12]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2200      	movs	r2, #0
 800b636:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2220      	movs	r2, #32
 800b63c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2220      	movs	r2, #32
 800b644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b648:	2300      	movs	r3, #0
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3708      	adds	r7, #8
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
	...

0800b654 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b658:	b0c0      	sub	sp, #256	; 0x100
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	691b      	ldr	r3, [r3, #16]
 800b668:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b670:	68d9      	ldr	r1, [r3, #12]
 800b672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	ea40 0301 	orr.w	r3, r0, r1
 800b67c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b682:	689a      	ldr	r2, [r3, #8]
 800b684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	431a      	orrs	r2, r3
 800b68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b690:	695b      	ldr	r3, [r3, #20]
 800b692:	431a      	orrs	r2, r3
 800b694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b698:	69db      	ldr	r3, [r3, #28]
 800b69a:	4313      	orrs	r3, r2
 800b69c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b6a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	68db      	ldr	r3, [r3, #12]
 800b6a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b6ac:	f021 010c 	bic.w	r1, r1, #12
 800b6b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6b4:	681a      	ldr	r2, [r3, #0]
 800b6b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b6ba:	430b      	orrs	r3, r1
 800b6bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b6be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	695b      	ldr	r3, [r3, #20]
 800b6c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b6ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6ce:	6999      	ldr	r1, [r3, #24]
 800b6d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6d4:	681a      	ldr	r2, [r3, #0]
 800b6d6:	ea40 0301 	orr.w	r3, r0, r1
 800b6da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b6dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	4b8f      	ldr	r3, [pc, #572]	; (800b920 <UART_SetConfig+0x2cc>)
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d005      	beq.n	800b6f4 <UART_SetConfig+0xa0>
 800b6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6ec:	681a      	ldr	r2, [r3, #0]
 800b6ee:	4b8d      	ldr	r3, [pc, #564]	; (800b924 <UART_SetConfig+0x2d0>)
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d104      	bne.n	800b6fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b6f4:	f7fe fa04 	bl	8009b00 <HAL_RCC_GetPCLK2Freq>
 800b6f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b6fc:	e003      	b.n	800b706 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b6fe:	f7fe f9eb 	bl	8009ad8 <HAL_RCC_GetPCLK1Freq>
 800b702:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b70a:	69db      	ldr	r3, [r3, #28]
 800b70c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b710:	f040 810c 	bne.w	800b92c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b714:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b718:	2200      	movs	r2, #0
 800b71a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b71e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b722:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b726:	4622      	mov	r2, r4
 800b728:	462b      	mov	r3, r5
 800b72a:	1891      	adds	r1, r2, r2
 800b72c:	65b9      	str	r1, [r7, #88]	; 0x58
 800b72e:	415b      	adcs	r3, r3
 800b730:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b732:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b736:	4621      	mov	r1, r4
 800b738:	eb12 0801 	adds.w	r8, r2, r1
 800b73c:	4629      	mov	r1, r5
 800b73e:	eb43 0901 	adc.w	r9, r3, r1
 800b742:	f04f 0200 	mov.w	r2, #0
 800b746:	f04f 0300 	mov.w	r3, #0
 800b74a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b74e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b752:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b756:	4690      	mov	r8, r2
 800b758:	4699      	mov	r9, r3
 800b75a:	4623      	mov	r3, r4
 800b75c:	eb18 0303 	adds.w	r3, r8, r3
 800b760:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b764:	462b      	mov	r3, r5
 800b766:	eb49 0303 	adc.w	r3, r9, r3
 800b76a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b76e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b77a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b77e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b782:	460b      	mov	r3, r1
 800b784:	18db      	adds	r3, r3, r3
 800b786:	653b      	str	r3, [r7, #80]	; 0x50
 800b788:	4613      	mov	r3, r2
 800b78a:	eb42 0303 	adc.w	r3, r2, r3
 800b78e:	657b      	str	r3, [r7, #84]	; 0x54
 800b790:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b794:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b798:	f7f5 fa56 	bl	8000c48 <__aeabi_uldivmod>
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	4b61      	ldr	r3, [pc, #388]	; (800b928 <UART_SetConfig+0x2d4>)
 800b7a2:	fba3 2302 	umull	r2, r3, r3, r2
 800b7a6:	095b      	lsrs	r3, r3, #5
 800b7a8:	011c      	lsls	r4, r3, #4
 800b7aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b7b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b7b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b7bc:	4642      	mov	r2, r8
 800b7be:	464b      	mov	r3, r9
 800b7c0:	1891      	adds	r1, r2, r2
 800b7c2:	64b9      	str	r1, [r7, #72]	; 0x48
 800b7c4:	415b      	adcs	r3, r3
 800b7c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b7c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b7cc:	4641      	mov	r1, r8
 800b7ce:	eb12 0a01 	adds.w	sl, r2, r1
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	eb43 0b01 	adc.w	fp, r3, r1
 800b7d8:	f04f 0200 	mov.w	r2, #0
 800b7dc:	f04f 0300 	mov.w	r3, #0
 800b7e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b7e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b7e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b7ec:	4692      	mov	sl, r2
 800b7ee:	469b      	mov	fp, r3
 800b7f0:	4643      	mov	r3, r8
 800b7f2:	eb1a 0303 	adds.w	r3, sl, r3
 800b7f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b7fa:	464b      	mov	r3, r9
 800b7fc:	eb4b 0303 	adc.w	r3, fp, r3
 800b800:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b810:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b814:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b818:	460b      	mov	r3, r1
 800b81a:	18db      	adds	r3, r3, r3
 800b81c:	643b      	str	r3, [r7, #64]	; 0x40
 800b81e:	4613      	mov	r3, r2
 800b820:	eb42 0303 	adc.w	r3, r2, r3
 800b824:	647b      	str	r3, [r7, #68]	; 0x44
 800b826:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b82a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b82e:	f7f5 fa0b 	bl	8000c48 <__aeabi_uldivmod>
 800b832:	4602      	mov	r2, r0
 800b834:	460b      	mov	r3, r1
 800b836:	4611      	mov	r1, r2
 800b838:	4b3b      	ldr	r3, [pc, #236]	; (800b928 <UART_SetConfig+0x2d4>)
 800b83a:	fba3 2301 	umull	r2, r3, r3, r1
 800b83e:	095b      	lsrs	r3, r3, #5
 800b840:	2264      	movs	r2, #100	; 0x64
 800b842:	fb02 f303 	mul.w	r3, r2, r3
 800b846:	1acb      	subs	r3, r1, r3
 800b848:	00db      	lsls	r3, r3, #3
 800b84a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b84e:	4b36      	ldr	r3, [pc, #216]	; (800b928 <UART_SetConfig+0x2d4>)
 800b850:	fba3 2302 	umull	r2, r3, r3, r2
 800b854:	095b      	lsrs	r3, r3, #5
 800b856:	005b      	lsls	r3, r3, #1
 800b858:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b85c:	441c      	add	r4, r3
 800b85e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b862:	2200      	movs	r2, #0
 800b864:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b868:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b86c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b870:	4642      	mov	r2, r8
 800b872:	464b      	mov	r3, r9
 800b874:	1891      	adds	r1, r2, r2
 800b876:	63b9      	str	r1, [r7, #56]	; 0x38
 800b878:	415b      	adcs	r3, r3
 800b87a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b87c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b880:	4641      	mov	r1, r8
 800b882:	1851      	adds	r1, r2, r1
 800b884:	6339      	str	r1, [r7, #48]	; 0x30
 800b886:	4649      	mov	r1, r9
 800b888:	414b      	adcs	r3, r1
 800b88a:	637b      	str	r3, [r7, #52]	; 0x34
 800b88c:	f04f 0200 	mov.w	r2, #0
 800b890:	f04f 0300 	mov.w	r3, #0
 800b894:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b898:	4659      	mov	r1, fp
 800b89a:	00cb      	lsls	r3, r1, #3
 800b89c:	4651      	mov	r1, sl
 800b89e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b8a2:	4651      	mov	r1, sl
 800b8a4:	00ca      	lsls	r2, r1, #3
 800b8a6:	4610      	mov	r0, r2
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	4642      	mov	r2, r8
 800b8ae:	189b      	adds	r3, r3, r2
 800b8b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b8b4:	464b      	mov	r3, r9
 800b8b6:	460a      	mov	r2, r1
 800b8b8:	eb42 0303 	adc.w	r3, r2, r3
 800b8bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b8c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8c4:	685b      	ldr	r3, [r3, #4]
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b8cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b8d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	18db      	adds	r3, r3, r3
 800b8d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8da:	4613      	mov	r3, r2
 800b8dc:	eb42 0303 	adc.w	r3, r2, r3
 800b8e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b8e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b8e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b8ea:	f7f5 f9ad 	bl	8000c48 <__aeabi_uldivmod>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4b0d      	ldr	r3, [pc, #52]	; (800b928 <UART_SetConfig+0x2d4>)
 800b8f4:	fba3 1302 	umull	r1, r3, r3, r2
 800b8f8:	095b      	lsrs	r3, r3, #5
 800b8fa:	2164      	movs	r1, #100	; 0x64
 800b8fc:	fb01 f303 	mul.w	r3, r1, r3
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	00db      	lsls	r3, r3, #3
 800b904:	3332      	adds	r3, #50	; 0x32
 800b906:	4a08      	ldr	r2, [pc, #32]	; (800b928 <UART_SetConfig+0x2d4>)
 800b908:	fba2 2303 	umull	r2, r3, r2, r3
 800b90c:	095b      	lsrs	r3, r3, #5
 800b90e:	f003 0207 	and.w	r2, r3, #7
 800b912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4422      	add	r2, r4
 800b91a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b91c:	e105      	b.n	800bb2a <UART_SetConfig+0x4d6>
 800b91e:	bf00      	nop
 800b920:	40011000 	.word	0x40011000
 800b924:	40011400 	.word	0x40011400
 800b928:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b92c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b930:	2200      	movs	r2, #0
 800b932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b936:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b93a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b93e:	4642      	mov	r2, r8
 800b940:	464b      	mov	r3, r9
 800b942:	1891      	adds	r1, r2, r2
 800b944:	6239      	str	r1, [r7, #32]
 800b946:	415b      	adcs	r3, r3
 800b948:	627b      	str	r3, [r7, #36]	; 0x24
 800b94a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b94e:	4641      	mov	r1, r8
 800b950:	1854      	adds	r4, r2, r1
 800b952:	4649      	mov	r1, r9
 800b954:	eb43 0501 	adc.w	r5, r3, r1
 800b958:	f04f 0200 	mov.w	r2, #0
 800b95c:	f04f 0300 	mov.w	r3, #0
 800b960:	00eb      	lsls	r3, r5, #3
 800b962:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b966:	00e2      	lsls	r2, r4, #3
 800b968:	4614      	mov	r4, r2
 800b96a:	461d      	mov	r5, r3
 800b96c:	4643      	mov	r3, r8
 800b96e:	18e3      	adds	r3, r4, r3
 800b970:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b974:	464b      	mov	r3, r9
 800b976:	eb45 0303 	adc.w	r3, r5, r3
 800b97a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b97e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	2200      	movs	r2, #0
 800b986:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b98a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b98e:	f04f 0200 	mov.w	r2, #0
 800b992:	f04f 0300 	mov.w	r3, #0
 800b996:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b99a:	4629      	mov	r1, r5
 800b99c:	008b      	lsls	r3, r1, #2
 800b99e:	4621      	mov	r1, r4
 800b9a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9a4:	4621      	mov	r1, r4
 800b9a6:	008a      	lsls	r2, r1, #2
 800b9a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b9ac:	f7f5 f94c 	bl	8000c48 <__aeabi_uldivmod>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	4b60      	ldr	r3, [pc, #384]	; (800bb38 <UART_SetConfig+0x4e4>)
 800b9b6:	fba3 2302 	umull	r2, r3, r3, r2
 800b9ba:	095b      	lsrs	r3, r3, #5
 800b9bc:	011c      	lsls	r4, r3, #4
 800b9be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b9c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b9cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b9d0:	4642      	mov	r2, r8
 800b9d2:	464b      	mov	r3, r9
 800b9d4:	1891      	adds	r1, r2, r2
 800b9d6:	61b9      	str	r1, [r7, #24]
 800b9d8:	415b      	adcs	r3, r3
 800b9da:	61fb      	str	r3, [r7, #28]
 800b9dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b9e0:	4641      	mov	r1, r8
 800b9e2:	1851      	adds	r1, r2, r1
 800b9e4:	6139      	str	r1, [r7, #16]
 800b9e6:	4649      	mov	r1, r9
 800b9e8:	414b      	adcs	r3, r1
 800b9ea:	617b      	str	r3, [r7, #20]
 800b9ec:	f04f 0200 	mov.w	r2, #0
 800b9f0:	f04f 0300 	mov.w	r3, #0
 800b9f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b9f8:	4659      	mov	r1, fp
 800b9fa:	00cb      	lsls	r3, r1, #3
 800b9fc:	4651      	mov	r1, sl
 800b9fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba02:	4651      	mov	r1, sl
 800ba04:	00ca      	lsls	r2, r1, #3
 800ba06:	4610      	mov	r0, r2
 800ba08:	4619      	mov	r1, r3
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	4642      	mov	r2, r8
 800ba0e:	189b      	adds	r3, r3, r2
 800ba10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ba14:	464b      	mov	r3, r9
 800ba16:	460a      	mov	r2, r1
 800ba18:	eb42 0303 	adc.w	r3, r2, r3
 800ba1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ba20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba24:	685b      	ldr	r3, [r3, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	67bb      	str	r3, [r7, #120]	; 0x78
 800ba2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ba2c:	f04f 0200 	mov.w	r2, #0
 800ba30:	f04f 0300 	mov.w	r3, #0
 800ba34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ba38:	4649      	mov	r1, r9
 800ba3a:	008b      	lsls	r3, r1, #2
 800ba3c:	4641      	mov	r1, r8
 800ba3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba42:	4641      	mov	r1, r8
 800ba44:	008a      	lsls	r2, r1, #2
 800ba46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ba4a:	f7f5 f8fd 	bl	8000c48 <__aeabi_uldivmod>
 800ba4e:	4602      	mov	r2, r0
 800ba50:	460b      	mov	r3, r1
 800ba52:	4b39      	ldr	r3, [pc, #228]	; (800bb38 <UART_SetConfig+0x4e4>)
 800ba54:	fba3 1302 	umull	r1, r3, r3, r2
 800ba58:	095b      	lsrs	r3, r3, #5
 800ba5a:	2164      	movs	r1, #100	; 0x64
 800ba5c:	fb01 f303 	mul.w	r3, r1, r3
 800ba60:	1ad3      	subs	r3, r2, r3
 800ba62:	011b      	lsls	r3, r3, #4
 800ba64:	3332      	adds	r3, #50	; 0x32
 800ba66:	4a34      	ldr	r2, [pc, #208]	; (800bb38 <UART_SetConfig+0x4e4>)
 800ba68:	fba2 2303 	umull	r2, r3, r2, r3
 800ba6c:	095b      	lsrs	r3, r3, #5
 800ba6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba72:	441c      	add	r4, r3
 800ba74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba78:	2200      	movs	r2, #0
 800ba7a:	673b      	str	r3, [r7, #112]	; 0x70
 800ba7c:	677a      	str	r2, [r7, #116]	; 0x74
 800ba7e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ba82:	4642      	mov	r2, r8
 800ba84:	464b      	mov	r3, r9
 800ba86:	1891      	adds	r1, r2, r2
 800ba88:	60b9      	str	r1, [r7, #8]
 800ba8a:	415b      	adcs	r3, r3
 800ba8c:	60fb      	str	r3, [r7, #12]
 800ba8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba92:	4641      	mov	r1, r8
 800ba94:	1851      	adds	r1, r2, r1
 800ba96:	6039      	str	r1, [r7, #0]
 800ba98:	4649      	mov	r1, r9
 800ba9a:	414b      	adcs	r3, r1
 800ba9c:	607b      	str	r3, [r7, #4]
 800ba9e:	f04f 0200 	mov.w	r2, #0
 800baa2:	f04f 0300 	mov.w	r3, #0
 800baa6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800baaa:	4659      	mov	r1, fp
 800baac:	00cb      	lsls	r3, r1, #3
 800baae:	4651      	mov	r1, sl
 800bab0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bab4:	4651      	mov	r1, sl
 800bab6:	00ca      	lsls	r2, r1, #3
 800bab8:	4610      	mov	r0, r2
 800baba:	4619      	mov	r1, r3
 800babc:	4603      	mov	r3, r0
 800babe:	4642      	mov	r2, r8
 800bac0:	189b      	adds	r3, r3, r2
 800bac2:	66bb      	str	r3, [r7, #104]	; 0x68
 800bac4:	464b      	mov	r3, r9
 800bac6:	460a      	mov	r2, r1
 800bac8:	eb42 0303 	adc.w	r3, r2, r3
 800bacc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	663b      	str	r3, [r7, #96]	; 0x60
 800bad8:	667a      	str	r2, [r7, #100]	; 0x64
 800bada:	f04f 0200 	mov.w	r2, #0
 800bade:	f04f 0300 	mov.w	r3, #0
 800bae2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bae6:	4649      	mov	r1, r9
 800bae8:	008b      	lsls	r3, r1, #2
 800baea:	4641      	mov	r1, r8
 800baec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800baf0:	4641      	mov	r1, r8
 800baf2:	008a      	lsls	r2, r1, #2
 800baf4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800baf8:	f7f5 f8a6 	bl	8000c48 <__aeabi_uldivmod>
 800bafc:	4602      	mov	r2, r0
 800bafe:	460b      	mov	r3, r1
 800bb00:	4b0d      	ldr	r3, [pc, #52]	; (800bb38 <UART_SetConfig+0x4e4>)
 800bb02:	fba3 1302 	umull	r1, r3, r3, r2
 800bb06:	095b      	lsrs	r3, r3, #5
 800bb08:	2164      	movs	r1, #100	; 0x64
 800bb0a:	fb01 f303 	mul.w	r3, r1, r3
 800bb0e:	1ad3      	subs	r3, r2, r3
 800bb10:	011b      	lsls	r3, r3, #4
 800bb12:	3332      	adds	r3, #50	; 0x32
 800bb14:	4a08      	ldr	r2, [pc, #32]	; (800bb38 <UART_SetConfig+0x4e4>)
 800bb16:	fba2 2303 	umull	r2, r3, r2, r3
 800bb1a:	095b      	lsrs	r3, r3, #5
 800bb1c:	f003 020f 	and.w	r2, r3, #15
 800bb20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4422      	add	r2, r4
 800bb28:	609a      	str	r2, [r3, #8]
}
 800bb2a:	bf00      	nop
 800bb2c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bb30:	46bd      	mov	sp, r7
 800bb32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb36:	bf00      	nop
 800bb38:	51eb851f 	.word	0x51eb851f

0800bb3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bb3c:	b084      	sub	sp, #16
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b084      	sub	sp, #16
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
 800bb46:	f107 001c 	add.w	r0, r7, #28
 800bb4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bb4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d122      	bne.n	800bb9a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	68db      	ldr	r3, [r3, #12]
 800bb64:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bb68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb6c:	687a      	ldr	r2, [r7, #4]
 800bb6e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bb7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d105      	bne.n	800bb8e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 f9c0 	bl	800bf14 <USB_CoreReset>
 800bb94:	4603      	mov	r3, r0
 800bb96:	73fb      	strb	r3, [r7, #15]
 800bb98:	e01a      	b.n	800bbd0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 f9b4 	bl	800bf14 <USB_CoreReset>
 800bbac:	4603      	mov	r3, r0
 800bbae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bbb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d106      	bne.n	800bbc4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	639a      	str	r2, [r3, #56]	; 0x38
 800bbc2:	e005      	b.n	800bbd0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bbd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d10b      	bne.n	800bbee <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	689b      	ldr	r3, [r3, #8]
 800bbda:	f043 0206 	orr.w	r2, r3, #6
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	689b      	ldr	r3, [r3, #8]
 800bbe6:	f043 0220 	orr.w	r2, r3, #32
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bbfa:	b004      	add	sp, #16
 800bbfc:	4770      	bx	lr

0800bbfe <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bbfe:	b480      	push	{r7}
 800bc00:	b083      	sub	sp, #12
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	689b      	ldr	r3, [r3, #8]
 800bc0a:	f043 0201 	orr.w	r2, r3, #1
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc12:	2300      	movs	r3, #0
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr

0800bc20 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b083      	sub	sp, #12
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	689b      	ldr	r3, [r3, #8]
 800bc2c:	f023 0201 	bic.w	r2, r3, #1
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc34:	2300      	movs	r3, #0
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	370c      	adds	r7, #12
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc40:	4770      	bx	lr

0800bc42 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b084      	sub	sp, #16
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bc5e:	78fb      	ldrb	r3, [r7, #3]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d115      	bne.n	800bc90 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bc70:	2001      	movs	r0, #1
 800bc72:	f7f8 ffb5 	bl	8004be0 <HAL_Delay>
      ms++;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	3301      	adds	r3, #1
 800bc7a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f93a 	bl	800bef6 <USB_GetMode>
 800bc82:	4603      	mov	r3, r0
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d01e      	beq.n	800bcc6 <USB_SetCurrentMode+0x84>
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2b31      	cmp	r3, #49	; 0x31
 800bc8c:	d9f0      	bls.n	800bc70 <USB_SetCurrentMode+0x2e>
 800bc8e:	e01a      	b.n	800bcc6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bc90:	78fb      	ldrb	r3, [r7, #3]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d115      	bne.n	800bcc2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	68db      	ldr	r3, [r3, #12]
 800bc9a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bca2:	2001      	movs	r0, #1
 800bca4:	f7f8 ff9c 	bl	8004be0 <HAL_Delay>
      ms++;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f000 f921 	bl	800bef6 <USB_GetMode>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d005      	beq.n	800bcc6 <USB_SetCurrentMode+0x84>
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2b31      	cmp	r3, #49	; 0x31
 800bcbe:	d9f0      	bls.n	800bca2 <USB_SetCurrentMode+0x60>
 800bcc0:	e001      	b.n	800bcc6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e005      	b.n	800bcd2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2b32      	cmp	r3, #50	; 0x32
 800bcca:	d101      	bne.n	800bcd0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e000      	b.n	800bcd2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bcd0:	2300      	movs	r3, #0
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
	...

0800bcdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b085      	sub	sp, #20
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bce6:	2300      	movs	r3, #0
 800bce8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	3301      	adds	r3, #1
 800bcee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	4a13      	ldr	r2, [pc, #76]	; (800bd40 <USB_FlushTxFifo+0x64>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d901      	bls.n	800bcfc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bcf8:	2303      	movs	r3, #3
 800bcfa:	e01b      	b.n	800bd34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	691b      	ldr	r3, [r3, #16]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	daf2      	bge.n	800bcea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bd04:	2300      	movs	r3, #0
 800bd06:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	019b      	lsls	r3, r3, #6
 800bd0c:	f043 0220 	orr.w	r2, r3, #32
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	3301      	adds	r3, #1
 800bd18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	4a08      	ldr	r2, [pc, #32]	; (800bd40 <USB_FlushTxFifo+0x64>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d901      	bls.n	800bd26 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bd22:	2303      	movs	r3, #3
 800bd24:	e006      	b.n	800bd34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	691b      	ldr	r3, [r3, #16]
 800bd2a:	f003 0320 	and.w	r3, r3, #32
 800bd2e:	2b20      	cmp	r3, #32
 800bd30:	d0f0      	beq.n	800bd14 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bd32:	2300      	movs	r3, #0
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3714      	adds	r7, #20
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr
 800bd40:	00030d40 	.word	0x00030d40

0800bd44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b085      	sub	sp, #20
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	3301      	adds	r3, #1
 800bd54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	4a11      	ldr	r2, [pc, #68]	; (800bda0 <USB_FlushRxFifo+0x5c>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d901      	bls.n	800bd62 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bd5e:	2303      	movs	r3, #3
 800bd60:	e018      	b.n	800bd94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	daf2      	bge.n	800bd50 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2210      	movs	r2, #16
 800bd72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	3301      	adds	r3, #1
 800bd78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	4a08      	ldr	r2, [pc, #32]	; (800bda0 <USB_FlushRxFifo+0x5c>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d901      	bls.n	800bd86 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bd82:	2303      	movs	r3, #3
 800bd84:	e006      	b.n	800bd94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	691b      	ldr	r3, [r3, #16]
 800bd8a:	f003 0310 	and.w	r3, r3, #16
 800bd8e:	2b10      	cmp	r3, #16
 800bd90:	d0f0      	beq.n	800bd74 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3714      	adds	r7, #20
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9e:	4770      	bx	lr
 800bda0:	00030d40 	.word	0x00030d40

0800bda4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bda4:	b480      	push	{r7}
 800bda6:	b089      	sub	sp, #36	; 0x24
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	60f8      	str	r0, [r7, #12]
 800bdac:	60b9      	str	r1, [r7, #8]
 800bdae:	4611      	mov	r1, r2
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	71fb      	strb	r3, [r7, #7]
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bdc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d123      	bne.n	800be12 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bdca:	88bb      	ldrh	r3, [r7, #4]
 800bdcc:	3303      	adds	r3, #3
 800bdce:	089b      	lsrs	r3, r3, #2
 800bdd0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	61bb      	str	r3, [r7, #24]
 800bdd6:	e018      	b.n	800be0a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bdd8:	79fb      	ldrb	r3, [r7, #7]
 800bdda:	031a      	lsls	r2, r3, #12
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	4413      	add	r3, r2
 800bde0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bde4:	461a      	mov	r2, r3
 800bde6:	69fb      	ldr	r3, [r7, #28]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	3301      	adds	r3, #1
 800bdf0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdfe:	69fb      	ldr	r3, [r7, #28]
 800be00:	3301      	adds	r3, #1
 800be02:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800be04:	69bb      	ldr	r3, [r7, #24]
 800be06:	3301      	adds	r3, #1
 800be08:	61bb      	str	r3, [r7, #24]
 800be0a:	69ba      	ldr	r2, [r7, #24]
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	429a      	cmp	r2, r3
 800be10:	d3e2      	bcc.n	800bdd8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800be12:	2300      	movs	r3, #0
}
 800be14:	4618      	mov	r0, r3
 800be16:	3724      	adds	r7, #36	; 0x24
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr

0800be20 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800be20:	b480      	push	{r7}
 800be22:	b08b      	sub	sp, #44	; 0x2c
 800be24:	af00      	add	r7, sp, #0
 800be26:	60f8      	str	r0, [r7, #12]
 800be28:	60b9      	str	r1, [r7, #8]
 800be2a:	4613      	mov	r3, r2
 800be2c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800be36:	88fb      	ldrh	r3, [r7, #6]
 800be38:	089b      	lsrs	r3, r3, #2
 800be3a:	b29b      	uxth	r3, r3
 800be3c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800be3e:	88fb      	ldrh	r3, [r7, #6]
 800be40:	f003 0303 	and.w	r3, r3, #3
 800be44:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800be46:	2300      	movs	r3, #0
 800be48:	623b      	str	r3, [r7, #32]
 800be4a:	e014      	b.n	800be76 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800be4c:	69bb      	ldr	r3, [r7, #24]
 800be4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be52:	681a      	ldr	r2, [r3, #0]
 800be54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be56:	601a      	str	r2, [r3, #0]
    pDest++;
 800be58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be5a:	3301      	adds	r3, #1
 800be5c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be60:	3301      	adds	r3, #1
 800be62:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be66:	3301      	adds	r3, #1
 800be68:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be6c:	3301      	adds	r3, #1
 800be6e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800be70:	6a3b      	ldr	r3, [r7, #32]
 800be72:	3301      	adds	r3, #1
 800be74:	623b      	str	r3, [r7, #32]
 800be76:	6a3a      	ldr	r2, [r7, #32]
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d3e6      	bcc.n	800be4c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800be7e:	8bfb      	ldrh	r3, [r7, #30]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d01e      	beq.n	800bec2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800be84:	2300      	movs	r3, #0
 800be86:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800be88:	69bb      	ldr	r3, [r7, #24]
 800be8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be8e:	461a      	mov	r2, r3
 800be90:	f107 0310 	add.w	r3, r7, #16
 800be94:	6812      	ldr	r2, [r2, #0]
 800be96:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be98:	693a      	ldr	r2, [r7, #16]
 800be9a:	6a3b      	ldr	r3, [r7, #32]
 800be9c:	b2db      	uxtb	r3, r3
 800be9e:	00db      	lsls	r3, r3, #3
 800bea0:	fa22 f303 	lsr.w	r3, r2, r3
 800bea4:	b2da      	uxtb	r2, r3
 800bea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea8:	701a      	strb	r2, [r3, #0]
      i++;
 800beaa:	6a3b      	ldr	r3, [r7, #32]
 800beac:	3301      	adds	r3, #1
 800beae:	623b      	str	r3, [r7, #32]
      pDest++;
 800beb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb2:	3301      	adds	r3, #1
 800beb4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800beb6:	8bfb      	ldrh	r3, [r7, #30]
 800beb8:	3b01      	subs	r3, #1
 800beba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bebc:	8bfb      	ldrh	r3, [r7, #30]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1ea      	bne.n	800be98 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	372c      	adds	r7, #44	; 0x2c
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr

0800bed0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800bed0:	b480      	push	{r7}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	695b      	ldr	r3, [r3, #20]
 800bedc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	699b      	ldr	r3, [r3, #24]
 800bee2:	68fa      	ldr	r2, [r7, #12]
 800bee4:	4013      	ands	r3, r2
 800bee6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bee8:	68fb      	ldr	r3, [r7, #12]
}
 800beea:	4618      	mov	r0, r3
 800beec:	3714      	adds	r7, #20
 800beee:	46bd      	mov	sp, r7
 800bef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef4:	4770      	bx	lr

0800bef6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800bef6:	b480      	push	{r7}
 800bef8:	b083      	sub	sp, #12
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	695b      	ldr	r3, [r3, #20]
 800bf02:	f003 0301 	and.w	r3, r3, #1
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	370c      	adds	r7, #12
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr
	...

0800bf14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b085      	sub	sp, #20
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	3301      	adds	r3, #1
 800bf24:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	4a13      	ldr	r2, [pc, #76]	; (800bf78 <USB_CoreReset+0x64>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d901      	bls.n	800bf32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bf2e:	2303      	movs	r3, #3
 800bf30:	e01b      	b.n	800bf6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	691b      	ldr	r3, [r3, #16]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	daf2      	bge.n	800bf20 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	691b      	ldr	r3, [r3, #16]
 800bf42:	f043 0201 	orr.w	r2, r3, #1
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	4a09      	ldr	r2, [pc, #36]	; (800bf78 <USB_CoreReset+0x64>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d901      	bls.n	800bf5c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bf58:	2303      	movs	r3, #3
 800bf5a:	e006      	b.n	800bf6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	691b      	ldr	r3, [r3, #16]
 800bf60:	f003 0301 	and.w	r3, r3, #1
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d0f0      	beq.n	800bf4a <USB_CoreReset+0x36>

  return HAL_OK;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3714      	adds	r7, #20
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf74:	4770      	bx	lr
 800bf76:	bf00      	nop
 800bf78:	00030d40 	.word	0x00030d40

0800bf7c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bf7c:	b084      	sub	sp, #16
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b086      	sub	sp, #24
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
 800bf86:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bf8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfa6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfb2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfbe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d018      	beq.n	800c004 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800bfd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d10a      	bne.n	800bfee <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bfe6:	f043 0304 	orr.w	r3, r3, #4
 800bfea:	6013      	str	r3, [r2, #0]
 800bfec:	e014      	b.n	800c018 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bffc:	f023 0304 	bic.w	r3, r3, #4
 800c000:	6013      	str	r3, [r2, #0]
 800c002:	e009      	b.n	800c018 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	68fa      	ldr	r2, [r7, #12]
 800c00e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c012:	f023 0304 	bic.w	r3, r3, #4
 800c016:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c018:	2110      	movs	r1, #16
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f7ff fe5e 	bl	800bcdc <USB_FlushTxFifo>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d001      	beq.n	800c02a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f7ff fe8a 	bl	800bd44 <USB_FlushRxFifo>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800c03a:	2300      	movs	r3, #0
 800c03c:	613b      	str	r3, [r7, #16]
 800c03e:	e015      	b.n	800c06c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	015a      	lsls	r2, r3, #5
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	4413      	add	r3, r2
 800c048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c04c:	461a      	mov	r2, r3
 800c04e:	f04f 33ff 	mov.w	r3, #4294967295
 800c052:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800c054:	693b      	ldr	r3, [r7, #16]
 800c056:	015a      	lsls	r2, r3, #5
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	4413      	add	r3, r2
 800c05c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c060:	461a      	mov	r2, r3
 800c062:	2300      	movs	r3, #0
 800c064:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	3301      	adds	r3, #1
 800c06a:	613b      	str	r3, [r7, #16]
 800c06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c06e:	693a      	ldr	r2, [r7, #16]
 800c070:	429a      	cmp	r2, r3
 800c072:	d3e5      	bcc.n	800c040 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f04f 32ff 	mov.w	r2, #4294967295
 800c080:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d00b      	beq.n	800c0a6 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c094:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	4a13      	ldr	r2, [pc, #76]	; (800c0e8 <USB_HostInit+0x16c>)
 800c09a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	4a13      	ldr	r2, [pc, #76]	; (800c0ec <USB_HostInit+0x170>)
 800c0a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800c0a4:	e009      	b.n	800c0ba <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2280      	movs	r2, #128	; 0x80
 800c0aa:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	4a10      	ldr	r2, [pc, #64]	; (800c0f0 <USB_HostInit+0x174>)
 800c0b0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	4a0f      	ldr	r2, [pc, #60]	; (800c0f4 <USB_HostInit+0x178>)
 800c0b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c0ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d105      	bne.n	800c0cc <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	699b      	ldr	r3, [r3, #24]
 800c0c4:	f043 0210 	orr.w	r2, r3, #16
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	699a      	ldr	r2, [r3, #24]
 800c0d0:	4b09      	ldr	r3, [pc, #36]	; (800c0f8 <USB_HostInit+0x17c>)
 800c0d2:	4313      	orrs	r3, r2
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800c0d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3718      	adds	r7, #24
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c0e4:	b004      	add	sp, #16
 800c0e6:	4770      	bx	lr
 800c0e8:	01000200 	.word	0x01000200
 800c0ec:	00e00300 	.word	0x00e00300
 800c0f0:	00600080 	.word	0x00600080
 800c0f4:	004000e0 	.word	0x004000e0
 800c0f8:	a3200008 	.word	0xa3200008

0800c0fc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800c0fc:	b480      	push	{r7}
 800c0fe:	b085      	sub	sp, #20
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	460b      	mov	r3, r1
 800c106:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	68fa      	ldr	r2, [r7, #12]
 800c116:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c11a:	f023 0303 	bic.w	r3, r3, #3
 800c11e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c126:	681a      	ldr	r2, [r3, #0]
 800c128:	78fb      	ldrb	r3, [r7, #3]
 800c12a:	f003 0303 	and.w	r3, r3, #3
 800c12e:	68f9      	ldr	r1, [r7, #12]
 800c130:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c134:	4313      	orrs	r3, r2
 800c136:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800c138:	78fb      	ldrb	r3, [r7, #3]
 800c13a:	2b01      	cmp	r3, #1
 800c13c:	d107      	bne.n	800c14e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c144:	461a      	mov	r2, r3
 800c146:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800c14a:	6053      	str	r3, [r2, #4]
 800c14c:	e009      	b.n	800c162 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800c14e:	78fb      	ldrb	r3, [r7, #3]
 800c150:	2b02      	cmp	r3, #2
 800c152:	d106      	bne.n	800c162 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c15a:	461a      	mov	r2, r3
 800c15c:	f241 7370 	movw	r3, #6000	; 0x1770
 800c160:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800c17c:	2300      	movs	r3, #0
 800c17e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c190:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c19a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c19e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800c1a0:	2064      	movs	r0, #100	; 0x64
 800c1a2:	f7f8 fd1d 	bl	8004be0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c1ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c1b2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800c1b4:	200a      	movs	r0, #10
 800c1b6:	f7f8 fd13 	bl	8004be0 <HAL_Delay>

  return HAL_OK;
 800c1ba:	2300      	movs	r3, #0
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3710      	adds	r7, #16
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c1e8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d109      	bne.n	800c208 <USB_DriveVbus+0x44>
 800c1f4:	78fb      	ldrb	r3, [r7, #3]
 800c1f6:	2b01      	cmp	r3, #1
 800c1f8:	d106      	bne.n	800c208 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	68fa      	ldr	r2, [r7, #12]
 800c1fe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c202:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c206:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c20e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c212:	d109      	bne.n	800c228 <USB_DriveVbus+0x64>
 800c214:	78fb      	ldrb	r3, [r7, #3]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d106      	bne.n	800c228 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c226:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800c228:	2300      	movs	r3, #0
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3714      	adds	r7, #20
 800c22e:	46bd      	mov	sp, r7
 800c230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c234:	4770      	bx	lr

0800c236 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c236:	b480      	push	{r7}
 800c238:	b085      	sub	sp, #20
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c242:	2300      	movs	r3, #0
 800c244:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	0c5b      	lsrs	r3, r3, #17
 800c254:	f003 0303 	and.w	r3, r3, #3
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3714      	adds	r7, #20
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr

0800c264 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c276:	689b      	ldr	r3, [r3, #8]
 800c278:	b29b      	uxth	r3, r3
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3714      	adds	r7, #20
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr
	...

0800c288 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b088      	sub	sp, #32
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	4608      	mov	r0, r1
 800c292:	4611      	mov	r1, r2
 800c294:	461a      	mov	r2, r3
 800c296:	4603      	mov	r3, r0
 800c298:	70fb      	strb	r3, [r7, #3]
 800c29a:	460b      	mov	r3, r1
 800c29c:	70bb      	strb	r3, [r7, #2]
 800c29e:	4613      	mov	r3, r2
 800c2a0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800c2aa:	78fb      	ldrb	r3, [r7, #3]
 800c2ac:	015a      	lsls	r2, r3, #5
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	4413      	add	r3, r2
 800c2b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	f04f 33ff 	mov.w	r3, #4294967295
 800c2bc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c2be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c2c2:	2b03      	cmp	r3, #3
 800c2c4:	d87e      	bhi.n	800c3c4 <USB_HC_Init+0x13c>
 800c2c6:	a201      	add	r2, pc, #4	; (adr r2, 800c2cc <USB_HC_Init+0x44>)
 800c2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2cc:	0800c2dd 	.word	0x0800c2dd
 800c2d0:	0800c387 	.word	0x0800c387
 800c2d4:	0800c2dd 	.word	0x0800c2dd
 800c2d8:	0800c349 	.word	0x0800c349
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c2dc:	78fb      	ldrb	r3, [r7, #3]
 800c2de:	015a      	lsls	r2, r3, #5
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	4413      	add	r3, r2
 800c2e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	f240 439d 	movw	r3, #1181	; 0x49d
 800c2ee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c2f0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	da10      	bge.n	800c31a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c2f8:	78fb      	ldrb	r3, [r7, #3]
 800c2fa:	015a      	lsls	r2, r3, #5
 800c2fc:	693b      	ldr	r3, [r7, #16]
 800c2fe:	4413      	add	r3, r2
 800c300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c304:	68db      	ldr	r3, [r3, #12]
 800c306:	78fa      	ldrb	r2, [r7, #3]
 800c308:	0151      	lsls	r1, r2, #5
 800c30a:	693a      	ldr	r2, [r7, #16]
 800c30c:	440a      	add	r2, r1
 800c30e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c316:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800c318:	e057      	b.n	800c3ca <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c31e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c322:	2b00      	cmp	r3, #0
 800c324:	d051      	beq.n	800c3ca <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800c326:	78fb      	ldrb	r3, [r7, #3]
 800c328:	015a      	lsls	r2, r3, #5
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	4413      	add	r3, r2
 800c32e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c332:	68db      	ldr	r3, [r3, #12]
 800c334:	78fa      	ldrb	r2, [r7, #3]
 800c336:	0151      	lsls	r1, r2, #5
 800c338:	693a      	ldr	r2, [r7, #16]
 800c33a:	440a      	add	r2, r1
 800c33c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c340:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c344:	60d3      	str	r3, [r2, #12]
      break;
 800c346:	e040      	b.n	800c3ca <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c348:	78fb      	ldrb	r3, [r7, #3]
 800c34a:	015a      	lsls	r2, r3, #5
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	4413      	add	r3, r2
 800c350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c354:	461a      	mov	r2, r3
 800c356:	f240 639d 	movw	r3, #1693	; 0x69d
 800c35a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c35c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c360:	2b00      	cmp	r3, #0
 800c362:	da34      	bge.n	800c3ce <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c364:	78fb      	ldrb	r3, [r7, #3]
 800c366:	015a      	lsls	r2, r3, #5
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	4413      	add	r3, r2
 800c36c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c370:	68db      	ldr	r3, [r3, #12]
 800c372:	78fa      	ldrb	r2, [r7, #3]
 800c374:	0151      	lsls	r1, r2, #5
 800c376:	693a      	ldr	r2, [r7, #16]
 800c378:	440a      	add	r2, r1
 800c37a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c37e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c382:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c384:	e023      	b.n	800c3ce <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c386:	78fb      	ldrb	r3, [r7, #3]
 800c388:	015a      	lsls	r2, r3, #5
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	4413      	add	r3, r2
 800c38e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c392:	461a      	mov	r2, r3
 800c394:	f240 2325 	movw	r3, #549	; 0x225
 800c398:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c39a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	da17      	bge.n	800c3d2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c3a2:	78fb      	ldrb	r3, [r7, #3]
 800c3a4:	015a      	lsls	r2, r3, #5
 800c3a6:	693b      	ldr	r3, [r7, #16]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c3ae:	68db      	ldr	r3, [r3, #12]
 800c3b0:	78fa      	ldrb	r2, [r7, #3]
 800c3b2:	0151      	lsls	r1, r2, #5
 800c3b4:	693a      	ldr	r2, [r7, #16]
 800c3b6:	440a      	add	r2, r1
 800c3b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c3bc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800c3c0:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c3c2:	e006      	b.n	800c3d2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	77fb      	strb	r3, [r7, #31]
      break;
 800c3c8:	e004      	b.n	800c3d4 <USB_HC_Init+0x14c>
      break;
 800c3ca:	bf00      	nop
 800c3cc:	e002      	b.n	800c3d4 <USB_HC_Init+0x14c>
      break;
 800c3ce:	bf00      	nop
 800c3d0:	e000      	b.n	800c3d4 <USB_HC_Init+0x14c>
      break;
 800c3d2:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800c3d4:	78fb      	ldrb	r3, [r7, #3]
 800c3d6:	015a      	lsls	r2, r3, #5
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	4413      	add	r3, r2
 800c3dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	78fa      	ldrb	r2, [r7, #3]
 800c3e4:	0151      	lsls	r1, r2, #5
 800c3e6:	693a      	ldr	r2, [r7, #16]
 800c3e8:	440a      	add	r2, r1
 800c3ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c3ee:	f043 0302 	orr.w	r3, r3, #2
 800c3f2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c3fa:	699a      	ldr	r2, [r3, #24]
 800c3fc:	78fb      	ldrb	r3, [r7, #3]
 800c3fe:	f003 030f 	and.w	r3, r3, #15
 800c402:	2101      	movs	r1, #1
 800c404:	fa01 f303 	lsl.w	r3, r1, r3
 800c408:	6939      	ldr	r1, [r7, #16]
 800c40a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c40e:	4313      	orrs	r3, r2
 800c410:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	699b      	ldr	r3, [r3, #24]
 800c416:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c41e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c422:	2b00      	cmp	r3, #0
 800c424:	da03      	bge.n	800c42e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c42a:	61bb      	str	r3, [r7, #24]
 800c42c:	e001      	b.n	800c432 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800c42e:	2300      	movs	r3, #0
 800c430:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7ff feff 	bl	800c236 <USB_GetHostSpeed>
 800c438:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800c43a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c43e:	2b02      	cmp	r3, #2
 800c440:	d106      	bne.n	800c450 <USB_HC_Init+0x1c8>
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	2b02      	cmp	r3, #2
 800c446:	d003      	beq.n	800c450 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800c448:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c44c:	617b      	str	r3, [r7, #20]
 800c44e:	e001      	b.n	800c454 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800c450:	2300      	movs	r3, #0
 800c452:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c454:	787b      	ldrb	r3, [r7, #1]
 800c456:	059b      	lsls	r3, r3, #22
 800c458:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c45c:	78bb      	ldrb	r3, [r7, #2]
 800c45e:	02db      	lsls	r3, r3, #11
 800c460:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c464:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c466:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c46a:	049b      	lsls	r3, r3, #18
 800c46c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c470:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c472:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800c474:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c478:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c47a:	69bb      	ldr	r3, [r7, #24]
 800c47c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c47e:	78fb      	ldrb	r3, [r7, #3]
 800c480:	0159      	lsls	r1, r3, #5
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	440b      	add	r3, r1
 800c486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c48a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c490:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800c492:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c496:	2b03      	cmp	r3, #3
 800c498:	d003      	beq.n	800c4a2 <USB_HC_Init+0x21a>
 800c49a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d10f      	bne.n	800c4c2 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800c4a2:	78fb      	ldrb	r3, [r7, #3]
 800c4a4:	015a      	lsls	r2, r3, #5
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	4413      	add	r3, r2
 800c4aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	78fa      	ldrb	r2, [r7, #3]
 800c4b2:	0151      	lsls	r1, r2, #5
 800c4b4:	693a      	ldr	r2, [r7, #16]
 800c4b6:	440a      	add	r2, r1
 800c4b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c4bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c4c0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800c4c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3720      	adds	r7, #32
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}

0800c4cc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b08c      	sub	sp, #48	; 0x30
 800c4d0:	af02      	add	r7, sp, #8
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	785b      	ldrb	r3, [r3, #1]
 800c4e2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800c4e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c4e8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d02d      	beq.n	800c552 <USB_HC_StartXfer+0x86>
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	791b      	ldrb	r3, [r3, #4]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d129      	bne.n	800c552 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800c4fe:	79fb      	ldrb	r3, [r7, #7]
 800c500:	2b01      	cmp	r3, #1
 800c502:	d117      	bne.n	800c534 <USB_HC_StartXfer+0x68>
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	79db      	ldrb	r3, [r3, #7]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d003      	beq.n	800c514 <USB_HC_StartXfer+0x48>
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	79db      	ldrb	r3, [r3, #7]
 800c510:	2b02      	cmp	r3, #2
 800c512:	d10f      	bne.n	800c534 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	015a      	lsls	r2, r3, #5
 800c518:	6a3b      	ldr	r3, [r7, #32]
 800c51a:	4413      	add	r3, r2
 800c51c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c520:	68db      	ldr	r3, [r3, #12]
 800c522:	69fa      	ldr	r2, [r7, #28]
 800c524:	0151      	lsls	r1, r2, #5
 800c526:	6a3a      	ldr	r2, [r7, #32]
 800c528:	440a      	add	r2, r1
 800c52a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c52e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c532:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800c534:	79fb      	ldrb	r3, [r7, #7]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d10b      	bne.n	800c552 <USB_HC_StartXfer+0x86>
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	795b      	ldrb	r3, [r3, #5]
 800c53e:	2b01      	cmp	r3, #1
 800c540:	d107      	bne.n	800c552 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	785b      	ldrb	r3, [r3, #1]
 800c546:	4619      	mov	r1, r3
 800c548:	68f8      	ldr	r0, [r7, #12]
 800c54a:	f000 fa0f 	bl	800c96c <USB_DoPing>
      return HAL_OK;
 800c54e:	2300      	movs	r3, #0
 800c550:	e0f8      	b.n	800c744 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	695b      	ldr	r3, [r3, #20]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d018      	beq.n	800c58c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	695b      	ldr	r3, [r3, #20]
 800c55e:	68ba      	ldr	r2, [r7, #8]
 800c560:	8912      	ldrh	r2, [r2, #8]
 800c562:	4413      	add	r3, r2
 800c564:	3b01      	subs	r3, #1
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	8912      	ldrh	r2, [r2, #8]
 800c56a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c56e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800c570:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800c572:	8b7b      	ldrh	r3, [r7, #26]
 800c574:	429a      	cmp	r2, r3
 800c576:	d90b      	bls.n	800c590 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800c578:	8b7b      	ldrh	r3, [r7, #26]
 800c57a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c57c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c57e:	68ba      	ldr	r2, [r7, #8]
 800c580:	8912      	ldrh	r2, [r2, #8]
 800c582:	fb03 f202 	mul.w	r2, r3, r2
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	611a      	str	r2, [r3, #16]
 800c58a:	e001      	b.n	800c590 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800c58c:	2301      	movs	r3, #1
 800c58e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	78db      	ldrb	r3, [r3, #3]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d007      	beq.n	800c5a8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c598:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c59a:	68ba      	ldr	r2, [r7, #8]
 800c59c:	8912      	ldrh	r2, [r2, #8]
 800c59e:	fb03 f202 	mul.w	r2, r3, r2
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	611a      	str	r2, [r3, #16]
 800c5a6:	e003      	b.n	800c5b0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	695a      	ldr	r2, [r3, #20]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	691b      	ldr	r3, [r3, #16]
 800c5b4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c5b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c5ba:	04d9      	lsls	r1, r3, #19
 800c5bc:	4b63      	ldr	r3, [pc, #396]	; (800c74c <USB_HC_StartXfer+0x280>)
 800c5be:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c5c0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	7a9b      	ldrb	r3, [r3, #10]
 800c5c6:	075b      	lsls	r3, r3, #29
 800c5c8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c5cc:	69f9      	ldr	r1, [r7, #28]
 800c5ce:	0148      	lsls	r0, r1, #5
 800c5d0:	6a39      	ldr	r1, [r7, #32]
 800c5d2:	4401      	add	r1, r0
 800c5d4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c5d8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c5da:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800c5dc:	79fb      	ldrb	r3, [r7, #7]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d009      	beq.n	800c5f6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	68d9      	ldr	r1, [r3, #12]
 800c5e6:	69fb      	ldr	r3, [r7, #28]
 800c5e8:	015a      	lsls	r2, r3, #5
 800c5ea:	6a3b      	ldr	r3, [r7, #32]
 800c5ec:	4413      	add	r3, r2
 800c5ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5f2:	460a      	mov	r2, r1
 800c5f4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800c5f6:	6a3b      	ldr	r3, [r7, #32]
 800c5f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	f003 0301 	and.w	r3, r3, #1
 800c602:	2b00      	cmp	r3, #0
 800c604:	bf0c      	ite	eq
 800c606:	2301      	moveq	r3, #1
 800c608:	2300      	movne	r3, #0
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	015a      	lsls	r2, r3, #5
 800c612:	6a3b      	ldr	r3, [r7, #32]
 800c614:	4413      	add	r3, r2
 800c616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	69fa      	ldr	r2, [r7, #28]
 800c61e:	0151      	lsls	r1, r2, #5
 800c620:	6a3a      	ldr	r2, [r7, #32]
 800c622:	440a      	add	r2, r1
 800c624:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c628:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c62c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800c62e:	69fb      	ldr	r3, [r7, #28]
 800c630:	015a      	lsls	r2, r3, #5
 800c632:	6a3b      	ldr	r3, [r7, #32]
 800c634:	4413      	add	r3, r2
 800c636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c63a:	681a      	ldr	r2, [r3, #0]
 800c63c:	7e7b      	ldrb	r3, [r7, #25]
 800c63e:	075b      	lsls	r3, r3, #29
 800c640:	69f9      	ldr	r1, [r7, #28]
 800c642:	0148      	lsls	r0, r1, #5
 800c644:	6a39      	ldr	r1, [r7, #32]
 800c646:	4401      	add	r1, r0
 800c648:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800c64c:	4313      	orrs	r3, r2
 800c64e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800c650:	69fb      	ldr	r3, [r7, #28]
 800c652:	015a      	lsls	r2, r3, #5
 800c654:	6a3b      	ldr	r3, [r7, #32]
 800c656:	4413      	add	r3, r2
 800c658:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c666:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	78db      	ldrb	r3, [r3, #3]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d004      	beq.n	800c67a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c676:	613b      	str	r3, [r7, #16]
 800c678:	e003      	b.n	800c682 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800c67a:	693b      	ldr	r3, [r7, #16]
 800c67c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c680:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c682:	693b      	ldr	r3, [r7, #16]
 800c684:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c688:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	015a      	lsls	r2, r3, #5
 800c68e:	6a3b      	ldr	r3, [r7, #32]
 800c690:	4413      	add	r3, r2
 800c692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c696:	461a      	mov	r2, r3
 800c698:	693b      	ldr	r3, [r7, #16]
 800c69a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800c69c:	79fb      	ldrb	r3, [r7, #7]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d001      	beq.n	800c6a6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	e04e      	b.n	800c744 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	78db      	ldrb	r3, [r3, #3]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d149      	bne.n	800c742 <USB_HC_StartXfer+0x276>
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	695b      	ldr	r3, [r3, #20]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d045      	beq.n	800c742 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	79db      	ldrb	r3, [r3, #7]
 800c6ba:	2b03      	cmp	r3, #3
 800c6bc:	d830      	bhi.n	800c720 <USB_HC_StartXfer+0x254>
 800c6be:	a201      	add	r2, pc, #4	; (adr r2, 800c6c4 <USB_HC_StartXfer+0x1f8>)
 800c6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6c4:	0800c6d5 	.word	0x0800c6d5
 800c6c8:	0800c6f9 	.word	0x0800c6f9
 800c6cc:	0800c6d5 	.word	0x0800c6d5
 800c6d0:	0800c6f9 	.word	0x0800c6f9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	695b      	ldr	r3, [r3, #20]
 800c6d8:	3303      	adds	r3, #3
 800c6da:	089b      	lsrs	r3, r3, #2
 800c6dc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800c6de:	8afa      	ldrh	r2, [r7, #22]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6e4:	b29b      	uxth	r3, r3
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d91c      	bls.n	800c724 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	699b      	ldr	r3, [r3, #24]
 800c6ee:	f043 0220 	orr.w	r2, r3, #32
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	619a      	str	r2, [r3, #24]
        }
        break;
 800c6f6:	e015      	b.n	800c724 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	695b      	ldr	r3, [r3, #20]
 800c6fc:	3303      	adds	r3, #3
 800c6fe:	089b      	lsrs	r3, r3, #2
 800c700:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800c702:	8afa      	ldrh	r2, [r7, #22]
 800c704:	6a3b      	ldr	r3, [r7, #32]
 800c706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c70a:	691b      	ldr	r3, [r3, #16]
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	429a      	cmp	r2, r3
 800c710:	d90a      	bls.n	800c728 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	699b      	ldr	r3, [r3, #24]
 800c716:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	619a      	str	r2, [r3, #24]
        }
        break;
 800c71e:	e003      	b.n	800c728 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800c720:	bf00      	nop
 800c722:	e002      	b.n	800c72a <USB_HC_StartXfer+0x25e>
        break;
 800c724:	bf00      	nop
 800c726:	e000      	b.n	800c72a <USB_HC_StartXfer+0x25e>
        break;
 800c728:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800c72a:	68bb      	ldr	r3, [r7, #8]
 800c72c:	68d9      	ldr	r1, [r3, #12]
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	785a      	ldrb	r2, [r3, #1]
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	695b      	ldr	r3, [r3, #20]
 800c736:	b29b      	uxth	r3, r3
 800c738:	2000      	movs	r0, #0
 800c73a:	9000      	str	r0, [sp, #0]
 800c73c:	68f8      	ldr	r0, [r7, #12]
 800c73e:	f7ff fb31 	bl	800bda4 <USB_WritePacket>
  }

  return HAL_OK;
 800c742:	2300      	movs	r3, #0
}
 800c744:	4618      	mov	r0, r3
 800c746:	3728      	adds	r7, #40	; 0x28
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	1ff80000 	.word	0x1ff80000

0800c750 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c750:	b480      	push	{r7}
 800c752:	b085      	sub	sp, #20
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c762:	695b      	ldr	r3, [r3, #20]
 800c764:	b29b      	uxth	r3, r3
}
 800c766:	4618      	mov	r0, r3
 800c768:	3714      	adds	r7, #20
 800c76a:	46bd      	mov	sp, r7
 800c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c770:	4770      	bx	lr

0800c772 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800c772:	b480      	push	{r7}
 800c774:	b089      	sub	sp, #36	; 0x24
 800c776:	af00      	add	r7, sp, #0
 800c778:	6078      	str	r0, [r7, #4]
 800c77a:	460b      	mov	r3, r1
 800c77c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800c782:	78fb      	ldrb	r3, [r7, #3]
 800c784:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800c786:	2300      	movs	r3, #0
 800c788:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	015a      	lsls	r2, r3, #5
 800c78e:	69fb      	ldr	r3, [r7, #28]
 800c790:	4413      	add	r3, r2
 800c792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	0c9b      	lsrs	r3, r3, #18
 800c79a:	f003 0303 	and.w	r3, r3, #3
 800c79e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800c7a0:	69bb      	ldr	r3, [r7, #24]
 800c7a2:	015a      	lsls	r2, r3, #5
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	4413      	add	r3, r2
 800c7a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	0fdb      	lsrs	r3, r3, #31
 800c7b0:	f003 0301 	and.w	r3, r3, #1
 800c7b4:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	689b      	ldr	r3, [r3, #8]
 800c7ba:	f003 0320 	and.w	r3, r3, #32
 800c7be:	2b20      	cmp	r3, #32
 800c7c0:	d104      	bne.n	800c7cc <USB_HC_Halt+0x5a>
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d101      	bne.n	800c7cc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	e0c8      	b.n	800c95e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c7cc:	697b      	ldr	r3, [r7, #20]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d002      	beq.n	800c7d8 <USB_HC_Halt+0x66>
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	2b02      	cmp	r3, #2
 800c7d6:	d163      	bne.n	800c8a0 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c7d8:	69bb      	ldr	r3, [r7, #24]
 800c7da:	015a      	lsls	r2, r3, #5
 800c7dc:	69fb      	ldr	r3, [r7, #28]
 800c7de:	4413      	add	r3, r2
 800c7e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	69ba      	ldr	r2, [r7, #24]
 800c7e8:	0151      	lsls	r1, r2, #5
 800c7ea:	69fa      	ldr	r2, [r7, #28]
 800c7ec:	440a      	add	r2, r1
 800c7ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c7f6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	689b      	ldr	r3, [r3, #8]
 800c7fc:	f003 0320 	and.w	r3, r3, #32
 800c800:	2b00      	cmp	r3, #0
 800c802:	f040 80ab 	bne.w	800c95c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c80a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d133      	bne.n	800c87a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c812:	69bb      	ldr	r3, [r7, #24]
 800c814:	015a      	lsls	r2, r3, #5
 800c816:	69fb      	ldr	r3, [r7, #28]
 800c818:	4413      	add	r3, r2
 800c81a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	69ba      	ldr	r2, [r7, #24]
 800c822:	0151      	lsls	r1, r2, #5
 800c824:	69fa      	ldr	r2, [r7, #28]
 800c826:	440a      	add	r2, r1
 800c828:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c82c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c830:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	015a      	lsls	r2, r3, #5
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	4413      	add	r3, r2
 800c83a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	69ba      	ldr	r2, [r7, #24]
 800c842:	0151      	lsls	r1, r2, #5
 800c844:	69fa      	ldr	r2, [r7, #28]
 800c846:	440a      	add	r2, r1
 800c848:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c84c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c850:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	3301      	adds	r3, #1
 800c856:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c85e:	d81d      	bhi.n	800c89c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c860:	69bb      	ldr	r3, [r7, #24]
 800c862:	015a      	lsls	r2, r3, #5
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	4413      	add	r3, r2
 800c868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c872:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c876:	d0ec      	beq.n	800c852 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c878:	e070      	b.n	800c95c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	015a      	lsls	r2, r3, #5
 800c87e:	69fb      	ldr	r3, [r7, #28]
 800c880:	4413      	add	r3, r2
 800c882:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	69ba      	ldr	r2, [r7, #24]
 800c88a:	0151      	lsls	r1, r2, #5
 800c88c:	69fa      	ldr	r2, [r7, #28]
 800c88e:	440a      	add	r2, r1
 800c890:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c894:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c898:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c89a:	e05f      	b.n	800c95c <USB_HC_Halt+0x1ea>
            break;
 800c89c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c89e:	e05d      	b.n	800c95c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	015a      	lsls	r2, r3, #5
 800c8a4:	69fb      	ldr	r3, [r7, #28]
 800c8a6:	4413      	add	r3, r2
 800c8a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	69ba      	ldr	r2, [r7, #24]
 800c8b0:	0151      	lsls	r1, r2, #5
 800c8b2:	69fa      	ldr	r2, [r7, #28]
 800c8b4:	440a      	add	r2, r1
 800c8b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c8be:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c8c6:	691b      	ldr	r3, [r3, #16]
 800c8c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d133      	bne.n	800c938 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c8d0:	69bb      	ldr	r3, [r7, #24]
 800c8d2:	015a      	lsls	r2, r3, #5
 800c8d4:	69fb      	ldr	r3, [r7, #28]
 800c8d6:	4413      	add	r3, r2
 800c8d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	69ba      	ldr	r2, [r7, #24]
 800c8e0:	0151      	lsls	r1, r2, #5
 800c8e2:	69fa      	ldr	r2, [r7, #28]
 800c8e4:	440a      	add	r2, r1
 800c8e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c8ee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	015a      	lsls	r2, r3, #5
 800c8f4:	69fb      	ldr	r3, [r7, #28]
 800c8f6:	4413      	add	r3, r2
 800c8f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	69ba      	ldr	r2, [r7, #24]
 800c900:	0151      	lsls	r1, r2, #5
 800c902:	69fa      	ldr	r2, [r7, #28]
 800c904:	440a      	add	r2, r1
 800c906:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c90a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c90e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	3301      	adds	r3, #1
 800c914:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c91c:	d81d      	bhi.n	800c95a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	015a      	lsls	r2, r3, #5
 800c922:	69fb      	ldr	r3, [r7, #28]
 800c924:	4413      	add	r3, r2
 800c926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c930:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c934:	d0ec      	beq.n	800c910 <USB_HC_Halt+0x19e>
 800c936:	e011      	b.n	800c95c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c938:	69bb      	ldr	r3, [r7, #24]
 800c93a:	015a      	lsls	r2, r3, #5
 800c93c:	69fb      	ldr	r3, [r7, #28]
 800c93e:	4413      	add	r3, r2
 800c940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	69ba      	ldr	r2, [r7, #24]
 800c948:	0151      	lsls	r1, r2, #5
 800c94a:	69fa      	ldr	r2, [r7, #28]
 800c94c:	440a      	add	r2, r1
 800c94e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c952:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c956:	6013      	str	r3, [r2, #0]
 800c958:	e000      	b.n	800c95c <USB_HC_Halt+0x1ea>
          break;
 800c95a:	bf00      	nop
    }
  }

  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3724      	adds	r7, #36	; 0x24
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr
	...

0800c96c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	460b      	mov	r3, r1
 800c976:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800c97c:	78fb      	ldrb	r3, [r7, #3]
 800c97e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800c980:	2301      	movs	r3, #1
 800c982:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	04da      	lsls	r2, r3, #19
 800c988:	4b15      	ldr	r3, [pc, #84]	; (800c9e0 <USB_DoPing+0x74>)
 800c98a:	4013      	ands	r3, r2
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	0151      	lsls	r1, r2, #5
 800c990:	697a      	ldr	r2, [r7, #20]
 800c992:	440a      	add	r2, r1
 800c994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c998:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c99c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	015a      	lsls	r2, r3, #5
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	4413      	add	r3, r2
 800c9a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c9b4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c9bc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	015a      	lsls	r2, r3, #5
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	4413      	add	r3, r2
 800c9c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800c9d0:	2300      	movs	r3, #0
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	371c      	adds	r7, #28
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
 800c9de:	bf00      	nop
 800c9e0:	1ff80000 	.word	0x1ff80000

0800c9e4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b088      	sub	sp, #32
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f7ff f911 	bl	800bc20 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c9fe:	2110      	movs	r1, #16
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f7ff f96b 	bl	800bcdc <USB_FlushTxFifo>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d001      	beq.n	800ca10 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f7ff f997 	bl	800bd44 <USB_FlushRxFifo>
 800ca16:	4603      	mov	r3, r0
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d001      	beq.n	800ca20 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ca20:	2300      	movs	r3, #0
 800ca22:	61bb      	str	r3, [r7, #24]
 800ca24:	e01f      	b.n	800ca66 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	015a      	lsls	r2, r3, #5
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca3c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca44:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ca4c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	015a      	lsls	r2, r3, #5
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	4413      	add	r3, r2
 800ca56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ca60:	69bb      	ldr	r3, [r7, #24]
 800ca62:	3301      	adds	r3, #1
 800ca64:	61bb      	str	r3, [r7, #24]
 800ca66:	69bb      	ldr	r3, [r7, #24]
 800ca68:	2b0f      	cmp	r3, #15
 800ca6a:	d9dc      	bls.n	800ca26 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	61bb      	str	r3, [r7, #24]
 800ca70:	e034      	b.n	800cadc <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ca72:	69bb      	ldr	r3, [r7, #24]
 800ca74:	015a      	lsls	r2, r3, #5
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	4413      	add	r3, r2
 800ca7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca88:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ca90:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ca98:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ca9a:	69bb      	ldr	r3, [r7, #24]
 800ca9c:	015a      	lsls	r2, r3, #5
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	4413      	add	r3, r2
 800caa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800caa6:	461a      	mov	r2, r3
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	3301      	adds	r3, #1
 800cab0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cab8:	d80c      	bhi.n	800cad4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	015a      	lsls	r2, r3, #5
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	4413      	add	r3, r2
 800cac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cacc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cad0:	d0ec      	beq.n	800caac <USB_StopHost+0xc8>
 800cad2:	e000      	b.n	800cad6 <USB_StopHost+0xf2>
        break;
 800cad4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800cad6:	69bb      	ldr	r3, [r7, #24]
 800cad8:	3301      	adds	r3, #1
 800cada:	61bb      	str	r3, [r7, #24]
 800cadc:	69bb      	ldr	r3, [r7, #24]
 800cade:	2b0f      	cmp	r3, #15
 800cae0:	d9c7      	bls.n	800ca72 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cae8:	461a      	mov	r2, r3
 800caea:	f04f 33ff 	mov.w	r3, #4294967295
 800caee:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f04f 32ff 	mov.w	r2, #4294967295
 800caf6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f7ff f880 	bl	800bbfe <USB_EnableGlobalInt>

  return ret;
 800cafe:	7ffb      	ldrb	r3, [r7, #31]
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	3720      	adds	r7, #32
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}

0800cb08 <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 800cb08:	b590      	push	{r4, r7, lr}
 800cb0a:	b089      	sub	sp, #36	; 0x24
 800cb0c:	af04      	add	r7, sp, #16
 800cb0e:	6078      	str	r0, [r7, #4]

	USBH_StatusTypeDef status = USBH_FAIL ;
 800cb10:	2302      	movs	r3, #2
 800cb12:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 800cb14:	2300      	movs	r3, #0
 800cb16:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 800cb18:	23ff      	movs	r3, #255	; 0xff
 800cb1a:	2203      	movs	r2, #3
 800cb1c:	2101      	movs	r1, #1
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 fb93 	bl	800d24a <USBH_FindInterface>
 800cb24:	4603      	mov	r3, r0
 800cb26:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 800cb28:	7bbb      	ldrb	r3, [r7, #14]
 800cb2a:	2bff      	cmp	r3, #255	; 0xff
 800cb2c:	d102      	bne.n	800cb34 <USBH_MIDI_InterfaceInit+0x2c>
	{
	  USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.");
	  USBH_DbgLog (phost->pActiveClass->Name);
	  status = USBH_FAIL;
 800cb2e:	2302      	movs	r3, #2
 800cb30:	73fb      	strb	r3, [r7, #15]
 800cb32:	e0fc      	b.n	800cd2e <USBH_MIDI_InterfaceInit+0x226>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 800cb34:	7bbb      	ldrb	r3, [r7, #14]
 800cb36:	4619      	mov	r1, r3
 800cb38:	6878      	ldr	r0, [r7, #4]
 800cb3a:	f000 fb6a 	bl	800d212 <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 800cb44:	201c      	movs	r0, #28
 800cb46:	f004 f827 	bl	8010b98 <malloc>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cb54:	69db      	ldr	r3, [r3, #28]
 800cb56:	60bb      	str	r3, [r7, #8]
		
		if (MIDI_Handle == NULL)
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d101      	bne.n	800cb62 <USBH_MIDI_InterfaceInit+0x5a>
		{
			USBH_DbgLog("Cannot allocate memory for MIDI Handle");
			return USBH_FAIL;
 800cb5e:	2302      	movs	r3, #2
 800cb60:	e0e6      	b.n	800cd30 <USBH_MIDI_InterfaceInit+0x228>
		}

		USBH_memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef)); // clear memory for MIDI_Handle 		
 800cb62:	221c      	movs	r2, #28
 800cb64:	2100      	movs	r1, #0
 800cb66:	68b8      	ldr	r0, [r7, #8]
 800cb68:	f004 f826 	bl	8010bb8 <memset>

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cb72:	4619      	mov	r1, r3
 800cb74:	687a      	ldr	r2, [r7, #4]
 800cb76:	231a      	movs	r3, #26
 800cb78:	fb01 f303 	mul.w	r3, r1, r3
 800cb7c:	4413      	add	r3, r2
 800cb7e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	b25b      	sxtb	r3, r3
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	da1c      	bge.n	800cbc4 <USBH_MIDI_InterfaceInit+0xbc>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cb90:	4619      	mov	r1, r3
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	231a      	movs	r3, #26
 800cb96:	fb01 f303 	mul.w	r3, r1, r3
 800cb9a:	4413      	add	r3, r2
 800cb9c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cba0:	781a      	ldrb	r2, [r3, #0]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cbac:	4619      	mov	r1, r3
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	231a      	movs	r3, #26
 800cbb2:	fb01 f303 	mul.w	r3, r1, r3
 800cbb6:	4413      	add	r3, r2
 800cbb8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cbbc:	881a      	ldrh	r2, [r3, #0]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	811a      	strh	r2, [r3, #8]
 800cbc2:	e01b      	b.n	800cbfc <USBH_MIDI_InterfaceInit+0xf4>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cbca:	4619      	mov	r1, r3
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	231a      	movs	r3, #26
 800cbd0:	fb01 f303 	mul.w	r3, r1, r3
 800cbd4:	4413      	add	r3, r2
 800cbd6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cbda:	781a      	ldrb	r2, [r3, #0]
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cbe6:	4619      	mov	r1, r3
 800cbe8:	687a      	ldr	r2, [r7, #4]
 800cbea:	231a      	movs	r3, #26
 800cbec:	fb01 f303 	mul.w	r3, r1, r3
 800cbf0:	4413      	add	r3, r2
 800cbf2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cbf6:	881a      	ldrh	r2, [r3, #0]
 800cbf8:	68bb      	ldr	r3, [r7, #8]
 800cbfa:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cc02:	4619      	mov	r1, r3
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	231a      	movs	r3, #26
 800cc08:	fb01 f303 	mul.w	r3, r1, r3
 800cc0c:	4413      	add	r3, r2
 800cc0e:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cc12:	781b      	ldrb	r3, [r3, #0]
 800cc14:	b25b      	sxtb	r3, r3
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	da1c      	bge.n	800cc54 <USBH_MIDI_InterfaceInit+0x14c>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cc20:	4619      	mov	r1, r3
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	231a      	movs	r3, #26
 800cc26:	fb01 f303 	mul.w	r3, r1, r3
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cc30:	781a      	ldrb	r2, [r3, #0]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cc3c:	4619      	mov	r1, r3
 800cc3e:	687a      	ldr	r2, [r7, #4]
 800cc40:	231a      	movs	r3, #26
 800cc42:	fb01 f303 	mul.w	r3, r1, r3
 800cc46:	4413      	add	r3, r2
 800cc48:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800cc4c:	881a      	ldrh	r2, [r3, #0]
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	811a      	strh	r2, [r3, #8]
 800cc52:	e01b      	b.n	800cc8c <USBH_MIDI_InterfaceInit+0x184>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	231a      	movs	r3, #26
 800cc60:	fb01 f303 	mul.w	r3, r1, r3
 800cc64:	4413      	add	r3, r2
 800cc66:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cc6a:	781a      	ldrb	r2, [r3, #0]
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800cc76:	4619      	mov	r1, r3
 800cc78:	687a      	ldr	r2, [r7, #4]
 800cc7a:	231a      	movs	r3, #26
 800cc7c:	fb01 f303 	mul.w	r3, r1, r3
 800cc80:	4413      	add	r3, r2
 800cc82:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800cc86:	881a      	ldrh	r2, [r3, #0]
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	78db      	ldrb	r3, [r3, #3]
 800cc90:	4619      	mov	r1, r3
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f001 fcfd 	bl	800e692 <USBH_AllocPipe>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	791b      	ldrb	r3, [r3, #4]
 800cca4:	4619      	mov	r1, r3
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f001 fcf3 	bl	800e692 <USBH_AllocPipe>
 800ccac:	4603      	mov	r3, r0
 800ccae:	461a      	mov	r2, r3
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	7899      	ldrb	r1, [r3, #2]
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	78d8      	ldrb	r0, [r3, #3]
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	88d2      	ldrh	r2, [r2, #6]
 800cccc:	9202      	str	r2, [sp, #8]
 800ccce:	2202      	movs	r2, #2
 800ccd0:	9201      	str	r2, [sp, #4]
 800ccd2:	9300      	str	r3, [sp, #0]
 800ccd4:	4623      	mov	r3, r4
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f001 fcab 	bl	800e634 <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	7859      	ldrb	r1, [r3, #1]
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	7918      	ldrb	r0, [r3, #4]
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ccf2:	68ba      	ldr	r2, [r7, #8]
 800ccf4:	8912      	ldrh	r2, [r2, #8]
 800ccf6:	9202      	str	r2, [sp, #8]
 800ccf8:	2202      	movs	r2, #2
 800ccfa:	9201      	str	r2, [sp, #4]
 800ccfc:	9300      	str	r3, [sp, #0]
 800ccfe:	4623      	mov	r3, r4
 800cd00:	4602      	mov	r2, r0
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	f001 fc96 	bl	800e634 <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	785b      	ldrb	r3, [r3, #1]
 800cd12:	2200      	movs	r2, #0
 800cd14:	4619      	mov	r1, r3
 800cd16:	6878      	ldr	r0, [r7, #4]
 800cd18:	f001 ffb6 	bl	800ec88 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	789b      	ldrb	r3, [r3, #2]
 800cd20:	2200      	movs	r2, #0
 800cd22:	4619      	mov	r1, r3
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f001 ffaf 	bl	800ec88 <USBH_LL_SetToggle>
		status = USBH_OK;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	3714      	adds	r7, #20
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd90      	pop	{r4, r7, pc}

0800cd38 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cd46:	69db      	ldr	r3, [r3, #28]
 800cd48:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	789b      	ldrb	r3, [r3, #2]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d00e      	beq.n	800cd70 <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	789b      	ldrb	r3, [r3, #2]
 800cd56:	4619      	mov	r1, r3
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f001 fc8a 	bl	800e672 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	789b      	ldrb	r3, [r3, #2]
 800cd62:	4619      	mov	r1, r3
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	f001 fcb6 	bl	800e6d6 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	785b      	ldrb	r3, [r3, #1]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d00e      	beq.n	800cd96 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	785b      	ldrb	r3, [r3, #1]
 800cd7c:	4619      	mov	r1, r3
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f001 fc77 	bl	800e672 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	785b      	ldrb	r3, [r3, #1]
 800cd88:	4619      	mov	r1, r3
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f001 fca3 	bl	800e6d6 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2200      	movs	r2, #0
 800cd94:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cd9c:	69db      	ldr	r3, [r3, #28]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d00b      	beq.n	800cdba <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cda8:	69db      	ldr	r3, [r3, #28]
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f003 fefc 	bl	8010ba8 <free>
		phost->pActiveClass->pData = 0;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 800cdba:	2300      	movs	r3, #0
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800cdd2:	2102      	movs	r1, #2
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	4798      	blx	r3

	return USBH_OK;
 800cdd8:	2300      	movs	r3, #0
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3708      	adds	r7, #8
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}

0800cde2 <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 800cde2:	b580      	push	{r7, lr}
 800cde4:	b084      	sub	sp, #16
 800cde6:	af00      	add	r7, sp, #0
 800cde8:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 800cdea:	2301      	movs	r3, #1
 800cdec:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cdf8:	69db      	ldr	r3, [r3, #28]
 800cdfa:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	2b02      	cmp	r3, #2
 800ce02:	d010      	beq.n	800ce26 <USBH_MIDI_Process+0x44>
 800ce04:	2b02      	cmp	r3, #2
 800ce06:	dc1b      	bgt.n	800ce40 <USBH_MIDI_Process+0x5e>
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d002      	beq.n	800ce12 <USBH_MIDI_Process+0x30>
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d003      	beq.n	800ce18 <USBH_MIDI_Process+0x36>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 800ce10:	e016      	b.n	800ce40 <USBH_MIDI_Process+0x5e>
		status = USBH_OK;
 800ce12:	2300      	movs	r3, #0
 800ce14:	73fb      	strb	r3, [r7, #15]
		break;
 800ce16:	e016      	b.n	800ce46 <USBH_MIDI_Process+0x64>
		MIDI_ProcessTransmission(phost);
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 f86b 	bl	800cef4 <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f000 f8d9 	bl	800cfd6 <MIDI_ProcessReception>
		break;
 800ce24:	e00f      	b.n	800ce46 <USBH_MIDI_Process+0x64>
		req_status = USBH_ClrFeature(phost, 0x00);
 800ce26:	2100      	movs	r1, #0
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f000 ffd2 	bl	800ddd2 <USBH_ClrFeature>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 800ce32:	7bbb      	ldrb	r3, [r7, #14]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d105      	bne.n	800ce44 <USBH_MIDI_Process+0x62>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	701a      	strb	r2, [r3, #0]
		break;
 800ce3e:	e001      	b.n	800ce44 <USBH_MIDI_Process+0x62>
		break;
 800ce40:	bf00      	nop
 800ce42:	e000      	b.n	800ce46 <USBH_MIDI_Process+0x64>
		break;
 800ce44:	bf00      	nop

	}

	return status;
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3710      	adds	r7, #16
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 800ce50:	b480      	push	{r7}
 800ce52:	b083      	sub	sp, #12
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 800ce58:	2300      	movs	r3, #0
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	370c      	adds	r7, #12
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce64:	4770      	bx	lr

0800ce66 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b084      	sub	sp, #16
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ce74:	69db      	ldr	r3, [r3, #28]
 800ce76:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	b2db      	uxtb	r3, r3
 800ce7e:	2b0b      	cmp	r3, #11
 800ce80:	d108      	bne.n	800ce94 <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	785b      	ldrb	r3, [r3, #1]
 800ce86:	4619      	mov	r1, r3
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f001 fe41 	bl	800eb10 <USBH_LL_GetLastXferSize>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	e000      	b.n	800ce96 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 800ce94:	2300      	movs	r3, #0
	}
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3710      	adds	r7, #16
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}

0800ce9e <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 800ce9e:	b480      	push	{r7}
 800cea0:	b087      	sub	sp, #28
 800cea2:	af00      	add	r7, sp, #0
 800cea4:	60f8      	str	r0, [r7, #12]
 800cea6:	60b9      	str	r1, [r7, #8]
 800cea8:	4613      	mov	r3, r2
 800ceaa:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 800ceac:	2301      	movs	r3, #1
 800ceae:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ceb6:	69db      	ldr	r3, [r3, #28]
 800ceb8:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d003      	beq.n	800ceca <USBH_MIDI_Receive+0x2c>
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	2b01      	cmp	r3, #1
 800cec8:	d10d      	bne.n	800cee6 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	68ba      	ldr	r2, [r7, #8]
 800cece:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	88fa      	ldrh	r2, [r7, #6]
 800ced4:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	2201      	movs	r2, #1
 800ceda:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	2203      	movs	r2, #3
 800cee0:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 800cee2:	2300      	movs	r3, #0
 800cee4:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 800cee6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	371c      	adds	r7, #28
 800ceec:	46bd      	mov	sp, r7
 800ceee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef2:	4770      	bx	lr

0800cef4 <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b086      	sub	sp, #24
 800cef8:	af02      	add	r7, sp, #8
 800cefa:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cf02:	69db      	ldr	r3, [r3, #28]
 800cf04:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cf06:	2300      	movs	r3, #0
 800cf08:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	7e1b      	ldrb	r3, [r3, #24]
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d002      	beq.n	800cf18 <MIDI_ProcessTransmission+0x24>
 800cf12:	2b02      	cmp	r3, #2
 800cf14:	d021      	beq.n	800cf5a <MIDI_ProcessTransmission+0x66>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 800cf16:	e05a      	b.n	800cfce <MIDI_ProcessTransmission+0xda>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	8a9a      	ldrh	r2, [r3, #20]
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	88db      	ldrh	r3, [r3, #6]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d90b      	bls.n	800cf3c <MIDI_ProcessTransmission+0x48>
			USBH_BulkSendData (phost,
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	68d9      	ldr	r1, [r3, #12]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	88da      	ldrh	r2, [r3, #6]
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	789b      	ldrb	r3, [r3, #2]
 800cf30:	2001      	movs	r0, #1
 800cf32:	9000      	str	r0, [sp, #0]
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f001 fb3a 	bl	800e5ae <USBH_BulkSendData>
 800cf3a:	e00a      	b.n	800cf52 <MIDI_ProcessTransmission+0x5e>
			USBH_BulkSendData (phost,
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	68d9      	ldr	r1, [r3, #12]
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	8a9a      	ldrh	r2, [r3, #20]
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	789b      	ldrb	r3, [r3, #2]
 800cf48:	2001      	movs	r0, #1
 800cf4a:	9000      	str	r0, [sp, #0]
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f001 fb2e 	bl	800e5ae <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	2202      	movs	r2, #2
 800cf56:	761a      	strb	r2, [r3, #24]
		break;
 800cf58:	e039      	b.n	800cfce <MIDI_ProcessTransmission+0xda>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	789b      	ldrb	r3, [r3, #2]
 800cf5e:	4619      	mov	r1, r3
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f001 fe67 	bl	800ec34 <USBH_LL_GetURBState>
 800cf66:	4603      	mov	r3, r0
 800cf68:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800cf6a:	7afb      	ldrb	r3, [r7, #11]
 800cf6c:	2b01      	cmp	r3, #1
 800cf6e:	d127      	bne.n	800cfc0 <MIDI_ProcessTransmission+0xcc>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	8a9a      	ldrh	r2, [r3, #20]
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	88db      	ldrh	r3, [r3, #6]
 800cf78:	429a      	cmp	r2, r3
 800cf7a:	d90f      	bls.n	800cf9c <MIDI_ProcessTransmission+0xa8>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	8a9a      	ldrh	r2, [r3, #20]
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	88db      	ldrh	r3, [r3, #6]
 800cf84:	1ad3      	subs	r3, r2, r3
 800cf86:	b29a      	uxth	r2, r3
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	68db      	ldr	r3, [r3, #12]
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	88d2      	ldrh	r2, [r2, #6]
 800cf94:	441a      	add	r2, r3
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	60da      	str	r2, [r3, #12]
 800cf9a:	e002      	b.n	800cfa2 <MIDI_ProcessTransmission+0xae>
				MIDI_Handle->TxDataLength = 0;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	8a9b      	ldrh	r3, [r3, #20]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d003      	beq.n	800cfb2 <MIDI_ProcessTransmission+0xbe>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2201      	movs	r2, #1
 800cfae:	761a      	strb	r2, [r3, #24]
		break;
 800cfb0:	e00c      	b.n	800cfcc <MIDI_ProcessTransmission+0xd8>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f000 f866 	bl	800d08a <USBH_MIDI_TransmitCallback>
		break;
 800cfbe:	e005      	b.n	800cfcc <MIDI_ProcessTransmission+0xd8>
		else if( URB_Status == USBH_URB_NOTREADY )
 800cfc0:	7afb      	ldrb	r3, [r7, #11]
 800cfc2:	2b02      	cmp	r3, #2
 800cfc4:	d102      	bne.n	800cfcc <MIDI_ProcessTransmission+0xd8>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2201      	movs	r2, #1
 800cfca:	761a      	strb	r2, [r3, #24]
		break;
 800cfcc:	bf00      	nop
	}
}
 800cfce:	bf00      	nop
 800cfd0:	3710      	adds	r7, #16
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}

0800cfd6 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 800cfd6:	b580      	push	{r7, lr}
 800cfd8:	b084      	sub	sp, #16
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800cfe4:	69db      	ldr	r3, [r3, #28]
 800cfe6:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cfe8:	2300      	movs	r3, #0
 800cfea:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	7e5b      	ldrb	r3, [r3, #25]
 800cff0:	2b03      	cmp	r3, #3
 800cff2:	d002      	beq.n	800cffa <MIDI_ProcessReception+0x24>
 800cff4:	2b04      	cmp	r3, #4
 800cff6:	d00d      	beq.n	800d014 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 800cff8:	e043      	b.n	800d082 <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	6919      	ldr	r1, [r3, #16]
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	891a      	ldrh	r2, [r3, #8]
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	785b      	ldrb	r3, [r3, #1]
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f001 faf6 	bl	800e5f8 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2204      	movs	r2, #4
 800d010:	765a      	strb	r2, [r3, #25]
		break;
 800d012:	e036      	b.n	800d082 <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	785b      	ldrb	r3, [r3, #1]
 800d018:	4619      	mov	r1, r3
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f001 fe0a 	bl	800ec34 <USBH_LL_GetURBState>
 800d020:	4603      	mov	r3, r0
 800d022:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800d024:	7afb      	ldrb	r3, [r7, #11]
 800d026:	2b01      	cmp	r3, #1
 800d028:	d12a      	bne.n	800d080 <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	785b      	ldrb	r3, [r3, #1]
 800d02e:	4619      	mov	r1, r3
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f001 fd6d 	bl	800eb10 <USBH_LL_GetLastXferSize>
 800d036:	4603      	mov	r3, r0
 800d038:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	8adb      	ldrh	r3, [r3, #22]
 800d03e:	461a      	mov	r2, r3
 800d040:	893b      	ldrh	r3, [r7, #8]
 800d042:	1ad3      	subs	r3, r2, r3
 800d044:	2b00      	cmp	r3, #0
 800d046:	dd15      	ble.n	800d074 <MIDI_ProcessReception+0x9e>
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	891b      	ldrh	r3, [r3, #8]
 800d04c:	893a      	ldrh	r2, [r7, #8]
 800d04e:	429a      	cmp	r2, r3
 800d050:	d910      	bls.n	800d074 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	8ada      	ldrh	r2, [r3, #22]
 800d056:	893b      	ldrh	r3, [r7, #8]
 800d058:	1ad3      	subs	r3, r2, r3
 800d05a:	b29a      	uxth	r2, r3
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	691a      	ldr	r2, [r3, #16]
 800d064:	893b      	ldrh	r3, [r7, #8]
 800d066:	441a      	add	r2, r3
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	2203      	movs	r2, #3
 800d070:	765a      	strb	r2, [r3, #25]
		break;
 800d072:	e005      	b.n	800d080 <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2200      	movs	r2, #0
 800d078:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f7f4 fa8a 	bl	8001594 <USBH_MIDI_ReceiveCallback>
		break;
 800d080:	bf00      	nop
	}
}
 800d082:	bf00      	nop
 800d084:	3710      	adds	r7, #16
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}

0800d08a <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d08a:	b480      	push	{r7}
 800d08c:	b083      	sub	sp, #12
 800d08e:	af00      	add	r7, sp, #0
 800d090:	6078      	str	r0, [r7, #4]

}
 800d092:	bf00      	nop
 800d094:	370c      	adds	r7, #12
 800d096:	46bd      	mov	sp, r7
 800d098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09c:	4770      	bx	lr

0800d09e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d09e:	b580      	push	{r7, lr}
 800d0a0:	b084      	sub	sp, #16
 800d0a2:	af00      	add	r7, sp, #0
 800d0a4:	60f8      	str	r0, [r7, #12]
 800d0a6:	60b9      	str	r1, [r7, #8]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d101      	bne.n	800d0b6 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d0b2:	2302      	movs	r3, #2
 800d0b4:	e029      	b.n	800d10a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	79fa      	ldrb	r2, [r7, #7]
 800d0ba:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d0ce:	68f8      	ldr	r0, [r7, #12]
 800d0d0:	f000 f81f 	bl	800d112 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d003      	beq.n	800d102 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	68ba      	ldr	r2, [r7, #8]
 800d0fe:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d102:	68f8      	ldr	r0, [r7, #12]
 800d104:	f001 fc50 	bl	800e9a8 <USBH_LL_Init>

  return USBH_OK;
 800d108:	2300      	movs	r3, #0
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3710      	adds	r7, #16
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}

0800d112 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d112:	b480      	push	{r7}
 800d114:	b085      	sub	sp, #20
 800d116:	af00      	add	r7, sp, #0
 800d118:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d11a:	2300      	movs	r3, #0
 800d11c:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d11e:	2300      	movs	r3, #0
 800d120:	60fb      	str	r3, [r7, #12]
 800d122:	e00a      	b.n	800d13a <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800d12c:	009b      	lsls	r3, r3, #2
 800d12e:	4413      	add	r3, r2
 800d130:	2200      	movs	r2, #0
 800d132:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	3301      	adds	r3, #1
 800d138:	60fb      	str	r3, [r7, #12]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	2b0e      	cmp	r3, #14
 800d13e:	d9f1      	bls.n	800d124 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d140:	2300      	movs	r3, #0
 800d142:	60fb      	str	r3, [r7, #12]
 800d144:	e009      	b.n	800d15a <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	4413      	add	r3, r2
 800d14c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d150:	2200      	movs	r2, #0
 800d152:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	3301      	adds	r3, #1
 800d158:	60fb      	str	r3, [r7, #12]
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d160:	d3f1      	bcc.n	800d146 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2200      	movs	r2, #0
 800d166:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2200      	movs	r2, #0
 800d16c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2201      	movs	r2, #1
 800d172:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2200      	movs	r2, #0
 800d178:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2201      	movs	r2, #1
 800d180:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	2240      	movs	r2, #64	; 0x40
 800d186:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2200      	movs	r2, #0
 800d18c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2200      	movs	r2, #0
 800d192:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2201      	movs	r2, #1
 800d19a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d1ae:	2300      	movs	r3, #0
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3714      	adds	r7, #20
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr

0800d1bc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b085      	sub	sp, #20
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d017      	beq.n	800d200 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10f      	bne.n	800d1fa <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800d1e0:	1c59      	adds	r1, r3, #1
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	f503 7389 	add.w	r3, r3, #274	; 0x112
 800d1ee:	6839      	ldr	r1, [r7, #0]
 800d1f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	73fb      	strb	r3, [r7, #15]
 800d1f8:	e004      	b.n	800d204 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d1fa:	2302      	movs	r3, #2
 800d1fc:	73fb      	strb	r3, [r7, #15]
 800d1fe:	e001      	b.n	800d204 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d200:	2302      	movs	r3, #2
 800d202:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d204:	7bfb      	ldrb	r3, [r7, #15]
}
 800d206:	4618      	mov	r0, r3
 800d208:	3714      	adds	r7, #20
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr

0800d212 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d212:	b480      	push	{r7}
 800d214:	b085      	sub	sp, #20
 800d216:	af00      	add	r7, sp, #0
 800d218:	6078      	str	r0, [r7, #4]
 800d21a:	460b      	mov	r3, r1
 800d21c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d21e:	2300      	movs	r3, #0
 800d220:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d228:	78fa      	ldrb	r2, [r7, #3]
 800d22a:	429a      	cmp	r2, r3
 800d22c:	d204      	bcs.n	800d238 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	78fa      	ldrb	r2, [r7, #3]
 800d232:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800d236:	e001      	b.n	800d23c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d238:	2302      	movs	r3, #2
 800d23a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d23c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3714      	adds	r7, #20
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr

0800d24a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d24a:	b480      	push	{r7}
 800d24c:	b087      	sub	sp, #28
 800d24e:	af00      	add	r7, sp, #0
 800d250:	6078      	str	r0, [r7, #4]
 800d252:	4608      	mov	r0, r1
 800d254:	4611      	mov	r1, r2
 800d256:	461a      	mov	r2, r3
 800d258:	4603      	mov	r3, r0
 800d25a:	70fb      	strb	r3, [r7, #3]
 800d25c:	460b      	mov	r3, r1
 800d25e:	70bb      	strb	r3, [r7, #2]
 800d260:	4613      	mov	r3, r2
 800d262:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d264:	2300      	movs	r3, #0
 800d266:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d268:	2300      	movs	r3, #0
 800d26a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d272:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d274:	e025      	b.n	800d2c2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d276:	7dfb      	ldrb	r3, [r7, #23]
 800d278:	221a      	movs	r2, #26
 800d27a:	fb02 f303 	mul.w	r3, r2, r3
 800d27e:	3308      	adds	r3, #8
 800d280:	68fa      	ldr	r2, [r7, #12]
 800d282:	4413      	add	r3, r2
 800d284:	3302      	adds	r3, #2
 800d286:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d288:	693b      	ldr	r3, [r7, #16]
 800d28a:	795b      	ldrb	r3, [r3, #5]
 800d28c:	78fa      	ldrb	r2, [r7, #3]
 800d28e:	429a      	cmp	r2, r3
 800d290:	d002      	beq.n	800d298 <USBH_FindInterface+0x4e>
 800d292:	78fb      	ldrb	r3, [r7, #3]
 800d294:	2bff      	cmp	r3, #255	; 0xff
 800d296:	d111      	bne.n	800d2bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d29c:	78ba      	ldrb	r2, [r7, #2]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d002      	beq.n	800d2a8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d2a2:	78bb      	ldrb	r3, [r7, #2]
 800d2a4:	2bff      	cmp	r3, #255	; 0xff
 800d2a6:	d109      	bne.n	800d2bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d2ac:	787a      	ldrb	r2, [r7, #1]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d002      	beq.n	800d2b8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d2b2:	787b      	ldrb	r3, [r7, #1]
 800d2b4:	2bff      	cmp	r3, #255	; 0xff
 800d2b6:	d101      	bne.n	800d2bc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d2b8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ba:	e006      	b.n	800d2ca <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d2bc:	7dfb      	ldrb	r3, [r7, #23]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d2c2:	7dfb      	ldrb	r3, [r7, #23]
 800d2c4:	2b09      	cmp	r3, #9
 800d2c6:	d9d6      	bls.n	800d276 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d2c8:	23ff      	movs	r3, #255	; 0xff
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	371c      	adds	r7, #28
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d4:	4770      	bx	lr

0800d2d6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d2d6:	b580      	push	{r7, lr}
 800d2d8:	b082      	sub	sp, #8
 800d2da:	af00      	add	r7, sp, #0
 800d2dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d2de:	6878      	ldr	r0, [r7, #4]
 800d2e0:	f001 fb9e 	bl	800ea20 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800d2e4:	2101      	movs	r1, #1
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f001 fcb7 	bl	800ec5a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d2ec:	2300      	movs	r3, #0
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3708      	adds	r7, #8
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
	...

0800d2f8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b088      	sub	sp, #32
 800d2fc:	af04      	add	r7, sp, #16
 800d2fe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d300:	2302      	movs	r3, #2
 800d302:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d304:	2300      	movs	r3, #0
 800d306:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800d30e:	b2db      	uxtb	r3, r3
 800d310:	2b01      	cmp	r3, #1
 800d312:	d102      	bne.n	800d31a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2203      	movs	r2, #3
 800d318:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	2b0b      	cmp	r3, #11
 800d322:	f200 81b5 	bhi.w	800d690 <USBH_Process+0x398>
 800d326:	a201      	add	r2, pc, #4	; (adr r2, 800d32c <USBH_Process+0x34>)
 800d328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d32c:	0800d35d 	.word	0x0800d35d
 800d330:	0800d38f 	.word	0x0800d38f
 800d334:	0800d3f7 	.word	0x0800d3f7
 800d338:	0800d62b 	.word	0x0800d62b
 800d33c:	0800d691 	.word	0x0800d691
 800d340:	0800d49b 	.word	0x0800d49b
 800d344:	0800d5d1 	.word	0x0800d5d1
 800d348:	0800d4d1 	.word	0x0800d4d1
 800d34c:	0800d4f1 	.word	0x0800d4f1
 800d350:	0800d511 	.word	0x0800d511
 800d354:	0800d53f 	.word	0x0800d53f
 800d358:	0800d613 	.word	0x0800d613
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800d362:	b2db      	uxtb	r3, r3
 800d364:	2b00      	cmp	r3, #0
 800d366:	f000 8195 	beq.w	800d694 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2201      	movs	r2, #1
 800d36e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800d370:	20c8      	movs	r0, #200	; 0xc8
 800d372:	f001 fcb9 	bl	800ece8 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f001 fbaf 	bl	800eada <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2200      	movs	r2, #0
 800d380:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2200      	movs	r2, #0
 800d388:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d38c:	e182      	b.n	800d694 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800d394:	2b01      	cmp	r3, #1
 800d396:	d107      	bne.n	800d3a8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2200      	movs	r2, #0
 800d39c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2202      	movs	r2, #2
 800d3a4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d3a6:	e184      	b.n	800d6b2 <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800d3ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d3b2:	d914      	bls.n	800d3de <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	b2da      	uxtb	r2, r3
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d3ca:	2b03      	cmp	r3, #3
 800d3cc:	d903      	bls.n	800d3d6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	220d      	movs	r2, #13
 800d3d2:	701a      	strb	r2, [r3, #0]
      break;
 800d3d4:	e16d      	b.n	800d6b2 <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	701a      	strb	r2, [r3, #0]
      break;
 800d3dc:	e169      	b.n	800d6b2 <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800d3e4:	f103 020a 	add.w	r2, r3, #10
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 800d3ee:	200a      	movs	r0, #10
 800d3f0:	f001 fc7a 	bl	800ece8 <USBH_Delay>
      break;
 800d3f4:	e15d      	b.n	800d6b2 <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d005      	beq.n	800d40c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d406:	2104      	movs	r1, #4
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d40c:	2064      	movs	r0, #100	; 0x64
 800d40e:	f001 fc6b 	bl	800ece8 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f001 fb3a 	bl	800ea8c <USBH_LL_GetSpeed>
 800d418:	4603      	mov	r3, r0
 800d41a:	461a      	mov	r2, r3
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2205      	movs	r2, #5
 800d426:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d428:	2100      	movs	r1, #0
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f001 f931 	bl	800e692 <USBH_AllocPipe>
 800d430:	4603      	mov	r3, r0
 800d432:	461a      	mov	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d438:	2180      	movs	r1, #128	; 0x80
 800d43a:	6878      	ldr	r0, [r7, #4]
 800d43c:	f001 f929 	bl	800e692 <USBH_AllocPipe>
 800d440:	4603      	mov	r3, r0
 800d442:	461a      	mov	r2, r3
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	7919      	ldrb	r1, [r3, #4]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d45c:	b292      	uxth	r2, r2
 800d45e:	9202      	str	r2, [sp, #8]
 800d460:	2200      	movs	r2, #0
 800d462:	9201      	str	r2, [sp, #4]
 800d464:	9300      	str	r3, [sp, #0]
 800d466:	4603      	mov	r3, r0
 800d468:	2280      	movs	r2, #128	; 0x80
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f001 f8e2 	bl	800e634 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	7959      	ldrb	r1, [r3, #5]
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d484:	b292      	uxth	r2, r2
 800d486:	9202      	str	r2, [sp, #8]
 800d488:	2200      	movs	r2, #0
 800d48a:	9201      	str	r2, [sp, #4]
 800d48c:	9300      	str	r3, [sp, #0]
 800d48e:	4603      	mov	r3, r0
 800d490:	2200      	movs	r2, #0
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f001 f8ce 	bl	800e634 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d498:	e10b      	b.n	800d6b2 <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800d49a:	6878      	ldr	r0, [r7, #4]
 800d49c:	f000 f90e 	bl	800d6bc <USBH_HandleEnum>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800d4a4:	7bbb      	ldrb	r3, [r7, #14]
 800d4a6:	b2db      	uxtb	r3, r3
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	f040 80f5 	bne.w	800d698 <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d103      	bne.n	800d4c8 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2208      	movs	r2, #8
 800d4c4:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d4c6:	e0e7      	b.n	800d698 <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2207      	movs	r2, #7
 800d4cc:	701a      	strb	r2, [r3, #0]
      break;
 800d4ce:	e0e3      	b.n	800d698 <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	f000 80e0 	beq.w	800d69c <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d4e2:	2101      	movs	r1, #1
 800d4e4:	6878      	ldr	r0, [r7, #4]
 800d4e6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2208      	movs	r2, #8
 800d4ec:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800d4ee:	e0d5      	b.n	800d69c <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 fc22 	bl	800dd44 <USBH_SetCfg>
 800d500:	4603      	mov	r3, r0
 800d502:	2b00      	cmp	r3, #0
 800d504:	f040 80cc 	bne.w	800d6a0 <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2209      	movs	r2, #9
 800d50c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d50e:	e0c7      	b.n	800d6a0 <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800d516:	f003 0320 	and.w	r3, r3, #32
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d00b      	beq.n	800d536 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800d51e:	2101      	movs	r1, #1
 800d520:	6878      	ldr	r0, [r7, #4]
 800d522:	f000 fc32 	bl	800dd8a <USBH_SetFeature>
 800d526:	4603      	mov	r3, r0
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f040 80bb 	bne.w	800d6a4 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	220a      	movs	r2, #10
 800d532:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d534:	e0b6      	b.n	800d6a4 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	220a      	movs	r2, #10
 800d53a:	701a      	strb	r2, [r3, #0]
      break;
 800d53c:	e0b2      	b.n	800d6a4 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800d544:	2b00      	cmp	r3, #0
 800d546:	f000 80af 	beq.w	800d6a8 <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2200      	movs	r2, #0
 800d54e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d552:	2300      	movs	r3, #0
 800d554:	73fb      	strb	r3, [r7, #15]
 800d556:	e018      	b.n	800d58a <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d558:	7bfa      	ldrb	r2, [r7, #15]
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800d560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d564:	791a      	ldrb	r2, [r3, #4]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d109      	bne.n	800d584 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800d570:	7bfa      	ldrb	r2, [r7, #15]
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800d578:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 800d582:	e005      	b.n	800d590 <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d584:	7bfb      	ldrb	r3, [r7, #15]
 800d586:	3301      	adds	r3, #1
 800d588:	73fb      	strb	r3, [r7, #15]
 800d58a:	7bfb      	ldrb	r3, [r7, #15]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d0e3      	beq.n	800d558 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d596:	2b00      	cmp	r3, #0
 800d598:	d016      	beq.n	800d5c8 <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d5a0:	689b      	ldr	r3, [r3, #8]
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	4798      	blx	r3
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d109      	bne.n	800d5c0 <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2206      	movs	r2, #6
 800d5b0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d5b8:	2103      	movs	r1, #3
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d5be:	e073      	b.n	800d6a8 <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	220d      	movs	r2, #13
 800d5c4:	701a      	strb	r2, [r3, #0]
      break;
 800d5c6:	e06f      	b.n	800d6a8 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	220d      	movs	r2, #13
 800d5cc:	701a      	strb	r2, [r3, #0]
      break;
 800d5ce:	e06b      	b.n	800d6a8 <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d017      	beq.n	800d60a <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d5e0:	691b      	ldr	r3, [r3, #16]
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	4798      	blx	r3
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d5ea:	7bbb      	ldrb	r3, [r7, #14]
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d103      	bne.n	800d5fa <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	220b      	movs	r2, #11
 800d5f6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d5f8:	e058      	b.n	800d6ac <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 800d5fa:	7bbb      	ldrb	r3, [r7, #14]
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	2b02      	cmp	r3, #2
 800d600:	d154      	bne.n	800d6ac <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	220d      	movs	r2, #13
 800d606:	701a      	strb	r2, [r3, #0]
      break;
 800d608:	e050      	b.n	800d6ac <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	220d      	movs	r2, #13
 800d60e:	701a      	strb	r2, [r3, #0]
      break;
 800d610:	e04c      	b.n	800d6ac <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d049      	beq.n	800d6b0 <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d622:	695b      	ldr	r3, [r3, #20]
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	4798      	blx	r3
      }
      break;
 800d628:	e042      	b.n	800d6b0 <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2200      	movs	r2, #0
 800d62e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f7ff fd6d 	bl	800d112 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d009      	beq.n	800d656 <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d648:	68db      	ldr	r3, [r3, #12]
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2200      	movs	r2, #0
 800d652:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d005      	beq.n	800d66c <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d666:	2105      	movs	r1, #5
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800d672:	b2db      	uxtb	r3, r3
 800d674:	2b01      	cmp	r3, #1
 800d676:	d107      	bne.n	800d688 <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2200      	movs	r2, #0
 800d67c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f7ff fe28 	bl	800d2d6 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d686:	e014      	b.n	800d6b2 <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 800d688:	6878      	ldr	r0, [r7, #4]
 800d68a:	f001 f9c9 	bl	800ea20 <USBH_LL_Start>
      break;
 800d68e:	e010      	b.n	800d6b2 <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 800d690:	bf00      	nop
 800d692:	e00e      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d694:	bf00      	nop
 800d696:	e00c      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d698:	bf00      	nop
 800d69a:	e00a      	b.n	800d6b2 <USBH_Process+0x3ba>
    break;
 800d69c:	bf00      	nop
 800d69e:	e008      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d6a0:	bf00      	nop
 800d6a2:	e006      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d6a4:	bf00      	nop
 800d6a6:	e004      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d6a8:	bf00      	nop
 800d6aa:	e002      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d6ac:	bf00      	nop
 800d6ae:	e000      	b.n	800d6b2 <USBH_Process+0x3ba>
      break;
 800d6b0:	bf00      	nop
  }
  return USBH_OK;
 800d6b2:	2300      	movs	r3, #0
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3710      	adds	r7, #16
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b088      	sub	sp, #32
 800d6c0:	af04      	add	r7, sp, #16
 800d6c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	785b      	ldrb	r3, [r3, #1]
 800d6d0:	2b07      	cmp	r3, #7
 800d6d2:	f200 81c1 	bhi.w	800da58 <USBH_HandleEnum+0x39c>
 800d6d6:	a201      	add	r2, pc, #4	; (adr r2, 800d6dc <USBH_HandleEnum+0x20>)
 800d6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6dc:	0800d6fd 	.word	0x0800d6fd
 800d6e0:	0800d7bb 	.word	0x0800d7bb
 800d6e4:	0800d825 	.word	0x0800d825
 800d6e8:	0800d8b3 	.word	0x0800d8b3
 800d6ec:	0800d91d 	.word	0x0800d91d
 800d6f0:	0800d98d 	.word	0x0800d98d
 800d6f4:	0800d9d3 	.word	0x0800d9d3
 800d6f8:	0800da19 	.word	0x0800da19
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800d6fc:	2108      	movs	r1, #8
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f000 fa50 	bl	800dba4 <USBH_Get_DevDesc>
 800d704:	4603      	mov	r3, r0
 800d706:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d708:	7bbb      	ldrb	r3, [r7, #14]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d130      	bne.n	800d770 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2201      	movs	r2, #1
 800d71c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	7919      	ldrb	r1, [r3, #4]
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d732:	b292      	uxth	r2, r2
 800d734:	9202      	str	r2, [sp, #8]
 800d736:	2200      	movs	r2, #0
 800d738:	9201      	str	r2, [sp, #4]
 800d73a:	9300      	str	r3, [sp, #0]
 800d73c:	4603      	mov	r3, r0
 800d73e:	2280      	movs	r2, #128	; 0x80
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	f000 ff77 	bl	800e634 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	7959      	ldrb	r1, [r3, #5]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d75a:	b292      	uxth	r2, r2
 800d75c:	9202      	str	r2, [sp, #8]
 800d75e:	2200      	movs	r2, #0
 800d760:	9201      	str	r2, [sp, #4]
 800d762:	9300      	str	r3, [sp, #0]
 800d764:	4603      	mov	r3, r0
 800d766:	2200      	movs	r2, #0
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	f000 ff63 	bl	800e634 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d76e:	e175      	b.n	800da5c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d770:	7bbb      	ldrb	r3, [r7, #14]
 800d772:	2b03      	cmp	r3, #3
 800d774:	f040 8172 	bne.w	800da5c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d77e:	3301      	adds	r3, #1
 800d780:	b2da      	uxtb	r2, r3
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d78e:	2b03      	cmp	r3, #3
 800d790:	d903      	bls.n	800d79a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	220d      	movs	r2, #13
 800d796:	701a      	strb	r2, [r3, #0]
      break;
 800d798:	e160      	b.n	800da5c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	795b      	ldrb	r3, [r3, #5]
 800d79e:	4619      	mov	r1, r3
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f000 ff98 	bl	800e6d6 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	791b      	ldrb	r3, [r3, #4]
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 ff92 	bl	800e6d6 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	701a      	strb	r2, [r3, #0]
      break;
 800d7b8:	e150      	b.n	800da5c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800d7ba:	2112      	movs	r1, #18
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f000 f9f1 	bl	800dba4 <USBH_Get_DevDesc>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d7c6:	7bbb      	ldrb	r3, [r7, #14]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d103      	bne.n	800d7d4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2202      	movs	r2, #2
 800d7d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d7d2:	e145      	b.n	800da60 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d7d4:	7bbb      	ldrb	r3, [r7, #14]
 800d7d6:	2b03      	cmp	r3, #3
 800d7d8:	f040 8142 	bne.w	800da60 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d7e2:	3301      	adds	r3, #1
 800d7e4:	b2da      	uxtb	r2, r3
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d7f2:	2b03      	cmp	r3, #3
 800d7f4:	d903      	bls.n	800d7fe <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	220d      	movs	r2, #13
 800d7fa:	701a      	strb	r2, [r3, #0]
      break;
 800d7fc:	e130      	b.n	800da60 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	795b      	ldrb	r3, [r3, #5]
 800d802:	4619      	mov	r1, r3
 800d804:	6878      	ldr	r0, [r7, #4]
 800d806:	f000 ff66 	bl	800e6d6 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	791b      	ldrb	r3, [r3, #4]
 800d80e:	4619      	mov	r1, r3
 800d810:	6878      	ldr	r0, [r7, #4]
 800d812:	f000 ff60 	bl	800e6d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2200      	movs	r2, #0
 800d81a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2200      	movs	r2, #0
 800d820:	701a      	strb	r2, [r3, #0]
      break;
 800d822:	e11d      	b.n	800da60 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800d824:	2101      	movs	r1, #1
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f000 fa68 	bl	800dcfc <USBH_SetAddress>
 800d82c:	4603      	mov	r3, r0
 800d82e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d830:	7bbb      	ldrb	r3, [r7, #14]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d132      	bne.n	800d89c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800d836:	2002      	movs	r0, #2
 800d838:	f001 fa56 	bl	800ece8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2201      	movs	r2, #1
 800d840:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2203      	movs	r2, #3
 800d848:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	7919      	ldrb	r1, [r3, #4]
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d85a:	687a      	ldr	r2, [r7, #4]
 800d85c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d85e:	b292      	uxth	r2, r2
 800d860:	9202      	str	r2, [sp, #8]
 800d862:	2200      	movs	r2, #0
 800d864:	9201      	str	r2, [sp, #4]
 800d866:	9300      	str	r3, [sp, #0]
 800d868:	4603      	mov	r3, r0
 800d86a:	2280      	movs	r2, #128	; 0x80
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f000 fee1 	bl	800e634 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	7959      	ldrb	r1, [r3, #5]
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d882:	687a      	ldr	r2, [r7, #4]
 800d884:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d886:	b292      	uxth	r2, r2
 800d888:	9202      	str	r2, [sp, #8]
 800d88a:	2200      	movs	r2, #0
 800d88c:	9201      	str	r2, [sp, #4]
 800d88e:	9300      	str	r3, [sp, #0]
 800d890:	4603      	mov	r3, r0
 800d892:	2200      	movs	r2, #0
 800d894:	6878      	ldr	r0, [r7, #4]
 800d896:	f000 fecd 	bl	800e634 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d89a:	e0e3      	b.n	800da64 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d89c:	7bbb      	ldrb	r3, [r7, #14]
 800d89e:	2b03      	cmp	r3, #3
 800d8a0:	f040 80e0 	bne.w	800da64 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	220d      	movs	r2, #13
 800d8a8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	705a      	strb	r2, [r3, #1]
      break;
 800d8b0:	e0d8      	b.n	800da64 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800d8b2:	2109      	movs	r1, #9
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 f99d 	bl	800dbf4 <USBH_Get_CfgDesc>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d8be:	7bbb      	ldrb	r3, [r7, #14]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d103      	bne.n	800d8cc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2204      	movs	r2, #4
 800d8c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d8ca:	e0cd      	b.n	800da68 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d8cc:	7bbb      	ldrb	r3, [r7, #14]
 800d8ce:	2b03      	cmp	r3, #3
 800d8d0:	f040 80ca 	bne.w	800da68 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d8da:	3301      	adds	r3, #1
 800d8dc:	b2da      	uxtb	r2, r3
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d8ea:	2b03      	cmp	r3, #3
 800d8ec:	d903      	bls.n	800d8f6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	220d      	movs	r2, #13
 800d8f2:	701a      	strb	r2, [r3, #0]
      break;
 800d8f4:	e0b8      	b.n	800da68 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	795b      	ldrb	r3, [r3, #5]
 800d8fa:	4619      	mov	r1, r3
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f000 feea 	bl	800e6d6 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	791b      	ldrb	r3, [r3, #4]
 800d906:	4619      	mov	r1, r3
 800d908:	6878      	ldr	r0, [r7, #4]
 800d90a:	f000 fee4 	bl	800e6d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2200      	movs	r2, #0
 800d912:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2200      	movs	r2, #0
 800d918:	701a      	strb	r2, [r3, #0]
      break;
 800d91a:	e0a5      	b.n	800da68 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800d922:	4619      	mov	r1, r3
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 f965 	bl	800dbf4 <USBH_Get_CfgDesc>
 800d92a:	4603      	mov	r3, r0
 800d92c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d92e:	7bbb      	ldrb	r3, [r7, #14]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d103      	bne.n	800d93c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2205      	movs	r2, #5
 800d938:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d93a:	e097      	b.n	800da6c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d93c:	7bbb      	ldrb	r3, [r7, #14]
 800d93e:	2b03      	cmp	r3, #3
 800d940:	f040 8094 	bne.w	800da6c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d94a:	3301      	adds	r3, #1
 800d94c:	b2da      	uxtb	r2, r3
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d95a:	2b03      	cmp	r3, #3
 800d95c:	d903      	bls.n	800d966 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	220d      	movs	r2, #13
 800d962:	701a      	strb	r2, [r3, #0]
      break;
 800d964:	e082      	b.n	800da6c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	795b      	ldrb	r3, [r3, #5]
 800d96a:	4619      	mov	r1, r3
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f000 feb2 	bl	800e6d6 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	791b      	ldrb	r3, [r3, #4]
 800d976:	4619      	mov	r1, r3
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 feac 	bl	800e6d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2200      	movs	r2, #0
 800d982:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	701a      	strb	r2, [r3, #0]
      break;
 800d98a:	e06f      	b.n	800da6c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800d992:	2b00      	cmp	r3, #0
 800d994:	d019      	beq.n	800d9ca <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d9a2:	23ff      	movs	r3, #255	; 0xff
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f000 f949 	bl	800dc3c <USBH_Get_StringDesc>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d9ae:	7bbb      	ldrb	r3, [r7, #14]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d103      	bne.n	800d9bc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2206      	movs	r2, #6
 800d9b8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d9ba:	e059      	b.n	800da70 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d9bc:	7bbb      	ldrb	r3, [r7, #14]
 800d9be:	2b03      	cmp	r3, #3
 800d9c0:	d156      	bne.n	800da70 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2206      	movs	r2, #6
 800d9c6:	705a      	strb	r2, [r3, #1]
      break;
 800d9c8:	e052      	b.n	800da70 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2206      	movs	r2, #6
 800d9ce:	705a      	strb	r2, [r3, #1]
      break;
 800d9d0:	e04e      	b.n	800da70 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d019      	beq.n	800da10 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d9e8:	23ff      	movs	r3, #255	; 0xff
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f000 f926 	bl	800dc3c <USBH_Get_StringDesc>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d9f4:	7bbb      	ldrb	r3, [r7, #14]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d103      	bne.n	800da02 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2207      	movs	r2, #7
 800d9fe:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800da00:	e038      	b.n	800da74 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800da02:	7bbb      	ldrb	r3, [r7, #14]
 800da04:	2b03      	cmp	r3, #3
 800da06:	d135      	bne.n	800da74 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2207      	movs	r2, #7
 800da0c:	705a      	strb	r2, [r3, #1]
      break;
 800da0e:	e031      	b.n	800da74 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2207      	movs	r2, #7
 800da14:	705a      	strb	r2, [r3, #1]
      break;
 800da16:	e02d      	b.n	800da74 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d017      	beq.n	800da52 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800da2e:	23ff      	movs	r3, #255	; 0xff
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f000 f903 	bl	800dc3c <USBH_Get_StringDesc>
 800da36:	4603      	mov	r3, r0
 800da38:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800da3a:	7bbb      	ldrb	r3, [r7, #14]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d102      	bne.n	800da46 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800da40:	2300      	movs	r3, #0
 800da42:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800da44:	e018      	b.n	800da78 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800da46:	7bbb      	ldrb	r3, [r7, #14]
 800da48:	2b03      	cmp	r3, #3
 800da4a:	d115      	bne.n	800da78 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800da4c:	2300      	movs	r3, #0
 800da4e:	73fb      	strb	r3, [r7, #15]
      break;
 800da50:	e012      	b.n	800da78 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800da52:	2300      	movs	r3, #0
 800da54:	73fb      	strb	r3, [r7, #15]
      break;
 800da56:	e00f      	b.n	800da78 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800da58:	bf00      	nop
 800da5a:	e00e      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da5c:	bf00      	nop
 800da5e:	e00c      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da60:	bf00      	nop
 800da62:	e00a      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da64:	bf00      	nop
 800da66:	e008      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da68:	bf00      	nop
 800da6a:	e006      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da6c:	bf00      	nop
 800da6e:	e004      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da70:	bf00      	nop
 800da72:	e002      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da74:	bf00      	nop
 800da76:	e000      	b.n	800da7a <USBH_HandleEnum+0x3be>
      break;
 800da78:	bf00      	nop
  }
  return Status;
 800da7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3710      	adds	r7, #16
 800da80:	46bd      	mov	sp, r7
 800da82:	bd80      	pop	{r7, pc}

0800da84 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	683a      	ldr	r2, [r7, #0]
 800da92:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 800da96:	bf00      	nop
 800da98:	370c      	adds	r7, #12
 800da9a:	46bd      	mov	sp, r7
 800da9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa0:	4770      	bx	lr

0800daa2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800daa2:	b580      	push	{r7, lr}
 800daa4:	b082      	sub	sp, #8
 800daa6:	af00      	add	r7, sp, #0
 800daa8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800dab0:	1c5a      	adds	r2, r3, #1
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f000 f804 	bl	800dac6 <USBH_HandleSof>
}
 800dabe:	bf00      	nop
 800dac0:	3708      	adds	r7, #8
 800dac2:	46bd      	mov	sp, r7
 800dac4:	bd80      	pop	{r7, pc}

0800dac6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800dac6:	b580      	push	{r7, lr}
 800dac8:	b082      	sub	sp, #8
 800daca:	af00      	add	r7, sp, #0
 800dacc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	b2db      	uxtb	r3, r3
 800dad4:	2b0b      	cmp	r3, #11
 800dad6:	d10a      	bne.n	800daee <USBH_HandleSof+0x28>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d005      	beq.n	800daee <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dae8:	699b      	ldr	r3, [r3, #24]
 800daea:	6878      	ldr	r0, [r7, #4]
 800daec:	4798      	blx	r3
  }
}
 800daee:	bf00      	nop
 800daf0:	3708      	adds	r7, #8
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}

0800daf6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800daf6:	b480      	push	{r7}
 800daf8:	b083      	sub	sp, #12
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800db06:	bf00      	nop
}
 800db08:	370c      	adds	r7, #12
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr

0800db12 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800db12:	b480      	push	{r7}
 800db14:	b083      	sub	sp, #12
 800db16:	af00      	add	r7, sp, #0
 800db18:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	2200      	movs	r2, #0
 800db1e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800db22:	bf00      	nop
}
 800db24:	370c      	adds	r7, #12
 800db26:	46bd      	mov	sp, r7
 800db28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2c:	4770      	bx	lr

0800db2e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800db2e:	b480      	push	{r7}
 800db30:	b083      	sub	sp, #12
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2201      	movs	r2, #1
 800db3a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2200      	movs	r2, #0
 800db42:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2200      	movs	r2, #0
 800db4a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800db4e:	2300      	movs	r3, #0
}
 800db50:	4618      	mov	r0, r3
 800db52:	370c      	adds	r7, #12
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr

0800db5c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2201      	movs	r2, #1
 800db68:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2200      	movs	r2, #0
 800db70:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2200      	movs	r2, #0
 800db78:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f000 ff6a 	bl	800ea56 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	791b      	ldrb	r3, [r3, #4]
 800db86:	4619      	mov	r1, r3
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f000 fda4 	bl	800e6d6 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	795b      	ldrb	r3, [r3, #5]
 800db92:	4619      	mov	r1, r3
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 fd9e 	bl	800e6d6 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800db9a:	2300      	movs	r3, #0
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3708      	adds	r7, #8
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b086      	sub	sp, #24
 800dba8:	af02      	add	r7, sp, #8
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	460b      	mov	r3, r1
 800dbae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800dbb6:	78fb      	ldrb	r3, [r7, #3]
 800dbb8:	b29b      	uxth	r3, r3
 800dbba:	9300      	str	r3, [sp, #0]
 800dbbc:	4613      	mov	r3, r2
 800dbbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dbc2:	2100      	movs	r1, #0
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 f864 	bl	800dc92 <USBH_GetDescriptor>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	73fb      	strb	r3, [r7, #15]
 800dbce:	7bfb      	ldrb	r3, [r7, #15]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d10a      	bne.n	800dbea <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f203 3026 	addw	r0, r3, #806	; 0x326
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dbe0:	78fa      	ldrb	r2, [r7, #3]
 800dbe2:	b292      	uxth	r2, r2
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	f000 f918 	bl	800de1a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800dbea:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3710      	adds	r7, #16
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b086      	sub	sp, #24
 800dbf8:	af02      	add	r7, sp, #8
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	331c      	adds	r3, #28
 800dc04:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800dc06:	887b      	ldrh	r3, [r7, #2]
 800dc08:	9300      	str	r3, [sp, #0]
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dc10:	2100      	movs	r1, #0
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 f83d 	bl	800dc92 <USBH_GetDescriptor>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	72fb      	strb	r3, [r7, #11]
 800dc1c:	7afb      	ldrb	r3, [r7, #11]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d107      	bne.n	800dc32 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800dc28:	887a      	ldrh	r2, [r7, #2]
 800dc2a:	68f9      	ldr	r1, [r7, #12]
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f000 f964 	bl	800defa <USBH_ParseCfgDesc>
  }

  return status;
 800dc32:	7afb      	ldrb	r3, [r7, #11]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3710      	adds	r7, #16
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b088      	sub	sp, #32
 800dc40:	af02      	add	r7, sp, #8
 800dc42:	60f8      	str	r0, [r7, #12]
 800dc44:	607a      	str	r2, [r7, #4]
 800dc46:	461a      	mov	r2, r3
 800dc48:	460b      	mov	r3, r1
 800dc4a:	72fb      	strb	r3, [r7, #11]
 800dc4c:	4613      	mov	r3, r2
 800dc4e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800dc50:	7afb      	ldrb	r3, [r7, #11]
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800dc58:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800dc60:	893b      	ldrh	r3, [r7, #8]
 800dc62:	9300      	str	r3, [sp, #0]
 800dc64:	460b      	mov	r3, r1
 800dc66:	2100      	movs	r1, #0
 800dc68:	68f8      	ldr	r0, [r7, #12]
 800dc6a:	f000 f812 	bl	800dc92 <USBH_GetDescriptor>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	75fb      	strb	r3, [r7, #23]
 800dc72:	7dfb      	ldrb	r3, [r7, #23]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d107      	bne.n	800dc88 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dc7e:	893a      	ldrh	r2, [r7, #8]
 800dc80:	6879      	ldr	r1, [r7, #4]
 800dc82:	4618      	mov	r0, r3
 800dc84:	f000 fa37 	bl	800e0f6 <USBH_ParseStringDesc>
  }

  return status;
 800dc88:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3718      	adds	r7, #24
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}

0800dc92 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800dc92:	b580      	push	{r7, lr}
 800dc94:	b084      	sub	sp, #16
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	60f8      	str	r0, [r7, #12]
 800dc9a:	607b      	str	r3, [r7, #4]
 800dc9c:	460b      	mov	r3, r1
 800dc9e:	72fb      	strb	r3, [r7, #11]
 800dca0:	4613      	mov	r3, r2
 800dca2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	789b      	ldrb	r3, [r3, #2]
 800dca8:	2b01      	cmp	r3, #1
 800dcaa:	d11c      	bne.n	800dce6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800dcac:	7afb      	ldrb	r3, [r7, #11]
 800dcae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dcb2:	b2da      	uxtb	r2, r3
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2206      	movs	r2, #6
 800dcbc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	893a      	ldrh	r2, [r7, #8]
 800dcc2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800dcc4:	893b      	ldrh	r3, [r7, #8]
 800dcc6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dcca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dcce:	d104      	bne.n	800dcda <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f240 4209 	movw	r2, #1033	; 0x409
 800dcd6:	829a      	strh	r2, [r3, #20]
 800dcd8:	e002      	b.n	800dce0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	8b3a      	ldrh	r2, [r7, #24]
 800dce4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800dce6:	8b3b      	ldrh	r3, [r7, #24]
 800dce8:	461a      	mov	r2, r3
 800dcea:	6879      	ldr	r1, [r7, #4]
 800dcec:	68f8      	ldr	r0, [r7, #12]
 800dcee:	f000 fa50 	bl	800e192 <USBH_CtlReq>
 800dcf2:	4603      	mov	r3, r0
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3710      	adds	r7, #16
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	460b      	mov	r3, r1
 800dd06:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	789b      	ldrb	r3, [r3, #2]
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d10f      	bne.n	800dd30 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2200      	movs	r2, #0
 800dd14:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	2205      	movs	r2, #5
 800dd1a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800dd1c:	78fb      	ldrb	r3, [r7, #3]
 800dd1e:	b29a      	uxth	r2, r3
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2200      	movs	r2, #0
 800dd28:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dd30:	2200      	movs	r2, #0
 800dd32:	2100      	movs	r1, #0
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f000 fa2c 	bl	800e192 <USBH_CtlReq>
 800dd3a:	4603      	mov	r3, r0
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3708      	adds	r7, #8
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b082      	sub	sp, #8
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	789b      	ldrb	r3, [r3, #2]
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d10e      	bne.n	800dd76 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	2209      	movs	r2, #9
 800dd62:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	887a      	ldrh	r2, [r7, #2]
 800dd68:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2200      	movs	r2, #0
 800dd74:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dd76:	2200      	movs	r2, #0
 800dd78:	2100      	movs	r1, #0
 800dd7a:	6878      	ldr	r0, [r7, #4]
 800dd7c:	f000 fa09 	bl	800e192 <USBH_CtlReq>
 800dd80:	4603      	mov	r3, r0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	3708      	adds	r7, #8
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}

0800dd8a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800dd8a:	b580      	push	{r7, lr}
 800dd8c:	b082      	sub	sp, #8
 800dd8e:	af00      	add	r7, sp, #0
 800dd90:	6078      	str	r0, [r7, #4]
 800dd92:	460b      	mov	r3, r1
 800dd94:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	789b      	ldrb	r3, [r3, #2]
 800dd9a:	2b01      	cmp	r3, #1
 800dd9c:	d10f      	bne.n	800ddbe <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	2200      	movs	r2, #0
 800dda2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2203      	movs	r2, #3
 800dda8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ddaa:	78fb      	ldrb	r3, [r7, #3]
 800ddac:	b29a      	uxth	r2, r3
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	2100      	movs	r1, #0
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f000 f9e5 	bl	800e192 <USBH_CtlReq>
 800ddc8:	4603      	mov	r3, r0
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	3708      	adds	r7, #8
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}

0800ddd2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ddd2:	b580      	push	{r7, lr}
 800ddd4:	b082      	sub	sp, #8
 800ddd6:	af00      	add	r7, sp, #0
 800ddd8:	6078      	str	r0, [r7, #4]
 800ddda:	460b      	mov	r3, r1
 800dddc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	789b      	ldrb	r3, [r3, #2]
 800dde2:	2b01      	cmp	r3, #1
 800dde4:	d10f      	bne.n	800de06 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2202      	movs	r2, #2
 800ddea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2201      	movs	r2, #1
 800ddf0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ddf8:	78fb      	ldrb	r3, [r7, #3]
 800ddfa:	b29a      	uxth	r2, r3
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2200      	movs	r2, #0
 800de04:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800de06:	2200      	movs	r2, #0
 800de08:	2100      	movs	r1, #0
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f000 f9c1 	bl	800e192 <USBH_CtlReq>
 800de10:	4603      	mov	r3, r0
}
 800de12:	4618      	mov	r0, r3
 800de14:	3708      	adds	r7, #8
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}

0800de1a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800de1a:	b480      	push	{r7}
 800de1c:	b085      	sub	sp, #20
 800de1e:	af00      	add	r7, sp, #0
 800de20:	60f8      	str	r0, [r7, #12]
 800de22:	60b9      	str	r1, [r7, #8]
 800de24:	4613      	mov	r3, r2
 800de26:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	781a      	ldrb	r2, [r3, #0]
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800de30:	68bb      	ldr	r3, [r7, #8]
 800de32:	785a      	ldrb	r2, [r3, #1]
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	3302      	adds	r3, #2
 800de3c:	781b      	ldrb	r3, [r3, #0]
 800de3e:	b29a      	uxth	r2, r3
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	3303      	adds	r3, #3
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	b29b      	uxth	r3, r3
 800de48:	021b      	lsls	r3, r3, #8
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	4313      	orrs	r3, r2
 800de4e:	b29a      	uxth	r2, r3
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800de54:	68bb      	ldr	r3, [r7, #8]
 800de56:	791a      	ldrb	r2, [r3, #4]
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	795a      	ldrb	r2, [r3, #5]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	799a      	ldrb	r2, [r3, #6]
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	79da      	ldrb	r2, [r3, #7]
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800de74:	88fb      	ldrh	r3, [r7, #6]
 800de76:	2b08      	cmp	r3, #8
 800de78:	d939      	bls.n	800deee <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	3308      	adds	r3, #8
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	b29a      	uxth	r2, r3
 800de82:	68bb      	ldr	r3, [r7, #8]
 800de84:	3309      	adds	r3, #9
 800de86:	781b      	ldrb	r3, [r3, #0]
 800de88:	b29b      	uxth	r3, r3
 800de8a:	021b      	lsls	r3, r3, #8
 800de8c:	b29b      	uxth	r3, r3
 800de8e:	4313      	orrs	r3, r2
 800de90:	b29a      	uxth	r2, r3
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	330a      	adds	r3, #10
 800de9a:	781b      	ldrb	r3, [r3, #0]
 800de9c:	b29a      	uxth	r2, r3
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	330b      	adds	r3, #11
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	b29b      	uxth	r3, r3
 800dea6:	021b      	lsls	r3, r3, #8
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	4313      	orrs	r3, r2
 800deac:	b29a      	uxth	r2, r3
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	330c      	adds	r3, #12
 800deb6:	781b      	ldrb	r3, [r3, #0]
 800deb8:	b29a      	uxth	r2, r3
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	330d      	adds	r3, #13
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	b29b      	uxth	r3, r3
 800dec2:	021b      	lsls	r3, r3, #8
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	4313      	orrs	r3, r2
 800dec8:	b29a      	uxth	r2, r3
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800dece:	68bb      	ldr	r3, [r7, #8]
 800ded0:	7b9a      	ldrb	r2, [r3, #14]
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	7bda      	ldrb	r2, [r3, #15]
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	7c1a      	ldrb	r2, [r3, #16]
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	7c5a      	ldrb	r2, [r3, #17]
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	745a      	strb	r2, [r3, #17]
  }
}
 800deee:	bf00      	nop
 800def0:	3714      	adds	r7, #20
 800def2:	46bd      	mov	sp, r7
 800def4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def8:	4770      	bx	lr

0800defa <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b08a      	sub	sp, #40	; 0x28
 800defe:	af00      	add	r7, sp, #0
 800df00:	60f8      	str	r0, [r7, #12]
 800df02:	60b9      	str	r1, [r7, #8]
 800df04:	4613      	mov	r3, r2
 800df06:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800df0c:	2300      	movs	r3, #0
 800df0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800df12:	2300      	movs	r3, #0
 800df14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	781a      	ldrb	r2, [r3, #0]
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800df24:	68bb      	ldr	r3, [r7, #8]
 800df26:	785a      	ldrb	r2, [r3, #1]
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800df2c:	68bb      	ldr	r3, [r7, #8]
 800df2e:	3302      	adds	r3, #2
 800df30:	781b      	ldrb	r3, [r3, #0]
 800df32:	b29a      	uxth	r2, r3
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	3303      	adds	r3, #3
 800df38:	781b      	ldrb	r3, [r3, #0]
 800df3a:	b29b      	uxth	r3, r3
 800df3c:	021b      	lsls	r3, r3, #8
 800df3e:	b29b      	uxth	r3, r3
 800df40:	4313      	orrs	r3, r2
 800df42:	b29a      	uxth	r2, r3
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	791a      	ldrb	r2, [r3, #4]
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	795a      	ldrb	r2, [r3, #5]
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	799a      	ldrb	r2, [r3, #6]
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	79da      	ldrb	r2, [r3, #7]
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	7a1a      	ldrb	r2, [r3, #8]
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800df70:	88fb      	ldrh	r3, [r7, #6]
 800df72:	2b09      	cmp	r3, #9
 800df74:	d95f      	bls.n	800e036 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800df76:	2309      	movs	r3, #9
 800df78:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800df7a:	2300      	movs	r3, #0
 800df7c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800df7e:	e051      	b.n	800e024 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800df80:	f107 0316 	add.w	r3, r7, #22
 800df84:	4619      	mov	r1, r3
 800df86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df88:	f000 f8e8 	bl	800e15c <USBH_GetNextDesc>
 800df8c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800df8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df90:	785b      	ldrb	r3, [r3, #1]
 800df92:	2b04      	cmp	r3, #4
 800df94:	d146      	bne.n	800e024 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800df96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df9a:	221a      	movs	r2, #26
 800df9c:	fb02 f303 	mul.w	r3, r2, r3
 800dfa0:	3308      	adds	r3, #8
 800dfa2:	68fa      	ldr	r2, [r7, #12]
 800dfa4:	4413      	add	r3, r2
 800dfa6:	3302      	adds	r3, #2
 800dfa8:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800dfaa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dfac:	69f8      	ldr	r0, [r7, #28]
 800dfae:	f000 f846 	bl	800e03e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800dfbc:	e022      	b.n	800e004 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800dfbe:	f107 0316 	add.w	r3, r7, #22
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dfc6:	f000 f8c9 	bl	800e15c <USBH_GetNextDesc>
 800dfca:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800dfcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfce:	785b      	ldrb	r3, [r3, #1]
 800dfd0:	2b05      	cmp	r3, #5
 800dfd2:	d117      	bne.n	800e004 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800dfd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dfd8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800dfdc:	3201      	adds	r2, #1
 800dfde:	00d2      	lsls	r2, r2, #3
 800dfe0:	211a      	movs	r1, #26
 800dfe2:	fb01 f303 	mul.w	r3, r1, r3
 800dfe6:	4413      	add	r3, r2
 800dfe8:	3308      	adds	r3, #8
 800dfea:	68fa      	ldr	r2, [r7, #12]
 800dfec:	4413      	add	r3, r2
 800dfee:	3304      	adds	r3, #4
 800dff0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800dff2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dff4:	69b8      	ldr	r0, [r7, #24]
 800dff6:	f000 f851 	bl	800e09c <USBH_ParseEPDesc>
            ep_ix++;
 800dffa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800dffe:	3301      	adds	r3, #1
 800e000:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e004:	69fb      	ldr	r3, [r7, #28]
 800e006:	791b      	ldrb	r3, [r3, #4]
 800e008:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d204      	bcs.n	800e01a <USBH_ParseCfgDesc+0x120>
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	885a      	ldrh	r2, [r3, #2]
 800e014:	8afb      	ldrh	r3, [r7, #22]
 800e016:	429a      	cmp	r2, r3
 800e018:	d8d1      	bhi.n	800dfbe <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e01a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e01e:	3301      	adds	r3, #1
 800e020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e024:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e028:	2b09      	cmp	r3, #9
 800e02a:	d804      	bhi.n	800e036 <USBH_ParseCfgDesc+0x13c>
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	885a      	ldrh	r2, [r3, #2]
 800e030:	8afb      	ldrh	r3, [r7, #22]
 800e032:	429a      	cmp	r2, r3
 800e034:	d8a4      	bhi.n	800df80 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800e036:	bf00      	nop
 800e038:	3728      	adds	r7, #40	; 0x28
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}

0800e03e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800e03e:	b480      	push	{r7}
 800e040:	b083      	sub	sp, #12
 800e042:	af00      	add	r7, sp, #0
 800e044:	6078      	str	r0, [r7, #4]
 800e046:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	781a      	ldrb	r2, [r3, #0]
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	785a      	ldrb	r2, [r3, #1]
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	789a      	ldrb	r2, [r3, #2]
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	78da      	ldrb	r2, [r3, #3]
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	791a      	ldrb	r2, [r3, #4]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	795a      	ldrb	r2, [r3, #5]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	799a      	ldrb	r2, [r3, #6]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	79da      	ldrb	r2, [r3, #7]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	7a1a      	ldrb	r2, [r3, #8]
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	721a      	strb	r2, [r3, #8]
}
 800e090:	bf00      	nop
 800e092:	370c      	adds	r7, #12
 800e094:	46bd      	mov	sp, r7
 800e096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09a:	4770      	bx	lr

0800e09c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b083      	sub	sp, #12
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
 800e0a4:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	781a      	ldrb	r2, [r3, #0]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	785a      	ldrb	r2, [r3, #1]
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	789a      	ldrb	r2, [r3, #2]
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	78da      	ldrb	r2, [r3, #3]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	3304      	adds	r3, #4
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	b29a      	uxth	r2, r3
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	3305      	adds	r3, #5
 800e0d2:	781b      	ldrb	r3, [r3, #0]
 800e0d4:	b29b      	uxth	r3, r3
 800e0d6:	021b      	lsls	r3, r3, #8
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	4313      	orrs	r3, r2
 800e0dc:	b29a      	uxth	r2, r3
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	799a      	ldrb	r2, [r3, #6]
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	719a      	strb	r2, [r3, #6]
}
 800e0ea:	bf00      	nop
 800e0ec:	370c      	adds	r7, #12
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f4:	4770      	bx	lr

0800e0f6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800e0f6:	b480      	push	{r7}
 800e0f8:	b087      	sub	sp, #28
 800e0fa:	af00      	add	r7, sp, #0
 800e0fc:	60f8      	str	r0, [r7, #12]
 800e0fe:	60b9      	str	r1, [r7, #8]
 800e100:	4613      	mov	r3, r2
 800e102:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	3301      	adds	r3, #1
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	2b03      	cmp	r3, #3
 800e10c:	d120      	bne.n	800e150 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	1e9a      	subs	r2, r3, #2
 800e114:	88fb      	ldrh	r3, [r7, #6]
 800e116:	4293      	cmp	r3, r2
 800e118:	bf28      	it	cs
 800e11a:	4613      	movcs	r3, r2
 800e11c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	3302      	adds	r3, #2
 800e122:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e124:	2300      	movs	r3, #0
 800e126:	82fb      	strh	r3, [r7, #22]
 800e128:	e00b      	b.n	800e142 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e12a:	8afb      	ldrh	r3, [r7, #22]
 800e12c:	68fa      	ldr	r2, [r7, #12]
 800e12e:	4413      	add	r3, r2
 800e130:	781a      	ldrb	r2, [r3, #0]
 800e132:	68bb      	ldr	r3, [r7, #8]
 800e134:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	3301      	adds	r3, #1
 800e13a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e13c:	8afb      	ldrh	r3, [r7, #22]
 800e13e:	3302      	adds	r3, #2
 800e140:	82fb      	strh	r3, [r7, #22]
 800e142:	8afa      	ldrh	r2, [r7, #22]
 800e144:	8abb      	ldrh	r3, [r7, #20]
 800e146:	429a      	cmp	r2, r3
 800e148:	d3ef      	bcc.n	800e12a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	2200      	movs	r2, #0
 800e14e:	701a      	strb	r2, [r3, #0]
  }
}
 800e150:	bf00      	nop
 800e152:	371c      	adds	r7, #28
 800e154:	46bd      	mov	sp, r7
 800e156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15a:	4770      	bx	lr

0800e15c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b085      	sub	sp, #20
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	881a      	ldrh	r2, [r3, #0]
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	781b      	ldrb	r3, [r3, #0]
 800e16e:	b29b      	uxth	r3, r3
 800e170:	4413      	add	r3, r2
 800e172:	b29a      	uxth	r2, r3
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	781b      	ldrb	r3, [r3, #0]
 800e17c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	4413      	add	r3, r2
 800e182:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e184:	68fb      	ldr	r3, [r7, #12]
}
 800e186:	4618      	mov	r0, r3
 800e188:	3714      	adds	r7, #20
 800e18a:	46bd      	mov	sp, r7
 800e18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e190:	4770      	bx	lr

0800e192 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e192:	b580      	push	{r7, lr}
 800e194:	b086      	sub	sp, #24
 800e196:	af00      	add	r7, sp, #0
 800e198:	60f8      	str	r0, [r7, #12]
 800e19a:	60b9      	str	r1, [r7, #8]
 800e19c:	4613      	mov	r3, r2
 800e19e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	789b      	ldrb	r3, [r3, #2]
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	d002      	beq.n	800e1b2 <USBH_CtlReq+0x20>
 800e1ac:	2b02      	cmp	r3, #2
 800e1ae:	d00f      	beq.n	800e1d0 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800e1b0:	e027      	b.n	800e202 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	68ba      	ldr	r2, [r7, #8]
 800e1b6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	88fa      	ldrh	r2, [r7, #6]
 800e1bc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	2202      	movs	r2, #2
 800e1c8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	75fb      	strb	r3, [r7, #23]
      break;
 800e1ce:	e018      	b.n	800e202 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e1d0:	68f8      	ldr	r0, [r7, #12]
 800e1d2:	f000 f81b 	bl	800e20c <USBH_HandleControl>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e1da:	7dfb      	ldrb	r3, [r7, #23]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d002      	beq.n	800e1e6 <USBH_CtlReq+0x54>
 800e1e0:	7dfb      	ldrb	r3, [r7, #23]
 800e1e2:	2b03      	cmp	r3, #3
 800e1e4:	d106      	bne.n	800e1f4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	761a      	strb	r2, [r3, #24]
      break;
 800e1f2:	e005      	b.n	800e200 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e1f4:	7dfb      	ldrb	r3, [r7, #23]
 800e1f6:	2b02      	cmp	r3, #2
 800e1f8:	d102      	bne.n	800e200 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	709a      	strb	r2, [r3, #2]
      break;
 800e200:	bf00      	nop
  }
  return status;
 800e202:	7dfb      	ldrb	r3, [r7, #23]
}
 800e204:	4618      	mov	r0, r3
 800e206:	3718      	adds	r7, #24
 800e208:	46bd      	mov	sp, r7
 800e20a:	bd80      	pop	{r7, pc}

0800e20c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b086      	sub	sp, #24
 800e210:	af02      	add	r7, sp, #8
 800e212:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e214:	2301      	movs	r3, #1
 800e216:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e218:	2300      	movs	r3, #0
 800e21a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	7e1b      	ldrb	r3, [r3, #24]
 800e220:	3b01      	subs	r3, #1
 800e222:	2b0a      	cmp	r3, #10
 800e224:	f200 8156 	bhi.w	800e4d4 <USBH_HandleControl+0x2c8>
 800e228:	a201      	add	r2, pc, #4	; (adr r2, 800e230 <USBH_HandleControl+0x24>)
 800e22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e22e:	bf00      	nop
 800e230:	0800e25d 	.word	0x0800e25d
 800e234:	0800e277 	.word	0x0800e277
 800e238:	0800e2e1 	.word	0x0800e2e1
 800e23c:	0800e307 	.word	0x0800e307
 800e240:	0800e33f 	.word	0x0800e33f
 800e244:	0800e369 	.word	0x0800e369
 800e248:	0800e3bb 	.word	0x0800e3bb
 800e24c:	0800e3dd 	.word	0x0800e3dd
 800e250:	0800e419 	.word	0x0800e419
 800e254:	0800e43f 	.word	0x0800e43f
 800e258:	0800e47d 	.word	0x0800e47d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f103 0110 	add.w	r1, r3, #16
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	795b      	ldrb	r3, [r3, #5]
 800e266:	461a      	mov	r2, r3
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 f943 	bl	800e4f4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2202      	movs	r2, #2
 800e272:	761a      	strb	r2, [r3, #24]
      break;
 800e274:	e139      	b.n	800e4ea <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	795b      	ldrb	r3, [r3, #5]
 800e27a:	4619      	mov	r1, r3
 800e27c:	6878      	ldr	r0, [r7, #4]
 800e27e:	f000 fcd9 	bl	800ec34 <USBH_LL_GetURBState>
 800e282:	4603      	mov	r3, r0
 800e284:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e286:	7bbb      	ldrb	r3, [r7, #14]
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d11e      	bne.n	800e2ca <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	7c1b      	ldrb	r3, [r3, #16]
 800e290:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e294:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	8adb      	ldrh	r3, [r3, #22]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d00a      	beq.n	800e2b4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e29e:	7b7b      	ldrb	r3, [r7, #13]
 800e2a0:	2b80      	cmp	r3, #128	; 0x80
 800e2a2:	d103      	bne.n	800e2ac <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2203      	movs	r2, #3
 800e2a8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e2aa:	e115      	b.n	800e4d8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	2205      	movs	r2, #5
 800e2b0:	761a      	strb	r2, [r3, #24]
      break;
 800e2b2:	e111      	b.n	800e4d8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800e2b4:	7b7b      	ldrb	r3, [r7, #13]
 800e2b6:	2b80      	cmp	r3, #128	; 0x80
 800e2b8:	d103      	bne.n	800e2c2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2209      	movs	r2, #9
 800e2be:	761a      	strb	r2, [r3, #24]
      break;
 800e2c0:	e10a      	b.n	800e4d8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2207      	movs	r2, #7
 800e2c6:	761a      	strb	r2, [r3, #24]
      break;
 800e2c8:	e106      	b.n	800e4d8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e2ca:	7bbb      	ldrb	r3, [r7, #14]
 800e2cc:	2b04      	cmp	r3, #4
 800e2ce:	d003      	beq.n	800e2d8 <USBH_HandleControl+0xcc>
 800e2d0:	7bbb      	ldrb	r3, [r7, #14]
 800e2d2:	2b02      	cmp	r3, #2
 800e2d4:	f040 8100 	bne.w	800e4d8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	220b      	movs	r2, #11
 800e2dc:	761a      	strb	r2, [r3, #24]
      break;
 800e2de:	e0fb      	b.n	800e4d8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e2e6:	b29a      	uxth	r2, r3
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6899      	ldr	r1, [r3, #8]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	899a      	ldrh	r2, [r3, #12]
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	791b      	ldrb	r3, [r3, #4]
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f93a 	bl	800e572 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2204      	movs	r2, #4
 800e302:	761a      	strb	r2, [r3, #24]
      break;
 800e304:	e0f1      	b.n	800e4ea <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	791b      	ldrb	r3, [r3, #4]
 800e30a:	4619      	mov	r1, r3
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f000 fc91 	bl	800ec34 <USBH_LL_GetURBState>
 800e312:	4603      	mov	r3, r0
 800e314:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e316:	7bbb      	ldrb	r3, [r7, #14]
 800e318:	2b01      	cmp	r3, #1
 800e31a:	d102      	bne.n	800e322 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2209      	movs	r2, #9
 800e320:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800e322:	7bbb      	ldrb	r3, [r7, #14]
 800e324:	2b05      	cmp	r3, #5
 800e326:	d102      	bne.n	800e32e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800e328:	2303      	movs	r3, #3
 800e32a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e32c:	e0d6      	b.n	800e4dc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800e32e:	7bbb      	ldrb	r3, [r7, #14]
 800e330:	2b04      	cmp	r3, #4
 800e332:	f040 80d3 	bne.w	800e4dc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	220b      	movs	r2, #11
 800e33a:	761a      	strb	r2, [r3, #24]
      break;
 800e33c:	e0ce      	b.n	800e4dc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6899      	ldr	r1, [r3, #8]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	899a      	ldrh	r2, [r3, #12]
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	795b      	ldrb	r3, [r3, #5]
 800e34a:	2001      	movs	r0, #1
 800e34c:	9000      	str	r0, [sp, #0]
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 f8ea 	bl	800e528 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e35a:	b29a      	uxth	r2, r3
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2206      	movs	r2, #6
 800e364:	761a      	strb	r2, [r3, #24]
      break;
 800e366:	e0c0      	b.n	800e4ea <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	795b      	ldrb	r3, [r3, #5]
 800e36c:	4619      	mov	r1, r3
 800e36e:	6878      	ldr	r0, [r7, #4]
 800e370:	f000 fc60 	bl	800ec34 <USBH_LL_GetURBState>
 800e374:	4603      	mov	r3, r0
 800e376:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e378:	7bbb      	ldrb	r3, [r7, #14]
 800e37a:	2b01      	cmp	r3, #1
 800e37c:	d103      	bne.n	800e386 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2207      	movs	r2, #7
 800e382:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e384:	e0ac      	b.n	800e4e0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800e386:	7bbb      	ldrb	r3, [r7, #14]
 800e388:	2b05      	cmp	r3, #5
 800e38a:	d105      	bne.n	800e398 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	220c      	movs	r2, #12
 800e390:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e392:	2303      	movs	r3, #3
 800e394:	73fb      	strb	r3, [r7, #15]
      break;
 800e396:	e0a3      	b.n	800e4e0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e398:	7bbb      	ldrb	r3, [r7, #14]
 800e39a:	2b02      	cmp	r3, #2
 800e39c:	d103      	bne.n	800e3a6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2205      	movs	r2, #5
 800e3a2:	761a      	strb	r2, [r3, #24]
      break;
 800e3a4:	e09c      	b.n	800e4e0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800e3a6:	7bbb      	ldrb	r3, [r7, #14]
 800e3a8:	2b04      	cmp	r3, #4
 800e3aa:	f040 8099 	bne.w	800e4e0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	220b      	movs	r2, #11
 800e3b2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e3b4:	2302      	movs	r3, #2
 800e3b6:	73fb      	strb	r3, [r7, #15]
      break;
 800e3b8:	e092      	b.n	800e4e0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	791b      	ldrb	r3, [r3, #4]
 800e3be:	2200      	movs	r2, #0
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f000 f8d5 	bl	800e572 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e3ce:	b29a      	uxth	r2, r3
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2208      	movs	r2, #8
 800e3d8:	761a      	strb	r2, [r3, #24]

      break;
 800e3da:	e086      	b.n	800e4ea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	791b      	ldrb	r3, [r3, #4]
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	6878      	ldr	r0, [r7, #4]
 800e3e4:	f000 fc26 	bl	800ec34 <USBH_LL_GetURBState>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e3ec:	7bbb      	ldrb	r3, [r7, #14]
 800e3ee:	2b01      	cmp	r3, #1
 800e3f0:	d105      	bne.n	800e3fe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	220d      	movs	r2, #13
 800e3f6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e3fc:	e072      	b.n	800e4e4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800e3fe:	7bbb      	ldrb	r3, [r7, #14]
 800e400:	2b04      	cmp	r3, #4
 800e402:	d103      	bne.n	800e40c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	220b      	movs	r2, #11
 800e408:	761a      	strb	r2, [r3, #24]
      break;
 800e40a:	e06b      	b.n	800e4e4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800e40c:	7bbb      	ldrb	r3, [r7, #14]
 800e40e:	2b05      	cmp	r3, #5
 800e410:	d168      	bne.n	800e4e4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800e412:	2303      	movs	r3, #3
 800e414:	73fb      	strb	r3, [r7, #15]
      break;
 800e416:	e065      	b.n	800e4e4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	795b      	ldrb	r3, [r3, #5]
 800e41c:	2201      	movs	r2, #1
 800e41e:	9200      	str	r2, [sp, #0]
 800e420:	2200      	movs	r2, #0
 800e422:	2100      	movs	r1, #0
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f000 f87f 	bl	800e528 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e430:	b29a      	uxth	r2, r3
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	220a      	movs	r2, #10
 800e43a:	761a      	strb	r2, [r3, #24]
      break;
 800e43c:	e055      	b.n	800e4ea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	795b      	ldrb	r3, [r3, #5]
 800e442:	4619      	mov	r1, r3
 800e444:	6878      	ldr	r0, [r7, #4]
 800e446:	f000 fbf5 	bl	800ec34 <USBH_LL_GetURBState>
 800e44a:	4603      	mov	r3, r0
 800e44c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800e44e:	7bbb      	ldrb	r3, [r7, #14]
 800e450:	2b01      	cmp	r3, #1
 800e452:	d105      	bne.n	800e460 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800e454:	2300      	movs	r3, #0
 800e456:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	220d      	movs	r2, #13
 800e45c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e45e:	e043      	b.n	800e4e8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e460:	7bbb      	ldrb	r3, [r7, #14]
 800e462:	2b02      	cmp	r3, #2
 800e464:	d103      	bne.n	800e46e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	2209      	movs	r2, #9
 800e46a:	761a      	strb	r2, [r3, #24]
      break;
 800e46c:	e03c      	b.n	800e4e8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800e46e:	7bbb      	ldrb	r3, [r7, #14]
 800e470:	2b04      	cmp	r3, #4
 800e472:	d139      	bne.n	800e4e8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	220b      	movs	r2, #11
 800e478:	761a      	strb	r2, [r3, #24]
      break;
 800e47a:	e035      	b.n	800e4e8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	7e5b      	ldrb	r3, [r3, #25]
 800e480:	3301      	adds	r3, #1
 800e482:	b2da      	uxtb	r2, r3
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	765a      	strb	r2, [r3, #25]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	7e5b      	ldrb	r3, [r3, #25]
 800e48c:	2b02      	cmp	r3, #2
 800e48e:	d806      	bhi.n	800e49e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2201      	movs	r2, #1
 800e494:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2201      	movs	r2, #1
 800e49a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800e49c:	e025      	b.n	800e4ea <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800e4a4:	2106      	movs	r1, #6
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	795b      	ldrb	r3, [r3, #5]
 800e4b4:	4619      	mov	r1, r3
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f000 f90d 	bl	800e6d6 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	791b      	ldrb	r3, [r3, #4]
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f000 f907 	bl	800e6d6 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800e4ce:	2302      	movs	r3, #2
 800e4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800e4d2:	e00a      	b.n	800e4ea <USBH_HandleControl+0x2de>

    default:
      break;
 800e4d4:	bf00      	nop
 800e4d6:	e008      	b.n	800e4ea <USBH_HandleControl+0x2de>
      break;
 800e4d8:	bf00      	nop
 800e4da:	e006      	b.n	800e4ea <USBH_HandleControl+0x2de>
      break;
 800e4dc:	bf00      	nop
 800e4de:	e004      	b.n	800e4ea <USBH_HandleControl+0x2de>
      break;
 800e4e0:	bf00      	nop
 800e4e2:	e002      	b.n	800e4ea <USBH_HandleControl+0x2de>
      break;
 800e4e4:	bf00      	nop
 800e4e6:	e000      	b.n	800e4ea <USBH_HandleControl+0x2de>
      break;
 800e4e8:	bf00      	nop
  }

  return status;
 800e4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	3710      	adds	r7, #16
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}

0800e4f4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b088      	sub	sp, #32
 800e4f8:	af04      	add	r7, sp, #16
 800e4fa:	60f8      	str	r0, [r7, #12]
 800e4fc:	60b9      	str	r1, [r7, #8]
 800e4fe:	4613      	mov	r3, r2
 800e500:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e502:	79f9      	ldrb	r1, [r7, #7]
 800e504:	2300      	movs	r3, #0
 800e506:	9303      	str	r3, [sp, #12]
 800e508:	2308      	movs	r3, #8
 800e50a:	9302      	str	r3, [sp, #8]
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	9301      	str	r3, [sp, #4]
 800e510:	2300      	movs	r3, #0
 800e512:	9300      	str	r3, [sp, #0]
 800e514:	2300      	movs	r3, #0
 800e516:	2200      	movs	r2, #0
 800e518:	68f8      	ldr	r0, [r7, #12]
 800e51a:	f000 fb5a 	bl	800ebd2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800e51e:	2300      	movs	r3, #0
}
 800e520:	4618      	mov	r0, r3
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}

0800e528 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b088      	sub	sp, #32
 800e52c:	af04      	add	r7, sp, #16
 800e52e:	60f8      	str	r0, [r7, #12]
 800e530:	60b9      	str	r1, [r7, #8]
 800e532:	4611      	mov	r1, r2
 800e534:	461a      	mov	r2, r3
 800e536:	460b      	mov	r3, r1
 800e538:	80fb      	strh	r3, [r7, #6]
 800e53a:	4613      	mov	r3, r2
 800e53c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e544:	2b00      	cmp	r3, #0
 800e546:	d001      	beq.n	800e54c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800e548:	2300      	movs	r3, #0
 800e54a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e54c:	7979      	ldrb	r1, [r7, #5]
 800e54e:	7e3b      	ldrb	r3, [r7, #24]
 800e550:	9303      	str	r3, [sp, #12]
 800e552:	88fb      	ldrh	r3, [r7, #6]
 800e554:	9302      	str	r3, [sp, #8]
 800e556:	68bb      	ldr	r3, [r7, #8]
 800e558:	9301      	str	r3, [sp, #4]
 800e55a:	2301      	movs	r3, #1
 800e55c:	9300      	str	r3, [sp, #0]
 800e55e:	2300      	movs	r3, #0
 800e560:	2200      	movs	r2, #0
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f000 fb35 	bl	800ebd2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800e568:	2300      	movs	r3, #0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3710      	adds	r7, #16
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b088      	sub	sp, #32
 800e576:	af04      	add	r7, sp, #16
 800e578:	60f8      	str	r0, [r7, #12]
 800e57a:	60b9      	str	r1, [r7, #8]
 800e57c:	4611      	mov	r1, r2
 800e57e:	461a      	mov	r2, r3
 800e580:	460b      	mov	r3, r1
 800e582:	80fb      	strh	r3, [r7, #6]
 800e584:	4613      	mov	r3, r2
 800e586:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e588:	7979      	ldrb	r1, [r7, #5]
 800e58a:	2300      	movs	r3, #0
 800e58c:	9303      	str	r3, [sp, #12]
 800e58e:	88fb      	ldrh	r3, [r7, #6]
 800e590:	9302      	str	r3, [sp, #8]
 800e592:	68bb      	ldr	r3, [r7, #8]
 800e594:	9301      	str	r3, [sp, #4]
 800e596:	2301      	movs	r3, #1
 800e598:	9300      	str	r3, [sp, #0]
 800e59a:	2300      	movs	r3, #0
 800e59c:	2201      	movs	r2, #1
 800e59e:	68f8      	ldr	r0, [r7, #12]
 800e5a0:	f000 fb17 	bl	800ebd2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800e5a4:	2300      	movs	r3, #0

}
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	3710      	adds	r7, #16
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}

0800e5ae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800e5ae:	b580      	push	{r7, lr}
 800e5b0:	b088      	sub	sp, #32
 800e5b2:	af04      	add	r7, sp, #16
 800e5b4:	60f8      	str	r0, [r7, #12]
 800e5b6:	60b9      	str	r1, [r7, #8]
 800e5b8:	4611      	mov	r1, r2
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	460b      	mov	r3, r1
 800e5be:	80fb      	strh	r3, [r7, #6]
 800e5c0:	4613      	mov	r3, r2
 800e5c2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d001      	beq.n	800e5d2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e5d2:	7979      	ldrb	r1, [r7, #5]
 800e5d4:	7e3b      	ldrb	r3, [r7, #24]
 800e5d6:	9303      	str	r3, [sp, #12]
 800e5d8:	88fb      	ldrh	r3, [r7, #6]
 800e5da:	9302      	str	r3, [sp, #8]
 800e5dc:	68bb      	ldr	r3, [r7, #8]
 800e5de:	9301      	str	r3, [sp, #4]
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	9300      	str	r3, [sp, #0]
 800e5e4:	2302      	movs	r3, #2
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	68f8      	ldr	r0, [r7, #12]
 800e5ea:	f000 faf2 	bl	800ebd2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800e5ee:	2300      	movs	r3, #0
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3710      	adds	r7, #16
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b088      	sub	sp, #32
 800e5fc:	af04      	add	r7, sp, #16
 800e5fe:	60f8      	str	r0, [r7, #12]
 800e600:	60b9      	str	r1, [r7, #8]
 800e602:	4611      	mov	r1, r2
 800e604:	461a      	mov	r2, r3
 800e606:	460b      	mov	r3, r1
 800e608:	80fb      	strh	r3, [r7, #6]
 800e60a:	4613      	mov	r3, r2
 800e60c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e60e:	7979      	ldrb	r1, [r7, #5]
 800e610:	2300      	movs	r3, #0
 800e612:	9303      	str	r3, [sp, #12]
 800e614:	88fb      	ldrh	r3, [r7, #6]
 800e616:	9302      	str	r3, [sp, #8]
 800e618:	68bb      	ldr	r3, [r7, #8]
 800e61a:	9301      	str	r3, [sp, #4]
 800e61c:	2301      	movs	r3, #1
 800e61e:	9300      	str	r3, [sp, #0]
 800e620:	2302      	movs	r3, #2
 800e622:	2201      	movs	r2, #1
 800e624:	68f8      	ldr	r0, [r7, #12]
 800e626:	f000 fad4 	bl	800ebd2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800e62a:	2300      	movs	r3, #0
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3710      	adds	r7, #16
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}

0800e634 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b086      	sub	sp, #24
 800e638:	af04      	add	r7, sp, #16
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	4608      	mov	r0, r1
 800e63e:	4611      	mov	r1, r2
 800e640:	461a      	mov	r2, r3
 800e642:	4603      	mov	r3, r0
 800e644:	70fb      	strb	r3, [r7, #3]
 800e646:	460b      	mov	r3, r1
 800e648:	70bb      	strb	r3, [r7, #2]
 800e64a:	4613      	mov	r3, r2
 800e64c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800e64e:	7878      	ldrb	r0, [r7, #1]
 800e650:	78ba      	ldrb	r2, [r7, #2]
 800e652:	78f9      	ldrb	r1, [r7, #3]
 800e654:	8b3b      	ldrh	r3, [r7, #24]
 800e656:	9302      	str	r3, [sp, #8]
 800e658:	7d3b      	ldrb	r3, [r7, #20]
 800e65a:	9301      	str	r3, [sp, #4]
 800e65c:	7c3b      	ldrb	r3, [r7, #16]
 800e65e:	9300      	str	r3, [sp, #0]
 800e660:	4603      	mov	r3, r0
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f000 fa67 	bl	800eb36 <USBH_LL_OpenPipe>

  return USBH_OK;
 800e668:	2300      	movs	r3, #0
}
 800e66a:	4618      	mov	r0, r3
 800e66c:	3708      	adds	r7, #8
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}

0800e672 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800e672:	b580      	push	{r7, lr}
 800e674:	b082      	sub	sp, #8
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
 800e67a:	460b      	mov	r3, r1
 800e67c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800e67e:	78fb      	ldrb	r3, [r7, #3]
 800e680:	4619      	mov	r1, r3
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f000 fa86 	bl	800eb94 <USBH_LL_ClosePipe>

  return USBH_OK;
 800e688:	2300      	movs	r3, #0
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3708      	adds	r7, #8
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}

0800e692 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800e692:	b580      	push	{r7, lr}
 800e694:	b084      	sub	sp, #16
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
 800e69a:	460b      	mov	r3, r1
 800e69c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800e69e:	6878      	ldr	r0, [r7, #4]
 800e6a0:	f000 f839 	bl	800e716 <USBH_GetFreePipe>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800e6a8:	89fb      	ldrh	r3, [r7, #14]
 800e6aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d00b      	beq.n	800e6ca <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800e6b2:	78fa      	ldrb	r2, [r7, #3]
 800e6b4:	89fb      	ldrh	r3, [r7, #14]
 800e6b6:	f003 030f 	and.w	r3, r3, #15
 800e6ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e6be:	6879      	ldr	r1, [r7, #4]
 800e6c0:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800e6c4:	009b      	lsls	r3, r3, #2
 800e6c6:	440b      	add	r3, r1
 800e6c8:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800e6ca:	89fb      	ldrh	r3, [r7, #14]
 800e6cc:	b2db      	uxtb	r3, r3
}
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	3710      	adds	r7, #16
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}

0800e6d6 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800e6d6:	b480      	push	{r7}
 800e6d8:	b083      	sub	sp, #12
 800e6da:	af00      	add	r7, sp, #0
 800e6dc:	6078      	str	r0, [r7, #4]
 800e6de:	460b      	mov	r3, r1
 800e6e0:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800e6e2:	78fb      	ldrb	r3, [r7, #3]
 800e6e4:	2b0a      	cmp	r3, #10
 800e6e6:	d80f      	bhi.n	800e708 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800e6e8:	78fb      	ldrb	r3, [r7, #3]
 800e6ea:	687a      	ldr	r2, [r7, #4]
 800e6ec:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800e6f0:	009b      	lsls	r3, r3, #2
 800e6f2:	4413      	add	r3, r2
 800e6f4:	685a      	ldr	r2, [r3, #4]
 800e6f6:	78fb      	ldrb	r3, [r7, #3]
 800e6f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800e6fc:	6879      	ldr	r1, [r7, #4]
 800e6fe:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800e702:	009b      	lsls	r3, r3, #2
 800e704:	440b      	add	r3, r1
 800e706:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	370c      	adds	r7, #12
 800e70e:	46bd      	mov	sp, r7
 800e710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e714:	4770      	bx	lr

0800e716 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800e716:	b480      	push	{r7}
 800e718:	b085      	sub	sp, #20
 800e71a:	af00      	add	r7, sp, #0
 800e71c:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800e71e:	2300      	movs	r3, #0
 800e720:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800e722:	2300      	movs	r3, #0
 800e724:	73fb      	strb	r3, [r7, #15]
 800e726:	e010      	b.n	800e74a <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800e728:	7bfb      	ldrb	r3, [r7, #15]
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800e730:	009b      	lsls	r3, r3, #2
 800e732:	4413      	add	r3, r2
 800e734:	685b      	ldr	r3, [r3, #4]
 800e736:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d102      	bne.n	800e744 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800e73e:	7bfb      	ldrb	r3, [r7, #15]
 800e740:	b29b      	uxth	r3, r3
 800e742:	e007      	b.n	800e754 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < 11U ; idx++)
 800e744:	7bfb      	ldrb	r3, [r7, #15]
 800e746:	3301      	adds	r3, #1
 800e748:	73fb      	strb	r3, [r7, #15]
 800e74a:	7bfb      	ldrb	r3, [r7, #15]
 800e74c:	2b0a      	cmp	r3, #10
 800e74e:	d9eb      	bls.n	800e728 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800e750:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800e754:	4618      	mov	r0, r3
 800e756:	3714      	adds	r7, #20
 800e758:	46bd      	mov	sp, r7
 800e75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75e:	4770      	bx	lr

0800e760 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
	  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800e764:	2201      	movs	r2, #1
 800e766:	490e      	ldr	r1, [pc, #56]	; (800e7a0 <MX_USB_HOST_Init+0x40>)
 800e768:	480e      	ldr	r0, [pc, #56]	; (800e7a4 <MX_USB_HOST_Init+0x44>)
 800e76a:	f7fe fc98 	bl	800d09e <USBH_Init>
 800e76e:	4603      	mov	r3, r0
 800e770:	2b00      	cmp	r3, #0
 800e772:	d001      	beq.n	800e778 <MX_USB_HOST_Init+0x18>
	  {
	    Error_Handler();
 800e774:	f7f2 fefc 	bl	8001570 <Error_Handler>
	  }
	  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800e778:	490b      	ldr	r1, [pc, #44]	; (800e7a8 <MX_USB_HOST_Init+0x48>)
 800e77a:	480a      	ldr	r0, [pc, #40]	; (800e7a4 <MX_USB_HOST_Init+0x44>)
 800e77c:	f7fe fd1e 	bl	800d1bc <USBH_RegisterClass>
 800e780:	4603      	mov	r3, r0
 800e782:	2b00      	cmp	r3, #0
 800e784:	d001      	beq.n	800e78a <MX_USB_HOST_Init+0x2a>
	  {
	    Error_Handler();
 800e786:	f7f2 fef3 	bl	8001570 <Error_Handler>
	  }
	  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800e78a:	4806      	ldr	r0, [pc, #24]	; (800e7a4 <MX_USB_HOST_Init+0x44>)
 800e78c:	f7fe fda3 	bl	800d2d6 <USBH_Start>
 800e790:	4603      	mov	r3, r0
 800e792:	2b00      	cmp	r3, #0
 800e794:	d001      	beq.n	800e79a <MX_USB_HOST_Init+0x3a>
	  {
	    Error_Handler();
 800e796:	f7f2 feeb 	bl	8001570 <Error_Handler>
	  }
	  return;
 800e79a:	bf00      	nop
    Error_Handler();
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	0800e7c1 	.word	0x0800e7c1
 800e7a4:	20006b64 	.word	0x20006b64
 800e7a8:	20000060 	.word	0x20000060

0800e7ac <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800e7b0:	4802      	ldr	r0, [pc, #8]	; (800e7bc <MX_USB_HOST_Process+0x10>)
 800e7b2:	f7fe fda1 	bl	800d2f8 <USBH_Process>
}
 800e7b6:	bf00      	nop
 800e7b8:	bd80      	pop	{r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	20006b64 	.word	0x20006b64

0800e7c0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	b083      	sub	sp, #12
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
 800e7c8:	460b      	mov	r3, r1
 800e7ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e7cc:	78fb      	ldrb	r3, [r7, #3]
 800e7ce:	3b01      	subs	r3, #1
 800e7d0:	2b04      	cmp	r3, #4
 800e7d2:	d819      	bhi.n	800e808 <USBH_UserProcess+0x48>
 800e7d4:	a201      	add	r2, pc, #4	; (adr r2, 800e7dc <USBH_UserProcess+0x1c>)
 800e7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7da:	bf00      	nop
 800e7dc:	0800e809 	.word	0x0800e809
 800e7e0:	0800e7f9 	.word	0x0800e7f9
 800e7e4:	0800e809 	.word	0x0800e809
 800e7e8:	0800e801 	.word	0x0800e801
 800e7ec:	0800e7f1 	.word	0x0800e7f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e7f0:	4b09      	ldr	r3, [pc, #36]	; (800e818 <USBH_UserProcess+0x58>)
 800e7f2:	2203      	movs	r2, #3
 800e7f4:	701a      	strb	r2, [r3, #0]
  break;
 800e7f6:	e008      	b.n	800e80a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e7f8:	4b07      	ldr	r3, [pc, #28]	; (800e818 <USBH_UserProcess+0x58>)
 800e7fa:	2202      	movs	r2, #2
 800e7fc:	701a      	strb	r2, [r3, #0]
  break;
 800e7fe:	e004      	b.n	800e80a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e800:	4b05      	ldr	r3, [pc, #20]	; (800e818 <USBH_UserProcess+0x58>)
 800e802:	2201      	movs	r2, #1
 800e804:	701a      	strb	r2, [r3, #0]
  break;
 800e806:	e000      	b.n	800e80a <USBH_UserProcess+0x4a>

  default:
  break;
 800e808:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e80a:	bf00      	nop
 800e80c:	370c      	adds	r7, #12
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	200059d0 	.word	0x200059d0

0800e81c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b08a      	sub	sp, #40	; 0x28
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e824:	f107 0314 	add.w	r3, r7, #20
 800e828:	2200      	movs	r2, #0
 800e82a:	601a      	str	r2, [r3, #0]
 800e82c:	605a      	str	r2, [r3, #4]
 800e82e:	609a      	str	r2, [r3, #8]
 800e830:	60da      	str	r2, [r3, #12]
 800e832:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e83c:	d158      	bne.n	800e8f0 <HAL_HCD_MspInit+0xd4>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e83e:	2300      	movs	r3, #0
 800e840:	613b      	str	r3, [r7, #16]
 800e842:	4b2d      	ldr	r3, [pc, #180]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e846:	4a2c      	ldr	r2, [pc, #176]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e848:	f043 0301 	orr.w	r3, r3, #1
 800e84c:	6313      	str	r3, [r2, #48]	; 0x30
 800e84e:	4b2a      	ldr	r3, [pc, #168]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e852:	f003 0301 	and.w	r3, r3, #1
 800e856:	613b      	str	r3, [r7, #16]
 800e858:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e85a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e85e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e860:	2300      	movs	r3, #0
 800e862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e864:	2300      	movs	r3, #0
 800e866:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e868:	f107 0314 	add.w	r3, r7, #20
 800e86c:	4619      	mov	r1, r3
 800e86e:	4823      	ldr	r0, [pc, #140]	; (800e8fc <HAL_HCD_MspInit+0xe0>)
 800e870:	f7f6 ff56 	bl	8005720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800e874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e87a:	2302      	movs	r3, #2
 800e87c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e87e:	2300      	movs	r3, #0
 800e880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e882:	2303      	movs	r3, #3
 800e884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e886:	230a      	movs	r3, #10
 800e888:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e88a:	f107 0314 	add.w	r3, r7, #20
 800e88e:	4619      	mov	r1, r3
 800e890:	481a      	ldr	r0, [pc, #104]	; (800e8fc <HAL_HCD_MspInit+0xe0>)
 800e892:	f7f6 ff45 	bl	8005720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e896:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e89a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e89c:	2302      	movs	r3, #2
 800e89e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e8a8:	230a      	movs	r3, #10
 800e8aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8ac:	f107 0314 	add.w	r3, r7, #20
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	4812      	ldr	r0, [pc, #72]	; (800e8fc <HAL_HCD_MspInit+0xe0>)
 800e8b4:	f7f6 ff34 	bl	8005720 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e8b8:	4b0f      	ldr	r3, [pc, #60]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e8ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8bc:	4a0e      	ldr	r2, [pc, #56]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e8be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8c2:	6353      	str	r3, [r2, #52]	; 0x34
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	60fb      	str	r3, [r7, #12]
 800e8c8:	4b0b      	ldr	r3, [pc, #44]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e8ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8cc:	4a0a      	ldr	r2, [pc, #40]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e8ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e8d2:	6453      	str	r3, [r2, #68]	; 0x44
 800e8d4:	4b08      	ldr	r3, [pc, #32]	; (800e8f8 <HAL_HCD_MspInit+0xdc>)
 800e8d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e8dc:	60fb      	str	r3, [r7, #12]
 800e8de:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	2100      	movs	r1, #0
 800e8e4:	2043      	movs	r0, #67	; 0x43
 800e8e6:	f7f6 fabc 	bl	8004e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e8ea:	2043      	movs	r0, #67	; 0x43
 800e8ec:	f7f6 fad5 	bl	8004e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e8f0:	bf00      	nop
 800e8f2:	3728      	adds	r7, #40	; 0x28
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	40023800 	.word	0x40023800
 800e8fc:	40020000 	.word	0x40020000

0800e900 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b082      	sub	sp, #8
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e90e:	4618      	mov	r0, r3
 800e910:	f7ff f8c7 	bl	800daa2 <USBH_LL_IncTimer>
}
 800e914:	bf00      	nop
 800e916:	3708      	adds	r7, #8
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}

0800e91c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e92a:	4618      	mov	r0, r3
 800e92c:	f7ff f8ff 	bl	800db2e <USBH_LL_Connect>
}
 800e930:	bf00      	nop
 800e932:	3708      	adds	r7, #8
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}

0800e938 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b082      	sub	sp, #8
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e946:	4618      	mov	r0, r3
 800e948:	f7ff f908 	bl	800db5c <USBH_LL_Disconnect>
}
 800e94c:	bf00      	nop
 800e94e:	3708      	adds	r7, #8
 800e950:	46bd      	mov	sp, r7
 800e952:	bd80      	pop	{r7, pc}

0800e954 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e954:	b480      	push	{r7}
 800e956:	b083      	sub	sp, #12
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
 800e95c:	460b      	mov	r3, r1
 800e95e:	70fb      	strb	r3, [r7, #3]
 800e960:	4613      	mov	r3, r2
 800e962:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e964:	bf00      	nop
 800e966:	370c      	adds	r7, #12
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr

0800e970 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b082      	sub	sp, #8
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e97e:	4618      	mov	r0, r3
 800e980:	f7ff f8b9 	bl	800daf6 <USBH_LL_PortEnabled>
}
 800e984:	bf00      	nop
 800e986:	3708      	adds	r7, #8
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}

0800e98c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b082      	sub	sp, #8
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7ff f8b9 	bl	800db12 <USBH_LL_PortDisabled>
}
 800e9a0:	bf00      	nop
 800e9a2:	3708      	adds	r7, #8
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b082      	sub	sp, #8
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800e9b6:	2b01      	cmp	r3, #1
 800e9b8:	d12a      	bne.n	800ea10 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e9ba:	4a18      	ldr	r2, [pc, #96]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	4a15      	ldr	r2, [pc, #84]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9c6:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e9ca:	4b14      	ldr	r3, [pc, #80]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e9d0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e9d2:	4b12      	ldr	r3, [pc, #72]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9d4:	2208      	movs	r2, #8
 800e9d6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e9d8:	4b10      	ldr	r3, [pc, #64]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9da:	2201      	movs	r2, #1
 800e9dc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e9de:	4b0f      	ldr	r3, [pc, #60]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e9e4:	4b0d      	ldr	r3, [pc, #52]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9e6:	2202      	movs	r2, #2
 800e9e8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e9ea:	4b0c      	ldr	r3, [pc, #48]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e9f0:	480a      	ldr	r0, [pc, #40]	; (800ea1c <USBH_LL_Init+0x74>)
 800e9f2:	f7f7 f977 	bl	8005ce4 <HAL_HCD_Init>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d001      	beq.n	800ea00 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800e9fc:	f7f2 fdb8 	bl	8001570 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ea00:	4806      	ldr	r0, [pc, #24]	; (800ea1c <USBH_LL_Init+0x74>)
 800ea02:	f7f7 fd5a 	bl	80064ba <HAL_HCD_GetCurrentFrame>
 800ea06:	4603      	mov	r3, r0
 800ea08:	4619      	mov	r1, r3
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f7ff f83a 	bl	800da84 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ea10:	2300      	movs	r3, #0
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3708      	adds	r7, #8
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	2000700c 	.word	0x2000700c

0800ea20 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b084      	sub	sp, #16
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ea36:	4618      	mov	r0, r3
 800ea38:	f7f7 fcc9 	bl	80063ce <HAL_HCD_Start>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ea40:	7bfb      	ldrb	r3, [r7, #15]
 800ea42:	4618      	mov	r0, r3
 800ea44:	f000 f95c 	bl	800ed00 <USBH_Get_USB_Status>
 800ea48:	4603      	mov	r3, r0
 800ea4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3710      	adds	r7, #16
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}

0800ea56 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ea56:	b580      	push	{r7, lr}
 800ea58:	b084      	sub	sp, #16
 800ea5a:	af00      	add	r7, sp, #0
 800ea5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ea62:	2300      	movs	r3, #0
 800ea64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f7f7 fcd1 	bl	8006414 <HAL_HCD_Stop>
 800ea72:	4603      	mov	r3, r0
 800ea74:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ea76:	7bfb      	ldrb	r3, [r7, #15]
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f000 f941 	bl	800ed00 <USBH_Get_USB_Status>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea82:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	3710      	adds	r7, #16
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	bd80      	pop	{r7, pc}

0800ea8c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800ea94:	2301      	movs	r3, #1
 800ea96:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f7f7 fd19 	bl	80064d6 <HAL_HCD_GetCurrentSpeed>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	2b02      	cmp	r3, #2
 800eaa8:	d00c      	beq.n	800eac4 <USBH_LL_GetSpeed+0x38>
 800eaaa:	2b02      	cmp	r3, #2
 800eaac:	d80d      	bhi.n	800eaca <USBH_LL_GetSpeed+0x3e>
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d002      	beq.n	800eab8 <USBH_LL_GetSpeed+0x2c>
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	d003      	beq.n	800eabe <USBH_LL_GetSpeed+0x32>
 800eab6:	e008      	b.n	800eaca <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800eab8:	2300      	movs	r3, #0
 800eaba:	73fb      	strb	r3, [r7, #15]
    break;
 800eabc:	e008      	b.n	800ead0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800eabe:	2301      	movs	r3, #1
 800eac0:	73fb      	strb	r3, [r7, #15]
    break;
 800eac2:	e005      	b.n	800ead0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800eac4:	2302      	movs	r3, #2
 800eac6:	73fb      	strb	r3, [r7, #15]
    break;
 800eac8:	e002      	b.n	800ead0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800eaca:	2301      	movs	r3, #1
 800eacc:	73fb      	strb	r3, [r7, #15]
    break;
 800eace:	bf00      	nop
  }
  return  speed;
 800ead0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3710      	adds	r7, #16
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b084      	sub	sp, #16
 800eade:	af00      	add	r7, sp, #0
 800eae0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eae2:	2300      	movs	r3, #0
 800eae4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800eae6:	2300      	movs	r3, #0
 800eae8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f7f7 fcac 	bl	800644e <HAL_HCD_ResetPort>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800eafa:	7bfb      	ldrb	r3, [r7, #15]
 800eafc:	4618      	mov	r0, r3
 800eafe:	f000 f8ff 	bl	800ed00 <USBH_Get_USB_Status>
 800eb02:	4603      	mov	r3, r0
 800eb04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb06:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3710      	adds	r7, #16
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
 800eb18:	460b      	mov	r3, r1
 800eb1a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800eb22:	78fa      	ldrb	r2, [r7, #3]
 800eb24:	4611      	mov	r1, r2
 800eb26:	4618      	mov	r0, r3
 800eb28:	f7f7 fcb3 	bl	8006492 <HAL_HCD_HC_GetXferCount>
 800eb2c:	4603      	mov	r3, r0
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3708      	adds	r7, #8
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}

0800eb36 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800eb36:	b590      	push	{r4, r7, lr}
 800eb38:	b089      	sub	sp, #36	; 0x24
 800eb3a:	af04      	add	r7, sp, #16
 800eb3c:	6078      	str	r0, [r7, #4]
 800eb3e:	4608      	mov	r0, r1
 800eb40:	4611      	mov	r1, r2
 800eb42:	461a      	mov	r2, r3
 800eb44:	4603      	mov	r3, r0
 800eb46:	70fb      	strb	r3, [r7, #3]
 800eb48:	460b      	mov	r3, r1
 800eb4a:	70bb      	strb	r3, [r7, #2]
 800eb4c:	4613      	mov	r3, r2
 800eb4e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb50:	2300      	movs	r3, #0
 800eb52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800eb54:	2300      	movs	r3, #0
 800eb56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800eb5e:	787c      	ldrb	r4, [r7, #1]
 800eb60:	78ba      	ldrb	r2, [r7, #2]
 800eb62:	78f9      	ldrb	r1, [r7, #3]
 800eb64:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800eb66:	9302      	str	r3, [sp, #8]
 800eb68:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800eb6c:	9301      	str	r3, [sp, #4]
 800eb6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800eb72:	9300      	str	r3, [sp, #0]
 800eb74:	4623      	mov	r3, r4
 800eb76:	f7f7 f917 	bl	8005da8 <HAL_HCD_HC_Init>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800eb7e:	7bfb      	ldrb	r3, [r7, #15]
 800eb80:	4618      	mov	r0, r3
 800eb82:	f000 f8bd 	bl	800ed00 <USBH_Get_USB_Status>
 800eb86:	4603      	mov	r3, r0
 800eb88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	3714      	adds	r7, #20
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd90      	pop	{r4, r7, pc}

0800eb94 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b084      	sub	sp, #16
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
 800eb9c:	460b      	mov	r3, r1
 800eb9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eba0:	2300      	movs	r3, #0
 800eba2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800eba4:	2300      	movs	r3, #0
 800eba6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ebae:	78fa      	ldrb	r2, [r7, #3]
 800ebb0:	4611      	mov	r1, r2
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f7f7 f987 	bl	8005ec6 <HAL_HCD_HC_Halt>
 800ebb8:	4603      	mov	r3, r0
 800ebba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ebbc:	7bfb      	ldrb	r3, [r7, #15]
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f000 f89e 	bl	800ed00 <USBH_Get_USB_Status>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ebc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3710      	adds	r7, #16
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}

0800ebd2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ebd2:	b590      	push	{r4, r7, lr}
 800ebd4:	b089      	sub	sp, #36	; 0x24
 800ebd6:	af04      	add	r7, sp, #16
 800ebd8:	6078      	str	r0, [r7, #4]
 800ebda:	4608      	mov	r0, r1
 800ebdc:	4611      	mov	r1, r2
 800ebde:	461a      	mov	r2, r3
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	70fb      	strb	r3, [r7, #3]
 800ebe4:	460b      	mov	r3, r1
 800ebe6:	70bb      	strb	r3, [r7, #2]
 800ebe8:	4613      	mov	r3, r2
 800ebea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebec:	2300      	movs	r3, #0
 800ebee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800ebfa:	787c      	ldrb	r4, [r7, #1]
 800ebfc:	78ba      	ldrb	r2, [r7, #2]
 800ebfe:	78f9      	ldrb	r1, [r7, #3]
 800ec00:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ec04:	9303      	str	r3, [sp, #12]
 800ec06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ec08:	9302      	str	r3, [sp, #8]
 800ec0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec0c:	9301      	str	r3, [sp, #4]
 800ec0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec12:	9300      	str	r3, [sp, #0]
 800ec14:	4623      	mov	r3, r4
 800ec16:	f7f7 f979 	bl	8005f0c <HAL_HCD_HC_SubmitRequest>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ec1e:	7bfb      	ldrb	r3, [r7, #15]
 800ec20:	4618      	mov	r0, r3
 800ec22:	f000 f86d 	bl	800ed00 <USBH_Get_USB_Status>
 800ec26:	4603      	mov	r3, r0
 800ec28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3714      	adds	r7, #20
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd90      	pop	{r4, r7, pc}

0800ec34 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	460b      	mov	r3, r1
 800ec3e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ec46:	78fa      	ldrb	r2, [r7, #3]
 800ec48:	4611      	mov	r1, r2
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f7f7 fc0d 	bl	800646a <HAL_HCD_HC_GetURBState>
 800ec50:	4603      	mov	r3, r0
}
 800ec52:	4618      	mov	r0, r3
 800ec54:	3708      	adds	r7, #8
 800ec56:	46bd      	mov	sp, r7
 800ec58:	bd80      	pop	{r7, pc}

0800ec5a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ec5a:	b580      	push	{r7, lr}
 800ec5c:	b082      	sub	sp, #8
 800ec5e:	af00      	add	r7, sp, #0
 800ec60:	6078      	str	r0, [r7, #4]
 800ec62:	460b      	mov	r3, r1
 800ec64:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800ec6c:	2b01      	cmp	r3, #1
 800ec6e:	d103      	bne.n	800ec78 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ec70:	78fb      	ldrb	r3, [r7, #3]
 800ec72:	4618      	mov	r0, r3
 800ec74:	f000 f870 	bl	800ed58 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ec78:	20c8      	movs	r0, #200	; 0xc8
 800ec7a:	f7f5 ffb1 	bl	8004be0 <HAL_Delay>
  return USBH_OK;
 800ec7e:	2300      	movs	r3, #0
}
 800ec80:	4618      	mov	r0, r3
 800ec82:	3708      	adds	r7, #8
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}

0800ec88 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ec88:	b480      	push	{r7}
 800ec8a:	b085      	sub	sp, #20
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
 800ec90:	460b      	mov	r3, r1
 800ec92:	70fb      	strb	r3, [r7, #3]
 800ec94:	4613      	mov	r3, r2
 800ec96:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800ec9e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800eca0:	78fb      	ldrb	r3, [r7, #3]
 800eca2:	68fa      	ldr	r2, [r7, #12]
 800eca4:	212c      	movs	r1, #44	; 0x2c
 800eca6:	fb01 f303 	mul.w	r3, r1, r3
 800ecaa:	4413      	add	r3, r2
 800ecac:	333b      	adds	r3, #59	; 0x3b
 800ecae:	781b      	ldrb	r3, [r3, #0]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d009      	beq.n	800ecc8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ecb4:	78fb      	ldrb	r3, [r7, #3]
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	212c      	movs	r1, #44	; 0x2c
 800ecba:	fb01 f303 	mul.w	r3, r1, r3
 800ecbe:	4413      	add	r3, r2
 800ecc0:	3354      	adds	r3, #84	; 0x54
 800ecc2:	78ba      	ldrb	r2, [r7, #2]
 800ecc4:	701a      	strb	r2, [r3, #0]
 800ecc6:	e008      	b.n	800ecda <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ecc8:	78fb      	ldrb	r3, [r7, #3]
 800ecca:	68fa      	ldr	r2, [r7, #12]
 800eccc:	212c      	movs	r1, #44	; 0x2c
 800ecce:	fb01 f303 	mul.w	r3, r1, r3
 800ecd2:	4413      	add	r3, r2
 800ecd4:	3355      	adds	r3, #85	; 0x55
 800ecd6:	78ba      	ldrb	r2, [r7, #2]
 800ecd8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ecda:	2300      	movs	r3, #0
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3714      	adds	r7, #20
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr

0800ece8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b082      	sub	sp, #8
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	f7f5 ff75 	bl	8004be0 <HAL_Delay>
}
 800ecf6:	bf00      	nop
 800ecf8:	3708      	adds	r7, #8
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
	...

0800ed00 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ed00:	b480      	push	{r7}
 800ed02:	b085      	sub	sp, #20
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	4603      	mov	r3, r0
 800ed08:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ed0e:	79fb      	ldrb	r3, [r7, #7]
 800ed10:	2b03      	cmp	r3, #3
 800ed12:	d817      	bhi.n	800ed44 <USBH_Get_USB_Status+0x44>
 800ed14:	a201      	add	r2, pc, #4	; (adr r2, 800ed1c <USBH_Get_USB_Status+0x1c>)
 800ed16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed1a:	bf00      	nop
 800ed1c:	0800ed2d 	.word	0x0800ed2d
 800ed20:	0800ed33 	.word	0x0800ed33
 800ed24:	0800ed39 	.word	0x0800ed39
 800ed28:	0800ed3f 	.word	0x0800ed3f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ed30:	e00b      	b.n	800ed4a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ed32:	2302      	movs	r3, #2
 800ed34:	73fb      	strb	r3, [r7, #15]
    break;
 800ed36:	e008      	b.n	800ed4a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ed38:	2301      	movs	r3, #1
 800ed3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ed3c:	e005      	b.n	800ed4a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ed3e:	2302      	movs	r3, #2
 800ed40:	73fb      	strb	r3, [r7, #15]
    break;
 800ed42:	e002      	b.n	800ed4a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ed44:	2302      	movs	r3, #2
 800ed46:	73fb      	strb	r3, [r7, #15]
    break;
 800ed48:	bf00      	nop
  }
  return usb_status;
 800ed4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3714      	adds	r7, #20
 800ed50:	46bd      	mov	sp, r7
 800ed52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed56:	4770      	bx	lr

0800ed58 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b084      	sub	sp, #16
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	4603      	mov	r3, r0
 800ed60:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ed62:	79fb      	ldrb	r3, [r7, #7]
 800ed64:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ed66:	79fb      	ldrb	r3, [r7, #7]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d102      	bne.n	800ed72 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800ed6c:	2301      	movs	r3, #1
 800ed6e:	73fb      	strb	r3, [r7, #15]
 800ed70:	e001      	b.n	800ed76 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ed72:	2300      	movs	r3, #0
 800ed74:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ed76:	7bfb      	ldrb	r3, [r7, #15]
 800ed78:	461a      	mov	r2, r3
 800ed7a:	2101      	movs	r1, #1
 800ed7c:	4803      	ldr	r0, [pc, #12]	; (800ed8c <MX_DriverVbusFS+0x34>)
 800ed7e:	f7f6 ff7f 	bl	8005c80 <HAL_GPIO_WritePin>
}
 800ed82:	bf00      	nop
 800ed84:	3710      	adds	r7, #16
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	bf00      	nop
 800ed8c:	40020800 	.word	0x40020800

0800ed90 <sin>:
 800ed90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed92:	ec53 2b10 	vmov	r2, r3, d0
 800ed96:	4828      	ldr	r0, [pc, #160]	; (800ee38 <sin+0xa8>)
 800ed98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ed9c:	4281      	cmp	r1, r0
 800ed9e:	dc07      	bgt.n	800edb0 <sin+0x20>
 800eda0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ee30 <sin+0xa0>
 800eda4:	2000      	movs	r0, #0
 800eda6:	b005      	add	sp, #20
 800eda8:	f85d eb04 	ldr.w	lr, [sp], #4
 800edac:	f001 bcc0 	b.w	8010730 <__kernel_sin>
 800edb0:	4822      	ldr	r0, [pc, #136]	; (800ee3c <sin+0xac>)
 800edb2:	4281      	cmp	r1, r0
 800edb4:	dd09      	ble.n	800edca <sin+0x3a>
 800edb6:	ee10 0a10 	vmov	r0, s0
 800edba:	4619      	mov	r1, r3
 800edbc:	f7f1 fa64 	bl	8000288 <__aeabi_dsub>
 800edc0:	ec41 0b10 	vmov	d0, r0, r1
 800edc4:	b005      	add	sp, #20
 800edc6:	f85d fb04 	ldr.w	pc, [sp], #4
 800edca:	4668      	mov	r0, sp
 800edcc:	f000 fdd8 	bl	800f980 <__ieee754_rem_pio2>
 800edd0:	f000 0003 	and.w	r0, r0, #3
 800edd4:	2801      	cmp	r0, #1
 800edd6:	d00c      	beq.n	800edf2 <sin+0x62>
 800edd8:	2802      	cmp	r0, #2
 800edda:	d011      	beq.n	800ee00 <sin+0x70>
 800eddc:	b9f0      	cbnz	r0, 800ee1c <sin+0x8c>
 800edde:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ede2:	ed9d 0b00 	vldr	d0, [sp]
 800ede6:	2001      	movs	r0, #1
 800ede8:	f001 fca2 	bl	8010730 <__kernel_sin>
 800edec:	ec51 0b10 	vmov	r0, r1, d0
 800edf0:	e7e6      	b.n	800edc0 <sin+0x30>
 800edf2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edf6:	ed9d 0b00 	vldr	d0, [sp]
 800edfa:	f001 f881 	bl	800ff00 <__kernel_cos>
 800edfe:	e7f5      	b.n	800edec <sin+0x5c>
 800ee00:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee04:	ed9d 0b00 	vldr	d0, [sp]
 800ee08:	2001      	movs	r0, #1
 800ee0a:	f001 fc91 	bl	8010730 <__kernel_sin>
 800ee0e:	ec53 2b10 	vmov	r2, r3, d0
 800ee12:	ee10 0a10 	vmov	r0, s0
 800ee16:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ee1a:	e7d1      	b.n	800edc0 <sin+0x30>
 800ee1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee20:	ed9d 0b00 	vldr	d0, [sp]
 800ee24:	f001 f86c 	bl	800ff00 <__kernel_cos>
 800ee28:	e7f1      	b.n	800ee0e <sin+0x7e>
 800ee2a:	bf00      	nop
 800ee2c:	f3af 8000 	nop.w
	...
 800ee38:	3fe921fb 	.word	0x3fe921fb
 800ee3c:	7fefffff 	.word	0x7fefffff

0800ee40 <pow>:
 800ee40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee42:	ed2d 8b02 	vpush	{d8}
 800ee46:	eeb0 8a40 	vmov.f32	s16, s0
 800ee4a:	eef0 8a60 	vmov.f32	s17, s1
 800ee4e:	ec55 4b11 	vmov	r4, r5, d1
 800ee52:	f000 f865 	bl	800ef20 <__ieee754_pow>
 800ee56:	4622      	mov	r2, r4
 800ee58:	462b      	mov	r3, r5
 800ee5a:	4620      	mov	r0, r4
 800ee5c:	4629      	mov	r1, r5
 800ee5e:	ec57 6b10 	vmov	r6, r7, d0
 800ee62:	f7f1 fe63 	bl	8000b2c <__aeabi_dcmpun>
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d13b      	bne.n	800eee2 <pow+0xa2>
 800ee6a:	ec51 0b18 	vmov	r0, r1, d8
 800ee6e:	2200      	movs	r2, #0
 800ee70:	2300      	movs	r3, #0
 800ee72:	f7f1 fe29 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee76:	b1b8      	cbz	r0, 800eea8 <pow+0x68>
 800ee78:	2200      	movs	r2, #0
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	4620      	mov	r0, r4
 800ee7e:	4629      	mov	r1, r5
 800ee80:	f7f1 fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee84:	2800      	cmp	r0, #0
 800ee86:	d146      	bne.n	800ef16 <pow+0xd6>
 800ee88:	ec45 4b10 	vmov	d0, r4, r5
 800ee8c:	f001 fd47 	bl	801091e <finite>
 800ee90:	b338      	cbz	r0, 800eee2 <pow+0xa2>
 800ee92:	2200      	movs	r2, #0
 800ee94:	2300      	movs	r3, #0
 800ee96:	4620      	mov	r0, r4
 800ee98:	4629      	mov	r1, r5
 800ee9a:	f7f1 fe1f 	bl	8000adc <__aeabi_dcmplt>
 800ee9e:	b300      	cbz	r0, 800eee2 <pow+0xa2>
 800eea0:	f001 fe50 	bl	8010b44 <__errno>
 800eea4:	2322      	movs	r3, #34	; 0x22
 800eea6:	e01b      	b.n	800eee0 <pow+0xa0>
 800eea8:	ec47 6b10 	vmov	d0, r6, r7
 800eeac:	f001 fd37 	bl	801091e <finite>
 800eeb0:	b9e0      	cbnz	r0, 800eeec <pow+0xac>
 800eeb2:	eeb0 0a48 	vmov.f32	s0, s16
 800eeb6:	eef0 0a68 	vmov.f32	s1, s17
 800eeba:	f001 fd30 	bl	801091e <finite>
 800eebe:	b1a8      	cbz	r0, 800eeec <pow+0xac>
 800eec0:	ec45 4b10 	vmov	d0, r4, r5
 800eec4:	f001 fd2b 	bl	801091e <finite>
 800eec8:	b180      	cbz	r0, 800eeec <pow+0xac>
 800eeca:	4632      	mov	r2, r6
 800eecc:	463b      	mov	r3, r7
 800eece:	4630      	mov	r0, r6
 800eed0:	4639      	mov	r1, r7
 800eed2:	f7f1 fe2b 	bl	8000b2c <__aeabi_dcmpun>
 800eed6:	2800      	cmp	r0, #0
 800eed8:	d0e2      	beq.n	800eea0 <pow+0x60>
 800eeda:	f001 fe33 	bl	8010b44 <__errno>
 800eede:	2321      	movs	r3, #33	; 0x21
 800eee0:	6003      	str	r3, [r0, #0]
 800eee2:	ecbd 8b02 	vpop	{d8}
 800eee6:	ec47 6b10 	vmov	d0, r6, r7
 800eeea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeec:	2200      	movs	r2, #0
 800eeee:	2300      	movs	r3, #0
 800eef0:	4630      	mov	r0, r6
 800eef2:	4639      	mov	r1, r7
 800eef4:	f7f1 fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 800eef8:	2800      	cmp	r0, #0
 800eefa:	d0f2      	beq.n	800eee2 <pow+0xa2>
 800eefc:	eeb0 0a48 	vmov.f32	s0, s16
 800ef00:	eef0 0a68 	vmov.f32	s1, s17
 800ef04:	f001 fd0b 	bl	801091e <finite>
 800ef08:	2800      	cmp	r0, #0
 800ef0a:	d0ea      	beq.n	800eee2 <pow+0xa2>
 800ef0c:	ec45 4b10 	vmov	d0, r4, r5
 800ef10:	f001 fd05 	bl	801091e <finite>
 800ef14:	e7c3      	b.n	800ee9e <pow+0x5e>
 800ef16:	4f01      	ldr	r7, [pc, #4]	; (800ef1c <pow+0xdc>)
 800ef18:	2600      	movs	r6, #0
 800ef1a:	e7e2      	b.n	800eee2 <pow+0xa2>
 800ef1c:	3ff00000 	.word	0x3ff00000

0800ef20 <__ieee754_pow>:
 800ef20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef24:	ed2d 8b06 	vpush	{d8-d10}
 800ef28:	b089      	sub	sp, #36	; 0x24
 800ef2a:	ed8d 1b00 	vstr	d1, [sp]
 800ef2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ef32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800ef36:	ea58 0102 	orrs.w	r1, r8, r2
 800ef3a:	ec57 6b10 	vmov	r6, r7, d0
 800ef3e:	d115      	bne.n	800ef6c <__ieee754_pow+0x4c>
 800ef40:	19b3      	adds	r3, r6, r6
 800ef42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800ef46:	4152      	adcs	r2, r2
 800ef48:	4299      	cmp	r1, r3
 800ef4a:	4b89      	ldr	r3, [pc, #548]	; (800f170 <__ieee754_pow+0x250>)
 800ef4c:	4193      	sbcs	r3, r2
 800ef4e:	f080 84d2 	bcs.w	800f8f6 <__ieee754_pow+0x9d6>
 800ef52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef56:	4630      	mov	r0, r6
 800ef58:	4639      	mov	r1, r7
 800ef5a:	f7f1 f997 	bl	800028c <__adddf3>
 800ef5e:	ec41 0b10 	vmov	d0, r0, r1
 800ef62:	b009      	add	sp, #36	; 0x24
 800ef64:	ecbd 8b06 	vpop	{d8-d10}
 800ef68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef6c:	4b81      	ldr	r3, [pc, #516]	; (800f174 <__ieee754_pow+0x254>)
 800ef6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800ef72:	429c      	cmp	r4, r3
 800ef74:	ee10 aa10 	vmov	sl, s0
 800ef78:	463d      	mov	r5, r7
 800ef7a:	dc06      	bgt.n	800ef8a <__ieee754_pow+0x6a>
 800ef7c:	d101      	bne.n	800ef82 <__ieee754_pow+0x62>
 800ef7e:	2e00      	cmp	r6, #0
 800ef80:	d1e7      	bne.n	800ef52 <__ieee754_pow+0x32>
 800ef82:	4598      	cmp	r8, r3
 800ef84:	dc01      	bgt.n	800ef8a <__ieee754_pow+0x6a>
 800ef86:	d10f      	bne.n	800efa8 <__ieee754_pow+0x88>
 800ef88:	b172      	cbz	r2, 800efa8 <__ieee754_pow+0x88>
 800ef8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ef8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ef92:	ea55 050a 	orrs.w	r5, r5, sl
 800ef96:	d1dc      	bne.n	800ef52 <__ieee754_pow+0x32>
 800ef98:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ef9c:	18db      	adds	r3, r3, r3
 800ef9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800efa2:	4152      	adcs	r2, r2
 800efa4:	429d      	cmp	r5, r3
 800efa6:	e7d0      	b.n	800ef4a <__ieee754_pow+0x2a>
 800efa8:	2d00      	cmp	r5, #0
 800efaa:	da3b      	bge.n	800f024 <__ieee754_pow+0x104>
 800efac:	4b72      	ldr	r3, [pc, #456]	; (800f178 <__ieee754_pow+0x258>)
 800efae:	4598      	cmp	r8, r3
 800efb0:	dc51      	bgt.n	800f056 <__ieee754_pow+0x136>
 800efb2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800efb6:	4598      	cmp	r8, r3
 800efb8:	f340 84ac 	ble.w	800f914 <__ieee754_pow+0x9f4>
 800efbc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800efc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800efc4:	2b14      	cmp	r3, #20
 800efc6:	dd0f      	ble.n	800efe8 <__ieee754_pow+0xc8>
 800efc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800efcc:	fa22 f103 	lsr.w	r1, r2, r3
 800efd0:	fa01 f303 	lsl.w	r3, r1, r3
 800efd4:	4293      	cmp	r3, r2
 800efd6:	f040 849d 	bne.w	800f914 <__ieee754_pow+0x9f4>
 800efda:	f001 0101 	and.w	r1, r1, #1
 800efde:	f1c1 0302 	rsb	r3, r1, #2
 800efe2:	9304      	str	r3, [sp, #16]
 800efe4:	b182      	cbz	r2, 800f008 <__ieee754_pow+0xe8>
 800efe6:	e05f      	b.n	800f0a8 <__ieee754_pow+0x188>
 800efe8:	2a00      	cmp	r2, #0
 800efea:	d15b      	bne.n	800f0a4 <__ieee754_pow+0x184>
 800efec:	f1c3 0314 	rsb	r3, r3, #20
 800eff0:	fa48 f103 	asr.w	r1, r8, r3
 800eff4:	fa01 f303 	lsl.w	r3, r1, r3
 800eff8:	4543      	cmp	r3, r8
 800effa:	f040 8488 	bne.w	800f90e <__ieee754_pow+0x9ee>
 800effe:	f001 0101 	and.w	r1, r1, #1
 800f002:	f1c1 0302 	rsb	r3, r1, #2
 800f006:	9304      	str	r3, [sp, #16]
 800f008:	4b5c      	ldr	r3, [pc, #368]	; (800f17c <__ieee754_pow+0x25c>)
 800f00a:	4598      	cmp	r8, r3
 800f00c:	d132      	bne.n	800f074 <__ieee754_pow+0x154>
 800f00e:	f1b9 0f00 	cmp.w	r9, #0
 800f012:	f280 8478 	bge.w	800f906 <__ieee754_pow+0x9e6>
 800f016:	4959      	ldr	r1, [pc, #356]	; (800f17c <__ieee754_pow+0x25c>)
 800f018:	4632      	mov	r2, r6
 800f01a:	463b      	mov	r3, r7
 800f01c:	2000      	movs	r0, #0
 800f01e:	f7f1 fc15 	bl	800084c <__aeabi_ddiv>
 800f022:	e79c      	b.n	800ef5e <__ieee754_pow+0x3e>
 800f024:	2300      	movs	r3, #0
 800f026:	9304      	str	r3, [sp, #16]
 800f028:	2a00      	cmp	r2, #0
 800f02a:	d13d      	bne.n	800f0a8 <__ieee754_pow+0x188>
 800f02c:	4b51      	ldr	r3, [pc, #324]	; (800f174 <__ieee754_pow+0x254>)
 800f02e:	4598      	cmp	r8, r3
 800f030:	d1ea      	bne.n	800f008 <__ieee754_pow+0xe8>
 800f032:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f036:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f03a:	ea53 030a 	orrs.w	r3, r3, sl
 800f03e:	f000 845a 	beq.w	800f8f6 <__ieee754_pow+0x9d6>
 800f042:	4b4f      	ldr	r3, [pc, #316]	; (800f180 <__ieee754_pow+0x260>)
 800f044:	429c      	cmp	r4, r3
 800f046:	dd08      	ble.n	800f05a <__ieee754_pow+0x13a>
 800f048:	f1b9 0f00 	cmp.w	r9, #0
 800f04c:	f2c0 8457 	blt.w	800f8fe <__ieee754_pow+0x9de>
 800f050:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f054:	e783      	b.n	800ef5e <__ieee754_pow+0x3e>
 800f056:	2302      	movs	r3, #2
 800f058:	e7e5      	b.n	800f026 <__ieee754_pow+0x106>
 800f05a:	f1b9 0f00 	cmp.w	r9, #0
 800f05e:	f04f 0000 	mov.w	r0, #0
 800f062:	f04f 0100 	mov.w	r1, #0
 800f066:	f6bf af7a 	bge.w	800ef5e <__ieee754_pow+0x3e>
 800f06a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f06e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f072:	e774      	b.n	800ef5e <__ieee754_pow+0x3e>
 800f074:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f078:	d106      	bne.n	800f088 <__ieee754_pow+0x168>
 800f07a:	4632      	mov	r2, r6
 800f07c:	463b      	mov	r3, r7
 800f07e:	4630      	mov	r0, r6
 800f080:	4639      	mov	r1, r7
 800f082:	f7f1 fab9 	bl	80005f8 <__aeabi_dmul>
 800f086:	e76a      	b.n	800ef5e <__ieee754_pow+0x3e>
 800f088:	4b3e      	ldr	r3, [pc, #248]	; (800f184 <__ieee754_pow+0x264>)
 800f08a:	4599      	cmp	r9, r3
 800f08c:	d10c      	bne.n	800f0a8 <__ieee754_pow+0x188>
 800f08e:	2d00      	cmp	r5, #0
 800f090:	db0a      	blt.n	800f0a8 <__ieee754_pow+0x188>
 800f092:	ec47 6b10 	vmov	d0, r6, r7
 800f096:	b009      	add	sp, #36	; 0x24
 800f098:	ecbd 8b06 	vpop	{d8-d10}
 800f09c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a0:	f000 be7a 	b.w	800fd98 <__ieee754_sqrt>
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	9304      	str	r3, [sp, #16]
 800f0a8:	ec47 6b10 	vmov	d0, r6, r7
 800f0ac:	f001 fc2e 	bl	801090c <fabs>
 800f0b0:	ec51 0b10 	vmov	r0, r1, d0
 800f0b4:	f1ba 0f00 	cmp.w	sl, #0
 800f0b8:	d129      	bne.n	800f10e <__ieee754_pow+0x1ee>
 800f0ba:	b124      	cbz	r4, 800f0c6 <__ieee754_pow+0x1a6>
 800f0bc:	4b2f      	ldr	r3, [pc, #188]	; (800f17c <__ieee754_pow+0x25c>)
 800f0be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d123      	bne.n	800f10e <__ieee754_pow+0x1ee>
 800f0c6:	f1b9 0f00 	cmp.w	r9, #0
 800f0ca:	da05      	bge.n	800f0d8 <__ieee754_pow+0x1b8>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	492a      	ldr	r1, [pc, #168]	; (800f17c <__ieee754_pow+0x25c>)
 800f0d4:	f7f1 fbba 	bl	800084c <__aeabi_ddiv>
 800f0d8:	2d00      	cmp	r5, #0
 800f0da:	f6bf af40 	bge.w	800ef5e <__ieee754_pow+0x3e>
 800f0de:	9b04      	ldr	r3, [sp, #16]
 800f0e0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f0e4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f0e8:	4323      	orrs	r3, r4
 800f0ea:	d108      	bne.n	800f0fe <__ieee754_pow+0x1de>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	460b      	mov	r3, r1
 800f0f0:	4610      	mov	r0, r2
 800f0f2:	4619      	mov	r1, r3
 800f0f4:	f7f1 f8c8 	bl	8000288 <__aeabi_dsub>
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	460b      	mov	r3, r1
 800f0fc:	e78f      	b.n	800f01e <__ieee754_pow+0xfe>
 800f0fe:	9b04      	ldr	r3, [sp, #16]
 800f100:	2b01      	cmp	r3, #1
 800f102:	f47f af2c 	bne.w	800ef5e <__ieee754_pow+0x3e>
 800f106:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f10a:	4619      	mov	r1, r3
 800f10c:	e727      	b.n	800ef5e <__ieee754_pow+0x3e>
 800f10e:	0feb      	lsrs	r3, r5, #31
 800f110:	3b01      	subs	r3, #1
 800f112:	9306      	str	r3, [sp, #24]
 800f114:	9a06      	ldr	r2, [sp, #24]
 800f116:	9b04      	ldr	r3, [sp, #16]
 800f118:	4313      	orrs	r3, r2
 800f11a:	d102      	bne.n	800f122 <__ieee754_pow+0x202>
 800f11c:	4632      	mov	r2, r6
 800f11e:	463b      	mov	r3, r7
 800f120:	e7e6      	b.n	800f0f0 <__ieee754_pow+0x1d0>
 800f122:	4b19      	ldr	r3, [pc, #100]	; (800f188 <__ieee754_pow+0x268>)
 800f124:	4598      	cmp	r8, r3
 800f126:	f340 80fb 	ble.w	800f320 <__ieee754_pow+0x400>
 800f12a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f12e:	4598      	cmp	r8, r3
 800f130:	4b13      	ldr	r3, [pc, #76]	; (800f180 <__ieee754_pow+0x260>)
 800f132:	dd0c      	ble.n	800f14e <__ieee754_pow+0x22e>
 800f134:	429c      	cmp	r4, r3
 800f136:	dc0f      	bgt.n	800f158 <__ieee754_pow+0x238>
 800f138:	f1b9 0f00 	cmp.w	r9, #0
 800f13c:	da0f      	bge.n	800f15e <__ieee754_pow+0x23e>
 800f13e:	2000      	movs	r0, #0
 800f140:	b009      	add	sp, #36	; 0x24
 800f142:	ecbd 8b06 	vpop	{d8-d10}
 800f146:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f14a:	f001 bbd6 	b.w	80108fa <__math_oflow>
 800f14e:	429c      	cmp	r4, r3
 800f150:	dbf2      	blt.n	800f138 <__ieee754_pow+0x218>
 800f152:	4b0a      	ldr	r3, [pc, #40]	; (800f17c <__ieee754_pow+0x25c>)
 800f154:	429c      	cmp	r4, r3
 800f156:	dd19      	ble.n	800f18c <__ieee754_pow+0x26c>
 800f158:	f1b9 0f00 	cmp.w	r9, #0
 800f15c:	dcef      	bgt.n	800f13e <__ieee754_pow+0x21e>
 800f15e:	2000      	movs	r0, #0
 800f160:	b009      	add	sp, #36	; 0x24
 800f162:	ecbd 8b06 	vpop	{d8-d10}
 800f166:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f16a:	f001 bbbd 	b.w	80108e8 <__math_uflow>
 800f16e:	bf00      	nop
 800f170:	fff00000 	.word	0xfff00000
 800f174:	7ff00000 	.word	0x7ff00000
 800f178:	433fffff 	.word	0x433fffff
 800f17c:	3ff00000 	.word	0x3ff00000
 800f180:	3fefffff 	.word	0x3fefffff
 800f184:	3fe00000 	.word	0x3fe00000
 800f188:	41e00000 	.word	0x41e00000
 800f18c:	4b60      	ldr	r3, [pc, #384]	; (800f310 <__ieee754_pow+0x3f0>)
 800f18e:	2200      	movs	r2, #0
 800f190:	f7f1 f87a 	bl	8000288 <__aeabi_dsub>
 800f194:	a354      	add	r3, pc, #336	; (adr r3, 800f2e8 <__ieee754_pow+0x3c8>)
 800f196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f19a:	4604      	mov	r4, r0
 800f19c:	460d      	mov	r5, r1
 800f19e:	f7f1 fa2b 	bl	80005f8 <__aeabi_dmul>
 800f1a2:	a353      	add	r3, pc, #332	; (adr r3, 800f2f0 <__ieee754_pow+0x3d0>)
 800f1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a8:	4606      	mov	r6, r0
 800f1aa:	460f      	mov	r7, r1
 800f1ac:	4620      	mov	r0, r4
 800f1ae:	4629      	mov	r1, r5
 800f1b0:	f7f1 fa22 	bl	80005f8 <__aeabi_dmul>
 800f1b4:	4b57      	ldr	r3, [pc, #348]	; (800f314 <__ieee754_pow+0x3f4>)
 800f1b6:	4682      	mov	sl, r0
 800f1b8:	468b      	mov	fp, r1
 800f1ba:	2200      	movs	r2, #0
 800f1bc:	4620      	mov	r0, r4
 800f1be:	4629      	mov	r1, r5
 800f1c0:	f7f1 fa1a 	bl	80005f8 <__aeabi_dmul>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	a14b      	add	r1, pc, #300	; (adr r1, 800f2f8 <__ieee754_pow+0x3d8>)
 800f1ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1ce:	f7f1 f85b 	bl	8000288 <__aeabi_dsub>
 800f1d2:	4622      	mov	r2, r4
 800f1d4:	462b      	mov	r3, r5
 800f1d6:	f7f1 fa0f 	bl	80005f8 <__aeabi_dmul>
 800f1da:	4602      	mov	r2, r0
 800f1dc:	460b      	mov	r3, r1
 800f1de:	2000      	movs	r0, #0
 800f1e0:	494d      	ldr	r1, [pc, #308]	; (800f318 <__ieee754_pow+0x3f8>)
 800f1e2:	f7f1 f851 	bl	8000288 <__aeabi_dsub>
 800f1e6:	4622      	mov	r2, r4
 800f1e8:	4680      	mov	r8, r0
 800f1ea:	4689      	mov	r9, r1
 800f1ec:	462b      	mov	r3, r5
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	4629      	mov	r1, r5
 800f1f2:	f7f1 fa01 	bl	80005f8 <__aeabi_dmul>
 800f1f6:	4602      	mov	r2, r0
 800f1f8:	460b      	mov	r3, r1
 800f1fa:	4640      	mov	r0, r8
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	f7f1 f9fb 	bl	80005f8 <__aeabi_dmul>
 800f202:	a33f      	add	r3, pc, #252	; (adr r3, 800f300 <__ieee754_pow+0x3e0>)
 800f204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f208:	f7f1 f9f6 	bl	80005f8 <__aeabi_dmul>
 800f20c:	4602      	mov	r2, r0
 800f20e:	460b      	mov	r3, r1
 800f210:	4650      	mov	r0, sl
 800f212:	4659      	mov	r1, fp
 800f214:	f7f1 f838 	bl	8000288 <__aeabi_dsub>
 800f218:	4602      	mov	r2, r0
 800f21a:	460b      	mov	r3, r1
 800f21c:	4680      	mov	r8, r0
 800f21e:	4689      	mov	r9, r1
 800f220:	4630      	mov	r0, r6
 800f222:	4639      	mov	r1, r7
 800f224:	f7f1 f832 	bl	800028c <__adddf3>
 800f228:	2000      	movs	r0, #0
 800f22a:	4632      	mov	r2, r6
 800f22c:	463b      	mov	r3, r7
 800f22e:	4604      	mov	r4, r0
 800f230:	460d      	mov	r5, r1
 800f232:	f7f1 f829 	bl	8000288 <__aeabi_dsub>
 800f236:	4602      	mov	r2, r0
 800f238:	460b      	mov	r3, r1
 800f23a:	4640      	mov	r0, r8
 800f23c:	4649      	mov	r1, r9
 800f23e:	f7f1 f823 	bl	8000288 <__aeabi_dsub>
 800f242:	9b04      	ldr	r3, [sp, #16]
 800f244:	9a06      	ldr	r2, [sp, #24]
 800f246:	3b01      	subs	r3, #1
 800f248:	4313      	orrs	r3, r2
 800f24a:	4682      	mov	sl, r0
 800f24c:	468b      	mov	fp, r1
 800f24e:	f040 81e7 	bne.w	800f620 <__ieee754_pow+0x700>
 800f252:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800f308 <__ieee754_pow+0x3e8>
 800f256:	eeb0 8a47 	vmov.f32	s16, s14
 800f25a:	eef0 8a67 	vmov.f32	s17, s15
 800f25e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f262:	2600      	movs	r6, #0
 800f264:	4632      	mov	r2, r6
 800f266:	463b      	mov	r3, r7
 800f268:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f26c:	f7f1 f80c 	bl	8000288 <__aeabi_dsub>
 800f270:	4622      	mov	r2, r4
 800f272:	462b      	mov	r3, r5
 800f274:	f7f1 f9c0 	bl	80005f8 <__aeabi_dmul>
 800f278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f27c:	4680      	mov	r8, r0
 800f27e:	4689      	mov	r9, r1
 800f280:	4650      	mov	r0, sl
 800f282:	4659      	mov	r1, fp
 800f284:	f7f1 f9b8 	bl	80005f8 <__aeabi_dmul>
 800f288:	4602      	mov	r2, r0
 800f28a:	460b      	mov	r3, r1
 800f28c:	4640      	mov	r0, r8
 800f28e:	4649      	mov	r1, r9
 800f290:	f7f0 fffc 	bl	800028c <__adddf3>
 800f294:	4632      	mov	r2, r6
 800f296:	463b      	mov	r3, r7
 800f298:	4680      	mov	r8, r0
 800f29a:	4689      	mov	r9, r1
 800f29c:	4620      	mov	r0, r4
 800f29e:	4629      	mov	r1, r5
 800f2a0:	f7f1 f9aa 	bl	80005f8 <__aeabi_dmul>
 800f2a4:	460b      	mov	r3, r1
 800f2a6:	4604      	mov	r4, r0
 800f2a8:	460d      	mov	r5, r1
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	4649      	mov	r1, r9
 800f2ae:	4640      	mov	r0, r8
 800f2b0:	f7f0 ffec 	bl	800028c <__adddf3>
 800f2b4:	4b19      	ldr	r3, [pc, #100]	; (800f31c <__ieee754_pow+0x3fc>)
 800f2b6:	4299      	cmp	r1, r3
 800f2b8:	ec45 4b19 	vmov	d9, r4, r5
 800f2bc:	4606      	mov	r6, r0
 800f2be:	460f      	mov	r7, r1
 800f2c0:	468b      	mov	fp, r1
 800f2c2:	f340 82f1 	ble.w	800f8a8 <__ieee754_pow+0x988>
 800f2c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f2ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f2ce:	4303      	orrs	r3, r0
 800f2d0:	f000 81e4 	beq.w	800f69c <__ieee754_pow+0x77c>
 800f2d4:	ec51 0b18 	vmov	r0, r1, d8
 800f2d8:	2200      	movs	r2, #0
 800f2da:	2300      	movs	r3, #0
 800f2dc:	f7f1 fbfe 	bl	8000adc <__aeabi_dcmplt>
 800f2e0:	3800      	subs	r0, #0
 800f2e2:	bf18      	it	ne
 800f2e4:	2001      	movne	r0, #1
 800f2e6:	e72b      	b.n	800f140 <__ieee754_pow+0x220>
 800f2e8:	60000000 	.word	0x60000000
 800f2ec:	3ff71547 	.word	0x3ff71547
 800f2f0:	f85ddf44 	.word	0xf85ddf44
 800f2f4:	3e54ae0b 	.word	0x3e54ae0b
 800f2f8:	55555555 	.word	0x55555555
 800f2fc:	3fd55555 	.word	0x3fd55555
 800f300:	652b82fe 	.word	0x652b82fe
 800f304:	3ff71547 	.word	0x3ff71547
 800f308:	00000000 	.word	0x00000000
 800f30c:	bff00000 	.word	0xbff00000
 800f310:	3ff00000 	.word	0x3ff00000
 800f314:	3fd00000 	.word	0x3fd00000
 800f318:	3fe00000 	.word	0x3fe00000
 800f31c:	408fffff 	.word	0x408fffff
 800f320:	4bd5      	ldr	r3, [pc, #852]	; (800f678 <__ieee754_pow+0x758>)
 800f322:	402b      	ands	r3, r5
 800f324:	2200      	movs	r2, #0
 800f326:	b92b      	cbnz	r3, 800f334 <__ieee754_pow+0x414>
 800f328:	4bd4      	ldr	r3, [pc, #848]	; (800f67c <__ieee754_pow+0x75c>)
 800f32a:	f7f1 f965 	bl	80005f8 <__aeabi_dmul>
 800f32e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f332:	460c      	mov	r4, r1
 800f334:	1523      	asrs	r3, r4, #20
 800f336:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f33a:	4413      	add	r3, r2
 800f33c:	9305      	str	r3, [sp, #20]
 800f33e:	4bd0      	ldr	r3, [pc, #832]	; (800f680 <__ieee754_pow+0x760>)
 800f340:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f344:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f348:	429c      	cmp	r4, r3
 800f34a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f34e:	dd08      	ble.n	800f362 <__ieee754_pow+0x442>
 800f350:	4bcc      	ldr	r3, [pc, #816]	; (800f684 <__ieee754_pow+0x764>)
 800f352:	429c      	cmp	r4, r3
 800f354:	f340 8162 	ble.w	800f61c <__ieee754_pow+0x6fc>
 800f358:	9b05      	ldr	r3, [sp, #20]
 800f35a:	3301      	adds	r3, #1
 800f35c:	9305      	str	r3, [sp, #20]
 800f35e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f362:	2400      	movs	r4, #0
 800f364:	00e3      	lsls	r3, r4, #3
 800f366:	9307      	str	r3, [sp, #28]
 800f368:	4bc7      	ldr	r3, [pc, #796]	; (800f688 <__ieee754_pow+0x768>)
 800f36a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f36e:	ed93 7b00 	vldr	d7, [r3]
 800f372:	4629      	mov	r1, r5
 800f374:	ec53 2b17 	vmov	r2, r3, d7
 800f378:	eeb0 9a47 	vmov.f32	s18, s14
 800f37c:	eef0 9a67 	vmov.f32	s19, s15
 800f380:	4682      	mov	sl, r0
 800f382:	f7f0 ff81 	bl	8000288 <__aeabi_dsub>
 800f386:	4652      	mov	r2, sl
 800f388:	4606      	mov	r6, r0
 800f38a:	460f      	mov	r7, r1
 800f38c:	462b      	mov	r3, r5
 800f38e:	ec51 0b19 	vmov	r0, r1, d9
 800f392:	f7f0 ff7b 	bl	800028c <__adddf3>
 800f396:	4602      	mov	r2, r0
 800f398:	460b      	mov	r3, r1
 800f39a:	2000      	movs	r0, #0
 800f39c:	49bb      	ldr	r1, [pc, #748]	; (800f68c <__ieee754_pow+0x76c>)
 800f39e:	f7f1 fa55 	bl	800084c <__aeabi_ddiv>
 800f3a2:	ec41 0b1a 	vmov	d10, r0, r1
 800f3a6:	4602      	mov	r2, r0
 800f3a8:	460b      	mov	r3, r1
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	4639      	mov	r1, r7
 800f3ae:	f7f1 f923 	bl	80005f8 <__aeabi_dmul>
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3b8:	9302      	str	r3, [sp, #8]
 800f3ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f3be:	46ab      	mov	fp, r5
 800f3c0:	106d      	asrs	r5, r5, #1
 800f3c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f3c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f3ca:	ec41 0b18 	vmov	d8, r0, r1
 800f3ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	4640      	mov	r0, r8
 800f3d6:	4649      	mov	r1, r9
 800f3d8:	4614      	mov	r4, r2
 800f3da:	461d      	mov	r5, r3
 800f3dc:	f7f1 f90c 	bl	80005f8 <__aeabi_dmul>
 800f3e0:	4602      	mov	r2, r0
 800f3e2:	460b      	mov	r3, r1
 800f3e4:	4630      	mov	r0, r6
 800f3e6:	4639      	mov	r1, r7
 800f3e8:	f7f0 ff4e 	bl	8000288 <__aeabi_dsub>
 800f3ec:	ec53 2b19 	vmov	r2, r3, d9
 800f3f0:	4606      	mov	r6, r0
 800f3f2:	460f      	mov	r7, r1
 800f3f4:	4620      	mov	r0, r4
 800f3f6:	4629      	mov	r1, r5
 800f3f8:	f7f0 ff46 	bl	8000288 <__aeabi_dsub>
 800f3fc:	4602      	mov	r2, r0
 800f3fe:	460b      	mov	r3, r1
 800f400:	4650      	mov	r0, sl
 800f402:	4659      	mov	r1, fp
 800f404:	f7f0 ff40 	bl	8000288 <__aeabi_dsub>
 800f408:	4642      	mov	r2, r8
 800f40a:	464b      	mov	r3, r9
 800f40c:	f7f1 f8f4 	bl	80005f8 <__aeabi_dmul>
 800f410:	4602      	mov	r2, r0
 800f412:	460b      	mov	r3, r1
 800f414:	4630      	mov	r0, r6
 800f416:	4639      	mov	r1, r7
 800f418:	f7f0 ff36 	bl	8000288 <__aeabi_dsub>
 800f41c:	ec53 2b1a 	vmov	r2, r3, d10
 800f420:	f7f1 f8ea 	bl	80005f8 <__aeabi_dmul>
 800f424:	ec53 2b18 	vmov	r2, r3, d8
 800f428:	ec41 0b19 	vmov	d9, r0, r1
 800f42c:	ec51 0b18 	vmov	r0, r1, d8
 800f430:	f7f1 f8e2 	bl	80005f8 <__aeabi_dmul>
 800f434:	a37c      	add	r3, pc, #496	; (adr r3, 800f628 <__ieee754_pow+0x708>)
 800f436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43a:	4604      	mov	r4, r0
 800f43c:	460d      	mov	r5, r1
 800f43e:	f7f1 f8db 	bl	80005f8 <__aeabi_dmul>
 800f442:	a37b      	add	r3, pc, #492	; (adr r3, 800f630 <__ieee754_pow+0x710>)
 800f444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f448:	f7f0 ff20 	bl	800028c <__adddf3>
 800f44c:	4622      	mov	r2, r4
 800f44e:	462b      	mov	r3, r5
 800f450:	f7f1 f8d2 	bl	80005f8 <__aeabi_dmul>
 800f454:	a378      	add	r3, pc, #480	; (adr r3, 800f638 <__ieee754_pow+0x718>)
 800f456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45a:	f7f0 ff17 	bl	800028c <__adddf3>
 800f45e:	4622      	mov	r2, r4
 800f460:	462b      	mov	r3, r5
 800f462:	f7f1 f8c9 	bl	80005f8 <__aeabi_dmul>
 800f466:	a376      	add	r3, pc, #472	; (adr r3, 800f640 <__ieee754_pow+0x720>)
 800f468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f46c:	f7f0 ff0e 	bl	800028c <__adddf3>
 800f470:	4622      	mov	r2, r4
 800f472:	462b      	mov	r3, r5
 800f474:	f7f1 f8c0 	bl	80005f8 <__aeabi_dmul>
 800f478:	a373      	add	r3, pc, #460	; (adr r3, 800f648 <__ieee754_pow+0x728>)
 800f47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f47e:	f7f0 ff05 	bl	800028c <__adddf3>
 800f482:	4622      	mov	r2, r4
 800f484:	462b      	mov	r3, r5
 800f486:	f7f1 f8b7 	bl	80005f8 <__aeabi_dmul>
 800f48a:	a371      	add	r3, pc, #452	; (adr r3, 800f650 <__ieee754_pow+0x730>)
 800f48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f490:	f7f0 fefc 	bl	800028c <__adddf3>
 800f494:	4622      	mov	r2, r4
 800f496:	4606      	mov	r6, r0
 800f498:	460f      	mov	r7, r1
 800f49a:	462b      	mov	r3, r5
 800f49c:	4620      	mov	r0, r4
 800f49e:	4629      	mov	r1, r5
 800f4a0:	f7f1 f8aa 	bl	80005f8 <__aeabi_dmul>
 800f4a4:	4602      	mov	r2, r0
 800f4a6:	460b      	mov	r3, r1
 800f4a8:	4630      	mov	r0, r6
 800f4aa:	4639      	mov	r1, r7
 800f4ac:	f7f1 f8a4 	bl	80005f8 <__aeabi_dmul>
 800f4b0:	4642      	mov	r2, r8
 800f4b2:	4604      	mov	r4, r0
 800f4b4:	460d      	mov	r5, r1
 800f4b6:	464b      	mov	r3, r9
 800f4b8:	ec51 0b18 	vmov	r0, r1, d8
 800f4bc:	f7f0 fee6 	bl	800028c <__adddf3>
 800f4c0:	ec53 2b19 	vmov	r2, r3, d9
 800f4c4:	f7f1 f898 	bl	80005f8 <__aeabi_dmul>
 800f4c8:	4622      	mov	r2, r4
 800f4ca:	462b      	mov	r3, r5
 800f4cc:	f7f0 fede 	bl	800028c <__adddf3>
 800f4d0:	4642      	mov	r2, r8
 800f4d2:	4682      	mov	sl, r0
 800f4d4:	468b      	mov	fp, r1
 800f4d6:	464b      	mov	r3, r9
 800f4d8:	4640      	mov	r0, r8
 800f4da:	4649      	mov	r1, r9
 800f4dc:	f7f1 f88c 	bl	80005f8 <__aeabi_dmul>
 800f4e0:	4b6b      	ldr	r3, [pc, #428]	; (800f690 <__ieee754_pow+0x770>)
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	4606      	mov	r6, r0
 800f4e6:	460f      	mov	r7, r1
 800f4e8:	f7f0 fed0 	bl	800028c <__adddf3>
 800f4ec:	4652      	mov	r2, sl
 800f4ee:	465b      	mov	r3, fp
 800f4f0:	f7f0 fecc 	bl	800028c <__adddf3>
 800f4f4:	2000      	movs	r0, #0
 800f4f6:	4604      	mov	r4, r0
 800f4f8:	460d      	mov	r5, r1
 800f4fa:	4602      	mov	r2, r0
 800f4fc:	460b      	mov	r3, r1
 800f4fe:	4640      	mov	r0, r8
 800f500:	4649      	mov	r1, r9
 800f502:	f7f1 f879 	bl	80005f8 <__aeabi_dmul>
 800f506:	4b62      	ldr	r3, [pc, #392]	; (800f690 <__ieee754_pow+0x770>)
 800f508:	4680      	mov	r8, r0
 800f50a:	4689      	mov	r9, r1
 800f50c:	2200      	movs	r2, #0
 800f50e:	4620      	mov	r0, r4
 800f510:	4629      	mov	r1, r5
 800f512:	f7f0 feb9 	bl	8000288 <__aeabi_dsub>
 800f516:	4632      	mov	r2, r6
 800f518:	463b      	mov	r3, r7
 800f51a:	f7f0 feb5 	bl	8000288 <__aeabi_dsub>
 800f51e:	4602      	mov	r2, r0
 800f520:	460b      	mov	r3, r1
 800f522:	4650      	mov	r0, sl
 800f524:	4659      	mov	r1, fp
 800f526:	f7f0 feaf 	bl	8000288 <__aeabi_dsub>
 800f52a:	ec53 2b18 	vmov	r2, r3, d8
 800f52e:	f7f1 f863 	bl	80005f8 <__aeabi_dmul>
 800f532:	4622      	mov	r2, r4
 800f534:	4606      	mov	r6, r0
 800f536:	460f      	mov	r7, r1
 800f538:	462b      	mov	r3, r5
 800f53a:	ec51 0b19 	vmov	r0, r1, d9
 800f53e:	f7f1 f85b 	bl	80005f8 <__aeabi_dmul>
 800f542:	4602      	mov	r2, r0
 800f544:	460b      	mov	r3, r1
 800f546:	4630      	mov	r0, r6
 800f548:	4639      	mov	r1, r7
 800f54a:	f7f0 fe9f 	bl	800028c <__adddf3>
 800f54e:	4606      	mov	r6, r0
 800f550:	460f      	mov	r7, r1
 800f552:	4602      	mov	r2, r0
 800f554:	460b      	mov	r3, r1
 800f556:	4640      	mov	r0, r8
 800f558:	4649      	mov	r1, r9
 800f55a:	f7f0 fe97 	bl	800028c <__adddf3>
 800f55e:	a33e      	add	r3, pc, #248	; (adr r3, 800f658 <__ieee754_pow+0x738>)
 800f560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f564:	2000      	movs	r0, #0
 800f566:	4604      	mov	r4, r0
 800f568:	460d      	mov	r5, r1
 800f56a:	f7f1 f845 	bl	80005f8 <__aeabi_dmul>
 800f56e:	4642      	mov	r2, r8
 800f570:	ec41 0b18 	vmov	d8, r0, r1
 800f574:	464b      	mov	r3, r9
 800f576:	4620      	mov	r0, r4
 800f578:	4629      	mov	r1, r5
 800f57a:	f7f0 fe85 	bl	8000288 <__aeabi_dsub>
 800f57e:	4602      	mov	r2, r0
 800f580:	460b      	mov	r3, r1
 800f582:	4630      	mov	r0, r6
 800f584:	4639      	mov	r1, r7
 800f586:	f7f0 fe7f 	bl	8000288 <__aeabi_dsub>
 800f58a:	a335      	add	r3, pc, #212	; (adr r3, 800f660 <__ieee754_pow+0x740>)
 800f58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f590:	f7f1 f832 	bl	80005f8 <__aeabi_dmul>
 800f594:	a334      	add	r3, pc, #208	; (adr r3, 800f668 <__ieee754_pow+0x748>)
 800f596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59a:	4606      	mov	r6, r0
 800f59c:	460f      	mov	r7, r1
 800f59e:	4620      	mov	r0, r4
 800f5a0:	4629      	mov	r1, r5
 800f5a2:	f7f1 f829 	bl	80005f8 <__aeabi_dmul>
 800f5a6:	4602      	mov	r2, r0
 800f5a8:	460b      	mov	r3, r1
 800f5aa:	4630      	mov	r0, r6
 800f5ac:	4639      	mov	r1, r7
 800f5ae:	f7f0 fe6d 	bl	800028c <__adddf3>
 800f5b2:	9a07      	ldr	r2, [sp, #28]
 800f5b4:	4b37      	ldr	r3, [pc, #220]	; (800f694 <__ieee754_pow+0x774>)
 800f5b6:	4413      	add	r3, r2
 800f5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5bc:	f7f0 fe66 	bl	800028c <__adddf3>
 800f5c0:	4682      	mov	sl, r0
 800f5c2:	9805      	ldr	r0, [sp, #20]
 800f5c4:	468b      	mov	fp, r1
 800f5c6:	f7f0 ffad 	bl	8000524 <__aeabi_i2d>
 800f5ca:	9a07      	ldr	r2, [sp, #28]
 800f5cc:	4b32      	ldr	r3, [pc, #200]	; (800f698 <__ieee754_pow+0x778>)
 800f5ce:	4413      	add	r3, r2
 800f5d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f5d4:	4606      	mov	r6, r0
 800f5d6:	460f      	mov	r7, r1
 800f5d8:	4652      	mov	r2, sl
 800f5da:	465b      	mov	r3, fp
 800f5dc:	ec51 0b18 	vmov	r0, r1, d8
 800f5e0:	f7f0 fe54 	bl	800028c <__adddf3>
 800f5e4:	4642      	mov	r2, r8
 800f5e6:	464b      	mov	r3, r9
 800f5e8:	f7f0 fe50 	bl	800028c <__adddf3>
 800f5ec:	4632      	mov	r2, r6
 800f5ee:	463b      	mov	r3, r7
 800f5f0:	f7f0 fe4c 	bl	800028c <__adddf3>
 800f5f4:	2000      	movs	r0, #0
 800f5f6:	4632      	mov	r2, r6
 800f5f8:	463b      	mov	r3, r7
 800f5fa:	4604      	mov	r4, r0
 800f5fc:	460d      	mov	r5, r1
 800f5fe:	f7f0 fe43 	bl	8000288 <__aeabi_dsub>
 800f602:	4642      	mov	r2, r8
 800f604:	464b      	mov	r3, r9
 800f606:	f7f0 fe3f 	bl	8000288 <__aeabi_dsub>
 800f60a:	ec53 2b18 	vmov	r2, r3, d8
 800f60e:	f7f0 fe3b 	bl	8000288 <__aeabi_dsub>
 800f612:	4602      	mov	r2, r0
 800f614:	460b      	mov	r3, r1
 800f616:	4650      	mov	r0, sl
 800f618:	4659      	mov	r1, fp
 800f61a:	e610      	b.n	800f23e <__ieee754_pow+0x31e>
 800f61c:	2401      	movs	r4, #1
 800f61e:	e6a1      	b.n	800f364 <__ieee754_pow+0x444>
 800f620:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f670 <__ieee754_pow+0x750>
 800f624:	e617      	b.n	800f256 <__ieee754_pow+0x336>
 800f626:	bf00      	nop
 800f628:	4a454eef 	.word	0x4a454eef
 800f62c:	3fca7e28 	.word	0x3fca7e28
 800f630:	93c9db65 	.word	0x93c9db65
 800f634:	3fcd864a 	.word	0x3fcd864a
 800f638:	a91d4101 	.word	0xa91d4101
 800f63c:	3fd17460 	.word	0x3fd17460
 800f640:	518f264d 	.word	0x518f264d
 800f644:	3fd55555 	.word	0x3fd55555
 800f648:	db6fabff 	.word	0xdb6fabff
 800f64c:	3fdb6db6 	.word	0x3fdb6db6
 800f650:	33333303 	.word	0x33333303
 800f654:	3fe33333 	.word	0x3fe33333
 800f658:	e0000000 	.word	0xe0000000
 800f65c:	3feec709 	.word	0x3feec709
 800f660:	dc3a03fd 	.word	0xdc3a03fd
 800f664:	3feec709 	.word	0x3feec709
 800f668:	145b01f5 	.word	0x145b01f5
 800f66c:	be3e2fe0 	.word	0xbe3e2fe0
 800f670:	00000000 	.word	0x00000000
 800f674:	3ff00000 	.word	0x3ff00000
 800f678:	7ff00000 	.word	0x7ff00000
 800f67c:	43400000 	.word	0x43400000
 800f680:	0003988e 	.word	0x0003988e
 800f684:	000bb679 	.word	0x000bb679
 800f688:	08013790 	.word	0x08013790
 800f68c:	3ff00000 	.word	0x3ff00000
 800f690:	40080000 	.word	0x40080000
 800f694:	080137b0 	.word	0x080137b0
 800f698:	080137a0 	.word	0x080137a0
 800f69c:	a3b5      	add	r3, pc, #724	; (adr r3, 800f974 <__ieee754_pow+0xa54>)
 800f69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a2:	4640      	mov	r0, r8
 800f6a4:	4649      	mov	r1, r9
 800f6a6:	f7f0 fdf1 	bl	800028c <__adddf3>
 800f6aa:	4622      	mov	r2, r4
 800f6ac:	ec41 0b1a 	vmov	d10, r0, r1
 800f6b0:	462b      	mov	r3, r5
 800f6b2:	4630      	mov	r0, r6
 800f6b4:	4639      	mov	r1, r7
 800f6b6:	f7f0 fde7 	bl	8000288 <__aeabi_dsub>
 800f6ba:	4602      	mov	r2, r0
 800f6bc:	460b      	mov	r3, r1
 800f6be:	ec51 0b1a 	vmov	r0, r1, d10
 800f6c2:	f7f1 fa29 	bl	8000b18 <__aeabi_dcmpgt>
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	f47f ae04 	bne.w	800f2d4 <__ieee754_pow+0x3b4>
 800f6cc:	4aa4      	ldr	r2, [pc, #656]	; (800f960 <__ieee754_pow+0xa40>)
 800f6ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	f340 8108 	ble.w	800f8e8 <__ieee754_pow+0x9c8>
 800f6d8:	151b      	asrs	r3, r3, #20
 800f6da:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f6de:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f6e2:	fa4a f303 	asr.w	r3, sl, r3
 800f6e6:	445b      	add	r3, fp
 800f6e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f6ec:	4e9d      	ldr	r6, [pc, #628]	; (800f964 <__ieee754_pow+0xa44>)
 800f6ee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f6f2:	4116      	asrs	r6, r2
 800f6f4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f6f8:	2000      	movs	r0, #0
 800f6fa:	ea23 0106 	bic.w	r1, r3, r6
 800f6fe:	f1c2 0214 	rsb	r2, r2, #20
 800f702:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f706:	fa4a fa02 	asr.w	sl, sl, r2
 800f70a:	f1bb 0f00 	cmp.w	fp, #0
 800f70e:	4602      	mov	r2, r0
 800f710:	460b      	mov	r3, r1
 800f712:	4620      	mov	r0, r4
 800f714:	4629      	mov	r1, r5
 800f716:	bfb8      	it	lt
 800f718:	f1ca 0a00 	rsblt	sl, sl, #0
 800f71c:	f7f0 fdb4 	bl	8000288 <__aeabi_dsub>
 800f720:	ec41 0b19 	vmov	d9, r0, r1
 800f724:	4642      	mov	r2, r8
 800f726:	464b      	mov	r3, r9
 800f728:	ec51 0b19 	vmov	r0, r1, d9
 800f72c:	f7f0 fdae 	bl	800028c <__adddf3>
 800f730:	a37b      	add	r3, pc, #492	; (adr r3, 800f920 <__ieee754_pow+0xa00>)
 800f732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f736:	2000      	movs	r0, #0
 800f738:	4604      	mov	r4, r0
 800f73a:	460d      	mov	r5, r1
 800f73c:	f7f0 ff5c 	bl	80005f8 <__aeabi_dmul>
 800f740:	ec53 2b19 	vmov	r2, r3, d9
 800f744:	4606      	mov	r6, r0
 800f746:	460f      	mov	r7, r1
 800f748:	4620      	mov	r0, r4
 800f74a:	4629      	mov	r1, r5
 800f74c:	f7f0 fd9c 	bl	8000288 <__aeabi_dsub>
 800f750:	4602      	mov	r2, r0
 800f752:	460b      	mov	r3, r1
 800f754:	4640      	mov	r0, r8
 800f756:	4649      	mov	r1, r9
 800f758:	f7f0 fd96 	bl	8000288 <__aeabi_dsub>
 800f75c:	a372      	add	r3, pc, #456	; (adr r3, 800f928 <__ieee754_pow+0xa08>)
 800f75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f762:	f7f0 ff49 	bl	80005f8 <__aeabi_dmul>
 800f766:	a372      	add	r3, pc, #456	; (adr r3, 800f930 <__ieee754_pow+0xa10>)
 800f768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76c:	4680      	mov	r8, r0
 800f76e:	4689      	mov	r9, r1
 800f770:	4620      	mov	r0, r4
 800f772:	4629      	mov	r1, r5
 800f774:	f7f0 ff40 	bl	80005f8 <__aeabi_dmul>
 800f778:	4602      	mov	r2, r0
 800f77a:	460b      	mov	r3, r1
 800f77c:	4640      	mov	r0, r8
 800f77e:	4649      	mov	r1, r9
 800f780:	f7f0 fd84 	bl	800028c <__adddf3>
 800f784:	4604      	mov	r4, r0
 800f786:	460d      	mov	r5, r1
 800f788:	4602      	mov	r2, r0
 800f78a:	460b      	mov	r3, r1
 800f78c:	4630      	mov	r0, r6
 800f78e:	4639      	mov	r1, r7
 800f790:	f7f0 fd7c 	bl	800028c <__adddf3>
 800f794:	4632      	mov	r2, r6
 800f796:	463b      	mov	r3, r7
 800f798:	4680      	mov	r8, r0
 800f79a:	4689      	mov	r9, r1
 800f79c:	f7f0 fd74 	bl	8000288 <__aeabi_dsub>
 800f7a0:	4602      	mov	r2, r0
 800f7a2:	460b      	mov	r3, r1
 800f7a4:	4620      	mov	r0, r4
 800f7a6:	4629      	mov	r1, r5
 800f7a8:	f7f0 fd6e 	bl	8000288 <__aeabi_dsub>
 800f7ac:	4642      	mov	r2, r8
 800f7ae:	4606      	mov	r6, r0
 800f7b0:	460f      	mov	r7, r1
 800f7b2:	464b      	mov	r3, r9
 800f7b4:	4640      	mov	r0, r8
 800f7b6:	4649      	mov	r1, r9
 800f7b8:	f7f0 ff1e 	bl	80005f8 <__aeabi_dmul>
 800f7bc:	a35e      	add	r3, pc, #376	; (adr r3, 800f938 <__ieee754_pow+0xa18>)
 800f7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	460d      	mov	r5, r1
 800f7c6:	f7f0 ff17 	bl	80005f8 <__aeabi_dmul>
 800f7ca:	a35d      	add	r3, pc, #372	; (adr r3, 800f940 <__ieee754_pow+0xa20>)
 800f7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d0:	f7f0 fd5a 	bl	8000288 <__aeabi_dsub>
 800f7d4:	4622      	mov	r2, r4
 800f7d6:	462b      	mov	r3, r5
 800f7d8:	f7f0 ff0e 	bl	80005f8 <__aeabi_dmul>
 800f7dc:	a35a      	add	r3, pc, #360	; (adr r3, 800f948 <__ieee754_pow+0xa28>)
 800f7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e2:	f7f0 fd53 	bl	800028c <__adddf3>
 800f7e6:	4622      	mov	r2, r4
 800f7e8:	462b      	mov	r3, r5
 800f7ea:	f7f0 ff05 	bl	80005f8 <__aeabi_dmul>
 800f7ee:	a358      	add	r3, pc, #352	; (adr r3, 800f950 <__ieee754_pow+0xa30>)
 800f7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f4:	f7f0 fd48 	bl	8000288 <__aeabi_dsub>
 800f7f8:	4622      	mov	r2, r4
 800f7fa:	462b      	mov	r3, r5
 800f7fc:	f7f0 fefc 	bl	80005f8 <__aeabi_dmul>
 800f800:	a355      	add	r3, pc, #340	; (adr r3, 800f958 <__ieee754_pow+0xa38>)
 800f802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f806:	f7f0 fd41 	bl	800028c <__adddf3>
 800f80a:	4622      	mov	r2, r4
 800f80c:	462b      	mov	r3, r5
 800f80e:	f7f0 fef3 	bl	80005f8 <__aeabi_dmul>
 800f812:	4602      	mov	r2, r0
 800f814:	460b      	mov	r3, r1
 800f816:	4640      	mov	r0, r8
 800f818:	4649      	mov	r1, r9
 800f81a:	f7f0 fd35 	bl	8000288 <__aeabi_dsub>
 800f81e:	4604      	mov	r4, r0
 800f820:	460d      	mov	r5, r1
 800f822:	4602      	mov	r2, r0
 800f824:	460b      	mov	r3, r1
 800f826:	4640      	mov	r0, r8
 800f828:	4649      	mov	r1, r9
 800f82a:	f7f0 fee5 	bl	80005f8 <__aeabi_dmul>
 800f82e:	2200      	movs	r2, #0
 800f830:	ec41 0b19 	vmov	d9, r0, r1
 800f834:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f838:	4620      	mov	r0, r4
 800f83a:	4629      	mov	r1, r5
 800f83c:	f7f0 fd24 	bl	8000288 <__aeabi_dsub>
 800f840:	4602      	mov	r2, r0
 800f842:	460b      	mov	r3, r1
 800f844:	ec51 0b19 	vmov	r0, r1, d9
 800f848:	f7f1 f800 	bl	800084c <__aeabi_ddiv>
 800f84c:	4632      	mov	r2, r6
 800f84e:	4604      	mov	r4, r0
 800f850:	460d      	mov	r5, r1
 800f852:	463b      	mov	r3, r7
 800f854:	4640      	mov	r0, r8
 800f856:	4649      	mov	r1, r9
 800f858:	f7f0 fece 	bl	80005f8 <__aeabi_dmul>
 800f85c:	4632      	mov	r2, r6
 800f85e:	463b      	mov	r3, r7
 800f860:	f7f0 fd14 	bl	800028c <__adddf3>
 800f864:	4602      	mov	r2, r0
 800f866:	460b      	mov	r3, r1
 800f868:	4620      	mov	r0, r4
 800f86a:	4629      	mov	r1, r5
 800f86c:	f7f0 fd0c 	bl	8000288 <__aeabi_dsub>
 800f870:	4642      	mov	r2, r8
 800f872:	464b      	mov	r3, r9
 800f874:	f7f0 fd08 	bl	8000288 <__aeabi_dsub>
 800f878:	460b      	mov	r3, r1
 800f87a:	4602      	mov	r2, r0
 800f87c:	493a      	ldr	r1, [pc, #232]	; (800f968 <__ieee754_pow+0xa48>)
 800f87e:	2000      	movs	r0, #0
 800f880:	f7f0 fd02 	bl	8000288 <__aeabi_dsub>
 800f884:	ec41 0b10 	vmov	d0, r0, r1
 800f888:	ee10 3a90 	vmov	r3, s1
 800f88c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f894:	da2b      	bge.n	800f8ee <__ieee754_pow+0x9ce>
 800f896:	4650      	mov	r0, sl
 800f898:	f001 f8ce 	bl	8010a38 <scalbn>
 800f89c:	ec51 0b10 	vmov	r0, r1, d0
 800f8a0:	ec53 2b18 	vmov	r2, r3, d8
 800f8a4:	f7ff bbed 	b.w	800f082 <__ieee754_pow+0x162>
 800f8a8:	4b30      	ldr	r3, [pc, #192]	; (800f96c <__ieee754_pow+0xa4c>)
 800f8aa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f8ae:	429e      	cmp	r6, r3
 800f8b0:	f77f af0c 	ble.w	800f6cc <__ieee754_pow+0x7ac>
 800f8b4:	4b2e      	ldr	r3, [pc, #184]	; (800f970 <__ieee754_pow+0xa50>)
 800f8b6:	440b      	add	r3, r1
 800f8b8:	4303      	orrs	r3, r0
 800f8ba:	d009      	beq.n	800f8d0 <__ieee754_pow+0x9b0>
 800f8bc:	ec51 0b18 	vmov	r0, r1, d8
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	f7f1 f90a 	bl	8000adc <__aeabi_dcmplt>
 800f8c8:	3800      	subs	r0, #0
 800f8ca:	bf18      	it	ne
 800f8cc:	2001      	movne	r0, #1
 800f8ce:	e447      	b.n	800f160 <__ieee754_pow+0x240>
 800f8d0:	4622      	mov	r2, r4
 800f8d2:	462b      	mov	r3, r5
 800f8d4:	f7f0 fcd8 	bl	8000288 <__aeabi_dsub>
 800f8d8:	4642      	mov	r2, r8
 800f8da:	464b      	mov	r3, r9
 800f8dc:	f7f1 f912 	bl	8000b04 <__aeabi_dcmpge>
 800f8e0:	2800      	cmp	r0, #0
 800f8e2:	f43f aef3 	beq.w	800f6cc <__ieee754_pow+0x7ac>
 800f8e6:	e7e9      	b.n	800f8bc <__ieee754_pow+0x99c>
 800f8e8:	f04f 0a00 	mov.w	sl, #0
 800f8ec:	e71a      	b.n	800f724 <__ieee754_pow+0x804>
 800f8ee:	ec51 0b10 	vmov	r0, r1, d0
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	e7d4      	b.n	800f8a0 <__ieee754_pow+0x980>
 800f8f6:	491c      	ldr	r1, [pc, #112]	; (800f968 <__ieee754_pow+0xa48>)
 800f8f8:	2000      	movs	r0, #0
 800f8fa:	f7ff bb30 	b.w	800ef5e <__ieee754_pow+0x3e>
 800f8fe:	2000      	movs	r0, #0
 800f900:	2100      	movs	r1, #0
 800f902:	f7ff bb2c 	b.w	800ef5e <__ieee754_pow+0x3e>
 800f906:	4630      	mov	r0, r6
 800f908:	4639      	mov	r1, r7
 800f90a:	f7ff bb28 	b.w	800ef5e <__ieee754_pow+0x3e>
 800f90e:	9204      	str	r2, [sp, #16]
 800f910:	f7ff bb7a 	b.w	800f008 <__ieee754_pow+0xe8>
 800f914:	2300      	movs	r3, #0
 800f916:	f7ff bb64 	b.w	800efe2 <__ieee754_pow+0xc2>
 800f91a:	bf00      	nop
 800f91c:	f3af 8000 	nop.w
 800f920:	00000000 	.word	0x00000000
 800f924:	3fe62e43 	.word	0x3fe62e43
 800f928:	fefa39ef 	.word	0xfefa39ef
 800f92c:	3fe62e42 	.word	0x3fe62e42
 800f930:	0ca86c39 	.word	0x0ca86c39
 800f934:	be205c61 	.word	0xbe205c61
 800f938:	72bea4d0 	.word	0x72bea4d0
 800f93c:	3e663769 	.word	0x3e663769
 800f940:	c5d26bf1 	.word	0xc5d26bf1
 800f944:	3ebbbd41 	.word	0x3ebbbd41
 800f948:	af25de2c 	.word	0xaf25de2c
 800f94c:	3f11566a 	.word	0x3f11566a
 800f950:	16bebd93 	.word	0x16bebd93
 800f954:	3f66c16c 	.word	0x3f66c16c
 800f958:	5555553e 	.word	0x5555553e
 800f95c:	3fc55555 	.word	0x3fc55555
 800f960:	3fe00000 	.word	0x3fe00000
 800f964:	000fffff 	.word	0x000fffff
 800f968:	3ff00000 	.word	0x3ff00000
 800f96c:	4090cbff 	.word	0x4090cbff
 800f970:	3f6f3400 	.word	0x3f6f3400
 800f974:	652b82fe 	.word	0x652b82fe
 800f978:	3c971547 	.word	0x3c971547
 800f97c:	00000000 	.word	0x00000000

0800f980 <__ieee754_rem_pio2>:
 800f980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f984:	ed2d 8b02 	vpush	{d8}
 800f988:	ec55 4b10 	vmov	r4, r5, d0
 800f98c:	4bca      	ldr	r3, [pc, #808]	; (800fcb8 <__ieee754_rem_pio2+0x338>)
 800f98e:	b08b      	sub	sp, #44	; 0x2c
 800f990:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f994:	4598      	cmp	r8, r3
 800f996:	4682      	mov	sl, r0
 800f998:	9502      	str	r5, [sp, #8]
 800f99a:	dc08      	bgt.n	800f9ae <__ieee754_rem_pio2+0x2e>
 800f99c:	2200      	movs	r2, #0
 800f99e:	2300      	movs	r3, #0
 800f9a0:	ed80 0b00 	vstr	d0, [r0]
 800f9a4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f9a8:	f04f 0b00 	mov.w	fp, #0
 800f9ac:	e028      	b.n	800fa00 <__ieee754_rem_pio2+0x80>
 800f9ae:	4bc3      	ldr	r3, [pc, #780]	; (800fcbc <__ieee754_rem_pio2+0x33c>)
 800f9b0:	4598      	cmp	r8, r3
 800f9b2:	dc78      	bgt.n	800faa6 <__ieee754_rem_pio2+0x126>
 800f9b4:	9b02      	ldr	r3, [sp, #8]
 800f9b6:	4ec2      	ldr	r6, [pc, #776]	; (800fcc0 <__ieee754_rem_pio2+0x340>)
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	ee10 0a10 	vmov	r0, s0
 800f9be:	a3b0      	add	r3, pc, #704	; (adr r3, 800fc80 <__ieee754_rem_pio2+0x300>)
 800f9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c4:	4629      	mov	r1, r5
 800f9c6:	dd39      	ble.n	800fa3c <__ieee754_rem_pio2+0xbc>
 800f9c8:	f7f0 fc5e 	bl	8000288 <__aeabi_dsub>
 800f9cc:	45b0      	cmp	r8, r6
 800f9ce:	4604      	mov	r4, r0
 800f9d0:	460d      	mov	r5, r1
 800f9d2:	d01b      	beq.n	800fa0c <__ieee754_rem_pio2+0x8c>
 800f9d4:	a3ac      	add	r3, pc, #688	; (adr r3, 800fc88 <__ieee754_rem_pio2+0x308>)
 800f9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9da:	f7f0 fc55 	bl	8000288 <__aeabi_dsub>
 800f9de:	4602      	mov	r2, r0
 800f9e0:	460b      	mov	r3, r1
 800f9e2:	e9ca 2300 	strd	r2, r3, [sl]
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	4629      	mov	r1, r5
 800f9ea:	f7f0 fc4d 	bl	8000288 <__aeabi_dsub>
 800f9ee:	a3a6      	add	r3, pc, #664	; (adr r3, 800fc88 <__ieee754_rem_pio2+0x308>)
 800f9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f4:	f7f0 fc48 	bl	8000288 <__aeabi_dsub>
 800f9f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f9fc:	f04f 0b01 	mov.w	fp, #1
 800fa00:	4658      	mov	r0, fp
 800fa02:	b00b      	add	sp, #44	; 0x2c
 800fa04:	ecbd 8b02 	vpop	{d8}
 800fa08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa0c:	a3a0      	add	r3, pc, #640	; (adr r3, 800fc90 <__ieee754_rem_pio2+0x310>)
 800fa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa12:	f7f0 fc39 	bl	8000288 <__aeabi_dsub>
 800fa16:	a3a0      	add	r3, pc, #640	; (adr r3, 800fc98 <__ieee754_rem_pio2+0x318>)
 800fa18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1c:	4604      	mov	r4, r0
 800fa1e:	460d      	mov	r5, r1
 800fa20:	f7f0 fc32 	bl	8000288 <__aeabi_dsub>
 800fa24:	4602      	mov	r2, r0
 800fa26:	460b      	mov	r3, r1
 800fa28:	e9ca 2300 	strd	r2, r3, [sl]
 800fa2c:	4620      	mov	r0, r4
 800fa2e:	4629      	mov	r1, r5
 800fa30:	f7f0 fc2a 	bl	8000288 <__aeabi_dsub>
 800fa34:	a398      	add	r3, pc, #608	; (adr r3, 800fc98 <__ieee754_rem_pio2+0x318>)
 800fa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3a:	e7db      	b.n	800f9f4 <__ieee754_rem_pio2+0x74>
 800fa3c:	f7f0 fc26 	bl	800028c <__adddf3>
 800fa40:	45b0      	cmp	r8, r6
 800fa42:	4604      	mov	r4, r0
 800fa44:	460d      	mov	r5, r1
 800fa46:	d016      	beq.n	800fa76 <__ieee754_rem_pio2+0xf6>
 800fa48:	a38f      	add	r3, pc, #572	; (adr r3, 800fc88 <__ieee754_rem_pio2+0x308>)
 800fa4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa4e:	f7f0 fc1d 	bl	800028c <__adddf3>
 800fa52:	4602      	mov	r2, r0
 800fa54:	460b      	mov	r3, r1
 800fa56:	e9ca 2300 	strd	r2, r3, [sl]
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	f7f0 fc13 	bl	8000288 <__aeabi_dsub>
 800fa62:	a389      	add	r3, pc, #548	; (adr r3, 800fc88 <__ieee754_rem_pio2+0x308>)
 800fa64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa68:	f7f0 fc10 	bl	800028c <__adddf3>
 800fa6c:	f04f 3bff 	mov.w	fp, #4294967295
 800fa70:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fa74:	e7c4      	b.n	800fa00 <__ieee754_rem_pio2+0x80>
 800fa76:	a386      	add	r3, pc, #536	; (adr r3, 800fc90 <__ieee754_rem_pio2+0x310>)
 800fa78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa7c:	f7f0 fc06 	bl	800028c <__adddf3>
 800fa80:	a385      	add	r3, pc, #532	; (adr r3, 800fc98 <__ieee754_rem_pio2+0x318>)
 800fa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa86:	4604      	mov	r4, r0
 800fa88:	460d      	mov	r5, r1
 800fa8a:	f7f0 fbff 	bl	800028c <__adddf3>
 800fa8e:	4602      	mov	r2, r0
 800fa90:	460b      	mov	r3, r1
 800fa92:	e9ca 2300 	strd	r2, r3, [sl]
 800fa96:	4620      	mov	r0, r4
 800fa98:	4629      	mov	r1, r5
 800fa9a:	f7f0 fbf5 	bl	8000288 <__aeabi_dsub>
 800fa9e:	a37e      	add	r3, pc, #504	; (adr r3, 800fc98 <__ieee754_rem_pio2+0x318>)
 800faa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa4:	e7e0      	b.n	800fa68 <__ieee754_rem_pio2+0xe8>
 800faa6:	4b87      	ldr	r3, [pc, #540]	; (800fcc4 <__ieee754_rem_pio2+0x344>)
 800faa8:	4598      	cmp	r8, r3
 800faaa:	f300 80d9 	bgt.w	800fc60 <__ieee754_rem_pio2+0x2e0>
 800faae:	f000 ff2d 	bl	801090c <fabs>
 800fab2:	ec55 4b10 	vmov	r4, r5, d0
 800fab6:	ee10 0a10 	vmov	r0, s0
 800faba:	a379      	add	r3, pc, #484	; (adr r3, 800fca0 <__ieee754_rem_pio2+0x320>)
 800fabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac0:	4629      	mov	r1, r5
 800fac2:	f7f0 fd99 	bl	80005f8 <__aeabi_dmul>
 800fac6:	4b80      	ldr	r3, [pc, #512]	; (800fcc8 <__ieee754_rem_pio2+0x348>)
 800fac8:	2200      	movs	r2, #0
 800faca:	f7f0 fbdf 	bl	800028c <__adddf3>
 800face:	f7f1 f843 	bl	8000b58 <__aeabi_d2iz>
 800fad2:	4683      	mov	fp, r0
 800fad4:	f7f0 fd26 	bl	8000524 <__aeabi_i2d>
 800fad8:	4602      	mov	r2, r0
 800fada:	460b      	mov	r3, r1
 800fadc:	ec43 2b18 	vmov	d8, r2, r3
 800fae0:	a367      	add	r3, pc, #412	; (adr r3, 800fc80 <__ieee754_rem_pio2+0x300>)
 800fae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae6:	f7f0 fd87 	bl	80005f8 <__aeabi_dmul>
 800faea:	4602      	mov	r2, r0
 800faec:	460b      	mov	r3, r1
 800faee:	4620      	mov	r0, r4
 800faf0:	4629      	mov	r1, r5
 800faf2:	f7f0 fbc9 	bl	8000288 <__aeabi_dsub>
 800faf6:	a364      	add	r3, pc, #400	; (adr r3, 800fc88 <__ieee754_rem_pio2+0x308>)
 800faf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fafc:	4606      	mov	r6, r0
 800fafe:	460f      	mov	r7, r1
 800fb00:	ec51 0b18 	vmov	r0, r1, d8
 800fb04:	f7f0 fd78 	bl	80005f8 <__aeabi_dmul>
 800fb08:	f1bb 0f1f 	cmp.w	fp, #31
 800fb0c:	4604      	mov	r4, r0
 800fb0e:	460d      	mov	r5, r1
 800fb10:	dc0d      	bgt.n	800fb2e <__ieee754_rem_pio2+0x1ae>
 800fb12:	4b6e      	ldr	r3, [pc, #440]	; (800fccc <__ieee754_rem_pio2+0x34c>)
 800fb14:	f10b 32ff 	add.w	r2, fp, #4294967295
 800fb18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb1c:	4543      	cmp	r3, r8
 800fb1e:	d006      	beq.n	800fb2e <__ieee754_rem_pio2+0x1ae>
 800fb20:	4622      	mov	r2, r4
 800fb22:	462b      	mov	r3, r5
 800fb24:	4630      	mov	r0, r6
 800fb26:	4639      	mov	r1, r7
 800fb28:	f7f0 fbae 	bl	8000288 <__aeabi_dsub>
 800fb2c:	e00f      	b.n	800fb4e <__ieee754_rem_pio2+0x1ce>
 800fb2e:	462b      	mov	r3, r5
 800fb30:	4622      	mov	r2, r4
 800fb32:	4630      	mov	r0, r6
 800fb34:	4639      	mov	r1, r7
 800fb36:	f7f0 fba7 	bl	8000288 <__aeabi_dsub>
 800fb3a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fb3e:	9303      	str	r3, [sp, #12]
 800fb40:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fb44:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800fb48:	f1b8 0f10 	cmp.w	r8, #16
 800fb4c:	dc02      	bgt.n	800fb54 <__ieee754_rem_pio2+0x1d4>
 800fb4e:	e9ca 0100 	strd	r0, r1, [sl]
 800fb52:	e039      	b.n	800fbc8 <__ieee754_rem_pio2+0x248>
 800fb54:	a34e      	add	r3, pc, #312	; (adr r3, 800fc90 <__ieee754_rem_pio2+0x310>)
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	ec51 0b18 	vmov	r0, r1, d8
 800fb5e:	f7f0 fd4b 	bl	80005f8 <__aeabi_dmul>
 800fb62:	4604      	mov	r4, r0
 800fb64:	460d      	mov	r5, r1
 800fb66:	4602      	mov	r2, r0
 800fb68:	460b      	mov	r3, r1
 800fb6a:	4630      	mov	r0, r6
 800fb6c:	4639      	mov	r1, r7
 800fb6e:	f7f0 fb8b 	bl	8000288 <__aeabi_dsub>
 800fb72:	4602      	mov	r2, r0
 800fb74:	460b      	mov	r3, r1
 800fb76:	4680      	mov	r8, r0
 800fb78:	4689      	mov	r9, r1
 800fb7a:	4630      	mov	r0, r6
 800fb7c:	4639      	mov	r1, r7
 800fb7e:	f7f0 fb83 	bl	8000288 <__aeabi_dsub>
 800fb82:	4622      	mov	r2, r4
 800fb84:	462b      	mov	r3, r5
 800fb86:	f7f0 fb7f 	bl	8000288 <__aeabi_dsub>
 800fb8a:	a343      	add	r3, pc, #268	; (adr r3, 800fc98 <__ieee754_rem_pio2+0x318>)
 800fb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb90:	4604      	mov	r4, r0
 800fb92:	460d      	mov	r5, r1
 800fb94:	ec51 0b18 	vmov	r0, r1, d8
 800fb98:	f7f0 fd2e 	bl	80005f8 <__aeabi_dmul>
 800fb9c:	4622      	mov	r2, r4
 800fb9e:	462b      	mov	r3, r5
 800fba0:	f7f0 fb72 	bl	8000288 <__aeabi_dsub>
 800fba4:	4602      	mov	r2, r0
 800fba6:	460b      	mov	r3, r1
 800fba8:	4604      	mov	r4, r0
 800fbaa:	460d      	mov	r5, r1
 800fbac:	4640      	mov	r0, r8
 800fbae:	4649      	mov	r1, r9
 800fbb0:	f7f0 fb6a 	bl	8000288 <__aeabi_dsub>
 800fbb4:	9a03      	ldr	r2, [sp, #12]
 800fbb6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fbba:	1ad3      	subs	r3, r2, r3
 800fbbc:	2b31      	cmp	r3, #49	; 0x31
 800fbbe:	dc24      	bgt.n	800fc0a <__ieee754_rem_pio2+0x28a>
 800fbc0:	e9ca 0100 	strd	r0, r1, [sl]
 800fbc4:	4646      	mov	r6, r8
 800fbc6:	464f      	mov	r7, r9
 800fbc8:	e9da 8900 	ldrd	r8, r9, [sl]
 800fbcc:	4630      	mov	r0, r6
 800fbce:	4642      	mov	r2, r8
 800fbd0:	464b      	mov	r3, r9
 800fbd2:	4639      	mov	r1, r7
 800fbd4:	f7f0 fb58 	bl	8000288 <__aeabi_dsub>
 800fbd8:	462b      	mov	r3, r5
 800fbda:	4622      	mov	r2, r4
 800fbdc:	f7f0 fb54 	bl	8000288 <__aeabi_dsub>
 800fbe0:	9b02      	ldr	r3, [sp, #8]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fbe8:	f6bf af0a 	bge.w	800fa00 <__ieee754_rem_pio2+0x80>
 800fbec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fbf0:	f8ca 3004 	str.w	r3, [sl, #4]
 800fbf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbf8:	f8ca 8000 	str.w	r8, [sl]
 800fbfc:	f8ca 0008 	str.w	r0, [sl, #8]
 800fc00:	f8ca 300c 	str.w	r3, [sl, #12]
 800fc04:	f1cb 0b00 	rsb	fp, fp, #0
 800fc08:	e6fa      	b.n	800fa00 <__ieee754_rem_pio2+0x80>
 800fc0a:	a327      	add	r3, pc, #156	; (adr r3, 800fca8 <__ieee754_rem_pio2+0x328>)
 800fc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc10:	ec51 0b18 	vmov	r0, r1, d8
 800fc14:	f7f0 fcf0 	bl	80005f8 <__aeabi_dmul>
 800fc18:	4604      	mov	r4, r0
 800fc1a:	460d      	mov	r5, r1
 800fc1c:	4602      	mov	r2, r0
 800fc1e:	460b      	mov	r3, r1
 800fc20:	4640      	mov	r0, r8
 800fc22:	4649      	mov	r1, r9
 800fc24:	f7f0 fb30 	bl	8000288 <__aeabi_dsub>
 800fc28:	4602      	mov	r2, r0
 800fc2a:	460b      	mov	r3, r1
 800fc2c:	4606      	mov	r6, r0
 800fc2e:	460f      	mov	r7, r1
 800fc30:	4640      	mov	r0, r8
 800fc32:	4649      	mov	r1, r9
 800fc34:	f7f0 fb28 	bl	8000288 <__aeabi_dsub>
 800fc38:	4622      	mov	r2, r4
 800fc3a:	462b      	mov	r3, r5
 800fc3c:	f7f0 fb24 	bl	8000288 <__aeabi_dsub>
 800fc40:	a31b      	add	r3, pc, #108	; (adr r3, 800fcb0 <__ieee754_rem_pio2+0x330>)
 800fc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc46:	4604      	mov	r4, r0
 800fc48:	460d      	mov	r5, r1
 800fc4a:	ec51 0b18 	vmov	r0, r1, d8
 800fc4e:	f7f0 fcd3 	bl	80005f8 <__aeabi_dmul>
 800fc52:	4622      	mov	r2, r4
 800fc54:	462b      	mov	r3, r5
 800fc56:	f7f0 fb17 	bl	8000288 <__aeabi_dsub>
 800fc5a:	4604      	mov	r4, r0
 800fc5c:	460d      	mov	r5, r1
 800fc5e:	e75f      	b.n	800fb20 <__ieee754_rem_pio2+0x1a0>
 800fc60:	4b1b      	ldr	r3, [pc, #108]	; (800fcd0 <__ieee754_rem_pio2+0x350>)
 800fc62:	4598      	cmp	r8, r3
 800fc64:	dd36      	ble.n	800fcd4 <__ieee754_rem_pio2+0x354>
 800fc66:	ee10 2a10 	vmov	r2, s0
 800fc6a:	462b      	mov	r3, r5
 800fc6c:	4620      	mov	r0, r4
 800fc6e:	4629      	mov	r1, r5
 800fc70:	f7f0 fb0a 	bl	8000288 <__aeabi_dsub>
 800fc74:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fc78:	e9ca 0100 	strd	r0, r1, [sl]
 800fc7c:	e694      	b.n	800f9a8 <__ieee754_rem_pio2+0x28>
 800fc7e:	bf00      	nop
 800fc80:	54400000 	.word	0x54400000
 800fc84:	3ff921fb 	.word	0x3ff921fb
 800fc88:	1a626331 	.word	0x1a626331
 800fc8c:	3dd0b461 	.word	0x3dd0b461
 800fc90:	1a600000 	.word	0x1a600000
 800fc94:	3dd0b461 	.word	0x3dd0b461
 800fc98:	2e037073 	.word	0x2e037073
 800fc9c:	3ba3198a 	.word	0x3ba3198a
 800fca0:	6dc9c883 	.word	0x6dc9c883
 800fca4:	3fe45f30 	.word	0x3fe45f30
 800fca8:	2e000000 	.word	0x2e000000
 800fcac:	3ba3198a 	.word	0x3ba3198a
 800fcb0:	252049c1 	.word	0x252049c1
 800fcb4:	397b839a 	.word	0x397b839a
 800fcb8:	3fe921fb 	.word	0x3fe921fb
 800fcbc:	4002d97b 	.word	0x4002d97b
 800fcc0:	3ff921fb 	.word	0x3ff921fb
 800fcc4:	413921fb 	.word	0x413921fb
 800fcc8:	3fe00000 	.word	0x3fe00000
 800fccc:	080137c0 	.word	0x080137c0
 800fcd0:	7fefffff 	.word	0x7fefffff
 800fcd4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800fcd8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800fcdc:	ee10 0a10 	vmov	r0, s0
 800fce0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800fce4:	ee10 6a10 	vmov	r6, s0
 800fce8:	460f      	mov	r7, r1
 800fcea:	f7f0 ff35 	bl	8000b58 <__aeabi_d2iz>
 800fcee:	f7f0 fc19 	bl	8000524 <__aeabi_i2d>
 800fcf2:	4602      	mov	r2, r0
 800fcf4:	460b      	mov	r3, r1
 800fcf6:	4630      	mov	r0, r6
 800fcf8:	4639      	mov	r1, r7
 800fcfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fcfe:	f7f0 fac3 	bl	8000288 <__aeabi_dsub>
 800fd02:	4b23      	ldr	r3, [pc, #140]	; (800fd90 <__ieee754_rem_pio2+0x410>)
 800fd04:	2200      	movs	r2, #0
 800fd06:	f7f0 fc77 	bl	80005f8 <__aeabi_dmul>
 800fd0a:	460f      	mov	r7, r1
 800fd0c:	4606      	mov	r6, r0
 800fd0e:	f7f0 ff23 	bl	8000b58 <__aeabi_d2iz>
 800fd12:	f7f0 fc07 	bl	8000524 <__aeabi_i2d>
 800fd16:	4602      	mov	r2, r0
 800fd18:	460b      	mov	r3, r1
 800fd1a:	4630      	mov	r0, r6
 800fd1c:	4639      	mov	r1, r7
 800fd1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fd22:	f7f0 fab1 	bl	8000288 <__aeabi_dsub>
 800fd26:	4b1a      	ldr	r3, [pc, #104]	; (800fd90 <__ieee754_rem_pio2+0x410>)
 800fd28:	2200      	movs	r2, #0
 800fd2a:	f7f0 fc65 	bl	80005f8 <__aeabi_dmul>
 800fd2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fd32:	ad04      	add	r5, sp, #16
 800fd34:	f04f 0803 	mov.w	r8, #3
 800fd38:	46a9      	mov	r9, r5
 800fd3a:	2600      	movs	r6, #0
 800fd3c:	2700      	movs	r7, #0
 800fd3e:	4632      	mov	r2, r6
 800fd40:	463b      	mov	r3, r7
 800fd42:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800fd46:	46c3      	mov	fp, r8
 800fd48:	3d08      	subs	r5, #8
 800fd4a:	f108 38ff 	add.w	r8, r8, #4294967295
 800fd4e:	f7f0 febb 	bl	8000ac8 <__aeabi_dcmpeq>
 800fd52:	2800      	cmp	r0, #0
 800fd54:	d1f3      	bne.n	800fd3e <__ieee754_rem_pio2+0x3be>
 800fd56:	4b0f      	ldr	r3, [pc, #60]	; (800fd94 <__ieee754_rem_pio2+0x414>)
 800fd58:	9301      	str	r3, [sp, #4]
 800fd5a:	2302      	movs	r3, #2
 800fd5c:	9300      	str	r3, [sp, #0]
 800fd5e:	4622      	mov	r2, r4
 800fd60:	465b      	mov	r3, fp
 800fd62:	4651      	mov	r1, sl
 800fd64:	4648      	mov	r0, r9
 800fd66:	f000 f993 	bl	8010090 <__kernel_rem_pio2>
 800fd6a:	9b02      	ldr	r3, [sp, #8]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	4683      	mov	fp, r0
 800fd70:	f6bf ae46 	bge.w	800fa00 <__ieee754_rem_pio2+0x80>
 800fd74:	e9da 2100 	ldrd	r2, r1, [sl]
 800fd78:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd7c:	e9ca 2300 	strd	r2, r3, [sl]
 800fd80:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800fd84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd88:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800fd8c:	e73a      	b.n	800fc04 <__ieee754_rem_pio2+0x284>
 800fd8e:	bf00      	nop
 800fd90:	41700000 	.word	0x41700000
 800fd94:	08013840 	.word	0x08013840

0800fd98 <__ieee754_sqrt>:
 800fd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd9c:	ec55 4b10 	vmov	r4, r5, d0
 800fda0:	4e55      	ldr	r6, [pc, #340]	; (800fef8 <__ieee754_sqrt+0x160>)
 800fda2:	43ae      	bics	r6, r5
 800fda4:	ee10 0a10 	vmov	r0, s0
 800fda8:	ee10 3a10 	vmov	r3, s0
 800fdac:	462a      	mov	r2, r5
 800fdae:	4629      	mov	r1, r5
 800fdb0:	d110      	bne.n	800fdd4 <__ieee754_sqrt+0x3c>
 800fdb2:	ee10 2a10 	vmov	r2, s0
 800fdb6:	462b      	mov	r3, r5
 800fdb8:	f7f0 fc1e 	bl	80005f8 <__aeabi_dmul>
 800fdbc:	4602      	mov	r2, r0
 800fdbe:	460b      	mov	r3, r1
 800fdc0:	4620      	mov	r0, r4
 800fdc2:	4629      	mov	r1, r5
 800fdc4:	f7f0 fa62 	bl	800028c <__adddf3>
 800fdc8:	4604      	mov	r4, r0
 800fdca:	460d      	mov	r5, r1
 800fdcc:	ec45 4b10 	vmov	d0, r4, r5
 800fdd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdd4:	2d00      	cmp	r5, #0
 800fdd6:	dc10      	bgt.n	800fdfa <__ieee754_sqrt+0x62>
 800fdd8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fddc:	4330      	orrs	r0, r6
 800fdde:	d0f5      	beq.n	800fdcc <__ieee754_sqrt+0x34>
 800fde0:	b15d      	cbz	r5, 800fdfa <__ieee754_sqrt+0x62>
 800fde2:	ee10 2a10 	vmov	r2, s0
 800fde6:	462b      	mov	r3, r5
 800fde8:	ee10 0a10 	vmov	r0, s0
 800fdec:	f7f0 fa4c 	bl	8000288 <__aeabi_dsub>
 800fdf0:	4602      	mov	r2, r0
 800fdf2:	460b      	mov	r3, r1
 800fdf4:	f7f0 fd2a 	bl	800084c <__aeabi_ddiv>
 800fdf8:	e7e6      	b.n	800fdc8 <__ieee754_sqrt+0x30>
 800fdfa:	1512      	asrs	r2, r2, #20
 800fdfc:	d074      	beq.n	800fee8 <__ieee754_sqrt+0x150>
 800fdfe:	07d4      	lsls	r4, r2, #31
 800fe00:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800fe04:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800fe08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800fe0c:	bf5e      	ittt	pl
 800fe0e:	0fda      	lsrpl	r2, r3, #31
 800fe10:	005b      	lslpl	r3, r3, #1
 800fe12:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800fe16:	2400      	movs	r4, #0
 800fe18:	0fda      	lsrs	r2, r3, #31
 800fe1a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800fe1e:	107f      	asrs	r7, r7, #1
 800fe20:	005b      	lsls	r3, r3, #1
 800fe22:	2516      	movs	r5, #22
 800fe24:	4620      	mov	r0, r4
 800fe26:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800fe2a:	1886      	adds	r6, r0, r2
 800fe2c:	428e      	cmp	r6, r1
 800fe2e:	bfde      	ittt	le
 800fe30:	1b89      	suble	r1, r1, r6
 800fe32:	18b0      	addle	r0, r6, r2
 800fe34:	18a4      	addle	r4, r4, r2
 800fe36:	0049      	lsls	r1, r1, #1
 800fe38:	3d01      	subs	r5, #1
 800fe3a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800fe3e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800fe42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fe46:	d1f0      	bne.n	800fe2a <__ieee754_sqrt+0x92>
 800fe48:	462a      	mov	r2, r5
 800fe4a:	f04f 0e20 	mov.w	lr, #32
 800fe4e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800fe52:	4281      	cmp	r1, r0
 800fe54:	eb06 0c05 	add.w	ip, r6, r5
 800fe58:	dc02      	bgt.n	800fe60 <__ieee754_sqrt+0xc8>
 800fe5a:	d113      	bne.n	800fe84 <__ieee754_sqrt+0xec>
 800fe5c:	459c      	cmp	ip, r3
 800fe5e:	d811      	bhi.n	800fe84 <__ieee754_sqrt+0xec>
 800fe60:	f1bc 0f00 	cmp.w	ip, #0
 800fe64:	eb0c 0506 	add.w	r5, ip, r6
 800fe68:	da43      	bge.n	800fef2 <__ieee754_sqrt+0x15a>
 800fe6a:	2d00      	cmp	r5, #0
 800fe6c:	db41      	blt.n	800fef2 <__ieee754_sqrt+0x15a>
 800fe6e:	f100 0801 	add.w	r8, r0, #1
 800fe72:	1a09      	subs	r1, r1, r0
 800fe74:	459c      	cmp	ip, r3
 800fe76:	bf88      	it	hi
 800fe78:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800fe7c:	eba3 030c 	sub.w	r3, r3, ip
 800fe80:	4432      	add	r2, r6
 800fe82:	4640      	mov	r0, r8
 800fe84:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800fe88:	f1be 0e01 	subs.w	lr, lr, #1
 800fe8c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800fe90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fe94:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fe98:	d1db      	bne.n	800fe52 <__ieee754_sqrt+0xba>
 800fe9a:	430b      	orrs	r3, r1
 800fe9c:	d006      	beq.n	800feac <__ieee754_sqrt+0x114>
 800fe9e:	1c50      	adds	r0, r2, #1
 800fea0:	bf13      	iteet	ne
 800fea2:	3201      	addne	r2, #1
 800fea4:	3401      	addeq	r4, #1
 800fea6:	4672      	moveq	r2, lr
 800fea8:	f022 0201 	bicne.w	r2, r2, #1
 800feac:	1063      	asrs	r3, r4, #1
 800feae:	0852      	lsrs	r2, r2, #1
 800feb0:	07e1      	lsls	r1, r4, #31
 800feb2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800feb6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800feba:	bf48      	it	mi
 800febc:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800fec0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800fec4:	4614      	mov	r4, r2
 800fec6:	e781      	b.n	800fdcc <__ieee754_sqrt+0x34>
 800fec8:	0ad9      	lsrs	r1, r3, #11
 800feca:	3815      	subs	r0, #21
 800fecc:	055b      	lsls	r3, r3, #21
 800fece:	2900      	cmp	r1, #0
 800fed0:	d0fa      	beq.n	800fec8 <__ieee754_sqrt+0x130>
 800fed2:	02cd      	lsls	r5, r1, #11
 800fed4:	d50a      	bpl.n	800feec <__ieee754_sqrt+0x154>
 800fed6:	f1c2 0420 	rsb	r4, r2, #32
 800feda:	fa23 f404 	lsr.w	r4, r3, r4
 800fede:	1e55      	subs	r5, r2, #1
 800fee0:	4093      	lsls	r3, r2
 800fee2:	4321      	orrs	r1, r4
 800fee4:	1b42      	subs	r2, r0, r5
 800fee6:	e78a      	b.n	800fdfe <__ieee754_sqrt+0x66>
 800fee8:	4610      	mov	r0, r2
 800feea:	e7f0      	b.n	800fece <__ieee754_sqrt+0x136>
 800feec:	0049      	lsls	r1, r1, #1
 800feee:	3201      	adds	r2, #1
 800fef0:	e7ef      	b.n	800fed2 <__ieee754_sqrt+0x13a>
 800fef2:	4680      	mov	r8, r0
 800fef4:	e7bd      	b.n	800fe72 <__ieee754_sqrt+0xda>
 800fef6:	bf00      	nop
 800fef8:	7ff00000 	.word	0x7ff00000
 800fefc:	00000000 	.word	0x00000000

0800ff00 <__kernel_cos>:
 800ff00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	ec57 6b10 	vmov	r6, r7, d0
 800ff08:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ff0c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ff10:	ed8d 1b00 	vstr	d1, [sp]
 800ff14:	da07      	bge.n	800ff26 <__kernel_cos+0x26>
 800ff16:	ee10 0a10 	vmov	r0, s0
 800ff1a:	4639      	mov	r1, r7
 800ff1c:	f7f0 fe1c 	bl	8000b58 <__aeabi_d2iz>
 800ff20:	2800      	cmp	r0, #0
 800ff22:	f000 8088 	beq.w	8010036 <__kernel_cos+0x136>
 800ff26:	4632      	mov	r2, r6
 800ff28:	463b      	mov	r3, r7
 800ff2a:	4630      	mov	r0, r6
 800ff2c:	4639      	mov	r1, r7
 800ff2e:	f7f0 fb63 	bl	80005f8 <__aeabi_dmul>
 800ff32:	4b51      	ldr	r3, [pc, #324]	; (8010078 <__kernel_cos+0x178>)
 800ff34:	2200      	movs	r2, #0
 800ff36:	4604      	mov	r4, r0
 800ff38:	460d      	mov	r5, r1
 800ff3a:	f7f0 fb5d 	bl	80005f8 <__aeabi_dmul>
 800ff3e:	a340      	add	r3, pc, #256	; (adr r3, 8010040 <__kernel_cos+0x140>)
 800ff40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff44:	4682      	mov	sl, r0
 800ff46:	468b      	mov	fp, r1
 800ff48:	4620      	mov	r0, r4
 800ff4a:	4629      	mov	r1, r5
 800ff4c:	f7f0 fb54 	bl	80005f8 <__aeabi_dmul>
 800ff50:	a33d      	add	r3, pc, #244	; (adr r3, 8010048 <__kernel_cos+0x148>)
 800ff52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff56:	f7f0 f999 	bl	800028c <__adddf3>
 800ff5a:	4622      	mov	r2, r4
 800ff5c:	462b      	mov	r3, r5
 800ff5e:	f7f0 fb4b 	bl	80005f8 <__aeabi_dmul>
 800ff62:	a33b      	add	r3, pc, #236	; (adr r3, 8010050 <__kernel_cos+0x150>)
 800ff64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff68:	f7f0 f98e 	bl	8000288 <__aeabi_dsub>
 800ff6c:	4622      	mov	r2, r4
 800ff6e:	462b      	mov	r3, r5
 800ff70:	f7f0 fb42 	bl	80005f8 <__aeabi_dmul>
 800ff74:	a338      	add	r3, pc, #224	; (adr r3, 8010058 <__kernel_cos+0x158>)
 800ff76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7a:	f7f0 f987 	bl	800028c <__adddf3>
 800ff7e:	4622      	mov	r2, r4
 800ff80:	462b      	mov	r3, r5
 800ff82:	f7f0 fb39 	bl	80005f8 <__aeabi_dmul>
 800ff86:	a336      	add	r3, pc, #216	; (adr r3, 8010060 <__kernel_cos+0x160>)
 800ff88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff8c:	f7f0 f97c 	bl	8000288 <__aeabi_dsub>
 800ff90:	4622      	mov	r2, r4
 800ff92:	462b      	mov	r3, r5
 800ff94:	f7f0 fb30 	bl	80005f8 <__aeabi_dmul>
 800ff98:	a333      	add	r3, pc, #204	; (adr r3, 8010068 <__kernel_cos+0x168>)
 800ff9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff9e:	f7f0 f975 	bl	800028c <__adddf3>
 800ffa2:	4622      	mov	r2, r4
 800ffa4:	462b      	mov	r3, r5
 800ffa6:	f7f0 fb27 	bl	80005f8 <__aeabi_dmul>
 800ffaa:	4622      	mov	r2, r4
 800ffac:	462b      	mov	r3, r5
 800ffae:	f7f0 fb23 	bl	80005f8 <__aeabi_dmul>
 800ffb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffb6:	4604      	mov	r4, r0
 800ffb8:	460d      	mov	r5, r1
 800ffba:	4630      	mov	r0, r6
 800ffbc:	4639      	mov	r1, r7
 800ffbe:	f7f0 fb1b 	bl	80005f8 <__aeabi_dmul>
 800ffc2:	460b      	mov	r3, r1
 800ffc4:	4602      	mov	r2, r0
 800ffc6:	4629      	mov	r1, r5
 800ffc8:	4620      	mov	r0, r4
 800ffca:	f7f0 f95d 	bl	8000288 <__aeabi_dsub>
 800ffce:	4b2b      	ldr	r3, [pc, #172]	; (801007c <__kernel_cos+0x17c>)
 800ffd0:	4598      	cmp	r8, r3
 800ffd2:	4606      	mov	r6, r0
 800ffd4:	460f      	mov	r7, r1
 800ffd6:	dc10      	bgt.n	800fffa <__kernel_cos+0xfa>
 800ffd8:	4602      	mov	r2, r0
 800ffda:	460b      	mov	r3, r1
 800ffdc:	4650      	mov	r0, sl
 800ffde:	4659      	mov	r1, fp
 800ffe0:	f7f0 f952 	bl	8000288 <__aeabi_dsub>
 800ffe4:	460b      	mov	r3, r1
 800ffe6:	4926      	ldr	r1, [pc, #152]	; (8010080 <__kernel_cos+0x180>)
 800ffe8:	4602      	mov	r2, r0
 800ffea:	2000      	movs	r0, #0
 800ffec:	f7f0 f94c 	bl	8000288 <__aeabi_dsub>
 800fff0:	ec41 0b10 	vmov	d0, r0, r1
 800fff4:	b003      	add	sp, #12
 800fff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fffa:	4b22      	ldr	r3, [pc, #136]	; (8010084 <__kernel_cos+0x184>)
 800fffc:	4920      	ldr	r1, [pc, #128]	; (8010080 <__kernel_cos+0x180>)
 800fffe:	4598      	cmp	r8, r3
 8010000:	bfcc      	ite	gt
 8010002:	4d21      	ldrgt	r5, [pc, #132]	; (8010088 <__kernel_cos+0x188>)
 8010004:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8010008:	2400      	movs	r4, #0
 801000a:	4622      	mov	r2, r4
 801000c:	462b      	mov	r3, r5
 801000e:	2000      	movs	r0, #0
 8010010:	f7f0 f93a 	bl	8000288 <__aeabi_dsub>
 8010014:	4622      	mov	r2, r4
 8010016:	4680      	mov	r8, r0
 8010018:	4689      	mov	r9, r1
 801001a:	462b      	mov	r3, r5
 801001c:	4650      	mov	r0, sl
 801001e:	4659      	mov	r1, fp
 8010020:	f7f0 f932 	bl	8000288 <__aeabi_dsub>
 8010024:	4632      	mov	r2, r6
 8010026:	463b      	mov	r3, r7
 8010028:	f7f0 f92e 	bl	8000288 <__aeabi_dsub>
 801002c:	4602      	mov	r2, r0
 801002e:	460b      	mov	r3, r1
 8010030:	4640      	mov	r0, r8
 8010032:	4649      	mov	r1, r9
 8010034:	e7da      	b.n	800ffec <__kernel_cos+0xec>
 8010036:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010070 <__kernel_cos+0x170>
 801003a:	e7db      	b.n	800fff4 <__kernel_cos+0xf4>
 801003c:	f3af 8000 	nop.w
 8010040:	be8838d4 	.word	0xbe8838d4
 8010044:	bda8fae9 	.word	0xbda8fae9
 8010048:	bdb4b1c4 	.word	0xbdb4b1c4
 801004c:	3e21ee9e 	.word	0x3e21ee9e
 8010050:	809c52ad 	.word	0x809c52ad
 8010054:	3e927e4f 	.word	0x3e927e4f
 8010058:	19cb1590 	.word	0x19cb1590
 801005c:	3efa01a0 	.word	0x3efa01a0
 8010060:	16c15177 	.word	0x16c15177
 8010064:	3f56c16c 	.word	0x3f56c16c
 8010068:	5555554c 	.word	0x5555554c
 801006c:	3fa55555 	.word	0x3fa55555
 8010070:	00000000 	.word	0x00000000
 8010074:	3ff00000 	.word	0x3ff00000
 8010078:	3fe00000 	.word	0x3fe00000
 801007c:	3fd33332 	.word	0x3fd33332
 8010080:	3ff00000 	.word	0x3ff00000
 8010084:	3fe90000 	.word	0x3fe90000
 8010088:	3fd20000 	.word	0x3fd20000
 801008c:	00000000 	.word	0x00000000

08010090 <__kernel_rem_pio2>:
 8010090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010094:	ed2d 8b02 	vpush	{d8}
 8010098:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801009c:	f112 0f14 	cmn.w	r2, #20
 80100a0:	9308      	str	r3, [sp, #32]
 80100a2:	9101      	str	r1, [sp, #4]
 80100a4:	4bc4      	ldr	r3, [pc, #784]	; (80103b8 <__kernel_rem_pio2+0x328>)
 80100a6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80100a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80100aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80100ae:	9302      	str	r3, [sp, #8]
 80100b0:	9b08      	ldr	r3, [sp, #32]
 80100b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80100b6:	bfa8      	it	ge
 80100b8:	1ed4      	subge	r4, r2, #3
 80100ba:	9306      	str	r3, [sp, #24]
 80100bc:	bfb2      	itee	lt
 80100be:	2400      	movlt	r4, #0
 80100c0:	2318      	movge	r3, #24
 80100c2:	fb94 f4f3 	sdivge	r4, r4, r3
 80100c6:	f06f 0317 	mvn.w	r3, #23
 80100ca:	fb04 3303 	mla	r3, r4, r3, r3
 80100ce:	eb03 0a02 	add.w	sl, r3, r2
 80100d2:	9b02      	ldr	r3, [sp, #8]
 80100d4:	9a06      	ldr	r2, [sp, #24]
 80100d6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80103a8 <__kernel_rem_pio2+0x318>
 80100da:	eb03 0802 	add.w	r8, r3, r2
 80100de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80100e0:	1aa7      	subs	r7, r4, r2
 80100e2:	ae22      	add	r6, sp, #136	; 0x88
 80100e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80100e8:	2500      	movs	r5, #0
 80100ea:	4545      	cmp	r5, r8
 80100ec:	dd13      	ble.n	8010116 <__kernel_rem_pio2+0x86>
 80100ee:	9b08      	ldr	r3, [sp, #32]
 80100f0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80103a8 <__kernel_rem_pio2+0x318>
 80100f4:	aa22      	add	r2, sp, #136	; 0x88
 80100f6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80100fa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80100fe:	f04f 0800 	mov.w	r8, #0
 8010102:	9b02      	ldr	r3, [sp, #8]
 8010104:	4598      	cmp	r8, r3
 8010106:	dc2f      	bgt.n	8010168 <__kernel_rem_pio2+0xd8>
 8010108:	ed8d 8b04 	vstr	d8, [sp, #16]
 801010c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8010110:	462f      	mov	r7, r5
 8010112:	2600      	movs	r6, #0
 8010114:	e01b      	b.n	801014e <__kernel_rem_pio2+0xbe>
 8010116:	42ef      	cmn	r7, r5
 8010118:	d407      	bmi.n	801012a <__kernel_rem_pio2+0x9a>
 801011a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801011e:	f7f0 fa01 	bl	8000524 <__aeabi_i2d>
 8010122:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010126:	3501      	adds	r5, #1
 8010128:	e7df      	b.n	80100ea <__kernel_rem_pio2+0x5a>
 801012a:	ec51 0b18 	vmov	r0, r1, d8
 801012e:	e7f8      	b.n	8010122 <__kernel_rem_pio2+0x92>
 8010130:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010134:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010138:	f7f0 fa5e 	bl	80005f8 <__aeabi_dmul>
 801013c:	4602      	mov	r2, r0
 801013e:	460b      	mov	r3, r1
 8010140:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010144:	f7f0 f8a2 	bl	800028c <__adddf3>
 8010148:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801014c:	3601      	adds	r6, #1
 801014e:	9b06      	ldr	r3, [sp, #24]
 8010150:	429e      	cmp	r6, r3
 8010152:	f1a7 0708 	sub.w	r7, r7, #8
 8010156:	ddeb      	ble.n	8010130 <__kernel_rem_pio2+0xa0>
 8010158:	ed9d 7b04 	vldr	d7, [sp, #16]
 801015c:	f108 0801 	add.w	r8, r8, #1
 8010160:	ecab 7b02 	vstmia	fp!, {d7}
 8010164:	3508      	adds	r5, #8
 8010166:	e7cc      	b.n	8010102 <__kernel_rem_pio2+0x72>
 8010168:	9b02      	ldr	r3, [sp, #8]
 801016a:	aa0e      	add	r2, sp, #56	; 0x38
 801016c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010170:	930d      	str	r3, [sp, #52]	; 0x34
 8010172:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010174:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010178:	9c02      	ldr	r4, [sp, #8]
 801017a:	930c      	str	r3, [sp, #48]	; 0x30
 801017c:	00e3      	lsls	r3, r4, #3
 801017e:	930a      	str	r3, [sp, #40]	; 0x28
 8010180:	ab9a      	add	r3, sp, #616	; 0x268
 8010182:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010186:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801018a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 801018e:	ab72      	add	r3, sp, #456	; 0x1c8
 8010190:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8010194:	46c3      	mov	fp, r8
 8010196:	46a1      	mov	r9, r4
 8010198:	f1b9 0f00 	cmp.w	r9, #0
 801019c:	f1a5 0508 	sub.w	r5, r5, #8
 80101a0:	dc77      	bgt.n	8010292 <__kernel_rem_pio2+0x202>
 80101a2:	ec47 6b10 	vmov	d0, r6, r7
 80101a6:	4650      	mov	r0, sl
 80101a8:	f000 fc46 	bl	8010a38 <scalbn>
 80101ac:	ec57 6b10 	vmov	r6, r7, d0
 80101b0:	2200      	movs	r2, #0
 80101b2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80101b6:	ee10 0a10 	vmov	r0, s0
 80101ba:	4639      	mov	r1, r7
 80101bc:	f7f0 fa1c 	bl	80005f8 <__aeabi_dmul>
 80101c0:	ec41 0b10 	vmov	d0, r0, r1
 80101c4:	f000 fbb8 	bl	8010938 <floor>
 80101c8:	4b7c      	ldr	r3, [pc, #496]	; (80103bc <__kernel_rem_pio2+0x32c>)
 80101ca:	ec51 0b10 	vmov	r0, r1, d0
 80101ce:	2200      	movs	r2, #0
 80101d0:	f7f0 fa12 	bl	80005f8 <__aeabi_dmul>
 80101d4:	4602      	mov	r2, r0
 80101d6:	460b      	mov	r3, r1
 80101d8:	4630      	mov	r0, r6
 80101da:	4639      	mov	r1, r7
 80101dc:	f7f0 f854 	bl	8000288 <__aeabi_dsub>
 80101e0:	460f      	mov	r7, r1
 80101e2:	4606      	mov	r6, r0
 80101e4:	f7f0 fcb8 	bl	8000b58 <__aeabi_d2iz>
 80101e8:	9004      	str	r0, [sp, #16]
 80101ea:	f7f0 f99b 	bl	8000524 <__aeabi_i2d>
 80101ee:	4602      	mov	r2, r0
 80101f0:	460b      	mov	r3, r1
 80101f2:	4630      	mov	r0, r6
 80101f4:	4639      	mov	r1, r7
 80101f6:	f7f0 f847 	bl	8000288 <__aeabi_dsub>
 80101fa:	f1ba 0f00 	cmp.w	sl, #0
 80101fe:	4606      	mov	r6, r0
 8010200:	460f      	mov	r7, r1
 8010202:	dd6d      	ble.n	80102e0 <__kernel_rem_pio2+0x250>
 8010204:	1e62      	subs	r2, r4, #1
 8010206:	ab0e      	add	r3, sp, #56	; 0x38
 8010208:	9d04      	ldr	r5, [sp, #16]
 801020a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801020e:	f1ca 0118 	rsb	r1, sl, #24
 8010212:	fa40 f301 	asr.w	r3, r0, r1
 8010216:	441d      	add	r5, r3
 8010218:	408b      	lsls	r3, r1
 801021a:	1ac0      	subs	r0, r0, r3
 801021c:	ab0e      	add	r3, sp, #56	; 0x38
 801021e:	9504      	str	r5, [sp, #16]
 8010220:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010224:	f1ca 0317 	rsb	r3, sl, #23
 8010228:	fa40 fb03 	asr.w	fp, r0, r3
 801022c:	f1bb 0f00 	cmp.w	fp, #0
 8010230:	dd65      	ble.n	80102fe <__kernel_rem_pio2+0x26e>
 8010232:	9b04      	ldr	r3, [sp, #16]
 8010234:	2200      	movs	r2, #0
 8010236:	3301      	adds	r3, #1
 8010238:	9304      	str	r3, [sp, #16]
 801023a:	4615      	mov	r5, r2
 801023c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010240:	4294      	cmp	r4, r2
 8010242:	f300 809c 	bgt.w	801037e <__kernel_rem_pio2+0x2ee>
 8010246:	f1ba 0f00 	cmp.w	sl, #0
 801024a:	dd07      	ble.n	801025c <__kernel_rem_pio2+0x1cc>
 801024c:	f1ba 0f01 	cmp.w	sl, #1
 8010250:	f000 80c0 	beq.w	80103d4 <__kernel_rem_pio2+0x344>
 8010254:	f1ba 0f02 	cmp.w	sl, #2
 8010258:	f000 80c6 	beq.w	80103e8 <__kernel_rem_pio2+0x358>
 801025c:	f1bb 0f02 	cmp.w	fp, #2
 8010260:	d14d      	bne.n	80102fe <__kernel_rem_pio2+0x26e>
 8010262:	4632      	mov	r2, r6
 8010264:	463b      	mov	r3, r7
 8010266:	4956      	ldr	r1, [pc, #344]	; (80103c0 <__kernel_rem_pio2+0x330>)
 8010268:	2000      	movs	r0, #0
 801026a:	f7f0 f80d 	bl	8000288 <__aeabi_dsub>
 801026e:	4606      	mov	r6, r0
 8010270:	460f      	mov	r7, r1
 8010272:	2d00      	cmp	r5, #0
 8010274:	d043      	beq.n	80102fe <__kernel_rem_pio2+0x26e>
 8010276:	4650      	mov	r0, sl
 8010278:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80103b0 <__kernel_rem_pio2+0x320>
 801027c:	f000 fbdc 	bl	8010a38 <scalbn>
 8010280:	4630      	mov	r0, r6
 8010282:	4639      	mov	r1, r7
 8010284:	ec53 2b10 	vmov	r2, r3, d0
 8010288:	f7ef fffe 	bl	8000288 <__aeabi_dsub>
 801028c:	4606      	mov	r6, r0
 801028e:	460f      	mov	r7, r1
 8010290:	e035      	b.n	80102fe <__kernel_rem_pio2+0x26e>
 8010292:	4b4c      	ldr	r3, [pc, #304]	; (80103c4 <__kernel_rem_pio2+0x334>)
 8010294:	2200      	movs	r2, #0
 8010296:	4630      	mov	r0, r6
 8010298:	4639      	mov	r1, r7
 801029a:	f7f0 f9ad 	bl	80005f8 <__aeabi_dmul>
 801029e:	f7f0 fc5b 	bl	8000b58 <__aeabi_d2iz>
 80102a2:	f7f0 f93f 	bl	8000524 <__aeabi_i2d>
 80102a6:	4602      	mov	r2, r0
 80102a8:	460b      	mov	r3, r1
 80102aa:	ec43 2b18 	vmov	d8, r2, r3
 80102ae:	4b46      	ldr	r3, [pc, #280]	; (80103c8 <__kernel_rem_pio2+0x338>)
 80102b0:	2200      	movs	r2, #0
 80102b2:	f7f0 f9a1 	bl	80005f8 <__aeabi_dmul>
 80102b6:	4602      	mov	r2, r0
 80102b8:	460b      	mov	r3, r1
 80102ba:	4630      	mov	r0, r6
 80102bc:	4639      	mov	r1, r7
 80102be:	f7ef ffe3 	bl	8000288 <__aeabi_dsub>
 80102c2:	f7f0 fc49 	bl	8000b58 <__aeabi_d2iz>
 80102c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80102ca:	f84b 0b04 	str.w	r0, [fp], #4
 80102ce:	ec51 0b18 	vmov	r0, r1, d8
 80102d2:	f7ef ffdb 	bl	800028c <__adddf3>
 80102d6:	f109 39ff 	add.w	r9, r9, #4294967295
 80102da:	4606      	mov	r6, r0
 80102dc:	460f      	mov	r7, r1
 80102de:	e75b      	b.n	8010198 <__kernel_rem_pio2+0x108>
 80102e0:	d106      	bne.n	80102f0 <__kernel_rem_pio2+0x260>
 80102e2:	1e63      	subs	r3, r4, #1
 80102e4:	aa0e      	add	r2, sp, #56	; 0x38
 80102e6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80102ea:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80102ee:	e79d      	b.n	801022c <__kernel_rem_pio2+0x19c>
 80102f0:	4b36      	ldr	r3, [pc, #216]	; (80103cc <__kernel_rem_pio2+0x33c>)
 80102f2:	2200      	movs	r2, #0
 80102f4:	f7f0 fc06 	bl	8000b04 <__aeabi_dcmpge>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	d13d      	bne.n	8010378 <__kernel_rem_pio2+0x2e8>
 80102fc:	4683      	mov	fp, r0
 80102fe:	2200      	movs	r2, #0
 8010300:	2300      	movs	r3, #0
 8010302:	4630      	mov	r0, r6
 8010304:	4639      	mov	r1, r7
 8010306:	f7f0 fbdf 	bl	8000ac8 <__aeabi_dcmpeq>
 801030a:	2800      	cmp	r0, #0
 801030c:	f000 80c0 	beq.w	8010490 <__kernel_rem_pio2+0x400>
 8010310:	1e65      	subs	r5, r4, #1
 8010312:	462b      	mov	r3, r5
 8010314:	2200      	movs	r2, #0
 8010316:	9902      	ldr	r1, [sp, #8]
 8010318:	428b      	cmp	r3, r1
 801031a:	da6c      	bge.n	80103f6 <__kernel_rem_pio2+0x366>
 801031c:	2a00      	cmp	r2, #0
 801031e:	f000 8089 	beq.w	8010434 <__kernel_rem_pio2+0x3a4>
 8010322:	ab0e      	add	r3, sp, #56	; 0x38
 8010324:	f1aa 0a18 	sub.w	sl, sl, #24
 8010328:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801032c:	2b00      	cmp	r3, #0
 801032e:	f000 80ad 	beq.w	801048c <__kernel_rem_pio2+0x3fc>
 8010332:	4650      	mov	r0, sl
 8010334:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80103b0 <__kernel_rem_pio2+0x320>
 8010338:	f000 fb7e 	bl	8010a38 <scalbn>
 801033c:	ab9a      	add	r3, sp, #616	; 0x268
 801033e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010342:	ec57 6b10 	vmov	r6, r7, d0
 8010346:	00ec      	lsls	r4, r5, #3
 8010348:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801034c:	46aa      	mov	sl, r5
 801034e:	f1ba 0f00 	cmp.w	sl, #0
 8010352:	f280 80d6 	bge.w	8010502 <__kernel_rem_pio2+0x472>
 8010356:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80103a8 <__kernel_rem_pio2+0x318>
 801035a:	462e      	mov	r6, r5
 801035c:	2e00      	cmp	r6, #0
 801035e:	f2c0 8104 	blt.w	801056a <__kernel_rem_pio2+0x4da>
 8010362:	ab72      	add	r3, sp, #456	; 0x1c8
 8010364:	ed8d 8b06 	vstr	d8, [sp, #24]
 8010368:	f8df a064 	ldr.w	sl, [pc, #100]	; 80103d0 <__kernel_rem_pio2+0x340>
 801036c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8010370:	f04f 0800 	mov.w	r8, #0
 8010374:	1baf      	subs	r7, r5, r6
 8010376:	e0ea      	b.n	801054e <__kernel_rem_pio2+0x4be>
 8010378:	f04f 0b02 	mov.w	fp, #2
 801037c:	e759      	b.n	8010232 <__kernel_rem_pio2+0x1a2>
 801037e:	f8d8 3000 	ldr.w	r3, [r8]
 8010382:	b955      	cbnz	r5, 801039a <__kernel_rem_pio2+0x30a>
 8010384:	b123      	cbz	r3, 8010390 <__kernel_rem_pio2+0x300>
 8010386:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801038a:	f8c8 3000 	str.w	r3, [r8]
 801038e:	2301      	movs	r3, #1
 8010390:	3201      	adds	r2, #1
 8010392:	f108 0804 	add.w	r8, r8, #4
 8010396:	461d      	mov	r5, r3
 8010398:	e752      	b.n	8010240 <__kernel_rem_pio2+0x1b0>
 801039a:	1acb      	subs	r3, r1, r3
 801039c:	f8c8 3000 	str.w	r3, [r8]
 80103a0:	462b      	mov	r3, r5
 80103a2:	e7f5      	b.n	8010390 <__kernel_rem_pio2+0x300>
 80103a4:	f3af 8000 	nop.w
	...
 80103b4:	3ff00000 	.word	0x3ff00000
 80103b8:	08013988 	.word	0x08013988
 80103bc:	40200000 	.word	0x40200000
 80103c0:	3ff00000 	.word	0x3ff00000
 80103c4:	3e700000 	.word	0x3e700000
 80103c8:	41700000 	.word	0x41700000
 80103cc:	3fe00000 	.word	0x3fe00000
 80103d0:	08013948 	.word	0x08013948
 80103d4:	1e62      	subs	r2, r4, #1
 80103d6:	ab0e      	add	r3, sp, #56	; 0x38
 80103d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103dc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80103e0:	a90e      	add	r1, sp, #56	; 0x38
 80103e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80103e6:	e739      	b.n	801025c <__kernel_rem_pio2+0x1cc>
 80103e8:	1e62      	subs	r2, r4, #1
 80103ea:	ab0e      	add	r3, sp, #56	; 0x38
 80103ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80103f4:	e7f4      	b.n	80103e0 <__kernel_rem_pio2+0x350>
 80103f6:	a90e      	add	r1, sp, #56	; 0x38
 80103f8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80103fc:	3b01      	subs	r3, #1
 80103fe:	430a      	orrs	r2, r1
 8010400:	e789      	b.n	8010316 <__kernel_rem_pio2+0x286>
 8010402:	3301      	adds	r3, #1
 8010404:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010408:	2900      	cmp	r1, #0
 801040a:	d0fa      	beq.n	8010402 <__kernel_rem_pio2+0x372>
 801040c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801040e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8010412:	446a      	add	r2, sp
 8010414:	3a98      	subs	r2, #152	; 0x98
 8010416:	920a      	str	r2, [sp, #40]	; 0x28
 8010418:	9a08      	ldr	r2, [sp, #32]
 801041a:	18e3      	adds	r3, r4, r3
 801041c:	18a5      	adds	r5, r4, r2
 801041e:	aa22      	add	r2, sp, #136	; 0x88
 8010420:	f104 0801 	add.w	r8, r4, #1
 8010424:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8010428:	9304      	str	r3, [sp, #16]
 801042a:	9b04      	ldr	r3, [sp, #16]
 801042c:	4543      	cmp	r3, r8
 801042e:	da04      	bge.n	801043a <__kernel_rem_pio2+0x3aa>
 8010430:	461c      	mov	r4, r3
 8010432:	e6a3      	b.n	801017c <__kernel_rem_pio2+0xec>
 8010434:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010436:	2301      	movs	r3, #1
 8010438:	e7e4      	b.n	8010404 <__kernel_rem_pio2+0x374>
 801043a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801043c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010440:	f7f0 f870 	bl	8000524 <__aeabi_i2d>
 8010444:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801044a:	46ab      	mov	fp, r5
 801044c:	461c      	mov	r4, r3
 801044e:	f04f 0900 	mov.w	r9, #0
 8010452:	2600      	movs	r6, #0
 8010454:	2700      	movs	r7, #0
 8010456:	9b06      	ldr	r3, [sp, #24]
 8010458:	4599      	cmp	r9, r3
 801045a:	dd06      	ble.n	801046a <__kernel_rem_pio2+0x3da>
 801045c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801045e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8010462:	f108 0801 	add.w	r8, r8, #1
 8010466:	930a      	str	r3, [sp, #40]	; 0x28
 8010468:	e7df      	b.n	801042a <__kernel_rem_pio2+0x39a>
 801046a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801046e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010472:	f7f0 f8c1 	bl	80005f8 <__aeabi_dmul>
 8010476:	4602      	mov	r2, r0
 8010478:	460b      	mov	r3, r1
 801047a:	4630      	mov	r0, r6
 801047c:	4639      	mov	r1, r7
 801047e:	f7ef ff05 	bl	800028c <__adddf3>
 8010482:	f109 0901 	add.w	r9, r9, #1
 8010486:	4606      	mov	r6, r0
 8010488:	460f      	mov	r7, r1
 801048a:	e7e4      	b.n	8010456 <__kernel_rem_pio2+0x3c6>
 801048c:	3d01      	subs	r5, #1
 801048e:	e748      	b.n	8010322 <__kernel_rem_pio2+0x292>
 8010490:	ec47 6b10 	vmov	d0, r6, r7
 8010494:	f1ca 0000 	rsb	r0, sl, #0
 8010498:	f000 face 	bl	8010a38 <scalbn>
 801049c:	ec57 6b10 	vmov	r6, r7, d0
 80104a0:	4ba0      	ldr	r3, [pc, #640]	; (8010724 <__kernel_rem_pio2+0x694>)
 80104a2:	ee10 0a10 	vmov	r0, s0
 80104a6:	2200      	movs	r2, #0
 80104a8:	4639      	mov	r1, r7
 80104aa:	f7f0 fb2b 	bl	8000b04 <__aeabi_dcmpge>
 80104ae:	b1f8      	cbz	r0, 80104f0 <__kernel_rem_pio2+0x460>
 80104b0:	4b9d      	ldr	r3, [pc, #628]	; (8010728 <__kernel_rem_pio2+0x698>)
 80104b2:	2200      	movs	r2, #0
 80104b4:	4630      	mov	r0, r6
 80104b6:	4639      	mov	r1, r7
 80104b8:	f7f0 f89e 	bl	80005f8 <__aeabi_dmul>
 80104bc:	f7f0 fb4c 	bl	8000b58 <__aeabi_d2iz>
 80104c0:	4680      	mov	r8, r0
 80104c2:	f7f0 f82f 	bl	8000524 <__aeabi_i2d>
 80104c6:	4b97      	ldr	r3, [pc, #604]	; (8010724 <__kernel_rem_pio2+0x694>)
 80104c8:	2200      	movs	r2, #0
 80104ca:	f7f0 f895 	bl	80005f8 <__aeabi_dmul>
 80104ce:	460b      	mov	r3, r1
 80104d0:	4602      	mov	r2, r0
 80104d2:	4639      	mov	r1, r7
 80104d4:	4630      	mov	r0, r6
 80104d6:	f7ef fed7 	bl	8000288 <__aeabi_dsub>
 80104da:	f7f0 fb3d 	bl	8000b58 <__aeabi_d2iz>
 80104de:	1c65      	adds	r5, r4, #1
 80104e0:	ab0e      	add	r3, sp, #56	; 0x38
 80104e2:	f10a 0a18 	add.w	sl, sl, #24
 80104e6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80104ea:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80104ee:	e720      	b.n	8010332 <__kernel_rem_pio2+0x2a2>
 80104f0:	4630      	mov	r0, r6
 80104f2:	4639      	mov	r1, r7
 80104f4:	f7f0 fb30 	bl	8000b58 <__aeabi_d2iz>
 80104f8:	ab0e      	add	r3, sp, #56	; 0x38
 80104fa:	4625      	mov	r5, r4
 80104fc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010500:	e717      	b.n	8010332 <__kernel_rem_pio2+0x2a2>
 8010502:	ab0e      	add	r3, sp, #56	; 0x38
 8010504:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010508:	f7f0 f80c 	bl	8000524 <__aeabi_i2d>
 801050c:	4632      	mov	r2, r6
 801050e:	463b      	mov	r3, r7
 8010510:	f7f0 f872 	bl	80005f8 <__aeabi_dmul>
 8010514:	4b84      	ldr	r3, [pc, #528]	; (8010728 <__kernel_rem_pio2+0x698>)
 8010516:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801051a:	2200      	movs	r2, #0
 801051c:	4630      	mov	r0, r6
 801051e:	4639      	mov	r1, r7
 8010520:	f7f0 f86a 	bl	80005f8 <__aeabi_dmul>
 8010524:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010528:	4606      	mov	r6, r0
 801052a:	460f      	mov	r7, r1
 801052c:	e70f      	b.n	801034e <__kernel_rem_pio2+0x2be>
 801052e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8010532:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8010536:	f7f0 f85f 	bl	80005f8 <__aeabi_dmul>
 801053a:	4602      	mov	r2, r0
 801053c:	460b      	mov	r3, r1
 801053e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010542:	f7ef fea3 	bl	800028c <__adddf3>
 8010546:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801054a:	f108 0801 	add.w	r8, r8, #1
 801054e:	9b02      	ldr	r3, [sp, #8]
 8010550:	4598      	cmp	r8, r3
 8010552:	dc01      	bgt.n	8010558 <__kernel_rem_pio2+0x4c8>
 8010554:	45b8      	cmp	r8, r7
 8010556:	ddea      	ble.n	801052e <__kernel_rem_pio2+0x49e>
 8010558:	ed9d 7b06 	vldr	d7, [sp, #24]
 801055c:	ab4a      	add	r3, sp, #296	; 0x128
 801055e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010562:	ed87 7b00 	vstr	d7, [r7]
 8010566:	3e01      	subs	r6, #1
 8010568:	e6f8      	b.n	801035c <__kernel_rem_pio2+0x2cc>
 801056a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801056c:	2b02      	cmp	r3, #2
 801056e:	dc0b      	bgt.n	8010588 <__kernel_rem_pio2+0x4f8>
 8010570:	2b00      	cmp	r3, #0
 8010572:	dc35      	bgt.n	80105e0 <__kernel_rem_pio2+0x550>
 8010574:	d059      	beq.n	801062a <__kernel_rem_pio2+0x59a>
 8010576:	9b04      	ldr	r3, [sp, #16]
 8010578:	f003 0007 	and.w	r0, r3, #7
 801057c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8010580:	ecbd 8b02 	vpop	{d8}
 8010584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010588:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801058a:	2b03      	cmp	r3, #3
 801058c:	d1f3      	bne.n	8010576 <__kernel_rem_pio2+0x4e6>
 801058e:	ab4a      	add	r3, sp, #296	; 0x128
 8010590:	4423      	add	r3, r4
 8010592:	9306      	str	r3, [sp, #24]
 8010594:	461c      	mov	r4, r3
 8010596:	469a      	mov	sl, r3
 8010598:	9502      	str	r5, [sp, #8]
 801059a:	9b02      	ldr	r3, [sp, #8]
 801059c:	2b00      	cmp	r3, #0
 801059e:	f1aa 0a08 	sub.w	sl, sl, #8
 80105a2:	dc6b      	bgt.n	801067c <__kernel_rem_pio2+0x5ec>
 80105a4:	46aa      	mov	sl, r5
 80105a6:	f1ba 0f01 	cmp.w	sl, #1
 80105aa:	f1a4 0408 	sub.w	r4, r4, #8
 80105ae:	f300 8085 	bgt.w	80106bc <__kernel_rem_pio2+0x62c>
 80105b2:	9c06      	ldr	r4, [sp, #24]
 80105b4:	2000      	movs	r0, #0
 80105b6:	3408      	adds	r4, #8
 80105b8:	2100      	movs	r1, #0
 80105ba:	2d01      	cmp	r5, #1
 80105bc:	f300 809d 	bgt.w	80106fa <__kernel_rem_pio2+0x66a>
 80105c0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80105c4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80105c8:	f1bb 0f00 	cmp.w	fp, #0
 80105cc:	f040 809b 	bne.w	8010706 <__kernel_rem_pio2+0x676>
 80105d0:	9b01      	ldr	r3, [sp, #4]
 80105d2:	e9c3 5600 	strd	r5, r6, [r3]
 80105d6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80105da:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80105de:	e7ca      	b.n	8010576 <__kernel_rem_pio2+0x4e6>
 80105e0:	3408      	adds	r4, #8
 80105e2:	ab4a      	add	r3, sp, #296	; 0x128
 80105e4:	441c      	add	r4, r3
 80105e6:	462e      	mov	r6, r5
 80105e8:	2000      	movs	r0, #0
 80105ea:	2100      	movs	r1, #0
 80105ec:	2e00      	cmp	r6, #0
 80105ee:	da36      	bge.n	801065e <__kernel_rem_pio2+0x5ce>
 80105f0:	f1bb 0f00 	cmp.w	fp, #0
 80105f4:	d039      	beq.n	801066a <__kernel_rem_pio2+0x5da>
 80105f6:	4602      	mov	r2, r0
 80105f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80105fc:	9c01      	ldr	r4, [sp, #4]
 80105fe:	e9c4 2300 	strd	r2, r3, [r4]
 8010602:	4602      	mov	r2, r0
 8010604:	460b      	mov	r3, r1
 8010606:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801060a:	f7ef fe3d 	bl	8000288 <__aeabi_dsub>
 801060e:	ae4c      	add	r6, sp, #304	; 0x130
 8010610:	2401      	movs	r4, #1
 8010612:	42a5      	cmp	r5, r4
 8010614:	da2c      	bge.n	8010670 <__kernel_rem_pio2+0x5e0>
 8010616:	f1bb 0f00 	cmp.w	fp, #0
 801061a:	d002      	beq.n	8010622 <__kernel_rem_pio2+0x592>
 801061c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010620:	4619      	mov	r1, r3
 8010622:	9b01      	ldr	r3, [sp, #4]
 8010624:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010628:	e7a5      	b.n	8010576 <__kernel_rem_pio2+0x4e6>
 801062a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801062e:	eb0d 0403 	add.w	r4, sp, r3
 8010632:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010636:	2000      	movs	r0, #0
 8010638:	2100      	movs	r1, #0
 801063a:	2d00      	cmp	r5, #0
 801063c:	da09      	bge.n	8010652 <__kernel_rem_pio2+0x5c2>
 801063e:	f1bb 0f00 	cmp.w	fp, #0
 8010642:	d002      	beq.n	801064a <__kernel_rem_pio2+0x5ba>
 8010644:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010648:	4619      	mov	r1, r3
 801064a:	9b01      	ldr	r3, [sp, #4]
 801064c:	e9c3 0100 	strd	r0, r1, [r3]
 8010650:	e791      	b.n	8010576 <__kernel_rem_pio2+0x4e6>
 8010652:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010656:	f7ef fe19 	bl	800028c <__adddf3>
 801065a:	3d01      	subs	r5, #1
 801065c:	e7ed      	b.n	801063a <__kernel_rem_pio2+0x5aa>
 801065e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010662:	f7ef fe13 	bl	800028c <__adddf3>
 8010666:	3e01      	subs	r6, #1
 8010668:	e7c0      	b.n	80105ec <__kernel_rem_pio2+0x55c>
 801066a:	4602      	mov	r2, r0
 801066c:	460b      	mov	r3, r1
 801066e:	e7c5      	b.n	80105fc <__kernel_rem_pio2+0x56c>
 8010670:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8010674:	f7ef fe0a 	bl	800028c <__adddf3>
 8010678:	3401      	adds	r4, #1
 801067a:	e7ca      	b.n	8010612 <__kernel_rem_pio2+0x582>
 801067c:	e9da 8900 	ldrd	r8, r9, [sl]
 8010680:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8010684:	9b02      	ldr	r3, [sp, #8]
 8010686:	3b01      	subs	r3, #1
 8010688:	9302      	str	r3, [sp, #8]
 801068a:	4632      	mov	r2, r6
 801068c:	463b      	mov	r3, r7
 801068e:	4640      	mov	r0, r8
 8010690:	4649      	mov	r1, r9
 8010692:	f7ef fdfb 	bl	800028c <__adddf3>
 8010696:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801069a:	4602      	mov	r2, r0
 801069c:	460b      	mov	r3, r1
 801069e:	4640      	mov	r0, r8
 80106a0:	4649      	mov	r1, r9
 80106a2:	f7ef fdf1 	bl	8000288 <__aeabi_dsub>
 80106a6:	4632      	mov	r2, r6
 80106a8:	463b      	mov	r3, r7
 80106aa:	f7ef fdef 	bl	800028c <__adddf3>
 80106ae:	ed9d 7b08 	vldr	d7, [sp, #32]
 80106b2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80106b6:	ed8a 7b00 	vstr	d7, [sl]
 80106ba:	e76e      	b.n	801059a <__kernel_rem_pio2+0x50a>
 80106bc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80106c0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80106c4:	4640      	mov	r0, r8
 80106c6:	4632      	mov	r2, r6
 80106c8:	463b      	mov	r3, r7
 80106ca:	4649      	mov	r1, r9
 80106cc:	f7ef fdde 	bl	800028c <__adddf3>
 80106d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80106d4:	4602      	mov	r2, r0
 80106d6:	460b      	mov	r3, r1
 80106d8:	4640      	mov	r0, r8
 80106da:	4649      	mov	r1, r9
 80106dc:	f7ef fdd4 	bl	8000288 <__aeabi_dsub>
 80106e0:	4632      	mov	r2, r6
 80106e2:	463b      	mov	r3, r7
 80106e4:	f7ef fdd2 	bl	800028c <__adddf3>
 80106e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80106ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80106f0:	ed84 7b00 	vstr	d7, [r4]
 80106f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106f8:	e755      	b.n	80105a6 <__kernel_rem_pio2+0x516>
 80106fa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80106fe:	f7ef fdc5 	bl	800028c <__adddf3>
 8010702:	3d01      	subs	r5, #1
 8010704:	e759      	b.n	80105ba <__kernel_rem_pio2+0x52a>
 8010706:	9b01      	ldr	r3, [sp, #4]
 8010708:	9a01      	ldr	r2, [sp, #4]
 801070a:	601d      	str	r5, [r3, #0]
 801070c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010710:	605c      	str	r4, [r3, #4]
 8010712:	609f      	str	r7, [r3, #8]
 8010714:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010718:	60d3      	str	r3, [r2, #12]
 801071a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801071e:	6110      	str	r0, [r2, #16]
 8010720:	6153      	str	r3, [r2, #20]
 8010722:	e728      	b.n	8010576 <__kernel_rem_pio2+0x4e6>
 8010724:	41700000 	.word	0x41700000
 8010728:	3e700000 	.word	0x3e700000
 801072c:	00000000 	.word	0x00000000

08010730 <__kernel_sin>:
 8010730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010734:	ed2d 8b04 	vpush	{d8-d9}
 8010738:	eeb0 8a41 	vmov.f32	s16, s2
 801073c:	eef0 8a61 	vmov.f32	s17, s3
 8010740:	ec55 4b10 	vmov	r4, r5, d0
 8010744:	b083      	sub	sp, #12
 8010746:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801074a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801074e:	9001      	str	r0, [sp, #4]
 8010750:	da06      	bge.n	8010760 <__kernel_sin+0x30>
 8010752:	ee10 0a10 	vmov	r0, s0
 8010756:	4629      	mov	r1, r5
 8010758:	f7f0 f9fe 	bl	8000b58 <__aeabi_d2iz>
 801075c:	2800      	cmp	r0, #0
 801075e:	d051      	beq.n	8010804 <__kernel_sin+0xd4>
 8010760:	4622      	mov	r2, r4
 8010762:	462b      	mov	r3, r5
 8010764:	4620      	mov	r0, r4
 8010766:	4629      	mov	r1, r5
 8010768:	f7ef ff46 	bl	80005f8 <__aeabi_dmul>
 801076c:	4682      	mov	sl, r0
 801076e:	468b      	mov	fp, r1
 8010770:	4602      	mov	r2, r0
 8010772:	460b      	mov	r3, r1
 8010774:	4620      	mov	r0, r4
 8010776:	4629      	mov	r1, r5
 8010778:	f7ef ff3e 	bl	80005f8 <__aeabi_dmul>
 801077c:	a341      	add	r3, pc, #260	; (adr r3, 8010884 <__kernel_sin+0x154>)
 801077e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010782:	4680      	mov	r8, r0
 8010784:	4689      	mov	r9, r1
 8010786:	4650      	mov	r0, sl
 8010788:	4659      	mov	r1, fp
 801078a:	f7ef ff35 	bl	80005f8 <__aeabi_dmul>
 801078e:	a33f      	add	r3, pc, #252	; (adr r3, 801088c <__kernel_sin+0x15c>)
 8010790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010794:	f7ef fd78 	bl	8000288 <__aeabi_dsub>
 8010798:	4652      	mov	r2, sl
 801079a:	465b      	mov	r3, fp
 801079c:	f7ef ff2c 	bl	80005f8 <__aeabi_dmul>
 80107a0:	a33c      	add	r3, pc, #240	; (adr r3, 8010894 <__kernel_sin+0x164>)
 80107a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107a6:	f7ef fd71 	bl	800028c <__adddf3>
 80107aa:	4652      	mov	r2, sl
 80107ac:	465b      	mov	r3, fp
 80107ae:	f7ef ff23 	bl	80005f8 <__aeabi_dmul>
 80107b2:	a33a      	add	r3, pc, #232	; (adr r3, 801089c <__kernel_sin+0x16c>)
 80107b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107b8:	f7ef fd66 	bl	8000288 <__aeabi_dsub>
 80107bc:	4652      	mov	r2, sl
 80107be:	465b      	mov	r3, fp
 80107c0:	f7ef ff1a 	bl	80005f8 <__aeabi_dmul>
 80107c4:	a337      	add	r3, pc, #220	; (adr r3, 80108a4 <__kernel_sin+0x174>)
 80107c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ca:	f7ef fd5f 	bl	800028c <__adddf3>
 80107ce:	9b01      	ldr	r3, [sp, #4]
 80107d0:	4606      	mov	r6, r0
 80107d2:	460f      	mov	r7, r1
 80107d4:	b9eb      	cbnz	r3, 8010812 <__kernel_sin+0xe2>
 80107d6:	4602      	mov	r2, r0
 80107d8:	460b      	mov	r3, r1
 80107da:	4650      	mov	r0, sl
 80107dc:	4659      	mov	r1, fp
 80107de:	f7ef ff0b 	bl	80005f8 <__aeabi_dmul>
 80107e2:	a325      	add	r3, pc, #148	; (adr r3, 8010878 <__kernel_sin+0x148>)
 80107e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107e8:	f7ef fd4e 	bl	8000288 <__aeabi_dsub>
 80107ec:	4642      	mov	r2, r8
 80107ee:	464b      	mov	r3, r9
 80107f0:	f7ef ff02 	bl	80005f8 <__aeabi_dmul>
 80107f4:	4602      	mov	r2, r0
 80107f6:	460b      	mov	r3, r1
 80107f8:	4620      	mov	r0, r4
 80107fa:	4629      	mov	r1, r5
 80107fc:	f7ef fd46 	bl	800028c <__adddf3>
 8010800:	4604      	mov	r4, r0
 8010802:	460d      	mov	r5, r1
 8010804:	ec45 4b10 	vmov	d0, r4, r5
 8010808:	b003      	add	sp, #12
 801080a:	ecbd 8b04 	vpop	{d8-d9}
 801080e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010812:	4b1b      	ldr	r3, [pc, #108]	; (8010880 <__kernel_sin+0x150>)
 8010814:	ec51 0b18 	vmov	r0, r1, d8
 8010818:	2200      	movs	r2, #0
 801081a:	f7ef feed 	bl	80005f8 <__aeabi_dmul>
 801081e:	4632      	mov	r2, r6
 8010820:	ec41 0b19 	vmov	d9, r0, r1
 8010824:	463b      	mov	r3, r7
 8010826:	4640      	mov	r0, r8
 8010828:	4649      	mov	r1, r9
 801082a:	f7ef fee5 	bl	80005f8 <__aeabi_dmul>
 801082e:	4602      	mov	r2, r0
 8010830:	460b      	mov	r3, r1
 8010832:	ec51 0b19 	vmov	r0, r1, d9
 8010836:	f7ef fd27 	bl	8000288 <__aeabi_dsub>
 801083a:	4652      	mov	r2, sl
 801083c:	465b      	mov	r3, fp
 801083e:	f7ef fedb 	bl	80005f8 <__aeabi_dmul>
 8010842:	ec53 2b18 	vmov	r2, r3, d8
 8010846:	f7ef fd1f 	bl	8000288 <__aeabi_dsub>
 801084a:	a30b      	add	r3, pc, #44	; (adr r3, 8010878 <__kernel_sin+0x148>)
 801084c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010850:	4606      	mov	r6, r0
 8010852:	460f      	mov	r7, r1
 8010854:	4640      	mov	r0, r8
 8010856:	4649      	mov	r1, r9
 8010858:	f7ef fece 	bl	80005f8 <__aeabi_dmul>
 801085c:	4602      	mov	r2, r0
 801085e:	460b      	mov	r3, r1
 8010860:	4630      	mov	r0, r6
 8010862:	4639      	mov	r1, r7
 8010864:	f7ef fd12 	bl	800028c <__adddf3>
 8010868:	4602      	mov	r2, r0
 801086a:	460b      	mov	r3, r1
 801086c:	4620      	mov	r0, r4
 801086e:	4629      	mov	r1, r5
 8010870:	f7ef fd0a 	bl	8000288 <__aeabi_dsub>
 8010874:	e7c4      	b.n	8010800 <__kernel_sin+0xd0>
 8010876:	bf00      	nop
 8010878:	55555549 	.word	0x55555549
 801087c:	3fc55555 	.word	0x3fc55555
 8010880:	3fe00000 	.word	0x3fe00000
 8010884:	5acfd57c 	.word	0x5acfd57c
 8010888:	3de5d93a 	.word	0x3de5d93a
 801088c:	8a2b9ceb 	.word	0x8a2b9ceb
 8010890:	3e5ae5e6 	.word	0x3e5ae5e6
 8010894:	57b1fe7d 	.word	0x57b1fe7d
 8010898:	3ec71de3 	.word	0x3ec71de3
 801089c:	19c161d5 	.word	0x19c161d5
 80108a0:	3f2a01a0 	.word	0x3f2a01a0
 80108a4:	1110f8a6 	.word	0x1110f8a6
 80108a8:	3f811111 	.word	0x3f811111

080108ac <with_errno>:
 80108ac:	b570      	push	{r4, r5, r6, lr}
 80108ae:	4604      	mov	r4, r0
 80108b0:	460d      	mov	r5, r1
 80108b2:	4616      	mov	r6, r2
 80108b4:	f000 f946 	bl	8010b44 <__errno>
 80108b8:	4629      	mov	r1, r5
 80108ba:	6006      	str	r6, [r0, #0]
 80108bc:	4620      	mov	r0, r4
 80108be:	bd70      	pop	{r4, r5, r6, pc}

080108c0 <xflow>:
 80108c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80108c2:	4614      	mov	r4, r2
 80108c4:	461d      	mov	r5, r3
 80108c6:	b108      	cbz	r0, 80108cc <xflow+0xc>
 80108c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80108cc:	e9cd 2300 	strd	r2, r3, [sp]
 80108d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80108d4:	4620      	mov	r0, r4
 80108d6:	4629      	mov	r1, r5
 80108d8:	f7ef fe8e 	bl	80005f8 <__aeabi_dmul>
 80108dc:	2222      	movs	r2, #34	; 0x22
 80108de:	b003      	add	sp, #12
 80108e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80108e4:	f7ff bfe2 	b.w	80108ac <with_errno>

080108e8 <__math_uflow>:
 80108e8:	b508      	push	{r3, lr}
 80108ea:	2200      	movs	r2, #0
 80108ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80108f0:	f7ff ffe6 	bl	80108c0 <xflow>
 80108f4:	ec41 0b10 	vmov	d0, r0, r1
 80108f8:	bd08      	pop	{r3, pc}

080108fa <__math_oflow>:
 80108fa:	b508      	push	{r3, lr}
 80108fc:	2200      	movs	r2, #0
 80108fe:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010902:	f7ff ffdd 	bl	80108c0 <xflow>
 8010906:	ec41 0b10 	vmov	d0, r0, r1
 801090a:	bd08      	pop	{r3, pc}

0801090c <fabs>:
 801090c:	ec51 0b10 	vmov	r0, r1, d0
 8010910:	ee10 2a10 	vmov	r2, s0
 8010914:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010918:	ec43 2b10 	vmov	d0, r2, r3
 801091c:	4770      	bx	lr

0801091e <finite>:
 801091e:	b082      	sub	sp, #8
 8010920:	ed8d 0b00 	vstr	d0, [sp]
 8010924:	9801      	ldr	r0, [sp, #4]
 8010926:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801092a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801092e:	0fc0      	lsrs	r0, r0, #31
 8010930:	b002      	add	sp, #8
 8010932:	4770      	bx	lr
 8010934:	0000      	movs	r0, r0
	...

08010938 <floor>:
 8010938:	ec51 0b10 	vmov	r0, r1, d0
 801093c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010940:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010944:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010948:	2e13      	cmp	r6, #19
 801094a:	ee10 5a10 	vmov	r5, s0
 801094e:	ee10 8a10 	vmov	r8, s0
 8010952:	460c      	mov	r4, r1
 8010954:	dc32      	bgt.n	80109bc <floor+0x84>
 8010956:	2e00      	cmp	r6, #0
 8010958:	da14      	bge.n	8010984 <floor+0x4c>
 801095a:	a333      	add	r3, pc, #204	; (adr r3, 8010a28 <floor+0xf0>)
 801095c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010960:	f7ef fc94 	bl	800028c <__adddf3>
 8010964:	2200      	movs	r2, #0
 8010966:	2300      	movs	r3, #0
 8010968:	f7f0 f8d6 	bl	8000b18 <__aeabi_dcmpgt>
 801096c:	b138      	cbz	r0, 801097e <floor+0x46>
 801096e:	2c00      	cmp	r4, #0
 8010970:	da57      	bge.n	8010a22 <floor+0xea>
 8010972:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010976:	431d      	orrs	r5, r3
 8010978:	d001      	beq.n	801097e <floor+0x46>
 801097a:	4c2d      	ldr	r4, [pc, #180]	; (8010a30 <floor+0xf8>)
 801097c:	2500      	movs	r5, #0
 801097e:	4621      	mov	r1, r4
 8010980:	4628      	mov	r0, r5
 8010982:	e025      	b.n	80109d0 <floor+0x98>
 8010984:	4f2b      	ldr	r7, [pc, #172]	; (8010a34 <floor+0xfc>)
 8010986:	4137      	asrs	r7, r6
 8010988:	ea01 0307 	and.w	r3, r1, r7
 801098c:	4303      	orrs	r3, r0
 801098e:	d01f      	beq.n	80109d0 <floor+0x98>
 8010990:	a325      	add	r3, pc, #148	; (adr r3, 8010a28 <floor+0xf0>)
 8010992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010996:	f7ef fc79 	bl	800028c <__adddf3>
 801099a:	2200      	movs	r2, #0
 801099c:	2300      	movs	r3, #0
 801099e:	f7f0 f8bb 	bl	8000b18 <__aeabi_dcmpgt>
 80109a2:	2800      	cmp	r0, #0
 80109a4:	d0eb      	beq.n	801097e <floor+0x46>
 80109a6:	2c00      	cmp	r4, #0
 80109a8:	bfbe      	ittt	lt
 80109aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80109ae:	fa43 f606 	asrlt.w	r6, r3, r6
 80109b2:	19a4      	addlt	r4, r4, r6
 80109b4:	ea24 0407 	bic.w	r4, r4, r7
 80109b8:	2500      	movs	r5, #0
 80109ba:	e7e0      	b.n	801097e <floor+0x46>
 80109bc:	2e33      	cmp	r6, #51	; 0x33
 80109be:	dd0b      	ble.n	80109d8 <floor+0xa0>
 80109c0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80109c4:	d104      	bne.n	80109d0 <floor+0x98>
 80109c6:	ee10 2a10 	vmov	r2, s0
 80109ca:	460b      	mov	r3, r1
 80109cc:	f7ef fc5e 	bl	800028c <__adddf3>
 80109d0:	ec41 0b10 	vmov	d0, r0, r1
 80109d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109d8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80109dc:	f04f 33ff 	mov.w	r3, #4294967295
 80109e0:	fa23 f707 	lsr.w	r7, r3, r7
 80109e4:	4207      	tst	r7, r0
 80109e6:	d0f3      	beq.n	80109d0 <floor+0x98>
 80109e8:	a30f      	add	r3, pc, #60	; (adr r3, 8010a28 <floor+0xf0>)
 80109ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ee:	f7ef fc4d 	bl	800028c <__adddf3>
 80109f2:	2200      	movs	r2, #0
 80109f4:	2300      	movs	r3, #0
 80109f6:	f7f0 f88f 	bl	8000b18 <__aeabi_dcmpgt>
 80109fa:	2800      	cmp	r0, #0
 80109fc:	d0bf      	beq.n	801097e <floor+0x46>
 80109fe:	2c00      	cmp	r4, #0
 8010a00:	da02      	bge.n	8010a08 <floor+0xd0>
 8010a02:	2e14      	cmp	r6, #20
 8010a04:	d103      	bne.n	8010a0e <floor+0xd6>
 8010a06:	3401      	adds	r4, #1
 8010a08:	ea25 0507 	bic.w	r5, r5, r7
 8010a0c:	e7b7      	b.n	801097e <floor+0x46>
 8010a0e:	2301      	movs	r3, #1
 8010a10:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010a14:	fa03 f606 	lsl.w	r6, r3, r6
 8010a18:	4435      	add	r5, r6
 8010a1a:	4545      	cmp	r5, r8
 8010a1c:	bf38      	it	cc
 8010a1e:	18e4      	addcc	r4, r4, r3
 8010a20:	e7f2      	b.n	8010a08 <floor+0xd0>
 8010a22:	2500      	movs	r5, #0
 8010a24:	462c      	mov	r4, r5
 8010a26:	e7aa      	b.n	801097e <floor+0x46>
 8010a28:	8800759c 	.word	0x8800759c
 8010a2c:	7e37e43c 	.word	0x7e37e43c
 8010a30:	bff00000 	.word	0xbff00000
 8010a34:	000fffff 	.word	0x000fffff

08010a38 <scalbn>:
 8010a38:	b570      	push	{r4, r5, r6, lr}
 8010a3a:	ec55 4b10 	vmov	r4, r5, d0
 8010a3e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010a42:	4606      	mov	r6, r0
 8010a44:	462b      	mov	r3, r5
 8010a46:	b99a      	cbnz	r2, 8010a70 <scalbn+0x38>
 8010a48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010a4c:	4323      	orrs	r3, r4
 8010a4e:	d036      	beq.n	8010abe <scalbn+0x86>
 8010a50:	4b39      	ldr	r3, [pc, #228]	; (8010b38 <scalbn+0x100>)
 8010a52:	4629      	mov	r1, r5
 8010a54:	ee10 0a10 	vmov	r0, s0
 8010a58:	2200      	movs	r2, #0
 8010a5a:	f7ef fdcd 	bl	80005f8 <__aeabi_dmul>
 8010a5e:	4b37      	ldr	r3, [pc, #220]	; (8010b3c <scalbn+0x104>)
 8010a60:	429e      	cmp	r6, r3
 8010a62:	4604      	mov	r4, r0
 8010a64:	460d      	mov	r5, r1
 8010a66:	da10      	bge.n	8010a8a <scalbn+0x52>
 8010a68:	a32b      	add	r3, pc, #172	; (adr r3, 8010b18 <scalbn+0xe0>)
 8010a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a6e:	e03a      	b.n	8010ae6 <scalbn+0xae>
 8010a70:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010a74:	428a      	cmp	r2, r1
 8010a76:	d10c      	bne.n	8010a92 <scalbn+0x5a>
 8010a78:	ee10 2a10 	vmov	r2, s0
 8010a7c:	4620      	mov	r0, r4
 8010a7e:	4629      	mov	r1, r5
 8010a80:	f7ef fc04 	bl	800028c <__adddf3>
 8010a84:	4604      	mov	r4, r0
 8010a86:	460d      	mov	r5, r1
 8010a88:	e019      	b.n	8010abe <scalbn+0x86>
 8010a8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010a8e:	460b      	mov	r3, r1
 8010a90:	3a36      	subs	r2, #54	; 0x36
 8010a92:	4432      	add	r2, r6
 8010a94:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010a98:	428a      	cmp	r2, r1
 8010a9a:	dd08      	ble.n	8010aae <scalbn+0x76>
 8010a9c:	2d00      	cmp	r5, #0
 8010a9e:	a120      	add	r1, pc, #128	; (adr r1, 8010b20 <scalbn+0xe8>)
 8010aa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010aa4:	da1c      	bge.n	8010ae0 <scalbn+0xa8>
 8010aa6:	a120      	add	r1, pc, #128	; (adr r1, 8010b28 <scalbn+0xf0>)
 8010aa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010aac:	e018      	b.n	8010ae0 <scalbn+0xa8>
 8010aae:	2a00      	cmp	r2, #0
 8010ab0:	dd08      	ble.n	8010ac4 <scalbn+0x8c>
 8010ab2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010ab6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010aba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010abe:	ec45 4b10 	vmov	d0, r4, r5
 8010ac2:	bd70      	pop	{r4, r5, r6, pc}
 8010ac4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010ac8:	da19      	bge.n	8010afe <scalbn+0xc6>
 8010aca:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010ace:	429e      	cmp	r6, r3
 8010ad0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010ad4:	dd0a      	ble.n	8010aec <scalbn+0xb4>
 8010ad6:	a112      	add	r1, pc, #72	; (adr r1, 8010b20 <scalbn+0xe8>)
 8010ad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d1e2      	bne.n	8010aa6 <scalbn+0x6e>
 8010ae0:	a30f      	add	r3, pc, #60	; (adr r3, 8010b20 <scalbn+0xe8>)
 8010ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ae6:	f7ef fd87 	bl	80005f8 <__aeabi_dmul>
 8010aea:	e7cb      	b.n	8010a84 <scalbn+0x4c>
 8010aec:	a10a      	add	r1, pc, #40	; (adr r1, 8010b18 <scalbn+0xe0>)
 8010aee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d0b8      	beq.n	8010a68 <scalbn+0x30>
 8010af6:	a10e      	add	r1, pc, #56	; (adr r1, 8010b30 <scalbn+0xf8>)
 8010af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010afc:	e7b4      	b.n	8010a68 <scalbn+0x30>
 8010afe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010b02:	3236      	adds	r2, #54	; 0x36
 8010b04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010b08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	4b0c      	ldr	r3, [pc, #48]	; (8010b40 <scalbn+0x108>)
 8010b10:	2200      	movs	r2, #0
 8010b12:	e7e8      	b.n	8010ae6 <scalbn+0xae>
 8010b14:	f3af 8000 	nop.w
 8010b18:	c2f8f359 	.word	0xc2f8f359
 8010b1c:	01a56e1f 	.word	0x01a56e1f
 8010b20:	8800759c 	.word	0x8800759c
 8010b24:	7e37e43c 	.word	0x7e37e43c
 8010b28:	8800759c 	.word	0x8800759c
 8010b2c:	fe37e43c 	.word	0xfe37e43c
 8010b30:	c2f8f359 	.word	0xc2f8f359
 8010b34:	81a56e1f 	.word	0x81a56e1f
 8010b38:	43500000 	.word	0x43500000
 8010b3c:	ffff3cb0 	.word	0xffff3cb0
 8010b40:	3c900000 	.word	0x3c900000

08010b44 <__errno>:
 8010b44:	4b01      	ldr	r3, [pc, #4]	; (8010b4c <__errno+0x8>)
 8010b46:	6818      	ldr	r0, [r3, #0]
 8010b48:	4770      	bx	lr
 8010b4a:	bf00      	nop
 8010b4c:	20000080 	.word	0x20000080

08010b50 <__libc_init_array>:
 8010b50:	b570      	push	{r4, r5, r6, lr}
 8010b52:	4d0d      	ldr	r5, [pc, #52]	; (8010b88 <__libc_init_array+0x38>)
 8010b54:	4c0d      	ldr	r4, [pc, #52]	; (8010b8c <__libc_init_array+0x3c>)
 8010b56:	1b64      	subs	r4, r4, r5
 8010b58:	10a4      	asrs	r4, r4, #2
 8010b5a:	2600      	movs	r6, #0
 8010b5c:	42a6      	cmp	r6, r4
 8010b5e:	d109      	bne.n	8010b74 <__libc_init_array+0x24>
 8010b60:	4d0b      	ldr	r5, [pc, #44]	; (8010b90 <__libc_init_array+0x40>)
 8010b62:	4c0c      	ldr	r4, [pc, #48]	; (8010b94 <__libc_init_array+0x44>)
 8010b64:	f001 f834 	bl	8011bd0 <_init>
 8010b68:	1b64      	subs	r4, r4, r5
 8010b6a:	10a4      	asrs	r4, r4, #2
 8010b6c:	2600      	movs	r6, #0
 8010b6e:	42a6      	cmp	r6, r4
 8010b70:	d105      	bne.n	8010b7e <__libc_init_array+0x2e>
 8010b72:	bd70      	pop	{r4, r5, r6, pc}
 8010b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b78:	4798      	blx	r3
 8010b7a:	3601      	adds	r6, #1
 8010b7c:	e7ee      	b.n	8010b5c <__libc_init_array+0xc>
 8010b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b82:	4798      	blx	r3
 8010b84:	3601      	adds	r6, #1
 8010b86:	e7f2      	b.n	8010b6e <__libc_init_array+0x1e>
 8010b88:	08013a38 	.word	0x08013a38
 8010b8c:	08013a38 	.word	0x08013a38
 8010b90:	08013a38 	.word	0x08013a38
 8010b94:	08013a3c 	.word	0x08013a3c

08010b98 <malloc>:
 8010b98:	4b02      	ldr	r3, [pc, #8]	; (8010ba4 <malloc+0xc>)
 8010b9a:	4601      	mov	r1, r0
 8010b9c:	6818      	ldr	r0, [r3, #0]
 8010b9e:	f000 b87f 	b.w	8010ca0 <_malloc_r>
 8010ba2:	bf00      	nop
 8010ba4:	20000080 	.word	0x20000080

08010ba8 <free>:
 8010ba8:	4b02      	ldr	r3, [pc, #8]	; (8010bb4 <free+0xc>)
 8010baa:	4601      	mov	r1, r0
 8010bac:	6818      	ldr	r0, [r3, #0]
 8010bae:	f000 b80b 	b.w	8010bc8 <_free_r>
 8010bb2:	bf00      	nop
 8010bb4:	20000080 	.word	0x20000080

08010bb8 <memset>:
 8010bb8:	4402      	add	r2, r0
 8010bba:	4603      	mov	r3, r0
 8010bbc:	4293      	cmp	r3, r2
 8010bbe:	d100      	bne.n	8010bc2 <memset+0xa>
 8010bc0:	4770      	bx	lr
 8010bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8010bc6:	e7f9      	b.n	8010bbc <memset+0x4>

08010bc8 <_free_r>:
 8010bc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010bca:	2900      	cmp	r1, #0
 8010bcc:	d044      	beq.n	8010c58 <_free_r+0x90>
 8010bce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010bd2:	9001      	str	r0, [sp, #4]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	f1a1 0404 	sub.w	r4, r1, #4
 8010bda:	bfb8      	it	lt
 8010bdc:	18e4      	addlt	r4, r4, r3
 8010bde:	f000 fc51 	bl	8011484 <__malloc_lock>
 8010be2:	4a1e      	ldr	r2, [pc, #120]	; (8010c5c <_free_r+0x94>)
 8010be4:	9801      	ldr	r0, [sp, #4]
 8010be6:	6813      	ldr	r3, [r2, #0]
 8010be8:	b933      	cbnz	r3, 8010bf8 <_free_r+0x30>
 8010bea:	6063      	str	r3, [r4, #4]
 8010bec:	6014      	str	r4, [r2, #0]
 8010bee:	b003      	add	sp, #12
 8010bf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010bf4:	f000 bc4c 	b.w	8011490 <__malloc_unlock>
 8010bf8:	42a3      	cmp	r3, r4
 8010bfa:	d908      	bls.n	8010c0e <_free_r+0x46>
 8010bfc:	6825      	ldr	r5, [r4, #0]
 8010bfe:	1961      	adds	r1, r4, r5
 8010c00:	428b      	cmp	r3, r1
 8010c02:	bf01      	itttt	eq
 8010c04:	6819      	ldreq	r1, [r3, #0]
 8010c06:	685b      	ldreq	r3, [r3, #4]
 8010c08:	1949      	addeq	r1, r1, r5
 8010c0a:	6021      	streq	r1, [r4, #0]
 8010c0c:	e7ed      	b.n	8010bea <_free_r+0x22>
 8010c0e:	461a      	mov	r2, r3
 8010c10:	685b      	ldr	r3, [r3, #4]
 8010c12:	b10b      	cbz	r3, 8010c18 <_free_r+0x50>
 8010c14:	42a3      	cmp	r3, r4
 8010c16:	d9fa      	bls.n	8010c0e <_free_r+0x46>
 8010c18:	6811      	ldr	r1, [r2, #0]
 8010c1a:	1855      	adds	r5, r2, r1
 8010c1c:	42a5      	cmp	r5, r4
 8010c1e:	d10b      	bne.n	8010c38 <_free_r+0x70>
 8010c20:	6824      	ldr	r4, [r4, #0]
 8010c22:	4421      	add	r1, r4
 8010c24:	1854      	adds	r4, r2, r1
 8010c26:	42a3      	cmp	r3, r4
 8010c28:	6011      	str	r1, [r2, #0]
 8010c2a:	d1e0      	bne.n	8010bee <_free_r+0x26>
 8010c2c:	681c      	ldr	r4, [r3, #0]
 8010c2e:	685b      	ldr	r3, [r3, #4]
 8010c30:	6053      	str	r3, [r2, #4]
 8010c32:	4421      	add	r1, r4
 8010c34:	6011      	str	r1, [r2, #0]
 8010c36:	e7da      	b.n	8010bee <_free_r+0x26>
 8010c38:	d902      	bls.n	8010c40 <_free_r+0x78>
 8010c3a:	230c      	movs	r3, #12
 8010c3c:	6003      	str	r3, [r0, #0]
 8010c3e:	e7d6      	b.n	8010bee <_free_r+0x26>
 8010c40:	6825      	ldr	r5, [r4, #0]
 8010c42:	1961      	adds	r1, r4, r5
 8010c44:	428b      	cmp	r3, r1
 8010c46:	bf04      	itt	eq
 8010c48:	6819      	ldreq	r1, [r3, #0]
 8010c4a:	685b      	ldreq	r3, [r3, #4]
 8010c4c:	6063      	str	r3, [r4, #4]
 8010c4e:	bf04      	itt	eq
 8010c50:	1949      	addeq	r1, r1, r5
 8010c52:	6021      	streq	r1, [r4, #0]
 8010c54:	6054      	str	r4, [r2, #4]
 8010c56:	e7ca      	b.n	8010bee <_free_r+0x26>
 8010c58:	b003      	add	sp, #12
 8010c5a:	bd30      	pop	{r4, r5, pc}
 8010c5c:	200059d4 	.word	0x200059d4

08010c60 <sbrk_aligned>:
 8010c60:	b570      	push	{r4, r5, r6, lr}
 8010c62:	4e0e      	ldr	r6, [pc, #56]	; (8010c9c <sbrk_aligned+0x3c>)
 8010c64:	460c      	mov	r4, r1
 8010c66:	6831      	ldr	r1, [r6, #0]
 8010c68:	4605      	mov	r5, r0
 8010c6a:	b911      	cbnz	r1, 8010c72 <sbrk_aligned+0x12>
 8010c6c:	f000 f91a 	bl	8010ea4 <_sbrk_r>
 8010c70:	6030      	str	r0, [r6, #0]
 8010c72:	4621      	mov	r1, r4
 8010c74:	4628      	mov	r0, r5
 8010c76:	f000 f915 	bl	8010ea4 <_sbrk_r>
 8010c7a:	1c43      	adds	r3, r0, #1
 8010c7c:	d00a      	beq.n	8010c94 <sbrk_aligned+0x34>
 8010c7e:	1cc4      	adds	r4, r0, #3
 8010c80:	f024 0403 	bic.w	r4, r4, #3
 8010c84:	42a0      	cmp	r0, r4
 8010c86:	d007      	beq.n	8010c98 <sbrk_aligned+0x38>
 8010c88:	1a21      	subs	r1, r4, r0
 8010c8a:	4628      	mov	r0, r5
 8010c8c:	f000 f90a 	bl	8010ea4 <_sbrk_r>
 8010c90:	3001      	adds	r0, #1
 8010c92:	d101      	bne.n	8010c98 <sbrk_aligned+0x38>
 8010c94:	f04f 34ff 	mov.w	r4, #4294967295
 8010c98:	4620      	mov	r0, r4
 8010c9a:	bd70      	pop	{r4, r5, r6, pc}
 8010c9c:	200059d8 	.word	0x200059d8

08010ca0 <_malloc_r>:
 8010ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ca4:	1ccd      	adds	r5, r1, #3
 8010ca6:	f025 0503 	bic.w	r5, r5, #3
 8010caa:	3508      	adds	r5, #8
 8010cac:	2d0c      	cmp	r5, #12
 8010cae:	bf38      	it	cc
 8010cb0:	250c      	movcc	r5, #12
 8010cb2:	2d00      	cmp	r5, #0
 8010cb4:	4607      	mov	r7, r0
 8010cb6:	db01      	blt.n	8010cbc <_malloc_r+0x1c>
 8010cb8:	42a9      	cmp	r1, r5
 8010cba:	d905      	bls.n	8010cc8 <_malloc_r+0x28>
 8010cbc:	230c      	movs	r3, #12
 8010cbe:	603b      	str	r3, [r7, #0]
 8010cc0:	2600      	movs	r6, #0
 8010cc2:	4630      	mov	r0, r6
 8010cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cc8:	4e2e      	ldr	r6, [pc, #184]	; (8010d84 <_malloc_r+0xe4>)
 8010cca:	f000 fbdb 	bl	8011484 <__malloc_lock>
 8010cce:	6833      	ldr	r3, [r6, #0]
 8010cd0:	461c      	mov	r4, r3
 8010cd2:	bb34      	cbnz	r4, 8010d22 <_malloc_r+0x82>
 8010cd4:	4629      	mov	r1, r5
 8010cd6:	4638      	mov	r0, r7
 8010cd8:	f7ff ffc2 	bl	8010c60 <sbrk_aligned>
 8010cdc:	1c43      	adds	r3, r0, #1
 8010cde:	4604      	mov	r4, r0
 8010ce0:	d14d      	bne.n	8010d7e <_malloc_r+0xde>
 8010ce2:	6834      	ldr	r4, [r6, #0]
 8010ce4:	4626      	mov	r6, r4
 8010ce6:	2e00      	cmp	r6, #0
 8010ce8:	d140      	bne.n	8010d6c <_malloc_r+0xcc>
 8010cea:	6823      	ldr	r3, [r4, #0]
 8010cec:	4631      	mov	r1, r6
 8010cee:	4638      	mov	r0, r7
 8010cf0:	eb04 0803 	add.w	r8, r4, r3
 8010cf4:	f000 f8d6 	bl	8010ea4 <_sbrk_r>
 8010cf8:	4580      	cmp	r8, r0
 8010cfa:	d13a      	bne.n	8010d72 <_malloc_r+0xd2>
 8010cfc:	6821      	ldr	r1, [r4, #0]
 8010cfe:	3503      	adds	r5, #3
 8010d00:	1a6d      	subs	r5, r5, r1
 8010d02:	f025 0503 	bic.w	r5, r5, #3
 8010d06:	3508      	adds	r5, #8
 8010d08:	2d0c      	cmp	r5, #12
 8010d0a:	bf38      	it	cc
 8010d0c:	250c      	movcc	r5, #12
 8010d0e:	4629      	mov	r1, r5
 8010d10:	4638      	mov	r0, r7
 8010d12:	f7ff ffa5 	bl	8010c60 <sbrk_aligned>
 8010d16:	3001      	adds	r0, #1
 8010d18:	d02b      	beq.n	8010d72 <_malloc_r+0xd2>
 8010d1a:	6823      	ldr	r3, [r4, #0]
 8010d1c:	442b      	add	r3, r5
 8010d1e:	6023      	str	r3, [r4, #0]
 8010d20:	e00e      	b.n	8010d40 <_malloc_r+0xa0>
 8010d22:	6822      	ldr	r2, [r4, #0]
 8010d24:	1b52      	subs	r2, r2, r5
 8010d26:	d41e      	bmi.n	8010d66 <_malloc_r+0xc6>
 8010d28:	2a0b      	cmp	r2, #11
 8010d2a:	d916      	bls.n	8010d5a <_malloc_r+0xba>
 8010d2c:	1961      	adds	r1, r4, r5
 8010d2e:	42a3      	cmp	r3, r4
 8010d30:	6025      	str	r5, [r4, #0]
 8010d32:	bf18      	it	ne
 8010d34:	6059      	strne	r1, [r3, #4]
 8010d36:	6863      	ldr	r3, [r4, #4]
 8010d38:	bf08      	it	eq
 8010d3a:	6031      	streq	r1, [r6, #0]
 8010d3c:	5162      	str	r2, [r4, r5]
 8010d3e:	604b      	str	r3, [r1, #4]
 8010d40:	4638      	mov	r0, r7
 8010d42:	f104 060b 	add.w	r6, r4, #11
 8010d46:	f000 fba3 	bl	8011490 <__malloc_unlock>
 8010d4a:	f026 0607 	bic.w	r6, r6, #7
 8010d4e:	1d23      	adds	r3, r4, #4
 8010d50:	1af2      	subs	r2, r6, r3
 8010d52:	d0b6      	beq.n	8010cc2 <_malloc_r+0x22>
 8010d54:	1b9b      	subs	r3, r3, r6
 8010d56:	50a3      	str	r3, [r4, r2]
 8010d58:	e7b3      	b.n	8010cc2 <_malloc_r+0x22>
 8010d5a:	6862      	ldr	r2, [r4, #4]
 8010d5c:	42a3      	cmp	r3, r4
 8010d5e:	bf0c      	ite	eq
 8010d60:	6032      	streq	r2, [r6, #0]
 8010d62:	605a      	strne	r2, [r3, #4]
 8010d64:	e7ec      	b.n	8010d40 <_malloc_r+0xa0>
 8010d66:	4623      	mov	r3, r4
 8010d68:	6864      	ldr	r4, [r4, #4]
 8010d6a:	e7b2      	b.n	8010cd2 <_malloc_r+0x32>
 8010d6c:	4634      	mov	r4, r6
 8010d6e:	6876      	ldr	r6, [r6, #4]
 8010d70:	e7b9      	b.n	8010ce6 <_malloc_r+0x46>
 8010d72:	230c      	movs	r3, #12
 8010d74:	603b      	str	r3, [r7, #0]
 8010d76:	4638      	mov	r0, r7
 8010d78:	f000 fb8a 	bl	8011490 <__malloc_unlock>
 8010d7c:	e7a1      	b.n	8010cc2 <_malloc_r+0x22>
 8010d7e:	6025      	str	r5, [r4, #0]
 8010d80:	e7de      	b.n	8010d40 <_malloc_r+0xa0>
 8010d82:	bf00      	nop
 8010d84:	200059d4 	.word	0x200059d4

08010d88 <iprintf>:
 8010d88:	b40f      	push	{r0, r1, r2, r3}
 8010d8a:	4b0a      	ldr	r3, [pc, #40]	; (8010db4 <iprintf+0x2c>)
 8010d8c:	b513      	push	{r0, r1, r4, lr}
 8010d8e:	681c      	ldr	r4, [r3, #0]
 8010d90:	b124      	cbz	r4, 8010d9c <iprintf+0x14>
 8010d92:	69a3      	ldr	r3, [r4, #24]
 8010d94:	b913      	cbnz	r3, 8010d9c <iprintf+0x14>
 8010d96:	4620      	mov	r0, r4
 8010d98:	f000 fa6e 	bl	8011278 <__sinit>
 8010d9c:	ab05      	add	r3, sp, #20
 8010d9e:	9a04      	ldr	r2, [sp, #16]
 8010da0:	68a1      	ldr	r1, [r4, #8]
 8010da2:	9301      	str	r3, [sp, #4]
 8010da4:	4620      	mov	r0, r4
 8010da6:	f000 fba3 	bl	80114f0 <_vfiprintf_r>
 8010daa:	b002      	add	sp, #8
 8010dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010db0:	b004      	add	sp, #16
 8010db2:	4770      	bx	lr
 8010db4:	20000080 	.word	0x20000080

08010db8 <_puts_r>:
 8010db8:	b570      	push	{r4, r5, r6, lr}
 8010dba:	460e      	mov	r6, r1
 8010dbc:	4605      	mov	r5, r0
 8010dbe:	b118      	cbz	r0, 8010dc8 <_puts_r+0x10>
 8010dc0:	6983      	ldr	r3, [r0, #24]
 8010dc2:	b90b      	cbnz	r3, 8010dc8 <_puts_r+0x10>
 8010dc4:	f000 fa58 	bl	8011278 <__sinit>
 8010dc8:	69ab      	ldr	r3, [r5, #24]
 8010dca:	68ac      	ldr	r4, [r5, #8]
 8010dcc:	b913      	cbnz	r3, 8010dd4 <_puts_r+0x1c>
 8010dce:	4628      	mov	r0, r5
 8010dd0:	f000 fa52 	bl	8011278 <__sinit>
 8010dd4:	4b2c      	ldr	r3, [pc, #176]	; (8010e88 <_puts_r+0xd0>)
 8010dd6:	429c      	cmp	r4, r3
 8010dd8:	d120      	bne.n	8010e1c <_puts_r+0x64>
 8010dda:	686c      	ldr	r4, [r5, #4]
 8010ddc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010dde:	07db      	lsls	r3, r3, #31
 8010de0:	d405      	bmi.n	8010dee <_puts_r+0x36>
 8010de2:	89a3      	ldrh	r3, [r4, #12]
 8010de4:	0598      	lsls	r0, r3, #22
 8010de6:	d402      	bmi.n	8010dee <_puts_r+0x36>
 8010de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010dea:	f000 fae3 	bl	80113b4 <__retarget_lock_acquire_recursive>
 8010dee:	89a3      	ldrh	r3, [r4, #12]
 8010df0:	0719      	lsls	r1, r3, #28
 8010df2:	d51d      	bpl.n	8010e30 <_puts_r+0x78>
 8010df4:	6923      	ldr	r3, [r4, #16]
 8010df6:	b1db      	cbz	r3, 8010e30 <_puts_r+0x78>
 8010df8:	3e01      	subs	r6, #1
 8010dfa:	68a3      	ldr	r3, [r4, #8]
 8010dfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010e00:	3b01      	subs	r3, #1
 8010e02:	60a3      	str	r3, [r4, #8]
 8010e04:	bb39      	cbnz	r1, 8010e56 <_puts_r+0x9e>
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	da38      	bge.n	8010e7c <_puts_r+0xc4>
 8010e0a:	4622      	mov	r2, r4
 8010e0c:	210a      	movs	r1, #10
 8010e0e:	4628      	mov	r0, r5
 8010e10:	f000 f858 	bl	8010ec4 <__swbuf_r>
 8010e14:	3001      	adds	r0, #1
 8010e16:	d011      	beq.n	8010e3c <_puts_r+0x84>
 8010e18:	250a      	movs	r5, #10
 8010e1a:	e011      	b.n	8010e40 <_puts_r+0x88>
 8010e1c:	4b1b      	ldr	r3, [pc, #108]	; (8010e8c <_puts_r+0xd4>)
 8010e1e:	429c      	cmp	r4, r3
 8010e20:	d101      	bne.n	8010e26 <_puts_r+0x6e>
 8010e22:	68ac      	ldr	r4, [r5, #8]
 8010e24:	e7da      	b.n	8010ddc <_puts_r+0x24>
 8010e26:	4b1a      	ldr	r3, [pc, #104]	; (8010e90 <_puts_r+0xd8>)
 8010e28:	429c      	cmp	r4, r3
 8010e2a:	bf08      	it	eq
 8010e2c:	68ec      	ldreq	r4, [r5, #12]
 8010e2e:	e7d5      	b.n	8010ddc <_puts_r+0x24>
 8010e30:	4621      	mov	r1, r4
 8010e32:	4628      	mov	r0, r5
 8010e34:	f000 f898 	bl	8010f68 <__swsetup_r>
 8010e38:	2800      	cmp	r0, #0
 8010e3a:	d0dd      	beq.n	8010df8 <_puts_r+0x40>
 8010e3c:	f04f 35ff 	mov.w	r5, #4294967295
 8010e40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010e42:	07da      	lsls	r2, r3, #31
 8010e44:	d405      	bmi.n	8010e52 <_puts_r+0x9a>
 8010e46:	89a3      	ldrh	r3, [r4, #12]
 8010e48:	059b      	lsls	r3, r3, #22
 8010e4a:	d402      	bmi.n	8010e52 <_puts_r+0x9a>
 8010e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010e4e:	f000 fab2 	bl	80113b6 <__retarget_lock_release_recursive>
 8010e52:	4628      	mov	r0, r5
 8010e54:	bd70      	pop	{r4, r5, r6, pc}
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	da04      	bge.n	8010e64 <_puts_r+0xac>
 8010e5a:	69a2      	ldr	r2, [r4, #24]
 8010e5c:	429a      	cmp	r2, r3
 8010e5e:	dc06      	bgt.n	8010e6e <_puts_r+0xb6>
 8010e60:	290a      	cmp	r1, #10
 8010e62:	d004      	beq.n	8010e6e <_puts_r+0xb6>
 8010e64:	6823      	ldr	r3, [r4, #0]
 8010e66:	1c5a      	adds	r2, r3, #1
 8010e68:	6022      	str	r2, [r4, #0]
 8010e6a:	7019      	strb	r1, [r3, #0]
 8010e6c:	e7c5      	b.n	8010dfa <_puts_r+0x42>
 8010e6e:	4622      	mov	r2, r4
 8010e70:	4628      	mov	r0, r5
 8010e72:	f000 f827 	bl	8010ec4 <__swbuf_r>
 8010e76:	3001      	adds	r0, #1
 8010e78:	d1bf      	bne.n	8010dfa <_puts_r+0x42>
 8010e7a:	e7df      	b.n	8010e3c <_puts_r+0x84>
 8010e7c:	6823      	ldr	r3, [r4, #0]
 8010e7e:	250a      	movs	r5, #10
 8010e80:	1c5a      	adds	r2, r3, #1
 8010e82:	6022      	str	r2, [r4, #0]
 8010e84:	701d      	strb	r5, [r3, #0]
 8010e86:	e7db      	b.n	8010e40 <_puts_r+0x88>
 8010e88:	080139bc 	.word	0x080139bc
 8010e8c:	080139dc 	.word	0x080139dc
 8010e90:	0801399c 	.word	0x0801399c

08010e94 <puts>:
 8010e94:	4b02      	ldr	r3, [pc, #8]	; (8010ea0 <puts+0xc>)
 8010e96:	4601      	mov	r1, r0
 8010e98:	6818      	ldr	r0, [r3, #0]
 8010e9a:	f7ff bf8d 	b.w	8010db8 <_puts_r>
 8010e9e:	bf00      	nop
 8010ea0:	20000080 	.word	0x20000080

08010ea4 <_sbrk_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	4d06      	ldr	r5, [pc, #24]	; (8010ec0 <_sbrk_r+0x1c>)
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	4604      	mov	r4, r0
 8010eac:	4608      	mov	r0, r1
 8010eae:	602b      	str	r3, [r5, #0]
 8010eb0:	f7f1 f9ba 	bl	8002228 <_sbrk>
 8010eb4:	1c43      	adds	r3, r0, #1
 8010eb6:	d102      	bne.n	8010ebe <_sbrk_r+0x1a>
 8010eb8:	682b      	ldr	r3, [r5, #0]
 8010eba:	b103      	cbz	r3, 8010ebe <_sbrk_r+0x1a>
 8010ebc:	6023      	str	r3, [r4, #0]
 8010ebe:	bd38      	pop	{r3, r4, r5, pc}
 8010ec0:	200059e0 	.word	0x200059e0

08010ec4 <__swbuf_r>:
 8010ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ec6:	460e      	mov	r6, r1
 8010ec8:	4614      	mov	r4, r2
 8010eca:	4605      	mov	r5, r0
 8010ecc:	b118      	cbz	r0, 8010ed6 <__swbuf_r+0x12>
 8010ece:	6983      	ldr	r3, [r0, #24]
 8010ed0:	b90b      	cbnz	r3, 8010ed6 <__swbuf_r+0x12>
 8010ed2:	f000 f9d1 	bl	8011278 <__sinit>
 8010ed6:	4b21      	ldr	r3, [pc, #132]	; (8010f5c <__swbuf_r+0x98>)
 8010ed8:	429c      	cmp	r4, r3
 8010eda:	d12b      	bne.n	8010f34 <__swbuf_r+0x70>
 8010edc:	686c      	ldr	r4, [r5, #4]
 8010ede:	69a3      	ldr	r3, [r4, #24]
 8010ee0:	60a3      	str	r3, [r4, #8]
 8010ee2:	89a3      	ldrh	r3, [r4, #12]
 8010ee4:	071a      	lsls	r2, r3, #28
 8010ee6:	d52f      	bpl.n	8010f48 <__swbuf_r+0x84>
 8010ee8:	6923      	ldr	r3, [r4, #16]
 8010eea:	b36b      	cbz	r3, 8010f48 <__swbuf_r+0x84>
 8010eec:	6923      	ldr	r3, [r4, #16]
 8010eee:	6820      	ldr	r0, [r4, #0]
 8010ef0:	1ac0      	subs	r0, r0, r3
 8010ef2:	6963      	ldr	r3, [r4, #20]
 8010ef4:	b2f6      	uxtb	r6, r6
 8010ef6:	4283      	cmp	r3, r0
 8010ef8:	4637      	mov	r7, r6
 8010efa:	dc04      	bgt.n	8010f06 <__swbuf_r+0x42>
 8010efc:	4621      	mov	r1, r4
 8010efe:	4628      	mov	r0, r5
 8010f00:	f000 f926 	bl	8011150 <_fflush_r>
 8010f04:	bb30      	cbnz	r0, 8010f54 <__swbuf_r+0x90>
 8010f06:	68a3      	ldr	r3, [r4, #8]
 8010f08:	3b01      	subs	r3, #1
 8010f0a:	60a3      	str	r3, [r4, #8]
 8010f0c:	6823      	ldr	r3, [r4, #0]
 8010f0e:	1c5a      	adds	r2, r3, #1
 8010f10:	6022      	str	r2, [r4, #0]
 8010f12:	701e      	strb	r6, [r3, #0]
 8010f14:	6963      	ldr	r3, [r4, #20]
 8010f16:	3001      	adds	r0, #1
 8010f18:	4283      	cmp	r3, r0
 8010f1a:	d004      	beq.n	8010f26 <__swbuf_r+0x62>
 8010f1c:	89a3      	ldrh	r3, [r4, #12]
 8010f1e:	07db      	lsls	r3, r3, #31
 8010f20:	d506      	bpl.n	8010f30 <__swbuf_r+0x6c>
 8010f22:	2e0a      	cmp	r6, #10
 8010f24:	d104      	bne.n	8010f30 <__swbuf_r+0x6c>
 8010f26:	4621      	mov	r1, r4
 8010f28:	4628      	mov	r0, r5
 8010f2a:	f000 f911 	bl	8011150 <_fflush_r>
 8010f2e:	b988      	cbnz	r0, 8010f54 <__swbuf_r+0x90>
 8010f30:	4638      	mov	r0, r7
 8010f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f34:	4b0a      	ldr	r3, [pc, #40]	; (8010f60 <__swbuf_r+0x9c>)
 8010f36:	429c      	cmp	r4, r3
 8010f38:	d101      	bne.n	8010f3e <__swbuf_r+0x7a>
 8010f3a:	68ac      	ldr	r4, [r5, #8]
 8010f3c:	e7cf      	b.n	8010ede <__swbuf_r+0x1a>
 8010f3e:	4b09      	ldr	r3, [pc, #36]	; (8010f64 <__swbuf_r+0xa0>)
 8010f40:	429c      	cmp	r4, r3
 8010f42:	bf08      	it	eq
 8010f44:	68ec      	ldreq	r4, [r5, #12]
 8010f46:	e7ca      	b.n	8010ede <__swbuf_r+0x1a>
 8010f48:	4621      	mov	r1, r4
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	f000 f80c 	bl	8010f68 <__swsetup_r>
 8010f50:	2800      	cmp	r0, #0
 8010f52:	d0cb      	beq.n	8010eec <__swbuf_r+0x28>
 8010f54:	f04f 37ff 	mov.w	r7, #4294967295
 8010f58:	e7ea      	b.n	8010f30 <__swbuf_r+0x6c>
 8010f5a:	bf00      	nop
 8010f5c:	080139bc 	.word	0x080139bc
 8010f60:	080139dc 	.word	0x080139dc
 8010f64:	0801399c 	.word	0x0801399c

08010f68 <__swsetup_r>:
 8010f68:	4b32      	ldr	r3, [pc, #200]	; (8011034 <__swsetup_r+0xcc>)
 8010f6a:	b570      	push	{r4, r5, r6, lr}
 8010f6c:	681d      	ldr	r5, [r3, #0]
 8010f6e:	4606      	mov	r6, r0
 8010f70:	460c      	mov	r4, r1
 8010f72:	b125      	cbz	r5, 8010f7e <__swsetup_r+0x16>
 8010f74:	69ab      	ldr	r3, [r5, #24]
 8010f76:	b913      	cbnz	r3, 8010f7e <__swsetup_r+0x16>
 8010f78:	4628      	mov	r0, r5
 8010f7a:	f000 f97d 	bl	8011278 <__sinit>
 8010f7e:	4b2e      	ldr	r3, [pc, #184]	; (8011038 <__swsetup_r+0xd0>)
 8010f80:	429c      	cmp	r4, r3
 8010f82:	d10f      	bne.n	8010fa4 <__swsetup_r+0x3c>
 8010f84:	686c      	ldr	r4, [r5, #4]
 8010f86:	89a3      	ldrh	r3, [r4, #12]
 8010f88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f8c:	0719      	lsls	r1, r3, #28
 8010f8e:	d42c      	bmi.n	8010fea <__swsetup_r+0x82>
 8010f90:	06dd      	lsls	r5, r3, #27
 8010f92:	d411      	bmi.n	8010fb8 <__swsetup_r+0x50>
 8010f94:	2309      	movs	r3, #9
 8010f96:	6033      	str	r3, [r6, #0]
 8010f98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010f9c:	81a3      	strh	r3, [r4, #12]
 8010f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8010fa2:	e03e      	b.n	8011022 <__swsetup_r+0xba>
 8010fa4:	4b25      	ldr	r3, [pc, #148]	; (801103c <__swsetup_r+0xd4>)
 8010fa6:	429c      	cmp	r4, r3
 8010fa8:	d101      	bne.n	8010fae <__swsetup_r+0x46>
 8010faa:	68ac      	ldr	r4, [r5, #8]
 8010fac:	e7eb      	b.n	8010f86 <__swsetup_r+0x1e>
 8010fae:	4b24      	ldr	r3, [pc, #144]	; (8011040 <__swsetup_r+0xd8>)
 8010fb0:	429c      	cmp	r4, r3
 8010fb2:	bf08      	it	eq
 8010fb4:	68ec      	ldreq	r4, [r5, #12]
 8010fb6:	e7e6      	b.n	8010f86 <__swsetup_r+0x1e>
 8010fb8:	0758      	lsls	r0, r3, #29
 8010fba:	d512      	bpl.n	8010fe2 <__swsetup_r+0x7a>
 8010fbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010fbe:	b141      	cbz	r1, 8010fd2 <__swsetup_r+0x6a>
 8010fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010fc4:	4299      	cmp	r1, r3
 8010fc6:	d002      	beq.n	8010fce <__swsetup_r+0x66>
 8010fc8:	4630      	mov	r0, r6
 8010fca:	f7ff fdfd 	bl	8010bc8 <_free_r>
 8010fce:	2300      	movs	r3, #0
 8010fd0:	6363      	str	r3, [r4, #52]	; 0x34
 8010fd2:	89a3      	ldrh	r3, [r4, #12]
 8010fd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010fd8:	81a3      	strh	r3, [r4, #12]
 8010fda:	2300      	movs	r3, #0
 8010fdc:	6063      	str	r3, [r4, #4]
 8010fde:	6923      	ldr	r3, [r4, #16]
 8010fe0:	6023      	str	r3, [r4, #0]
 8010fe2:	89a3      	ldrh	r3, [r4, #12]
 8010fe4:	f043 0308 	orr.w	r3, r3, #8
 8010fe8:	81a3      	strh	r3, [r4, #12]
 8010fea:	6923      	ldr	r3, [r4, #16]
 8010fec:	b94b      	cbnz	r3, 8011002 <__swsetup_r+0x9a>
 8010fee:	89a3      	ldrh	r3, [r4, #12]
 8010ff0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010ff4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010ff8:	d003      	beq.n	8011002 <__swsetup_r+0x9a>
 8010ffa:	4621      	mov	r1, r4
 8010ffc:	4630      	mov	r0, r6
 8010ffe:	f000 fa01 	bl	8011404 <__smakebuf_r>
 8011002:	89a0      	ldrh	r0, [r4, #12]
 8011004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011008:	f010 0301 	ands.w	r3, r0, #1
 801100c:	d00a      	beq.n	8011024 <__swsetup_r+0xbc>
 801100e:	2300      	movs	r3, #0
 8011010:	60a3      	str	r3, [r4, #8]
 8011012:	6963      	ldr	r3, [r4, #20]
 8011014:	425b      	negs	r3, r3
 8011016:	61a3      	str	r3, [r4, #24]
 8011018:	6923      	ldr	r3, [r4, #16]
 801101a:	b943      	cbnz	r3, 801102e <__swsetup_r+0xc6>
 801101c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011020:	d1ba      	bne.n	8010f98 <__swsetup_r+0x30>
 8011022:	bd70      	pop	{r4, r5, r6, pc}
 8011024:	0781      	lsls	r1, r0, #30
 8011026:	bf58      	it	pl
 8011028:	6963      	ldrpl	r3, [r4, #20]
 801102a:	60a3      	str	r3, [r4, #8]
 801102c:	e7f4      	b.n	8011018 <__swsetup_r+0xb0>
 801102e:	2000      	movs	r0, #0
 8011030:	e7f7      	b.n	8011022 <__swsetup_r+0xba>
 8011032:	bf00      	nop
 8011034:	20000080 	.word	0x20000080
 8011038:	080139bc 	.word	0x080139bc
 801103c:	080139dc 	.word	0x080139dc
 8011040:	0801399c 	.word	0x0801399c

08011044 <__sflush_r>:
 8011044:	898a      	ldrh	r2, [r1, #12]
 8011046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801104a:	4605      	mov	r5, r0
 801104c:	0710      	lsls	r0, r2, #28
 801104e:	460c      	mov	r4, r1
 8011050:	d458      	bmi.n	8011104 <__sflush_r+0xc0>
 8011052:	684b      	ldr	r3, [r1, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	dc05      	bgt.n	8011064 <__sflush_r+0x20>
 8011058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801105a:	2b00      	cmp	r3, #0
 801105c:	dc02      	bgt.n	8011064 <__sflush_r+0x20>
 801105e:	2000      	movs	r0, #0
 8011060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011066:	2e00      	cmp	r6, #0
 8011068:	d0f9      	beq.n	801105e <__sflush_r+0x1a>
 801106a:	2300      	movs	r3, #0
 801106c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011070:	682f      	ldr	r7, [r5, #0]
 8011072:	602b      	str	r3, [r5, #0]
 8011074:	d032      	beq.n	80110dc <__sflush_r+0x98>
 8011076:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011078:	89a3      	ldrh	r3, [r4, #12]
 801107a:	075a      	lsls	r2, r3, #29
 801107c:	d505      	bpl.n	801108a <__sflush_r+0x46>
 801107e:	6863      	ldr	r3, [r4, #4]
 8011080:	1ac0      	subs	r0, r0, r3
 8011082:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011084:	b10b      	cbz	r3, 801108a <__sflush_r+0x46>
 8011086:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011088:	1ac0      	subs	r0, r0, r3
 801108a:	2300      	movs	r3, #0
 801108c:	4602      	mov	r2, r0
 801108e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011090:	6a21      	ldr	r1, [r4, #32]
 8011092:	4628      	mov	r0, r5
 8011094:	47b0      	blx	r6
 8011096:	1c43      	adds	r3, r0, #1
 8011098:	89a3      	ldrh	r3, [r4, #12]
 801109a:	d106      	bne.n	80110aa <__sflush_r+0x66>
 801109c:	6829      	ldr	r1, [r5, #0]
 801109e:	291d      	cmp	r1, #29
 80110a0:	d82c      	bhi.n	80110fc <__sflush_r+0xb8>
 80110a2:	4a2a      	ldr	r2, [pc, #168]	; (801114c <__sflush_r+0x108>)
 80110a4:	40ca      	lsrs	r2, r1
 80110a6:	07d6      	lsls	r6, r2, #31
 80110a8:	d528      	bpl.n	80110fc <__sflush_r+0xb8>
 80110aa:	2200      	movs	r2, #0
 80110ac:	6062      	str	r2, [r4, #4]
 80110ae:	04d9      	lsls	r1, r3, #19
 80110b0:	6922      	ldr	r2, [r4, #16]
 80110b2:	6022      	str	r2, [r4, #0]
 80110b4:	d504      	bpl.n	80110c0 <__sflush_r+0x7c>
 80110b6:	1c42      	adds	r2, r0, #1
 80110b8:	d101      	bne.n	80110be <__sflush_r+0x7a>
 80110ba:	682b      	ldr	r3, [r5, #0]
 80110bc:	b903      	cbnz	r3, 80110c0 <__sflush_r+0x7c>
 80110be:	6560      	str	r0, [r4, #84]	; 0x54
 80110c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80110c2:	602f      	str	r7, [r5, #0]
 80110c4:	2900      	cmp	r1, #0
 80110c6:	d0ca      	beq.n	801105e <__sflush_r+0x1a>
 80110c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80110cc:	4299      	cmp	r1, r3
 80110ce:	d002      	beq.n	80110d6 <__sflush_r+0x92>
 80110d0:	4628      	mov	r0, r5
 80110d2:	f7ff fd79 	bl	8010bc8 <_free_r>
 80110d6:	2000      	movs	r0, #0
 80110d8:	6360      	str	r0, [r4, #52]	; 0x34
 80110da:	e7c1      	b.n	8011060 <__sflush_r+0x1c>
 80110dc:	6a21      	ldr	r1, [r4, #32]
 80110de:	2301      	movs	r3, #1
 80110e0:	4628      	mov	r0, r5
 80110e2:	47b0      	blx	r6
 80110e4:	1c41      	adds	r1, r0, #1
 80110e6:	d1c7      	bne.n	8011078 <__sflush_r+0x34>
 80110e8:	682b      	ldr	r3, [r5, #0]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d0c4      	beq.n	8011078 <__sflush_r+0x34>
 80110ee:	2b1d      	cmp	r3, #29
 80110f0:	d001      	beq.n	80110f6 <__sflush_r+0xb2>
 80110f2:	2b16      	cmp	r3, #22
 80110f4:	d101      	bne.n	80110fa <__sflush_r+0xb6>
 80110f6:	602f      	str	r7, [r5, #0]
 80110f8:	e7b1      	b.n	801105e <__sflush_r+0x1a>
 80110fa:	89a3      	ldrh	r3, [r4, #12]
 80110fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011100:	81a3      	strh	r3, [r4, #12]
 8011102:	e7ad      	b.n	8011060 <__sflush_r+0x1c>
 8011104:	690f      	ldr	r7, [r1, #16]
 8011106:	2f00      	cmp	r7, #0
 8011108:	d0a9      	beq.n	801105e <__sflush_r+0x1a>
 801110a:	0793      	lsls	r3, r2, #30
 801110c:	680e      	ldr	r6, [r1, #0]
 801110e:	bf08      	it	eq
 8011110:	694b      	ldreq	r3, [r1, #20]
 8011112:	600f      	str	r7, [r1, #0]
 8011114:	bf18      	it	ne
 8011116:	2300      	movne	r3, #0
 8011118:	eba6 0807 	sub.w	r8, r6, r7
 801111c:	608b      	str	r3, [r1, #8]
 801111e:	f1b8 0f00 	cmp.w	r8, #0
 8011122:	dd9c      	ble.n	801105e <__sflush_r+0x1a>
 8011124:	6a21      	ldr	r1, [r4, #32]
 8011126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011128:	4643      	mov	r3, r8
 801112a:	463a      	mov	r2, r7
 801112c:	4628      	mov	r0, r5
 801112e:	47b0      	blx	r6
 8011130:	2800      	cmp	r0, #0
 8011132:	dc06      	bgt.n	8011142 <__sflush_r+0xfe>
 8011134:	89a3      	ldrh	r3, [r4, #12]
 8011136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801113a:	81a3      	strh	r3, [r4, #12]
 801113c:	f04f 30ff 	mov.w	r0, #4294967295
 8011140:	e78e      	b.n	8011060 <__sflush_r+0x1c>
 8011142:	4407      	add	r7, r0
 8011144:	eba8 0800 	sub.w	r8, r8, r0
 8011148:	e7e9      	b.n	801111e <__sflush_r+0xda>
 801114a:	bf00      	nop
 801114c:	20400001 	.word	0x20400001

08011150 <_fflush_r>:
 8011150:	b538      	push	{r3, r4, r5, lr}
 8011152:	690b      	ldr	r3, [r1, #16]
 8011154:	4605      	mov	r5, r0
 8011156:	460c      	mov	r4, r1
 8011158:	b913      	cbnz	r3, 8011160 <_fflush_r+0x10>
 801115a:	2500      	movs	r5, #0
 801115c:	4628      	mov	r0, r5
 801115e:	bd38      	pop	{r3, r4, r5, pc}
 8011160:	b118      	cbz	r0, 801116a <_fflush_r+0x1a>
 8011162:	6983      	ldr	r3, [r0, #24]
 8011164:	b90b      	cbnz	r3, 801116a <_fflush_r+0x1a>
 8011166:	f000 f887 	bl	8011278 <__sinit>
 801116a:	4b14      	ldr	r3, [pc, #80]	; (80111bc <_fflush_r+0x6c>)
 801116c:	429c      	cmp	r4, r3
 801116e:	d11b      	bne.n	80111a8 <_fflush_r+0x58>
 8011170:	686c      	ldr	r4, [r5, #4]
 8011172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d0ef      	beq.n	801115a <_fflush_r+0xa>
 801117a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801117c:	07d0      	lsls	r0, r2, #31
 801117e:	d404      	bmi.n	801118a <_fflush_r+0x3a>
 8011180:	0599      	lsls	r1, r3, #22
 8011182:	d402      	bmi.n	801118a <_fflush_r+0x3a>
 8011184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011186:	f000 f915 	bl	80113b4 <__retarget_lock_acquire_recursive>
 801118a:	4628      	mov	r0, r5
 801118c:	4621      	mov	r1, r4
 801118e:	f7ff ff59 	bl	8011044 <__sflush_r>
 8011192:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011194:	07da      	lsls	r2, r3, #31
 8011196:	4605      	mov	r5, r0
 8011198:	d4e0      	bmi.n	801115c <_fflush_r+0xc>
 801119a:	89a3      	ldrh	r3, [r4, #12]
 801119c:	059b      	lsls	r3, r3, #22
 801119e:	d4dd      	bmi.n	801115c <_fflush_r+0xc>
 80111a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80111a2:	f000 f908 	bl	80113b6 <__retarget_lock_release_recursive>
 80111a6:	e7d9      	b.n	801115c <_fflush_r+0xc>
 80111a8:	4b05      	ldr	r3, [pc, #20]	; (80111c0 <_fflush_r+0x70>)
 80111aa:	429c      	cmp	r4, r3
 80111ac:	d101      	bne.n	80111b2 <_fflush_r+0x62>
 80111ae:	68ac      	ldr	r4, [r5, #8]
 80111b0:	e7df      	b.n	8011172 <_fflush_r+0x22>
 80111b2:	4b04      	ldr	r3, [pc, #16]	; (80111c4 <_fflush_r+0x74>)
 80111b4:	429c      	cmp	r4, r3
 80111b6:	bf08      	it	eq
 80111b8:	68ec      	ldreq	r4, [r5, #12]
 80111ba:	e7da      	b.n	8011172 <_fflush_r+0x22>
 80111bc:	080139bc 	.word	0x080139bc
 80111c0:	080139dc 	.word	0x080139dc
 80111c4:	0801399c 	.word	0x0801399c

080111c8 <std>:
 80111c8:	2300      	movs	r3, #0
 80111ca:	b510      	push	{r4, lr}
 80111cc:	4604      	mov	r4, r0
 80111ce:	e9c0 3300 	strd	r3, r3, [r0]
 80111d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80111d6:	6083      	str	r3, [r0, #8]
 80111d8:	8181      	strh	r1, [r0, #12]
 80111da:	6643      	str	r3, [r0, #100]	; 0x64
 80111dc:	81c2      	strh	r2, [r0, #14]
 80111de:	6183      	str	r3, [r0, #24]
 80111e0:	4619      	mov	r1, r3
 80111e2:	2208      	movs	r2, #8
 80111e4:	305c      	adds	r0, #92	; 0x5c
 80111e6:	f7ff fce7 	bl	8010bb8 <memset>
 80111ea:	4b05      	ldr	r3, [pc, #20]	; (8011200 <std+0x38>)
 80111ec:	6263      	str	r3, [r4, #36]	; 0x24
 80111ee:	4b05      	ldr	r3, [pc, #20]	; (8011204 <std+0x3c>)
 80111f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80111f2:	4b05      	ldr	r3, [pc, #20]	; (8011208 <std+0x40>)
 80111f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80111f6:	4b05      	ldr	r3, [pc, #20]	; (801120c <std+0x44>)
 80111f8:	6224      	str	r4, [r4, #32]
 80111fa:	6323      	str	r3, [r4, #48]	; 0x30
 80111fc:	bd10      	pop	{r4, pc}
 80111fe:	bf00      	nop
 8011200:	08011a79 	.word	0x08011a79
 8011204:	08011a9b 	.word	0x08011a9b
 8011208:	08011ad3 	.word	0x08011ad3
 801120c:	08011af7 	.word	0x08011af7

08011210 <_cleanup_r>:
 8011210:	4901      	ldr	r1, [pc, #4]	; (8011218 <_cleanup_r+0x8>)
 8011212:	f000 b8af 	b.w	8011374 <_fwalk_reent>
 8011216:	bf00      	nop
 8011218:	08011151 	.word	0x08011151

0801121c <__sfmoreglue>:
 801121c:	b570      	push	{r4, r5, r6, lr}
 801121e:	2268      	movs	r2, #104	; 0x68
 8011220:	1e4d      	subs	r5, r1, #1
 8011222:	4355      	muls	r5, r2
 8011224:	460e      	mov	r6, r1
 8011226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801122a:	f7ff fd39 	bl	8010ca0 <_malloc_r>
 801122e:	4604      	mov	r4, r0
 8011230:	b140      	cbz	r0, 8011244 <__sfmoreglue+0x28>
 8011232:	2100      	movs	r1, #0
 8011234:	e9c0 1600 	strd	r1, r6, [r0]
 8011238:	300c      	adds	r0, #12
 801123a:	60a0      	str	r0, [r4, #8]
 801123c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011240:	f7ff fcba 	bl	8010bb8 <memset>
 8011244:	4620      	mov	r0, r4
 8011246:	bd70      	pop	{r4, r5, r6, pc}

08011248 <__sfp_lock_acquire>:
 8011248:	4801      	ldr	r0, [pc, #4]	; (8011250 <__sfp_lock_acquire+0x8>)
 801124a:	f000 b8b3 	b.w	80113b4 <__retarget_lock_acquire_recursive>
 801124e:	bf00      	nop
 8011250:	200059dd 	.word	0x200059dd

08011254 <__sfp_lock_release>:
 8011254:	4801      	ldr	r0, [pc, #4]	; (801125c <__sfp_lock_release+0x8>)
 8011256:	f000 b8ae 	b.w	80113b6 <__retarget_lock_release_recursive>
 801125a:	bf00      	nop
 801125c:	200059dd 	.word	0x200059dd

08011260 <__sinit_lock_acquire>:
 8011260:	4801      	ldr	r0, [pc, #4]	; (8011268 <__sinit_lock_acquire+0x8>)
 8011262:	f000 b8a7 	b.w	80113b4 <__retarget_lock_acquire_recursive>
 8011266:	bf00      	nop
 8011268:	200059de 	.word	0x200059de

0801126c <__sinit_lock_release>:
 801126c:	4801      	ldr	r0, [pc, #4]	; (8011274 <__sinit_lock_release+0x8>)
 801126e:	f000 b8a2 	b.w	80113b6 <__retarget_lock_release_recursive>
 8011272:	bf00      	nop
 8011274:	200059de 	.word	0x200059de

08011278 <__sinit>:
 8011278:	b510      	push	{r4, lr}
 801127a:	4604      	mov	r4, r0
 801127c:	f7ff fff0 	bl	8011260 <__sinit_lock_acquire>
 8011280:	69a3      	ldr	r3, [r4, #24]
 8011282:	b11b      	cbz	r3, 801128c <__sinit+0x14>
 8011284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011288:	f7ff bff0 	b.w	801126c <__sinit_lock_release>
 801128c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011290:	6523      	str	r3, [r4, #80]	; 0x50
 8011292:	4b13      	ldr	r3, [pc, #76]	; (80112e0 <__sinit+0x68>)
 8011294:	4a13      	ldr	r2, [pc, #76]	; (80112e4 <__sinit+0x6c>)
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	62a2      	str	r2, [r4, #40]	; 0x28
 801129a:	42a3      	cmp	r3, r4
 801129c:	bf04      	itt	eq
 801129e:	2301      	moveq	r3, #1
 80112a0:	61a3      	streq	r3, [r4, #24]
 80112a2:	4620      	mov	r0, r4
 80112a4:	f000 f820 	bl	80112e8 <__sfp>
 80112a8:	6060      	str	r0, [r4, #4]
 80112aa:	4620      	mov	r0, r4
 80112ac:	f000 f81c 	bl	80112e8 <__sfp>
 80112b0:	60a0      	str	r0, [r4, #8]
 80112b2:	4620      	mov	r0, r4
 80112b4:	f000 f818 	bl	80112e8 <__sfp>
 80112b8:	2200      	movs	r2, #0
 80112ba:	60e0      	str	r0, [r4, #12]
 80112bc:	2104      	movs	r1, #4
 80112be:	6860      	ldr	r0, [r4, #4]
 80112c0:	f7ff ff82 	bl	80111c8 <std>
 80112c4:	68a0      	ldr	r0, [r4, #8]
 80112c6:	2201      	movs	r2, #1
 80112c8:	2109      	movs	r1, #9
 80112ca:	f7ff ff7d 	bl	80111c8 <std>
 80112ce:	68e0      	ldr	r0, [r4, #12]
 80112d0:	2202      	movs	r2, #2
 80112d2:	2112      	movs	r1, #18
 80112d4:	f7ff ff78 	bl	80111c8 <std>
 80112d8:	2301      	movs	r3, #1
 80112da:	61a3      	str	r3, [r4, #24]
 80112dc:	e7d2      	b.n	8011284 <__sinit+0xc>
 80112de:	bf00      	nop
 80112e0:	08013998 	.word	0x08013998
 80112e4:	08011211 	.word	0x08011211

080112e8 <__sfp>:
 80112e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112ea:	4607      	mov	r7, r0
 80112ec:	f7ff ffac 	bl	8011248 <__sfp_lock_acquire>
 80112f0:	4b1e      	ldr	r3, [pc, #120]	; (801136c <__sfp+0x84>)
 80112f2:	681e      	ldr	r6, [r3, #0]
 80112f4:	69b3      	ldr	r3, [r6, #24]
 80112f6:	b913      	cbnz	r3, 80112fe <__sfp+0x16>
 80112f8:	4630      	mov	r0, r6
 80112fa:	f7ff ffbd 	bl	8011278 <__sinit>
 80112fe:	3648      	adds	r6, #72	; 0x48
 8011300:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011304:	3b01      	subs	r3, #1
 8011306:	d503      	bpl.n	8011310 <__sfp+0x28>
 8011308:	6833      	ldr	r3, [r6, #0]
 801130a:	b30b      	cbz	r3, 8011350 <__sfp+0x68>
 801130c:	6836      	ldr	r6, [r6, #0]
 801130e:	e7f7      	b.n	8011300 <__sfp+0x18>
 8011310:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011314:	b9d5      	cbnz	r5, 801134c <__sfp+0x64>
 8011316:	4b16      	ldr	r3, [pc, #88]	; (8011370 <__sfp+0x88>)
 8011318:	60e3      	str	r3, [r4, #12]
 801131a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801131e:	6665      	str	r5, [r4, #100]	; 0x64
 8011320:	f000 f847 	bl	80113b2 <__retarget_lock_init_recursive>
 8011324:	f7ff ff96 	bl	8011254 <__sfp_lock_release>
 8011328:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801132c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011330:	6025      	str	r5, [r4, #0]
 8011332:	61a5      	str	r5, [r4, #24]
 8011334:	2208      	movs	r2, #8
 8011336:	4629      	mov	r1, r5
 8011338:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801133c:	f7ff fc3c 	bl	8010bb8 <memset>
 8011340:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011344:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011348:	4620      	mov	r0, r4
 801134a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801134c:	3468      	adds	r4, #104	; 0x68
 801134e:	e7d9      	b.n	8011304 <__sfp+0x1c>
 8011350:	2104      	movs	r1, #4
 8011352:	4638      	mov	r0, r7
 8011354:	f7ff ff62 	bl	801121c <__sfmoreglue>
 8011358:	4604      	mov	r4, r0
 801135a:	6030      	str	r0, [r6, #0]
 801135c:	2800      	cmp	r0, #0
 801135e:	d1d5      	bne.n	801130c <__sfp+0x24>
 8011360:	f7ff ff78 	bl	8011254 <__sfp_lock_release>
 8011364:	230c      	movs	r3, #12
 8011366:	603b      	str	r3, [r7, #0]
 8011368:	e7ee      	b.n	8011348 <__sfp+0x60>
 801136a:	bf00      	nop
 801136c:	08013998 	.word	0x08013998
 8011370:	ffff0001 	.word	0xffff0001

08011374 <_fwalk_reent>:
 8011374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011378:	4606      	mov	r6, r0
 801137a:	4688      	mov	r8, r1
 801137c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011380:	2700      	movs	r7, #0
 8011382:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011386:	f1b9 0901 	subs.w	r9, r9, #1
 801138a:	d505      	bpl.n	8011398 <_fwalk_reent+0x24>
 801138c:	6824      	ldr	r4, [r4, #0]
 801138e:	2c00      	cmp	r4, #0
 8011390:	d1f7      	bne.n	8011382 <_fwalk_reent+0xe>
 8011392:	4638      	mov	r0, r7
 8011394:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011398:	89ab      	ldrh	r3, [r5, #12]
 801139a:	2b01      	cmp	r3, #1
 801139c:	d907      	bls.n	80113ae <_fwalk_reent+0x3a>
 801139e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80113a2:	3301      	adds	r3, #1
 80113a4:	d003      	beq.n	80113ae <_fwalk_reent+0x3a>
 80113a6:	4629      	mov	r1, r5
 80113a8:	4630      	mov	r0, r6
 80113aa:	47c0      	blx	r8
 80113ac:	4307      	orrs	r7, r0
 80113ae:	3568      	adds	r5, #104	; 0x68
 80113b0:	e7e9      	b.n	8011386 <_fwalk_reent+0x12>

080113b2 <__retarget_lock_init_recursive>:
 80113b2:	4770      	bx	lr

080113b4 <__retarget_lock_acquire_recursive>:
 80113b4:	4770      	bx	lr

080113b6 <__retarget_lock_release_recursive>:
 80113b6:	4770      	bx	lr

080113b8 <__swhatbuf_r>:
 80113b8:	b570      	push	{r4, r5, r6, lr}
 80113ba:	460e      	mov	r6, r1
 80113bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113c0:	2900      	cmp	r1, #0
 80113c2:	b096      	sub	sp, #88	; 0x58
 80113c4:	4614      	mov	r4, r2
 80113c6:	461d      	mov	r5, r3
 80113c8:	da08      	bge.n	80113dc <__swhatbuf_r+0x24>
 80113ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80113ce:	2200      	movs	r2, #0
 80113d0:	602a      	str	r2, [r5, #0]
 80113d2:	061a      	lsls	r2, r3, #24
 80113d4:	d410      	bmi.n	80113f8 <__swhatbuf_r+0x40>
 80113d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80113da:	e00e      	b.n	80113fa <__swhatbuf_r+0x42>
 80113dc:	466a      	mov	r2, sp
 80113de:	f000 fbb1 	bl	8011b44 <_fstat_r>
 80113e2:	2800      	cmp	r0, #0
 80113e4:	dbf1      	blt.n	80113ca <__swhatbuf_r+0x12>
 80113e6:	9a01      	ldr	r2, [sp, #4]
 80113e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80113ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80113f0:	425a      	negs	r2, r3
 80113f2:	415a      	adcs	r2, r3
 80113f4:	602a      	str	r2, [r5, #0]
 80113f6:	e7ee      	b.n	80113d6 <__swhatbuf_r+0x1e>
 80113f8:	2340      	movs	r3, #64	; 0x40
 80113fa:	2000      	movs	r0, #0
 80113fc:	6023      	str	r3, [r4, #0]
 80113fe:	b016      	add	sp, #88	; 0x58
 8011400:	bd70      	pop	{r4, r5, r6, pc}
	...

08011404 <__smakebuf_r>:
 8011404:	898b      	ldrh	r3, [r1, #12]
 8011406:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011408:	079d      	lsls	r5, r3, #30
 801140a:	4606      	mov	r6, r0
 801140c:	460c      	mov	r4, r1
 801140e:	d507      	bpl.n	8011420 <__smakebuf_r+0x1c>
 8011410:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011414:	6023      	str	r3, [r4, #0]
 8011416:	6123      	str	r3, [r4, #16]
 8011418:	2301      	movs	r3, #1
 801141a:	6163      	str	r3, [r4, #20]
 801141c:	b002      	add	sp, #8
 801141e:	bd70      	pop	{r4, r5, r6, pc}
 8011420:	ab01      	add	r3, sp, #4
 8011422:	466a      	mov	r2, sp
 8011424:	f7ff ffc8 	bl	80113b8 <__swhatbuf_r>
 8011428:	9900      	ldr	r1, [sp, #0]
 801142a:	4605      	mov	r5, r0
 801142c:	4630      	mov	r0, r6
 801142e:	f7ff fc37 	bl	8010ca0 <_malloc_r>
 8011432:	b948      	cbnz	r0, 8011448 <__smakebuf_r+0x44>
 8011434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011438:	059a      	lsls	r2, r3, #22
 801143a:	d4ef      	bmi.n	801141c <__smakebuf_r+0x18>
 801143c:	f023 0303 	bic.w	r3, r3, #3
 8011440:	f043 0302 	orr.w	r3, r3, #2
 8011444:	81a3      	strh	r3, [r4, #12]
 8011446:	e7e3      	b.n	8011410 <__smakebuf_r+0xc>
 8011448:	4b0d      	ldr	r3, [pc, #52]	; (8011480 <__smakebuf_r+0x7c>)
 801144a:	62b3      	str	r3, [r6, #40]	; 0x28
 801144c:	89a3      	ldrh	r3, [r4, #12]
 801144e:	6020      	str	r0, [r4, #0]
 8011450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011454:	81a3      	strh	r3, [r4, #12]
 8011456:	9b00      	ldr	r3, [sp, #0]
 8011458:	6163      	str	r3, [r4, #20]
 801145a:	9b01      	ldr	r3, [sp, #4]
 801145c:	6120      	str	r0, [r4, #16]
 801145e:	b15b      	cbz	r3, 8011478 <__smakebuf_r+0x74>
 8011460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011464:	4630      	mov	r0, r6
 8011466:	f000 fb7f 	bl	8011b68 <_isatty_r>
 801146a:	b128      	cbz	r0, 8011478 <__smakebuf_r+0x74>
 801146c:	89a3      	ldrh	r3, [r4, #12]
 801146e:	f023 0303 	bic.w	r3, r3, #3
 8011472:	f043 0301 	orr.w	r3, r3, #1
 8011476:	81a3      	strh	r3, [r4, #12]
 8011478:	89a0      	ldrh	r0, [r4, #12]
 801147a:	4305      	orrs	r5, r0
 801147c:	81a5      	strh	r5, [r4, #12]
 801147e:	e7cd      	b.n	801141c <__smakebuf_r+0x18>
 8011480:	08011211 	.word	0x08011211

08011484 <__malloc_lock>:
 8011484:	4801      	ldr	r0, [pc, #4]	; (801148c <__malloc_lock+0x8>)
 8011486:	f7ff bf95 	b.w	80113b4 <__retarget_lock_acquire_recursive>
 801148a:	bf00      	nop
 801148c:	200059dc 	.word	0x200059dc

08011490 <__malloc_unlock>:
 8011490:	4801      	ldr	r0, [pc, #4]	; (8011498 <__malloc_unlock+0x8>)
 8011492:	f7ff bf90 	b.w	80113b6 <__retarget_lock_release_recursive>
 8011496:	bf00      	nop
 8011498:	200059dc 	.word	0x200059dc

0801149c <__sfputc_r>:
 801149c:	6893      	ldr	r3, [r2, #8]
 801149e:	3b01      	subs	r3, #1
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	b410      	push	{r4}
 80114a4:	6093      	str	r3, [r2, #8]
 80114a6:	da08      	bge.n	80114ba <__sfputc_r+0x1e>
 80114a8:	6994      	ldr	r4, [r2, #24]
 80114aa:	42a3      	cmp	r3, r4
 80114ac:	db01      	blt.n	80114b2 <__sfputc_r+0x16>
 80114ae:	290a      	cmp	r1, #10
 80114b0:	d103      	bne.n	80114ba <__sfputc_r+0x1e>
 80114b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114b6:	f7ff bd05 	b.w	8010ec4 <__swbuf_r>
 80114ba:	6813      	ldr	r3, [r2, #0]
 80114bc:	1c58      	adds	r0, r3, #1
 80114be:	6010      	str	r0, [r2, #0]
 80114c0:	7019      	strb	r1, [r3, #0]
 80114c2:	4608      	mov	r0, r1
 80114c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114c8:	4770      	bx	lr

080114ca <__sfputs_r>:
 80114ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114cc:	4606      	mov	r6, r0
 80114ce:	460f      	mov	r7, r1
 80114d0:	4614      	mov	r4, r2
 80114d2:	18d5      	adds	r5, r2, r3
 80114d4:	42ac      	cmp	r4, r5
 80114d6:	d101      	bne.n	80114dc <__sfputs_r+0x12>
 80114d8:	2000      	movs	r0, #0
 80114da:	e007      	b.n	80114ec <__sfputs_r+0x22>
 80114dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114e0:	463a      	mov	r2, r7
 80114e2:	4630      	mov	r0, r6
 80114e4:	f7ff ffda 	bl	801149c <__sfputc_r>
 80114e8:	1c43      	adds	r3, r0, #1
 80114ea:	d1f3      	bne.n	80114d4 <__sfputs_r+0xa>
 80114ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080114f0 <_vfiprintf_r>:
 80114f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f4:	460d      	mov	r5, r1
 80114f6:	b09d      	sub	sp, #116	; 0x74
 80114f8:	4614      	mov	r4, r2
 80114fa:	4698      	mov	r8, r3
 80114fc:	4606      	mov	r6, r0
 80114fe:	b118      	cbz	r0, 8011508 <_vfiprintf_r+0x18>
 8011500:	6983      	ldr	r3, [r0, #24]
 8011502:	b90b      	cbnz	r3, 8011508 <_vfiprintf_r+0x18>
 8011504:	f7ff feb8 	bl	8011278 <__sinit>
 8011508:	4b89      	ldr	r3, [pc, #548]	; (8011730 <_vfiprintf_r+0x240>)
 801150a:	429d      	cmp	r5, r3
 801150c:	d11b      	bne.n	8011546 <_vfiprintf_r+0x56>
 801150e:	6875      	ldr	r5, [r6, #4]
 8011510:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011512:	07d9      	lsls	r1, r3, #31
 8011514:	d405      	bmi.n	8011522 <_vfiprintf_r+0x32>
 8011516:	89ab      	ldrh	r3, [r5, #12]
 8011518:	059a      	lsls	r2, r3, #22
 801151a:	d402      	bmi.n	8011522 <_vfiprintf_r+0x32>
 801151c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801151e:	f7ff ff49 	bl	80113b4 <__retarget_lock_acquire_recursive>
 8011522:	89ab      	ldrh	r3, [r5, #12]
 8011524:	071b      	lsls	r3, r3, #28
 8011526:	d501      	bpl.n	801152c <_vfiprintf_r+0x3c>
 8011528:	692b      	ldr	r3, [r5, #16]
 801152a:	b9eb      	cbnz	r3, 8011568 <_vfiprintf_r+0x78>
 801152c:	4629      	mov	r1, r5
 801152e:	4630      	mov	r0, r6
 8011530:	f7ff fd1a 	bl	8010f68 <__swsetup_r>
 8011534:	b1c0      	cbz	r0, 8011568 <_vfiprintf_r+0x78>
 8011536:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011538:	07dc      	lsls	r4, r3, #31
 801153a:	d50e      	bpl.n	801155a <_vfiprintf_r+0x6a>
 801153c:	f04f 30ff 	mov.w	r0, #4294967295
 8011540:	b01d      	add	sp, #116	; 0x74
 8011542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011546:	4b7b      	ldr	r3, [pc, #492]	; (8011734 <_vfiprintf_r+0x244>)
 8011548:	429d      	cmp	r5, r3
 801154a:	d101      	bne.n	8011550 <_vfiprintf_r+0x60>
 801154c:	68b5      	ldr	r5, [r6, #8]
 801154e:	e7df      	b.n	8011510 <_vfiprintf_r+0x20>
 8011550:	4b79      	ldr	r3, [pc, #484]	; (8011738 <_vfiprintf_r+0x248>)
 8011552:	429d      	cmp	r5, r3
 8011554:	bf08      	it	eq
 8011556:	68f5      	ldreq	r5, [r6, #12]
 8011558:	e7da      	b.n	8011510 <_vfiprintf_r+0x20>
 801155a:	89ab      	ldrh	r3, [r5, #12]
 801155c:	0598      	lsls	r0, r3, #22
 801155e:	d4ed      	bmi.n	801153c <_vfiprintf_r+0x4c>
 8011560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011562:	f7ff ff28 	bl	80113b6 <__retarget_lock_release_recursive>
 8011566:	e7e9      	b.n	801153c <_vfiprintf_r+0x4c>
 8011568:	2300      	movs	r3, #0
 801156a:	9309      	str	r3, [sp, #36]	; 0x24
 801156c:	2320      	movs	r3, #32
 801156e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011572:	f8cd 800c 	str.w	r8, [sp, #12]
 8011576:	2330      	movs	r3, #48	; 0x30
 8011578:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801173c <_vfiprintf_r+0x24c>
 801157c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011580:	f04f 0901 	mov.w	r9, #1
 8011584:	4623      	mov	r3, r4
 8011586:	469a      	mov	sl, r3
 8011588:	f813 2b01 	ldrb.w	r2, [r3], #1
 801158c:	b10a      	cbz	r2, 8011592 <_vfiprintf_r+0xa2>
 801158e:	2a25      	cmp	r2, #37	; 0x25
 8011590:	d1f9      	bne.n	8011586 <_vfiprintf_r+0x96>
 8011592:	ebba 0b04 	subs.w	fp, sl, r4
 8011596:	d00b      	beq.n	80115b0 <_vfiprintf_r+0xc0>
 8011598:	465b      	mov	r3, fp
 801159a:	4622      	mov	r2, r4
 801159c:	4629      	mov	r1, r5
 801159e:	4630      	mov	r0, r6
 80115a0:	f7ff ff93 	bl	80114ca <__sfputs_r>
 80115a4:	3001      	adds	r0, #1
 80115a6:	f000 80aa 	beq.w	80116fe <_vfiprintf_r+0x20e>
 80115aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80115ac:	445a      	add	r2, fp
 80115ae:	9209      	str	r2, [sp, #36]	; 0x24
 80115b0:	f89a 3000 	ldrb.w	r3, [sl]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	f000 80a2 	beq.w	80116fe <_vfiprintf_r+0x20e>
 80115ba:	2300      	movs	r3, #0
 80115bc:	f04f 32ff 	mov.w	r2, #4294967295
 80115c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115c4:	f10a 0a01 	add.w	sl, sl, #1
 80115c8:	9304      	str	r3, [sp, #16]
 80115ca:	9307      	str	r3, [sp, #28]
 80115cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80115d0:	931a      	str	r3, [sp, #104]	; 0x68
 80115d2:	4654      	mov	r4, sl
 80115d4:	2205      	movs	r2, #5
 80115d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115da:	4858      	ldr	r0, [pc, #352]	; (801173c <_vfiprintf_r+0x24c>)
 80115dc:	f7ee fe00 	bl	80001e0 <memchr>
 80115e0:	9a04      	ldr	r2, [sp, #16]
 80115e2:	b9d8      	cbnz	r0, 801161c <_vfiprintf_r+0x12c>
 80115e4:	06d1      	lsls	r1, r2, #27
 80115e6:	bf44      	itt	mi
 80115e8:	2320      	movmi	r3, #32
 80115ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80115ee:	0713      	lsls	r3, r2, #28
 80115f0:	bf44      	itt	mi
 80115f2:	232b      	movmi	r3, #43	; 0x2b
 80115f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80115f8:	f89a 3000 	ldrb.w	r3, [sl]
 80115fc:	2b2a      	cmp	r3, #42	; 0x2a
 80115fe:	d015      	beq.n	801162c <_vfiprintf_r+0x13c>
 8011600:	9a07      	ldr	r2, [sp, #28]
 8011602:	4654      	mov	r4, sl
 8011604:	2000      	movs	r0, #0
 8011606:	f04f 0c0a 	mov.w	ip, #10
 801160a:	4621      	mov	r1, r4
 801160c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011610:	3b30      	subs	r3, #48	; 0x30
 8011612:	2b09      	cmp	r3, #9
 8011614:	d94e      	bls.n	80116b4 <_vfiprintf_r+0x1c4>
 8011616:	b1b0      	cbz	r0, 8011646 <_vfiprintf_r+0x156>
 8011618:	9207      	str	r2, [sp, #28]
 801161a:	e014      	b.n	8011646 <_vfiprintf_r+0x156>
 801161c:	eba0 0308 	sub.w	r3, r0, r8
 8011620:	fa09 f303 	lsl.w	r3, r9, r3
 8011624:	4313      	orrs	r3, r2
 8011626:	9304      	str	r3, [sp, #16]
 8011628:	46a2      	mov	sl, r4
 801162a:	e7d2      	b.n	80115d2 <_vfiprintf_r+0xe2>
 801162c:	9b03      	ldr	r3, [sp, #12]
 801162e:	1d19      	adds	r1, r3, #4
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	9103      	str	r1, [sp, #12]
 8011634:	2b00      	cmp	r3, #0
 8011636:	bfbb      	ittet	lt
 8011638:	425b      	neglt	r3, r3
 801163a:	f042 0202 	orrlt.w	r2, r2, #2
 801163e:	9307      	strge	r3, [sp, #28]
 8011640:	9307      	strlt	r3, [sp, #28]
 8011642:	bfb8      	it	lt
 8011644:	9204      	strlt	r2, [sp, #16]
 8011646:	7823      	ldrb	r3, [r4, #0]
 8011648:	2b2e      	cmp	r3, #46	; 0x2e
 801164a:	d10c      	bne.n	8011666 <_vfiprintf_r+0x176>
 801164c:	7863      	ldrb	r3, [r4, #1]
 801164e:	2b2a      	cmp	r3, #42	; 0x2a
 8011650:	d135      	bne.n	80116be <_vfiprintf_r+0x1ce>
 8011652:	9b03      	ldr	r3, [sp, #12]
 8011654:	1d1a      	adds	r2, r3, #4
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	9203      	str	r2, [sp, #12]
 801165a:	2b00      	cmp	r3, #0
 801165c:	bfb8      	it	lt
 801165e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011662:	3402      	adds	r4, #2
 8011664:	9305      	str	r3, [sp, #20]
 8011666:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801174c <_vfiprintf_r+0x25c>
 801166a:	7821      	ldrb	r1, [r4, #0]
 801166c:	2203      	movs	r2, #3
 801166e:	4650      	mov	r0, sl
 8011670:	f7ee fdb6 	bl	80001e0 <memchr>
 8011674:	b140      	cbz	r0, 8011688 <_vfiprintf_r+0x198>
 8011676:	2340      	movs	r3, #64	; 0x40
 8011678:	eba0 000a 	sub.w	r0, r0, sl
 801167c:	fa03 f000 	lsl.w	r0, r3, r0
 8011680:	9b04      	ldr	r3, [sp, #16]
 8011682:	4303      	orrs	r3, r0
 8011684:	3401      	adds	r4, #1
 8011686:	9304      	str	r3, [sp, #16]
 8011688:	f814 1b01 	ldrb.w	r1, [r4], #1
 801168c:	482c      	ldr	r0, [pc, #176]	; (8011740 <_vfiprintf_r+0x250>)
 801168e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011692:	2206      	movs	r2, #6
 8011694:	f7ee fda4 	bl	80001e0 <memchr>
 8011698:	2800      	cmp	r0, #0
 801169a:	d03f      	beq.n	801171c <_vfiprintf_r+0x22c>
 801169c:	4b29      	ldr	r3, [pc, #164]	; (8011744 <_vfiprintf_r+0x254>)
 801169e:	bb1b      	cbnz	r3, 80116e8 <_vfiprintf_r+0x1f8>
 80116a0:	9b03      	ldr	r3, [sp, #12]
 80116a2:	3307      	adds	r3, #7
 80116a4:	f023 0307 	bic.w	r3, r3, #7
 80116a8:	3308      	adds	r3, #8
 80116aa:	9303      	str	r3, [sp, #12]
 80116ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ae:	443b      	add	r3, r7
 80116b0:	9309      	str	r3, [sp, #36]	; 0x24
 80116b2:	e767      	b.n	8011584 <_vfiprintf_r+0x94>
 80116b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80116b8:	460c      	mov	r4, r1
 80116ba:	2001      	movs	r0, #1
 80116bc:	e7a5      	b.n	801160a <_vfiprintf_r+0x11a>
 80116be:	2300      	movs	r3, #0
 80116c0:	3401      	adds	r4, #1
 80116c2:	9305      	str	r3, [sp, #20]
 80116c4:	4619      	mov	r1, r3
 80116c6:	f04f 0c0a 	mov.w	ip, #10
 80116ca:	4620      	mov	r0, r4
 80116cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116d0:	3a30      	subs	r2, #48	; 0x30
 80116d2:	2a09      	cmp	r2, #9
 80116d4:	d903      	bls.n	80116de <_vfiprintf_r+0x1ee>
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d0c5      	beq.n	8011666 <_vfiprintf_r+0x176>
 80116da:	9105      	str	r1, [sp, #20]
 80116dc:	e7c3      	b.n	8011666 <_vfiprintf_r+0x176>
 80116de:	fb0c 2101 	mla	r1, ip, r1, r2
 80116e2:	4604      	mov	r4, r0
 80116e4:	2301      	movs	r3, #1
 80116e6:	e7f0      	b.n	80116ca <_vfiprintf_r+0x1da>
 80116e8:	ab03      	add	r3, sp, #12
 80116ea:	9300      	str	r3, [sp, #0]
 80116ec:	462a      	mov	r2, r5
 80116ee:	4b16      	ldr	r3, [pc, #88]	; (8011748 <_vfiprintf_r+0x258>)
 80116f0:	a904      	add	r1, sp, #16
 80116f2:	4630      	mov	r0, r6
 80116f4:	f3af 8000 	nop.w
 80116f8:	4607      	mov	r7, r0
 80116fa:	1c78      	adds	r0, r7, #1
 80116fc:	d1d6      	bne.n	80116ac <_vfiprintf_r+0x1bc>
 80116fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011700:	07d9      	lsls	r1, r3, #31
 8011702:	d405      	bmi.n	8011710 <_vfiprintf_r+0x220>
 8011704:	89ab      	ldrh	r3, [r5, #12]
 8011706:	059a      	lsls	r2, r3, #22
 8011708:	d402      	bmi.n	8011710 <_vfiprintf_r+0x220>
 801170a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801170c:	f7ff fe53 	bl	80113b6 <__retarget_lock_release_recursive>
 8011710:	89ab      	ldrh	r3, [r5, #12]
 8011712:	065b      	lsls	r3, r3, #25
 8011714:	f53f af12 	bmi.w	801153c <_vfiprintf_r+0x4c>
 8011718:	9809      	ldr	r0, [sp, #36]	; 0x24
 801171a:	e711      	b.n	8011540 <_vfiprintf_r+0x50>
 801171c:	ab03      	add	r3, sp, #12
 801171e:	9300      	str	r3, [sp, #0]
 8011720:	462a      	mov	r2, r5
 8011722:	4b09      	ldr	r3, [pc, #36]	; (8011748 <_vfiprintf_r+0x258>)
 8011724:	a904      	add	r1, sp, #16
 8011726:	4630      	mov	r0, r6
 8011728:	f000 f880 	bl	801182c <_printf_i>
 801172c:	e7e4      	b.n	80116f8 <_vfiprintf_r+0x208>
 801172e:	bf00      	nop
 8011730:	080139bc 	.word	0x080139bc
 8011734:	080139dc 	.word	0x080139dc
 8011738:	0801399c 	.word	0x0801399c
 801173c:	080139fc 	.word	0x080139fc
 8011740:	08013a06 	.word	0x08013a06
 8011744:	00000000 	.word	0x00000000
 8011748:	080114cb 	.word	0x080114cb
 801174c:	08013a02 	.word	0x08013a02

08011750 <_printf_common>:
 8011750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011754:	4616      	mov	r6, r2
 8011756:	4699      	mov	r9, r3
 8011758:	688a      	ldr	r2, [r1, #8]
 801175a:	690b      	ldr	r3, [r1, #16]
 801175c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011760:	4293      	cmp	r3, r2
 8011762:	bfb8      	it	lt
 8011764:	4613      	movlt	r3, r2
 8011766:	6033      	str	r3, [r6, #0]
 8011768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801176c:	4607      	mov	r7, r0
 801176e:	460c      	mov	r4, r1
 8011770:	b10a      	cbz	r2, 8011776 <_printf_common+0x26>
 8011772:	3301      	adds	r3, #1
 8011774:	6033      	str	r3, [r6, #0]
 8011776:	6823      	ldr	r3, [r4, #0]
 8011778:	0699      	lsls	r1, r3, #26
 801177a:	bf42      	ittt	mi
 801177c:	6833      	ldrmi	r3, [r6, #0]
 801177e:	3302      	addmi	r3, #2
 8011780:	6033      	strmi	r3, [r6, #0]
 8011782:	6825      	ldr	r5, [r4, #0]
 8011784:	f015 0506 	ands.w	r5, r5, #6
 8011788:	d106      	bne.n	8011798 <_printf_common+0x48>
 801178a:	f104 0a19 	add.w	sl, r4, #25
 801178e:	68e3      	ldr	r3, [r4, #12]
 8011790:	6832      	ldr	r2, [r6, #0]
 8011792:	1a9b      	subs	r3, r3, r2
 8011794:	42ab      	cmp	r3, r5
 8011796:	dc26      	bgt.n	80117e6 <_printf_common+0x96>
 8011798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801179c:	1e13      	subs	r3, r2, #0
 801179e:	6822      	ldr	r2, [r4, #0]
 80117a0:	bf18      	it	ne
 80117a2:	2301      	movne	r3, #1
 80117a4:	0692      	lsls	r2, r2, #26
 80117a6:	d42b      	bmi.n	8011800 <_printf_common+0xb0>
 80117a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80117ac:	4649      	mov	r1, r9
 80117ae:	4638      	mov	r0, r7
 80117b0:	47c0      	blx	r8
 80117b2:	3001      	adds	r0, #1
 80117b4:	d01e      	beq.n	80117f4 <_printf_common+0xa4>
 80117b6:	6823      	ldr	r3, [r4, #0]
 80117b8:	68e5      	ldr	r5, [r4, #12]
 80117ba:	6832      	ldr	r2, [r6, #0]
 80117bc:	f003 0306 	and.w	r3, r3, #6
 80117c0:	2b04      	cmp	r3, #4
 80117c2:	bf08      	it	eq
 80117c4:	1aad      	subeq	r5, r5, r2
 80117c6:	68a3      	ldr	r3, [r4, #8]
 80117c8:	6922      	ldr	r2, [r4, #16]
 80117ca:	bf0c      	ite	eq
 80117cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80117d0:	2500      	movne	r5, #0
 80117d2:	4293      	cmp	r3, r2
 80117d4:	bfc4      	itt	gt
 80117d6:	1a9b      	subgt	r3, r3, r2
 80117d8:	18ed      	addgt	r5, r5, r3
 80117da:	2600      	movs	r6, #0
 80117dc:	341a      	adds	r4, #26
 80117de:	42b5      	cmp	r5, r6
 80117e0:	d11a      	bne.n	8011818 <_printf_common+0xc8>
 80117e2:	2000      	movs	r0, #0
 80117e4:	e008      	b.n	80117f8 <_printf_common+0xa8>
 80117e6:	2301      	movs	r3, #1
 80117e8:	4652      	mov	r2, sl
 80117ea:	4649      	mov	r1, r9
 80117ec:	4638      	mov	r0, r7
 80117ee:	47c0      	blx	r8
 80117f0:	3001      	adds	r0, #1
 80117f2:	d103      	bne.n	80117fc <_printf_common+0xac>
 80117f4:	f04f 30ff 	mov.w	r0, #4294967295
 80117f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117fc:	3501      	adds	r5, #1
 80117fe:	e7c6      	b.n	801178e <_printf_common+0x3e>
 8011800:	18e1      	adds	r1, r4, r3
 8011802:	1c5a      	adds	r2, r3, #1
 8011804:	2030      	movs	r0, #48	; 0x30
 8011806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801180a:	4422      	add	r2, r4
 801180c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011814:	3302      	adds	r3, #2
 8011816:	e7c7      	b.n	80117a8 <_printf_common+0x58>
 8011818:	2301      	movs	r3, #1
 801181a:	4622      	mov	r2, r4
 801181c:	4649      	mov	r1, r9
 801181e:	4638      	mov	r0, r7
 8011820:	47c0      	blx	r8
 8011822:	3001      	adds	r0, #1
 8011824:	d0e6      	beq.n	80117f4 <_printf_common+0xa4>
 8011826:	3601      	adds	r6, #1
 8011828:	e7d9      	b.n	80117de <_printf_common+0x8e>
	...

0801182c <_printf_i>:
 801182c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011830:	7e0f      	ldrb	r7, [r1, #24]
 8011832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011834:	2f78      	cmp	r7, #120	; 0x78
 8011836:	4691      	mov	r9, r2
 8011838:	4680      	mov	r8, r0
 801183a:	460c      	mov	r4, r1
 801183c:	469a      	mov	sl, r3
 801183e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011842:	d807      	bhi.n	8011854 <_printf_i+0x28>
 8011844:	2f62      	cmp	r7, #98	; 0x62
 8011846:	d80a      	bhi.n	801185e <_printf_i+0x32>
 8011848:	2f00      	cmp	r7, #0
 801184a:	f000 80d8 	beq.w	80119fe <_printf_i+0x1d2>
 801184e:	2f58      	cmp	r7, #88	; 0x58
 8011850:	f000 80a3 	beq.w	801199a <_printf_i+0x16e>
 8011854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801185c:	e03a      	b.n	80118d4 <_printf_i+0xa8>
 801185e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011862:	2b15      	cmp	r3, #21
 8011864:	d8f6      	bhi.n	8011854 <_printf_i+0x28>
 8011866:	a101      	add	r1, pc, #4	; (adr r1, 801186c <_printf_i+0x40>)
 8011868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801186c:	080118c5 	.word	0x080118c5
 8011870:	080118d9 	.word	0x080118d9
 8011874:	08011855 	.word	0x08011855
 8011878:	08011855 	.word	0x08011855
 801187c:	08011855 	.word	0x08011855
 8011880:	08011855 	.word	0x08011855
 8011884:	080118d9 	.word	0x080118d9
 8011888:	08011855 	.word	0x08011855
 801188c:	08011855 	.word	0x08011855
 8011890:	08011855 	.word	0x08011855
 8011894:	08011855 	.word	0x08011855
 8011898:	080119e5 	.word	0x080119e5
 801189c:	08011909 	.word	0x08011909
 80118a0:	080119c7 	.word	0x080119c7
 80118a4:	08011855 	.word	0x08011855
 80118a8:	08011855 	.word	0x08011855
 80118ac:	08011a07 	.word	0x08011a07
 80118b0:	08011855 	.word	0x08011855
 80118b4:	08011909 	.word	0x08011909
 80118b8:	08011855 	.word	0x08011855
 80118bc:	08011855 	.word	0x08011855
 80118c0:	080119cf 	.word	0x080119cf
 80118c4:	682b      	ldr	r3, [r5, #0]
 80118c6:	1d1a      	adds	r2, r3, #4
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	602a      	str	r2, [r5, #0]
 80118cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80118d4:	2301      	movs	r3, #1
 80118d6:	e0a3      	b.n	8011a20 <_printf_i+0x1f4>
 80118d8:	6820      	ldr	r0, [r4, #0]
 80118da:	6829      	ldr	r1, [r5, #0]
 80118dc:	0606      	lsls	r6, r0, #24
 80118de:	f101 0304 	add.w	r3, r1, #4
 80118e2:	d50a      	bpl.n	80118fa <_printf_i+0xce>
 80118e4:	680e      	ldr	r6, [r1, #0]
 80118e6:	602b      	str	r3, [r5, #0]
 80118e8:	2e00      	cmp	r6, #0
 80118ea:	da03      	bge.n	80118f4 <_printf_i+0xc8>
 80118ec:	232d      	movs	r3, #45	; 0x2d
 80118ee:	4276      	negs	r6, r6
 80118f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118f4:	485e      	ldr	r0, [pc, #376]	; (8011a70 <_printf_i+0x244>)
 80118f6:	230a      	movs	r3, #10
 80118f8:	e019      	b.n	801192e <_printf_i+0x102>
 80118fa:	680e      	ldr	r6, [r1, #0]
 80118fc:	602b      	str	r3, [r5, #0]
 80118fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011902:	bf18      	it	ne
 8011904:	b236      	sxthne	r6, r6
 8011906:	e7ef      	b.n	80118e8 <_printf_i+0xbc>
 8011908:	682b      	ldr	r3, [r5, #0]
 801190a:	6820      	ldr	r0, [r4, #0]
 801190c:	1d19      	adds	r1, r3, #4
 801190e:	6029      	str	r1, [r5, #0]
 8011910:	0601      	lsls	r1, r0, #24
 8011912:	d501      	bpl.n	8011918 <_printf_i+0xec>
 8011914:	681e      	ldr	r6, [r3, #0]
 8011916:	e002      	b.n	801191e <_printf_i+0xf2>
 8011918:	0646      	lsls	r6, r0, #25
 801191a:	d5fb      	bpl.n	8011914 <_printf_i+0xe8>
 801191c:	881e      	ldrh	r6, [r3, #0]
 801191e:	4854      	ldr	r0, [pc, #336]	; (8011a70 <_printf_i+0x244>)
 8011920:	2f6f      	cmp	r7, #111	; 0x6f
 8011922:	bf0c      	ite	eq
 8011924:	2308      	moveq	r3, #8
 8011926:	230a      	movne	r3, #10
 8011928:	2100      	movs	r1, #0
 801192a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801192e:	6865      	ldr	r5, [r4, #4]
 8011930:	60a5      	str	r5, [r4, #8]
 8011932:	2d00      	cmp	r5, #0
 8011934:	bfa2      	ittt	ge
 8011936:	6821      	ldrge	r1, [r4, #0]
 8011938:	f021 0104 	bicge.w	r1, r1, #4
 801193c:	6021      	strge	r1, [r4, #0]
 801193e:	b90e      	cbnz	r6, 8011944 <_printf_i+0x118>
 8011940:	2d00      	cmp	r5, #0
 8011942:	d04d      	beq.n	80119e0 <_printf_i+0x1b4>
 8011944:	4615      	mov	r5, r2
 8011946:	fbb6 f1f3 	udiv	r1, r6, r3
 801194a:	fb03 6711 	mls	r7, r3, r1, r6
 801194e:	5dc7      	ldrb	r7, [r0, r7]
 8011950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011954:	4637      	mov	r7, r6
 8011956:	42bb      	cmp	r3, r7
 8011958:	460e      	mov	r6, r1
 801195a:	d9f4      	bls.n	8011946 <_printf_i+0x11a>
 801195c:	2b08      	cmp	r3, #8
 801195e:	d10b      	bne.n	8011978 <_printf_i+0x14c>
 8011960:	6823      	ldr	r3, [r4, #0]
 8011962:	07de      	lsls	r6, r3, #31
 8011964:	d508      	bpl.n	8011978 <_printf_i+0x14c>
 8011966:	6923      	ldr	r3, [r4, #16]
 8011968:	6861      	ldr	r1, [r4, #4]
 801196a:	4299      	cmp	r1, r3
 801196c:	bfde      	ittt	le
 801196e:	2330      	movle	r3, #48	; 0x30
 8011970:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011974:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011978:	1b52      	subs	r2, r2, r5
 801197a:	6122      	str	r2, [r4, #16]
 801197c:	f8cd a000 	str.w	sl, [sp]
 8011980:	464b      	mov	r3, r9
 8011982:	aa03      	add	r2, sp, #12
 8011984:	4621      	mov	r1, r4
 8011986:	4640      	mov	r0, r8
 8011988:	f7ff fee2 	bl	8011750 <_printf_common>
 801198c:	3001      	adds	r0, #1
 801198e:	d14c      	bne.n	8011a2a <_printf_i+0x1fe>
 8011990:	f04f 30ff 	mov.w	r0, #4294967295
 8011994:	b004      	add	sp, #16
 8011996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801199a:	4835      	ldr	r0, [pc, #212]	; (8011a70 <_printf_i+0x244>)
 801199c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80119a0:	6829      	ldr	r1, [r5, #0]
 80119a2:	6823      	ldr	r3, [r4, #0]
 80119a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80119a8:	6029      	str	r1, [r5, #0]
 80119aa:	061d      	lsls	r5, r3, #24
 80119ac:	d514      	bpl.n	80119d8 <_printf_i+0x1ac>
 80119ae:	07df      	lsls	r7, r3, #31
 80119b0:	bf44      	itt	mi
 80119b2:	f043 0320 	orrmi.w	r3, r3, #32
 80119b6:	6023      	strmi	r3, [r4, #0]
 80119b8:	b91e      	cbnz	r6, 80119c2 <_printf_i+0x196>
 80119ba:	6823      	ldr	r3, [r4, #0]
 80119bc:	f023 0320 	bic.w	r3, r3, #32
 80119c0:	6023      	str	r3, [r4, #0]
 80119c2:	2310      	movs	r3, #16
 80119c4:	e7b0      	b.n	8011928 <_printf_i+0xfc>
 80119c6:	6823      	ldr	r3, [r4, #0]
 80119c8:	f043 0320 	orr.w	r3, r3, #32
 80119cc:	6023      	str	r3, [r4, #0]
 80119ce:	2378      	movs	r3, #120	; 0x78
 80119d0:	4828      	ldr	r0, [pc, #160]	; (8011a74 <_printf_i+0x248>)
 80119d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80119d6:	e7e3      	b.n	80119a0 <_printf_i+0x174>
 80119d8:	0659      	lsls	r1, r3, #25
 80119da:	bf48      	it	mi
 80119dc:	b2b6      	uxthmi	r6, r6
 80119de:	e7e6      	b.n	80119ae <_printf_i+0x182>
 80119e0:	4615      	mov	r5, r2
 80119e2:	e7bb      	b.n	801195c <_printf_i+0x130>
 80119e4:	682b      	ldr	r3, [r5, #0]
 80119e6:	6826      	ldr	r6, [r4, #0]
 80119e8:	6961      	ldr	r1, [r4, #20]
 80119ea:	1d18      	adds	r0, r3, #4
 80119ec:	6028      	str	r0, [r5, #0]
 80119ee:	0635      	lsls	r5, r6, #24
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	d501      	bpl.n	80119f8 <_printf_i+0x1cc>
 80119f4:	6019      	str	r1, [r3, #0]
 80119f6:	e002      	b.n	80119fe <_printf_i+0x1d2>
 80119f8:	0670      	lsls	r0, r6, #25
 80119fa:	d5fb      	bpl.n	80119f4 <_printf_i+0x1c8>
 80119fc:	8019      	strh	r1, [r3, #0]
 80119fe:	2300      	movs	r3, #0
 8011a00:	6123      	str	r3, [r4, #16]
 8011a02:	4615      	mov	r5, r2
 8011a04:	e7ba      	b.n	801197c <_printf_i+0x150>
 8011a06:	682b      	ldr	r3, [r5, #0]
 8011a08:	1d1a      	adds	r2, r3, #4
 8011a0a:	602a      	str	r2, [r5, #0]
 8011a0c:	681d      	ldr	r5, [r3, #0]
 8011a0e:	6862      	ldr	r2, [r4, #4]
 8011a10:	2100      	movs	r1, #0
 8011a12:	4628      	mov	r0, r5
 8011a14:	f7ee fbe4 	bl	80001e0 <memchr>
 8011a18:	b108      	cbz	r0, 8011a1e <_printf_i+0x1f2>
 8011a1a:	1b40      	subs	r0, r0, r5
 8011a1c:	6060      	str	r0, [r4, #4]
 8011a1e:	6863      	ldr	r3, [r4, #4]
 8011a20:	6123      	str	r3, [r4, #16]
 8011a22:	2300      	movs	r3, #0
 8011a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a28:	e7a8      	b.n	801197c <_printf_i+0x150>
 8011a2a:	6923      	ldr	r3, [r4, #16]
 8011a2c:	462a      	mov	r2, r5
 8011a2e:	4649      	mov	r1, r9
 8011a30:	4640      	mov	r0, r8
 8011a32:	47d0      	blx	sl
 8011a34:	3001      	adds	r0, #1
 8011a36:	d0ab      	beq.n	8011990 <_printf_i+0x164>
 8011a38:	6823      	ldr	r3, [r4, #0]
 8011a3a:	079b      	lsls	r3, r3, #30
 8011a3c:	d413      	bmi.n	8011a66 <_printf_i+0x23a>
 8011a3e:	68e0      	ldr	r0, [r4, #12]
 8011a40:	9b03      	ldr	r3, [sp, #12]
 8011a42:	4298      	cmp	r0, r3
 8011a44:	bfb8      	it	lt
 8011a46:	4618      	movlt	r0, r3
 8011a48:	e7a4      	b.n	8011994 <_printf_i+0x168>
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	4632      	mov	r2, r6
 8011a4e:	4649      	mov	r1, r9
 8011a50:	4640      	mov	r0, r8
 8011a52:	47d0      	blx	sl
 8011a54:	3001      	adds	r0, #1
 8011a56:	d09b      	beq.n	8011990 <_printf_i+0x164>
 8011a58:	3501      	adds	r5, #1
 8011a5a:	68e3      	ldr	r3, [r4, #12]
 8011a5c:	9903      	ldr	r1, [sp, #12]
 8011a5e:	1a5b      	subs	r3, r3, r1
 8011a60:	42ab      	cmp	r3, r5
 8011a62:	dcf2      	bgt.n	8011a4a <_printf_i+0x21e>
 8011a64:	e7eb      	b.n	8011a3e <_printf_i+0x212>
 8011a66:	2500      	movs	r5, #0
 8011a68:	f104 0619 	add.w	r6, r4, #25
 8011a6c:	e7f5      	b.n	8011a5a <_printf_i+0x22e>
 8011a6e:	bf00      	nop
 8011a70:	08013a0d 	.word	0x08013a0d
 8011a74:	08013a1e 	.word	0x08013a1e

08011a78 <__sread>:
 8011a78:	b510      	push	{r4, lr}
 8011a7a:	460c      	mov	r4, r1
 8011a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a80:	f000 f894 	bl	8011bac <_read_r>
 8011a84:	2800      	cmp	r0, #0
 8011a86:	bfab      	itete	ge
 8011a88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011a8a:	89a3      	ldrhlt	r3, [r4, #12]
 8011a8c:	181b      	addge	r3, r3, r0
 8011a8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011a92:	bfac      	ite	ge
 8011a94:	6563      	strge	r3, [r4, #84]	; 0x54
 8011a96:	81a3      	strhlt	r3, [r4, #12]
 8011a98:	bd10      	pop	{r4, pc}

08011a9a <__swrite>:
 8011a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a9e:	461f      	mov	r7, r3
 8011aa0:	898b      	ldrh	r3, [r1, #12]
 8011aa2:	05db      	lsls	r3, r3, #23
 8011aa4:	4605      	mov	r5, r0
 8011aa6:	460c      	mov	r4, r1
 8011aa8:	4616      	mov	r6, r2
 8011aaa:	d505      	bpl.n	8011ab8 <__swrite+0x1e>
 8011aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ab0:	2302      	movs	r3, #2
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	f000 f868 	bl	8011b88 <_lseek_r>
 8011ab8:	89a3      	ldrh	r3, [r4, #12]
 8011aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011ac2:	81a3      	strh	r3, [r4, #12]
 8011ac4:	4632      	mov	r2, r6
 8011ac6:	463b      	mov	r3, r7
 8011ac8:	4628      	mov	r0, r5
 8011aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ace:	f000 b817 	b.w	8011b00 <_write_r>

08011ad2 <__sseek>:
 8011ad2:	b510      	push	{r4, lr}
 8011ad4:	460c      	mov	r4, r1
 8011ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ada:	f000 f855 	bl	8011b88 <_lseek_r>
 8011ade:	1c43      	adds	r3, r0, #1
 8011ae0:	89a3      	ldrh	r3, [r4, #12]
 8011ae2:	bf15      	itete	ne
 8011ae4:	6560      	strne	r0, [r4, #84]	; 0x54
 8011ae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011aea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011aee:	81a3      	strheq	r3, [r4, #12]
 8011af0:	bf18      	it	ne
 8011af2:	81a3      	strhne	r3, [r4, #12]
 8011af4:	bd10      	pop	{r4, pc}

08011af6 <__sclose>:
 8011af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011afa:	f000 b813 	b.w	8011b24 <_close_r>
	...

08011b00 <_write_r>:
 8011b00:	b538      	push	{r3, r4, r5, lr}
 8011b02:	4d07      	ldr	r5, [pc, #28]	; (8011b20 <_write_r+0x20>)
 8011b04:	4604      	mov	r4, r0
 8011b06:	4608      	mov	r0, r1
 8011b08:	4611      	mov	r1, r2
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	602a      	str	r2, [r5, #0]
 8011b0e:	461a      	mov	r2, r3
 8011b10:	f7f0 fb39 	bl	8002186 <_write>
 8011b14:	1c43      	adds	r3, r0, #1
 8011b16:	d102      	bne.n	8011b1e <_write_r+0x1e>
 8011b18:	682b      	ldr	r3, [r5, #0]
 8011b1a:	b103      	cbz	r3, 8011b1e <_write_r+0x1e>
 8011b1c:	6023      	str	r3, [r4, #0]
 8011b1e:	bd38      	pop	{r3, r4, r5, pc}
 8011b20:	200059e0 	.word	0x200059e0

08011b24 <_close_r>:
 8011b24:	b538      	push	{r3, r4, r5, lr}
 8011b26:	4d06      	ldr	r5, [pc, #24]	; (8011b40 <_close_r+0x1c>)
 8011b28:	2300      	movs	r3, #0
 8011b2a:	4604      	mov	r4, r0
 8011b2c:	4608      	mov	r0, r1
 8011b2e:	602b      	str	r3, [r5, #0]
 8011b30:	f7f0 fb45 	bl	80021be <_close>
 8011b34:	1c43      	adds	r3, r0, #1
 8011b36:	d102      	bne.n	8011b3e <_close_r+0x1a>
 8011b38:	682b      	ldr	r3, [r5, #0]
 8011b3a:	b103      	cbz	r3, 8011b3e <_close_r+0x1a>
 8011b3c:	6023      	str	r3, [r4, #0]
 8011b3e:	bd38      	pop	{r3, r4, r5, pc}
 8011b40:	200059e0 	.word	0x200059e0

08011b44 <_fstat_r>:
 8011b44:	b538      	push	{r3, r4, r5, lr}
 8011b46:	4d07      	ldr	r5, [pc, #28]	; (8011b64 <_fstat_r+0x20>)
 8011b48:	2300      	movs	r3, #0
 8011b4a:	4604      	mov	r4, r0
 8011b4c:	4608      	mov	r0, r1
 8011b4e:	4611      	mov	r1, r2
 8011b50:	602b      	str	r3, [r5, #0]
 8011b52:	f7f0 fb40 	bl	80021d6 <_fstat>
 8011b56:	1c43      	adds	r3, r0, #1
 8011b58:	d102      	bne.n	8011b60 <_fstat_r+0x1c>
 8011b5a:	682b      	ldr	r3, [r5, #0]
 8011b5c:	b103      	cbz	r3, 8011b60 <_fstat_r+0x1c>
 8011b5e:	6023      	str	r3, [r4, #0]
 8011b60:	bd38      	pop	{r3, r4, r5, pc}
 8011b62:	bf00      	nop
 8011b64:	200059e0 	.word	0x200059e0

08011b68 <_isatty_r>:
 8011b68:	b538      	push	{r3, r4, r5, lr}
 8011b6a:	4d06      	ldr	r5, [pc, #24]	; (8011b84 <_isatty_r+0x1c>)
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	4604      	mov	r4, r0
 8011b70:	4608      	mov	r0, r1
 8011b72:	602b      	str	r3, [r5, #0]
 8011b74:	f7f0 fb3f 	bl	80021f6 <_isatty>
 8011b78:	1c43      	adds	r3, r0, #1
 8011b7a:	d102      	bne.n	8011b82 <_isatty_r+0x1a>
 8011b7c:	682b      	ldr	r3, [r5, #0]
 8011b7e:	b103      	cbz	r3, 8011b82 <_isatty_r+0x1a>
 8011b80:	6023      	str	r3, [r4, #0]
 8011b82:	bd38      	pop	{r3, r4, r5, pc}
 8011b84:	200059e0 	.word	0x200059e0

08011b88 <_lseek_r>:
 8011b88:	b538      	push	{r3, r4, r5, lr}
 8011b8a:	4d07      	ldr	r5, [pc, #28]	; (8011ba8 <_lseek_r+0x20>)
 8011b8c:	4604      	mov	r4, r0
 8011b8e:	4608      	mov	r0, r1
 8011b90:	4611      	mov	r1, r2
 8011b92:	2200      	movs	r2, #0
 8011b94:	602a      	str	r2, [r5, #0]
 8011b96:	461a      	mov	r2, r3
 8011b98:	f7f0 fb38 	bl	800220c <_lseek>
 8011b9c:	1c43      	adds	r3, r0, #1
 8011b9e:	d102      	bne.n	8011ba6 <_lseek_r+0x1e>
 8011ba0:	682b      	ldr	r3, [r5, #0]
 8011ba2:	b103      	cbz	r3, 8011ba6 <_lseek_r+0x1e>
 8011ba4:	6023      	str	r3, [r4, #0]
 8011ba6:	bd38      	pop	{r3, r4, r5, pc}
 8011ba8:	200059e0 	.word	0x200059e0

08011bac <_read_r>:
 8011bac:	b538      	push	{r3, r4, r5, lr}
 8011bae:	4d07      	ldr	r5, [pc, #28]	; (8011bcc <_read_r+0x20>)
 8011bb0:	4604      	mov	r4, r0
 8011bb2:	4608      	mov	r0, r1
 8011bb4:	4611      	mov	r1, r2
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	602a      	str	r2, [r5, #0]
 8011bba:	461a      	mov	r2, r3
 8011bbc:	f7f0 fac6 	bl	800214c <_read>
 8011bc0:	1c43      	adds	r3, r0, #1
 8011bc2:	d102      	bne.n	8011bca <_read_r+0x1e>
 8011bc4:	682b      	ldr	r3, [r5, #0]
 8011bc6:	b103      	cbz	r3, 8011bca <_read_r+0x1e>
 8011bc8:	6023      	str	r3, [r4, #0]
 8011bca:	bd38      	pop	{r3, r4, r5, pc}
 8011bcc:	200059e0 	.word	0x200059e0

08011bd0 <_init>:
 8011bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bd2:	bf00      	nop
 8011bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bd6:	bc08      	pop	{r3}
 8011bd8:	469e      	mov	lr, r3
 8011bda:	4770      	bx	lr

08011bdc <_fini>:
 8011bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bde:	bf00      	nop
 8011be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011be2:	bc08      	pop	{r3}
 8011be4:	469e      	mov	lr, r3
 8011be6:	4770      	bx	lr
