#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c7a57e94490 .scope module, "logic_cell_tb" "logic_cell_tb" 2 2;
 .timescale -9 -11;
v0x5c7a57eef790_0 .var "test_S", 1 0;
v0x5c7a57eef8a0_0 .var "test_a", 0 0;
v0x5c7a57eef960_0 .var "test_b", 0 0;
v0x5c7a57eefa30_0 .net "test_out", 0 0, v0x5c7a57eeef60_0;  1 drivers
S_0x5c7a57e94620 .scope module, "logic_cell1" "logic_cell" 2 6, 3 1 0, S_0x5c7a57e94490;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x5c7a57eefb20 .functor AND 1, v0x5c7a57eef8a0_0, v0x5c7a57eef960_0, C4<1>, C4<1>;
L_0x5c7a57eefc80 .functor OR 1, v0x5c7a57eef8a0_0, v0x5c7a57eef960_0, C4<0>, C4<0>;
L_0x5c7a57eefd40 .functor XOR 1, v0x5c7a57eef8a0_0, v0x5c7a57eef960_0, C4<0>, C4<0>;
L_0x5c7a57eefe00 .functor NOT 1, v0x5c7a57eef8a0_0, C4<0>, C4<0>, C4<0>;
v0x5c7a57eef0e0_0 .net "S", 1 0, v0x5c7a57eef790_0;  1 drivers
v0x5c7a57eef1c0_0 .net "a", 0 0, v0x5c7a57eef8a0_0;  1 drivers
v0x5c7a57eef260_0 .net "b", 0 0, v0x5c7a57eef960_0;  1 drivers
v0x5c7a57eef330_0 .net "out", 0 0, v0x5c7a57eeef60_0;  alias, 1 drivers
v0x5c7a57eef400_0 .net "result1", 0 0, L_0x5c7a57eefb20;  1 drivers
v0x5c7a57eef4f0_0 .net "result2", 0 0, L_0x5c7a57eefc80;  1 drivers
v0x5c7a57eef5c0_0 .net "result3", 0 0, L_0x5c7a57eefd40;  1 drivers
v0x5c7a57eef690_0 .net "result4", 0 0, L_0x5c7a57eefe00;  1 drivers
S_0x5c7a57ed7300 .scope module, "mux4_11" "mux4_1" 3 7, 4 1 0, S_0x5c7a57e94620;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x5c7a57ed7510_0 .net "S", 1 0, v0x5c7a57eef790_0;  alias, 1 drivers
v0x5c7a57eeec00_0 .net "a", 0 0, L_0x5c7a57eefb20;  alias, 1 drivers
v0x5c7a57eeecc0_0 .net "b", 0 0, L_0x5c7a57eefc80;  alias, 1 drivers
v0x5c7a57eeed90_0 .net "c", 0 0, L_0x5c7a57eefd40;  alias, 1 drivers
v0x5c7a57eeee50_0 .net "d", 0 0, L_0x5c7a57eefe00;  alias, 1 drivers
v0x5c7a57eeef60_0 .var "out", 0 0;
E_0x5c7a57ed5e40/0 .event anyedge, v0x5c7a57ed7510_0, v0x5c7a57eeee50_0, v0x5c7a57eeed90_0, v0x5c7a57eeecc0_0;
E_0x5c7a57ed5e40/1 .event anyedge, v0x5c7a57eeec00_0;
E_0x5c7a57ed5e40 .event/or E_0x5c7a57ed5e40/0, E_0x5c7a57ed5e40/1;
    .scope S_0x5c7a57ed7300;
T_0 ;
    %wait E_0x5c7a57ed5e40;
    %load/vec4 v0x5c7a57ed7510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c7a57eeef60_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x5c7a57eeec00_0;
    %store/vec4 v0x5c7a57eeef60_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x5c7a57eeecc0_0;
    %store/vec4 v0x5c7a57eeef60_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x5c7a57eeed90_0;
    %store/vec4 v0x5c7a57eeef60_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x5c7a57eeee50_0;
    %store/vec4 v0x5c7a57eeef60_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c7a57e94490;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7a57eef960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c7a57eef790_0, 0, 2;
    %delay 2000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5c7a57e94490;
T_2 ;
    %vpi_call 2 81 "$monitor", "tiempo =%d, a=%b, b=%b, S=%b, out=%b", $time, v0x5c7a57eef8a0_0, v0x5c7a57eef960_0, v0x5c7a57eef790_0, v0x5c7a57eefa30_0 {0 0 0};
    %vpi_call 2 82 "$dumpfile", "data/logic_cell_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchs/logic_cell_tb.v";
    "src/logic_cell.v";
    "src/mux4_1.v";
