Signal Name,Width
BL_SL_ENABLE,2
BL_SL_INPUT,1
Bit_Enable,8
COLUMN_EN,2
EN_END,2
EN_LDO,2
EXECUTE_EN,1
INPUT_Cntrl,20
OVERRIDE_CTRL,2
OVERRIDE_EN,2
RES_DAC,8
SAR_EN,2
SL_ENABLE2,2
SW_INPUT2,1
Select,20
WL_INPUT,20
cntrl1,1
cntrl2,1
cntrlI10u,3
cntrlI1u,2
cntrl_sw_PAD,2
cntrl_sw_TIA,2
cntrl_sw_read,2
ctrl_clk_dig_del,8
ctrl_dig_clk_dly_byepass,1
ctrl_dig_clk_en,1
ctrl_leaf_clk_del,8
ctrl_leaf_clk_dly_byepass,1
ctrl_leaf_clk_dly_en,1
ctrl_mam_adc1_clk_pw,8
ctrl_mam_adc1_clk_sel,1
ctrl_mam_adc1_clk_src_sel,2
ctrl_mam_adc2_clk_pw,8
ctrl_mam_adc2_clk_sel,1
ctrl_mam_adc2_clk_src_sel,2
ctrl_mam_dig_clk_src_sel,1
ctrl_mam_mirr_clk_pw,8
ctrl_mam_mirr_clk_sel,1
ctrl_mam_mirr_clk_src_sel,2
ctrl_mam_timing_monitor_sel,4
in_mirr_0_IOUT_EN,8
in_mirr_0_SLICE_AMP_EN,8
in_mirr_0_SLICE_BYEPASS,8
in_mirr_0_l,6
in_mirr_0_r,24
in_mirr_1_AMP_BYEPASS,2
in_mirr_1_AMP_EN,2
in_mirr_1_r,4
in_mirr_2_AMP_BYEPASS,2
in_mirr_2_AMP_EN,2
in_mirr_2_r,4
k1,2
k2,2