<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Mar 19 18:11:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 169.492000 MHz (3125 errors)</FONT></A></LI>
</FONT>            4096 items scored, 3125 timing errors detected.
Warning: 108.190MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 3125 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               9.077ns  (47.1% logic, 52.9% route), 11 logic levels.

 Constraint Details:

      9.077ns physical path delay SLICE_3 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.343ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_3 (from clk_c)
ROUTE         2     1.030     R12C25B.Q0 to     R13C25C.B0 delay_counter[9]
CTOF_DEL    ---     0.495     R13C25C.B0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24A.A1 next_state_0_sqmuxa_7_i_a2
C1TOFCO_DE  ---     0.889     R12C24A.A1 to    R12C24A.FCO SLICE_8
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R12C24B.FCI to    R12C24B.FCO SLICE_7
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    9.077   (47.1% logic, 52.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C25B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               9.049ns  (47.0% logic, 53.0% route), 10 logic levels.

 Constraint Details:

      9.049ns physical path delay SLICE_3 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.315ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_3 (from clk_c)
ROUTE         2     1.030     R12C25B.Q0 to     R13C25C.B0 delay_counter[9]
CTOF_DEL    ---     0.495     R13C25C.B0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24B.A0 next_state_0_sqmuxa_7_i_a2
C0TOFCO_DE  ---     1.023     R12C24B.A0 to    R12C24B.FCO SLICE_7
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    9.049   (47.0% logic, 53.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C25B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               9.021ns  (47.4% logic, 52.6% route), 11 logic levels.

 Constraint Details:

      9.021ns physical path delay SLICE_21 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.287ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C25D.CLK to     R13C25D.Q0 SLICE_21 (from clk_c)
ROUTE         2     0.974     R13C25D.Q0 to     R13C25C.A0 delay_counter[10]
CTOF_DEL    ---     0.495     R13C25C.A0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24A.A1 next_state_0_sqmuxa_7_i_a2
C1TOFCO_DE  ---     0.889     R12C24A.A1 to    R12C24A.FCO SLICE_8
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R12C24B.FCI to    R12C24B.FCO SLICE_7
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    9.021   (47.4% logic, 52.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.205ns  (37.2% logic, 62.8% route), 7 logic levels.

 Constraint Details:

      9.205ns physical path delay SLICE_14 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.286ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C29D.CLK to     R15C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.390     R15C29D.Q0 to     R14C29D.A1 refresh_counter[5]
CTOF_DEL    ---     0.495     R14C29D.A1 to     R14C29D.F1 SLICE_56
ROUTE         1     0.436     R14C29D.F1 to     R14C29D.C0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495     R14C29D.C0 to     R14C29D.F0 SLICE_56
ROUTE         1     0.315     R14C29D.F0 to     R14C30A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C30A.D1 to     R14C30A.F1 SLICE_48
ROUTE         4     1.160     R14C30A.F1 to     R12C30D.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R12C30D.C1 to     R12C30D.F1 SLICE_17
ROUTE         2     0.632     R12C30D.F1 to     R13C30A.D1 N_82
CTOF_DEL    ---     0.495     R13C30A.D1 to     R13C30A.F1 SLICE_37
ROUTE         2     0.753     R13C30A.F1 to     R14C30B.C1 N_145
CTOF_DEL    ---     0.495     R14C30B.C1 to     R14C30B.F1 SLICE_38
ROUTE         1     1.097     R14C30B.F1 to  IOL_R14A.OPOS N_134_i (to clk_c)
                  --------
                    9.205   (37.2% logic, 62.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.424       T9.PADDI to   IOL_R14A.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               8.993ns  (47.3% logic, 52.7% route), 10 logic levels.

 Constraint Details:

      8.993ns physical path delay SLICE_21 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.259ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C25D.CLK to     R13C25D.Q0 SLICE_21 (from clk_c)
ROUTE         2     0.974     R13C25D.Q0 to     R13C25C.A0 delay_counter[10]
CTOF_DEL    ---     0.495     R13C25C.A0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24B.A0 next_state_0_sqmuxa_7_i_a2
C0TOFCO_DE  ---     1.023     R12C24B.A0 to    R12C24B.FCO SLICE_7
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    8.993   (47.3% logic, 52.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.158ns  (37.4% logic, 62.6% route), 7 logic levels.

 Constraint Details:

      9.158ns physical path delay SLICE_13 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.239ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C30A.CLK to     R15C30A.Q1 SLICE_13 (from clk_c)
ROUTE         2     1.343     R15C30A.Q1 to     R14C29D.B1 refresh_counter[8]
CTOF_DEL    ---     0.495     R14C29D.B1 to     R14C29D.F1 SLICE_56
ROUTE         1     0.436     R14C29D.F1 to     R14C29D.C0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495     R14C29D.C0 to     R14C29D.F0 SLICE_56
ROUTE         1     0.315     R14C29D.F0 to     R14C30A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C30A.D1 to     R14C30A.F1 SLICE_48
ROUTE         4     1.160     R14C30A.F1 to     R12C30D.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R12C30D.C1 to     R12C30D.F1 SLICE_17
ROUTE         2     0.632     R12C30D.F1 to     R13C30A.D1 N_82
CTOF_DEL    ---     0.495     R13C30A.D1 to     R13C30A.F1 SLICE_37
ROUTE         2     0.753     R13C30A.F1 to     R14C30B.C1 N_145
CTOF_DEL    ---     0.495     R14C30B.C1 to     R14C30B.F1 SLICE_38
ROUTE         1     1.097     R14C30B.F1 to  IOL_R14A.OPOS N_134_i (to clk_c)
                  --------
                    9.158   (37.4% logic, 62.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.424       T9.PADDI to   IOL_R14A.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.154ns  (37.4% logic, 62.6% route), 7 logic levels.

 Constraint Details:

      9.154ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.235ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C29D.CLK to     R15C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.390     R15C29D.Q0 to     R14C29D.A1 refresh_counter[5]
CTOF_DEL    ---     0.495     R14C29D.A1 to     R14C29D.F1 SLICE_56
ROUTE         1     0.436     R14C29D.F1 to     R14C29D.C0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495     R14C29D.C0 to     R14C29D.F0 SLICE_56
ROUTE         1     0.315     R14C29D.F0 to     R14C30A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C30A.D1 to     R14C30A.F1 SLICE_48
ROUTE         4     1.160     R14C30A.F1 to     R12C30D.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R12C30D.C1 to     R12C30D.F1 SLICE_17
ROUTE         2     0.632     R12C30D.F1 to     R13C30A.D1 N_82
CTOF_DEL    ---     0.495     R13C30A.D1 to     R13C30A.F1 SLICE_37
ROUTE         2     0.702     R13C30A.F1 to     R13C30A.B0 N_145
CTOF_DEL    ---     0.495     R13C30A.B0 to     R13C30A.F0 SLICE_37
ROUTE         1     1.097     R13C30A.F0 to  IOL_R13B.OPOS N_130_i (to clk_c)
                  --------
                    9.154   (37.4% logic, 62.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.424       T9.PADDI to   IOL_R13B.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.107ns  (37.6% logic, 62.4% route), 7 logic levels.

 Constraint Details:

      9.107ns physical path delay SLICE_13 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.188ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C30A.CLK to     R15C30A.Q1 SLICE_13 (from clk_c)
ROUTE         2     1.343     R15C30A.Q1 to     R14C29D.B1 refresh_counter[8]
CTOF_DEL    ---     0.495     R14C29D.B1 to     R14C29D.F1 SLICE_56
ROUTE         1     0.436     R14C29D.F1 to     R14C29D.C0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495     R14C29D.C0 to     R14C29D.F0 SLICE_56
ROUTE         1     0.315     R14C29D.F0 to     R14C30A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C30A.D1 to     R14C30A.F1 SLICE_48
ROUTE         4     1.160     R14C30A.F1 to     R12C30D.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R12C30D.C1 to     R12C30D.F1 SLICE_17
ROUTE         2     0.632     R12C30D.F1 to     R13C30A.D1 N_82
CTOF_DEL    ---     0.495     R13C30A.D1 to     R13C30A.F1 SLICE_37
ROUTE         2     0.702     R13C30A.F1 to     R13C30A.B0 N_145
CTOF_DEL    ---     0.495     R13C30A.B0 to     R13C30A.F0 SLICE_37
ROUTE         1     1.097     R13C30A.F0 to  IOL_R13B.OPOS N_130_i (to clk_c)
                  --------
                    9.107   (37.6% logic, 62.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.424       T9.PADDI to   IOL_R13B.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               8.915ns  (46.2% logic, 53.8% route), 10 logic levels.

 Constraint Details:

      8.915ns physical path delay SLICE_3 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.181ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_3 (from clk_c)
ROUTE         2     1.030     R12C25B.Q0 to     R13C25C.B0 delay_counter[9]
CTOF_DEL    ---     0.495     R13C25C.B0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24B.A1 next_state_0_sqmuxa_7_i_a2
C1TOFCO_DE  ---     0.889     R12C24B.A1 to    R12C24B.FCO SLICE_7
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    8.915   (46.2% logic, 53.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C25B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               8.887ns  (46.0% logic, 54.0% route), 9 logic levels.

 Constraint Details:

      8.887ns physical path delay SLICE_3 to SLICE_21 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.153ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_3 (from clk_c)
ROUTE         2     1.030     R12C25B.Q0 to     R13C25C.B0 delay_counter[9]
CTOF_DEL    ---     0.495     R13C25C.B0 to     R13C25C.F0 SLICE_69
ROUTE         1     1.299     R13C25C.F0 to     R12C26D.A1 next_state_0_sqmuxa_7_i_a2_10
CTOF_DEL    ---     0.495     R12C26D.A1 to     R12C26D.F1 SLICE_49
ROUTE        44     1.446     R12C26D.F1 to     R12C24C.A0 next_state_0_sqmuxa_7_i_a2
C0TOFCO_DE  ---     1.023     R12C24C.A0 to    R12C24C.FCO SLICE_6
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO SLICE_5
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO SLICE_4
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO SLICE_3
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R12C25C.FCI to     R12C25C.F1 SLICE_2
ROUTE         1     1.023     R12C25C.F1 to     R13C25D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_21
ROUTE         1     0.000     R13C25D.F1 to    R13C25D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    8.887   (46.0% logic, 54.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C25B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R13C25D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 108.190MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |  169.492 MHz|  108.190 MHz|  11 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2">next_state_0_sqmuxa_7_i_a2</a>              |      44|    1996|     63.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_6">un1_delay_counter_16_cry_6</a>              |       1|    1343|     42.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_8">un1_delay_counter_16_cry_8</a>              |       1|    1286|     41.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_4">un1_delay_counter_16_cry_4</a>              |       1|    1205|     38.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_10">un1_delay_counter_16_cry_10</a>             |       1|    1053|     33.70%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_0_a2">_0_a2</a>                                   |      16|     963|     30.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_2">un1_delay_counter_16_cry_2</a>              |       1|     862|     27.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_12">un1_delay_counter_16_cry_12</a>             |       1|     654|     20.93%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2_10">next_state_0_sqmuxa_7_i_a2_10</a>           |       1|     577|     18.46%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2_9">next_state_0_sqmuxa_7_i_a2_9</a>            |       1|     572|     18.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2_8">next_state_0_sqmuxa_7_i_a2_8</a>            |       1|     458|     14.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2_7">next_state_0_sqmuxa_7_i_a2_7</a>            |       1|     389|     12.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[14]">next_delay_counter[14]</a>                  |       1|     365|     11.68%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S1">un1_delay_counter_16_cry_13_0_S1</a>        |       1|     363|     11.62%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_0">un1_delay_counter_16_cry_0</a>              |       1|     344|     11.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[13]">next_delay_counter[13]</a>                  |       1|     342|     10.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S0">un1_delay_counter_16_cry_13_0_S0</a>        |       1|     340|     10.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[12]">next_delay_counter[12]</a>                  |       1|     328|     10.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_11_0_S1">un1_delay_counter_16_cry_11_0_S1</a>        |       1|     325|     10.40%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 3125  Score: 4064695
Cumulative negative slack: 4064695

Constraints cover 4265 paths, 1 nets, and 513 connections (61.81% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Mar 19 18:11:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 169.492000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30D.CLK to     R15C30D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C30D.Q0 to     R15C30D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R15C30D.A0 to     R15C30D.F0 SLICE_10
ROUTE         1     0.000     R15C30D.F0 to    R15C30D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30D.CLK to     R15C30D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C30D.Q1 to     R15C30D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R15C30D.A1 to     R15C30D.F1 SLICE_10
ROUTE         1     0.000     R15C30D.F1 to    R15C30D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30C.CLK to     R15C30C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C30C.Q0 to     R15C30C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R15C30C.A0 to     R15C30C.F0 SLICE_11
ROUTE         1     0.000     R15C30C.F0 to    R15C30C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30C.CLK to     R15C30C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C30C.Q1 to     R15C30C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R15C30C.A1 to     R15C30C.F1 SLICE_11
ROUTE         1     0.000     R15C30C.F1 to    R15C30C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30B.CLK to     R15C30B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C30B.Q0 to     R15C30B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R15C30B.A0 to     R15C30B.F0 SLICE_12
ROUTE         1     0.000     R15C30B.F0 to    R15C30B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30B.CLK to     R15C30B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C30B.Q1 to     R15C30B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R15C30B.A1 to     R15C30B.F1 SLICE_12
ROUTE         1     0.000     R15C30B.F1 to    R15C30B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30A.CLK to     R15C30A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C30A.Q1 to     R15C30A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R15C30A.A1 to     R15C30A.F1 SLICE_13
ROUTE         1     0.000     R15C30A.F1 to    R15C30A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30A.CLK to     R15C30A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C30A.Q0 to     R15C30A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R15C30A.A0 to     R15C30A.F0 SLICE_13
ROUTE         1     0.000     R15C30A.F0 to    R15C30A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29D.CLK to     R15C29D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C29D.Q1 to     R15C29D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R15C29D.A1 to     R15C29D.F1 SLICE_14
ROUTE         1     0.000     R15C29D.F1 to    R15C29D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29D.CLK to     R15C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C29D.Q0 to     R15C29D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R15C29D.A0 to     R15C29D.F0 SLICE_14
ROUTE         1     0.000     R15C29D.F0 to    R15C29D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4265 paths, 1 nets, and 513 connections (61.81% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 3125 (setup), 0 (hold)
Score: 4064695 (setup), 0 (hold)
Cumulative negative slack: 4064695 (4064695+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
