INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/34_codelock/34_codelock.srcs/sources_1/new/codelock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'codelock'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/34_codelock/34_codelock.srcs/sim_1/new/codelock_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'codelock_sim'
