// Seed: 2138342469
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    output supply0 id_4,
    output wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    output tri id_9,
    output wand id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20,
    output wor id_21,
    input uwire id_22
);
  wire id_24;
  id_25(
      1, id_16, id_6, 1, id_6, 1
  );
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input supply1 id_8
);
  assign id_6 = id_5;
  module_0(
      id_3,
      id_8,
      id_4,
      id_8,
      id_6,
      id_1,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1,
      id_0,
      id_5,
      id_4,
      id_1,
      id_0,
      id_2,
      id_4,
      id_8,
      id_5,
      id_1,
      id_1,
      id_2
  );
  wire id_10;
  wire id_11;
  wire id_12;
  generate
    wor id_13 = 1'b0;
  endgenerate
endmodule
