# FPGA-Pipeling-and-Clock-Gating
## Contributed by Archit Rathi

Power System Analysis and Clock gating done for Design Optimization of Cache Memory
