{"vcs1":{"timestamp_begin":1696219179.245253519, "rt":21.21, "ut":18.06, "st":0.83}}
{"vcselab":{"timestamp_begin":1696219200.554365910, "rt":2.69, "ut":0.49, "st":0.23}}
{"link":{"timestamp_begin":1696219203.339193628, "rt":0.72, "ut":0.34, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696219178.424562644}
{"VCS_COMP_START_TIME": 1696219178.424562644}
{"VCS_COMP_END_TIME": 1696219204.711365234}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391084}}
{"stitch_vcselab": {"peak_mem": 227832}}
