
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 402.520 ; gain = 77.828
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 500.176 ; gain = 95.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:65]
INFO: [Synth 8-6157] synthesizing module 'design_1_EXE_stage_reg_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_EXE_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_EXE_stage_reg_0_0' (1#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_EXE_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ID_stage_reg_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_ID_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ID_stage_reg_0_0' (2#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_ID_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IF_Stage_imp_V4PB19' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_IF_stage_0_1' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_IF_stage_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IF_stage_0_1' (3#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_IF_stage_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (4#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (5#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (6#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'IF_Stage_imp_V4PB19' (7#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_IF_stage_reg_0_8' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_IF_stage_reg_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IF_stage_reg_0_8' (8#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_IF_stage_reg_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MEM_stage_reg_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_MEM_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MEM_stage_reg_0_0' (9#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_MEM_stage_reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_debouncer_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_debouncer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debouncer_0_0' (10#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_debouncer_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:134]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (11#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/.Xil/Vivado-20196-parsa/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (12#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (13#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (13#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (14#1) [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MEM_stage_reg_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:122]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_Stage'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_stage_reg_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:113]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debouncer_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:130]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_stage_reg_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EXE_stage_reg_0'. This will prevent further optimization [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:90]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (15#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (16#1) [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 556.578 ; gain = 152.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 556.578 ; gain = 152.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 556.578 ; gain = 152.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_IF_stage_0_1/design_1_IF_stage_0_1/design_1_IF_stage_0_1_in_context.xdc] for cell 'design_1_i/IF_Stage/IF_stage_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_IF_stage_0_1/design_1_IF_stage_0_1/design_1_IF_stage_0_1_in_context.xdc] for cell 'design_1_i/IF_Stage/IF_stage_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ID_stage_reg_0_0/design_1_ID_stage_reg_0_0/design_1_ID_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/ID_stage_reg_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ID_stage_reg_0_0/design_1_ID_stage_reg_0_0/design_1_ID_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/ID_stage_reg_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_EXE_stage_reg_0_0/design_1_EXE_stage_reg_0_0/design_1_EXE_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/EXE_stage_reg_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_EXE_stage_reg_0_0/design_1_EXE_stage_reg_0_0/design_1_EXE_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/EXE_stage_reg_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MEM_stage_reg_0_0/design_1_MEM_stage_reg_0_0/design_1_MEM_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/MEM_stage_reg_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MEM_stage_reg_0_0/design_1_MEM_stage_reg_0_0/design_1_MEM_stage_reg_0_0_in_context.xdc] for cell 'design_1_i/MEM_stage_reg_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_IF_stage_reg_0_8/design_1_IF_stage_reg_0_8/design_1_IF_stage_reg_0_8_in_context.xdc] for cell 'design_1_i/IF_stage_reg_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_IF_stage_reg_0_8/design_1_IF_stage_reg_0_8/design_1_IF_stage_reg_0_8_in_context.xdc] for cell 'design_1_i/IF_stage_reg_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/IF_Stage/blk_mem_gen_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/IF_Stage/blk_mem_gen_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Finished Parsing XDC File [d:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Parsing XDC File [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/pin_assignment.xdc]
Finished Parsing XDC File [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/pin_assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/pin_assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.828 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.895 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 841.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.895 ; gain = 437.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.895 ; gain = 437.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_Stage/IF_stage_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ID_stage_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/EXE_stage_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MEM_stage_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_stage_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_Stage/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_Stage/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debouncer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.895 ; gain = 437.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.895 ; gain = 437.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[31]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[30]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[29]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[28]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[27]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[26]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[25]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[24]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[23]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[22]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[21]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[20]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[19]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[18]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[17]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[16]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[13]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 841.895 ; gain = 437.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 880.117 ; gain = 475.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 880.191 ; gain = 475.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_IF_stage_0_1      |         1|
|2     |design_1_blk_mem_gen_0_0   |         1|
|3     |design_1_EXE_stage_reg_0_0 |         1|
|4     |design_1_ID_stage_reg_0_0  |         1|
|5     |design_1_IF_stage_reg_0_8  |         1|
|6     |design_1_MEM_stage_reg_0_0 |         1|
|7     |design_1_debouncer_0_0     |         1|
|8     |design_1_ila_0_0           |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_EXE_stage_reg_0_0 |     1|
|2     |design_1_ID_stage_reg_0_0  |     1|
|3     |design_1_IF_stage_0_1      |     1|
|4     |design_1_IF_stage_reg_0_8  |     1|
|5     |design_1_MEM_stage_reg_0_0 |     1|
|6     |design_1_blk_mem_gen_0_0   |     1|
|7     |design_1_debouncer_0_0     |     1|
|8     |design_1_ila_0_0           |     1|
|9     |IBUF                       |     2|
+------+---------------------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   387|
|2     |  design_1_i     |design_1                |   385|
|3     |    IF_Stage     |IF_Stage_imp_V4PB19     |   128|
|4     |      xlslice_0  |design_1_xlslice_0_0    |     0|
|5     |    xlconstant_0 |design_1_xlconstant_0_0 |     0|
|6     |    xlconstant_1 |design_1_xlconstant_1_0 |     0|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 889.891 ; gain = 200.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.891 ; gain = 485.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 899.906 ; gain = 497.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 15:06:38 2025...
