
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v
# synth_design -part xc7z020clg484-3 -top func11 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top func11 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 192466 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.270 ; gain = 54.895 ; free physical = 246272 ; free virtual = 314015
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func11' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:55]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:65]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:70]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:70]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:65]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:55]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1010]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1000]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1120]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1088]
INFO: [Synth 8-6155] done synthesizing module 'func4' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1088]
INFO: [Synth 8-6155] done synthesizing module 'func1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1120]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1115]
INFO: [Synth 8-6155] done synthesizing module 'func2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1115]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1100]
INFO: [Synth 8-6155] done synthesizing module 'func3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1100]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1079]
INFO: [Synth 8-6155] done synthesizing module 'func5' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1079]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1010]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:353]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:410]
INFO: [Synth 8-6155] done synthesizing module 'func8' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:410]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:84]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:84]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:396]
INFO: [Synth 8-6155] done synthesizing module 'func7' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:396]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:353]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:94]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:94]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'func6' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'func11' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v:10]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.035 ; gain = 102.660 ; free physical = 247354 ; free virtual = 315099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.035 ; gain = 102.660 ; free physical = 247337 ; free virtual = 315083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.031 ; gain = 110.656 ; free physical = 247335 ; free virtual = 315081
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.742 ; gain = 165.367 ; free physical = 247180 ; free virtual = 314927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 11    
	               34 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input    194 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module func11 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
INFO: [Synth 8-3886] merging instance 'ins3/U_reg[194]' (FDR) to 'ins3/U_reg[195]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ins3/\U_reg[195] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2007.797 ; gain = 561.422 ; free physical = 245745 ; free virtual = 313495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2007.801 ; gain = 561.426 ; free physical = 246853 ; free virtual = 314603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2134.906 ; gain = 688.531 ; free physical = 246292 ; free virtual = 314042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246268 ; free virtual = 314018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246283 ; free virtual = 314033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246278 ; free virtual = 314028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246276 ; free virtual = 314026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246240 ; free virtual = 313990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246238 ; free virtual = 313988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    38|
|2     |LUT3 |   578|
|3     |LUT4 |  1645|
|4     |LUT5 |   192|
|5     |LUT6 |  2413|
|6     |FDRE |  3385|
|7     |FDSE |     8|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |  8259|
|2     |  ins11         |func6      |     5|
|3     |  ins12         |func6_0    |     9|
|4     |  ins2          |f3m_sub    |   388|
|5     |    \aa[0].aa   |f3_sub     |     4|
|6     |    \aa[10].aa  |f3_sub_2   |     4|
|7     |    \aa[11].aa  |f3_sub_3   |     4|
|8     |    \aa[12].aa  |f3_sub_4   |     4|
|9     |    \aa[13].aa  |f3_sub_5   |     4|
|10    |    \aa[14].aa  |f3_sub_6   |     4|
|11    |    \aa[15].aa  |f3_sub_7   |     4|
|12    |    \aa[16].aa  |f3_sub_8   |     4|
|13    |    \aa[17].aa  |f3_sub_9   |     4|
|14    |    \aa[18].aa  |f3_sub_10  |     4|
|15    |    \aa[19].aa  |f3_sub_11  |     4|
|16    |    \aa[1].aa   |f3_sub_12  |     4|
|17    |    \aa[20].aa  |f3_sub_13  |     4|
|18    |    \aa[21].aa  |f3_sub_14  |     4|
|19    |    \aa[22].aa  |f3_sub_15  |     4|
|20    |    \aa[23].aa  |f3_sub_16  |     4|
|21    |    \aa[24].aa  |f3_sub_17  |     4|
|22    |    \aa[25].aa  |f3_sub_18  |     4|
|23    |    \aa[26].aa  |f3_sub_19  |     4|
|24    |    \aa[27].aa  |f3_sub_20  |     4|
|25    |    \aa[28].aa  |f3_sub_21  |     4|
|26    |    \aa[29].aa  |f3_sub_22  |     4|
|27    |    \aa[2].aa   |f3_sub_23  |     4|
|28    |    \aa[30].aa  |f3_sub_24  |     4|
|29    |    \aa[31].aa  |f3_sub_25  |     4|
|30    |    \aa[32].aa  |f3_sub_26  |     4|
|31    |    \aa[33].aa  |f3_sub_27  |     4|
|32    |    \aa[34].aa  |f3_sub_28  |     4|
|33    |    \aa[35].aa  |f3_sub_29  |     4|
|34    |    \aa[36].aa  |f3_sub_30  |     4|
|35    |    \aa[37].aa  |f3_sub_31  |     4|
|36    |    \aa[38].aa  |f3_sub_32  |     4|
|37    |    \aa[39].aa  |f3_sub_33  |     4|
|38    |    \aa[3].aa   |f3_sub_34  |     4|
|39    |    \aa[40].aa  |f3_sub_35  |     4|
|40    |    \aa[41].aa  |f3_sub_36  |     4|
|41    |    \aa[42].aa  |f3_sub_37  |     4|
|42    |    \aa[43].aa  |f3_sub_38  |     4|
|43    |    \aa[44].aa  |f3_sub_39  |     4|
|44    |    \aa[45].aa  |f3_sub_40  |     4|
|45    |    \aa[46].aa  |f3_sub_41  |     4|
|46    |    \aa[47].aa  |f3_sub_42  |     4|
|47    |    \aa[48].aa  |f3_sub_43  |     4|
|48    |    \aa[49].aa  |f3_sub_44  |     4|
|49    |    \aa[4].aa   |f3_sub_45  |     4|
|50    |    \aa[50].aa  |f3_sub_46  |     4|
|51    |    \aa[51].aa  |f3_sub_47  |     4|
|52    |    \aa[52].aa  |f3_sub_48  |     4|
|53    |    \aa[53].aa  |f3_sub_49  |     4|
|54    |    \aa[54].aa  |f3_sub_50  |     4|
|55    |    \aa[55].aa  |f3_sub_51  |     4|
|56    |    \aa[56].aa  |f3_sub_52  |     4|
|57    |    \aa[57].aa  |f3_sub_53  |     4|
|58    |    \aa[58].aa  |f3_sub_54  |     4|
|59    |    \aa[59].aa  |f3_sub_55  |     4|
|60    |    \aa[5].aa   |f3_sub_56  |     4|
|61    |    \aa[60].aa  |f3_sub_57  |     4|
|62    |    \aa[61].aa  |f3_sub_58  |     4|
|63    |    \aa[62].aa  |f3_sub_59  |     4|
|64    |    \aa[63].aa  |f3_sub_60  |     4|
|65    |    \aa[64].aa  |f3_sub_61  |     4|
|66    |    \aa[65].aa  |f3_sub_62  |     4|
|67    |    \aa[66].aa  |f3_sub_63  |     4|
|68    |    \aa[67].aa  |f3_sub_64  |     4|
|69    |    \aa[68].aa  |f3_sub_65  |     4|
|70    |    \aa[69].aa  |f3_sub_66  |     4|
|71    |    \aa[6].aa   |f3_sub_67  |     4|
|72    |    \aa[70].aa  |f3_sub_68  |     4|
|73    |    \aa[71].aa  |f3_sub_69  |     4|
|74    |    \aa[72].aa  |f3_sub_70  |     4|
|75    |    \aa[73].aa  |f3_sub_71  |     4|
|76    |    \aa[74].aa  |f3_sub_72  |     4|
|77    |    \aa[75].aa  |f3_sub_73  |     4|
|78    |    \aa[76].aa  |f3_sub_74  |     4|
|79    |    \aa[77].aa  |f3_sub_75  |     4|
|80    |    \aa[78].aa  |f3_sub_76  |     4|
|81    |    \aa[79].aa  |f3_sub_77  |     4|
|82    |    \aa[7].aa   |f3_sub_78  |     4|
|83    |    \aa[80].aa  |f3_sub_79  |     4|
|84    |    \aa[81].aa  |f3_sub_80  |     4|
|85    |    \aa[82].aa  |f3_sub_81  |     4|
|86    |    \aa[83].aa  |f3_sub_82  |     4|
|87    |    \aa[84].aa  |f3_sub_83  |     4|
|88    |    \aa[85].aa  |f3_sub_84  |     4|
|89    |    \aa[86].aa  |f3_sub_85  |     4|
|90    |    \aa[87].aa  |f3_sub_86  |     4|
|91    |    \aa[88].aa  |f3_sub_87  |     4|
|92    |    \aa[89].aa  |f3_sub_88  |     4|
|93    |    \aa[8].aa   |f3_sub_89  |     4|
|94    |    \aa[90].aa  |f3_sub_90  |     4|
|95    |    \aa[91].aa  |f3_sub_91  |     4|
|96    |    \aa[92].aa  |f3_sub_92  |     4|
|97    |    \aa[93].aa  |f3_sub_93  |     4|
|98    |    \aa[94].aa  |f3_sub_94  |     4|
|99    |    \aa[95].aa  |f3_sub_95  |     4|
|100   |    \aa[96].aa  |f3_sub_96  |     4|
|101   |    \aa[9].aa   |f3_sub_97  |     4|
|102   |  ins3          |f3m_inv    |  3543|
|103   |  ins4          |f3m_mult   |  2314|
|104   |  ins5          |f3m_mult_1 |  1607|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246238 ; free virtual = 313988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2134.910 ; gain = 688.535 ; free physical = 246236 ; free virtual = 313987
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2134.914 ; gain = 688.535 ; free physical = 246246 ; free virtual = 313996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.082 ; gain = 0.000 ; free physical = 246039 ; free virtual = 313789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 2197.082 ; gain = 750.805 ; free physical = 246086 ; free virtual = 313837
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2446.125 ; gain = 249.043 ; free physical = 246457 ; free virtual = 314208
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.125 ; gain = 0.000 ; free physical = 246449 ; free virtual = 314199
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.137 ; gain = 0.000 ; free physical = 246505 ; free virtual = 314261
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.555 ; gain = 0.004 ; free physical = 246781 ; free virtual = 314532

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5b361be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246750 ; free virtual = 314500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5b361be4

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246716 ; free virtual = 314470
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5b361be4

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246709 ; free virtual = 314465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5b361be4

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246703 ; free virtual = 314460
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5b361be4

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246697 ; free virtual = 314453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5b361be4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246678 ; free virtual = 314434
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5b361be4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246676 ; free virtual = 314432
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246676 ; free virtual = 314432
Ending Logic Optimization Task | Checksum: 5b361be4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246676 ; free virtual = 314432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5b361be4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246671 ; free virtual = 314427

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5b361be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246670 ; free virtual = 314426

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246670 ; free virtual = 314426
Ending Netlist Obfuscation Task | Checksum: 5b361be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.555 ; gain = 0.000 ; free physical = 246668 ; free virtual = 314424
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2587.555 ; gain = 0.004 ; free physical = 246667 ; free virtual = 314423
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 5b361be4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module func11 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2619.539 ; gain = 0.000 ; free physical = 246589 ; free virtual = 314345
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.271 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2619.539 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314307
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.711 ; gain = 184.172 ; free physical = 246422 ; free virtual = 314173
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.730 ; gain = 30.020 ; free physical = 246261 ; free virtual = 314012
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.730 ; gain = 214.191 ; free physical = 246314 ; free virtual = 314065

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246355 ; free virtual = 314105


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design func11 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 6 accepted clusters 6

Number of Slice Registers augmented: 0 newly gated: 4 Total: 3393
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/6 RAMS dropped: 0/0 Clusters dropped: 0/6 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 171fbf1c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246212 ; free virtual = 313962
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 171fbf1c3
Power optimization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.730 ; gain = 246.176 ; free physical = 246287 ; free virtual = 314037
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26354120 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aebacf1a

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246331 ; free virtual = 314081
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1aebacf1a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246327 ; free virtual = 314077
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1aebacf1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246297 ; free virtual = 314047
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1aebacf1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246291 ; free virtual = 314042
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aebacf1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246289 ; free virtual = 314039

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246288 ; free virtual = 314039
Ending Netlist Obfuscation Task | Checksum: 1aebacf1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 246288 ; free virtual = 314039
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.730 ; gain = 246.176 ; free physical = 246288 ; free virtual = 314039
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313674
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9603f20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313674
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245882 ; free virtual = 313638

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8231adb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245645 ; free virtual = 313397

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9551aaa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313401

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9551aaa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313401
Phase 1 Placer Initialization | Checksum: 9551aaa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313401

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed787e86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245602 ; free virtual = 313355

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245389 ; free virtual = 313141

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15f227545

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245395 ; free virtual = 313148
Phase 2 Global Placement | Checksum: fb89e972

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245390 ; free virtual = 313142

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fb89e972

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245389 ; free virtual = 313142

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd35cab4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245307 ; free virtual = 313060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172dbb799

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313061

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b5639ed0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245316 ; free virtual = 313068

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13cdf5974

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312996

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b1accb0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245202 ; free virtual = 312954

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 134cee27e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245201 ; free virtual = 312953
Phase 3 Detail Placement | Checksum: 134cee27e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245199 ; free virtual = 312951

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 227ab64f9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 227ab64f9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245181 ; free virtual = 312933
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.738. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 254a92fdd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245175 ; free virtual = 312928
Phase 4.1 Post Commit Optimization | Checksum: 254a92fdd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245166 ; free virtual = 312919

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 254a92fdd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245159 ; free virtual = 312911

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 254a92fdd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245152 ; free virtual = 312904

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245152 ; free virtual = 312904
Phase 4.4 Final Placement Cleanup | Checksum: 2168f13e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245147 ; free virtual = 312900
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2168f13e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245142 ; free virtual = 312894
Ending Placer Task | Checksum: 149747e71

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245169 ; free virtual = 312921
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245168 ; free virtual = 312920
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245068 ; free virtual = 312820
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 245051 ; free virtual = 312804
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 244839 ; free virtual = 312598
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 897786e5 ConstDB: 0 ShapeSum: bffcf78c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "x1[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "x1[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 133e66c0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247689 ; free virtual = 315434
Post Restoration Checksum: NetGraph: 4b2feb3a NumContArr: e8b680d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133e66c0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247667 ; free virtual = 315413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133e66c0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247643 ; free virtual = 315388

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133e66c0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247641 ; free virtual = 315387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20fe49ca6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247490 ; free virtual = 315236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.911  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e6acfbb7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247412 ; free virtual = 315157

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 280a5502a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247400 ; free virtual = 315145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 694
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.677  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143a4c3ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247193 ; free virtual = 314938
Phase 4 Rip-up And Reroute | Checksum: 143a4c3ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247205 ; free virtual = 314950

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 143a4c3ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247196 ; free virtual = 314941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 143a4c3ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247190 ; free virtual = 314935
Phase 5 Delay and Skew Optimization | Checksum: 143a4c3ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247186 ; free virtual = 314931

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9b0fbe87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247153 ; free virtual = 314898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.677  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9b0fbe87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247155 ; free virtual = 314900
Phase 6 Post Hold Fix | Checksum: 9b0fbe87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247150 ; free virtual = 314895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.497463 %
  Global Horizontal Routing Utilization  = 0.65906 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c096f9ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247129 ; free virtual = 314874

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c096f9ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247133 ; free virtual = 314878

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1439e6970

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247122 ; free virtual = 314867

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.677  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1439e6970

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247115 ; free virtual = 314860
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247145 ; free virtual = 314890

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247145 ; free virtual = 314890
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247144 ; free virtual = 314889
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 247136 ; free virtual = 314881
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2833.730 ; gain = 0.000 ; free physical = 248246 ; free virtual = 315997
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2848.766 ; gain = 0.000 ; free physical = 246854 ; free virtual = 314604
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:05:44 2022...
