<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dramaddrw</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dramaddrw</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> </td></tr>
<tr>
<td align="left">[9:5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> </td></tr>
<tr>
<td align="left">[13:10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> </td></tr>
<tr>
<td align="left">[18:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> </td></tr>
<tr>
<td align="left">[31:19] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_col_addr_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb3f8681a428cb88469e481e480749a0d"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH"></a></p>
<p>The number of column address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2cdf4fdddb41677e04269ec1ea4a8bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga2cdf4fdddb41677e04269ec1ea4a8bd3">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2cdf4fdddb41677e04269ec1ea4a8bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddca92c2628b88b13a260ff63d4c0451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaddca92c2628b88b13a260ff63d4c0451">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaddca92c2628b88b13a260ff63d4c0451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d11debff11963bea7bfb8278bc3e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gad4d11debff11963bea7bfb8278bc3e0c">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad4d11debff11963bea7bfb8278bc3e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0738ee0b9e0cc55501b8db7621410bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaf0738ee0b9e0cc55501b8db7621410bc">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gaf0738ee0b9e0cc55501b8db7621410bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792ea8609a95e678976ef19c72ea23bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga792ea8609a95e678976ef19c72ea23bf">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga792ea8609a95e678976ef19c72ea23bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f32aaafce3a0f322e7ff033efc5d859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga4f32aaafce3a0f322e7ff033efc5d859">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4f32aaafce3a0f322e7ff033efc5d859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc140bf31304df61983a7d99e0066aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gadc140bf31304df61983a7d99e0066aff">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gadc140bf31304df61983a7d99e0066aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc061e7b926794910e292cb3ebeda3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga2dc061e7b926794910e292cb3ebeda3f">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga2dc061e7b926794910e292cb3ebeda3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_row_addr_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1b16cce15d39b8ceb56d3cf25054f36b"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH"></a></p>
<p>The number of row address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga30fa25fbc36d58c0c9100adb20a42edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga30fa25fbc36d58c0c9100adb20a42edc">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga30fa25fbc36d58c0c9100adb20a42edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abdce1e152890bb1f675b4ebb7bac4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga7abdce1e152890bb1f675b4ebb7bac4e">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7abdce1e152890bb1f675b4ebb7bac4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ed86c44160b6a377c52ed642c5c53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga65ed86c44160b6a377c52ed642c5c53d">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga65ed86c44160b6a377c52ed642c5c53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37f436a65886da09f2d3f85aa3c3b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaa37f436a65886da09f2d3f85aa3c3b57">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x000003e0</td></tr>
<tr class="separator:gaa37f436a65886da09f2d3f85aa3c3b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42a8869a2fbbc5868ef6412144cb3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaf42a8869a2fbbc5868ef6412144cb3eb">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfffffc1f</td></tr>
<tr class="separator:gaf42a8869a2fbbc5868ef6412144cb3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f9fcda0f149be337a6f4b7d8ec41b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga58f9fcda0f149be337a6f4b7d8ec41b8">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga58f9fcda0f149be337a6f4b7d8ec41b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f924dc4368bb79aa9e5b082201cec08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga0f924dc4368bb79aa9e5b082201cec08">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000003e0) &gt;&gt; 5)</td></tr>
<tr class="separator:ga0f924dc4368bb79aa9e5b082201cec08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0467c3b0ecf8f67eaedb7a6d7195867e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga0467c3b0ecf8f67eaedb7a6d7195867e">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x000003e0)</td></tr>
<tr class="separator:ga0467c3b0ecf8f67eaedb7a6d7195867e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_bank_addr_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp05280796b56f7600b8a68f415fc3fdff"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH"></a></p>
<p>The number of bank address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac63de9359b36c2fad51231cd3d721f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gac63de9359b36c2fad51231cd3d721f16">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac63de9359b36c2fad51231cd3d721f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed45be0ada85283f0ef7341b4551252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gabed45be0ada85283f0ef7341b4551252">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gabed45be0ada85283f0ef7341b4551252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ae10da338c2ff49020a62c0cfc7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga299ae10da338c2ff49020a62c0cfc7a9">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga299ae10da338c2ff49020a62c0cfc7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a6b2648f0fc208d874454bcf49fd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga69a6b2648f0fc208d874454bcf49fd23">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x00003c00</td></tr>
<tr class="separator:ga69a6b2648f0fc208d874454bcf49fd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa995f206b129af9f96f0b1230e4b8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaa995f206b129af9f96f0b1230e4b8298">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffffc3ff</td></tr>
<tr class="separator:gaa995f206b129af9f96f0b1230e4b8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccc434b1a680a50f8818bdc3db099db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaeccc434b1a680a50f8818bdc3db099db">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeccc434b1a680a50f8818bdc3db099db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf081630975904291c157ed6ab20c618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gadf081630975904291c157ed6ab20c618">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003c00) &gt;&gt; 10)</td></tr>
<tr class="separator:gadf081630975904291c157ed6ab20c618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0965e1ef97eb43e9272db0f981668b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga0965e1ef97eb43e9272db0f981668b85">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00003c00)</td></tr>
<tr class="separator:ga0965e1ef97eb43e9272db0f981668b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_bank_group_addr_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp25a99596cc61837ba713d49a7ad6210a"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH"></a></p>
<p>The number of bank group address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7beaeac7266187a383836f62097c4c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga7beaeac7266187a383836f62097c4c74">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga7beaeac7266187a383836f62097c4c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1904af7aea2aca26cb0df4e78f5d18c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga1904af7aea2aca26cb0df4e78f5d18c5">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga1904af7aea2aca26cb0df4e78f5d18c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91764394664fedbc084023fc1672e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gad91764394664fedbc084023fc1672e78">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad91764394664fedbc084023fc1672e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4814c78117e9cfdc7513d2a79437e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gadc4814c78117e9cfdc7513d2a79437e2">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gadc4814c78117e9cfdc7513d2a79437e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f67d068f56e775a1974c4769c3bd0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga2f67d068f56e775a1974c4769c3bd0f9">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga2f67d068f56e775a1974c4769c3bd0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab004af74c47b9ea87479de2d7775f297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gab004af74c47b9ea87479de2d7775f297">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab004af74c47b9ea87479de2d7775f297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fde599b5cf0ca54b71ead491b96ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga99fde599b5cf0ca54b71ead491b96ba4">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga99fde599b5cf0ca54b71ead491b96ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22966b5c5e47b2fc894304cd58d006e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga22966b5c5e47b2fc894304cd58d006e6">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga22966b5c5e47b2fc894304cd58d006e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_cs_addr_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp515ec1277442ee17e7876f2b944bdd82"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH"></a></p>
<p>The number of chip select address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8656aaa14afaa0cf903985017e3efa86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga8656aaa14afaa0cf903985017e3efa86">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8656aaa14afaa0cf903985017e3efa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a7b988a5cb01c62191c38d179df23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga10a7b988a5cb01c62191c38d179df23b">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga10a7b988a5cb01c62191c38d179df23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616bce048a056241153592eaadc54e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga616bce048a056241153592eaadc54e15">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga616bce048a056241153592eaadc54e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e0b21117e2bd534aeb5e78746925fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga73e0b21117e2bd534aeb5e78746925fc">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr class="separator:ga73e0b21117e2bd534aeb5e78746925fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84cefd8c5da82020b7ad37d0ca841e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gafc84cefd8c5da82020b7ad37d0ca841e">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfff8ffff</td></tr>
<tr class="separator:gafc84cefd8c5da82020b7ad37d0ca841e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89336104dcbc783d0a35aff0e70a905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#gaa89336104dcbc783d0a35aff0e70a905">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa89336104dcbc783d0a35aff0e70a905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3c7ad6f1e69472240317ca1768bcc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga4a3c7ad6f1e69472240317ca1768bcc5">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00070000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga4a3c7ad6f1e69472240317ca1768bcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b9c7590b43d1554fa59903e463f873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga04b9c7590b43d1554fa59903e463f873">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00070000)</td></tr>
<tr class="separator:ga04b9c7590b43d1554fa59903e463f873"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s">ALT_IO48_HMC_MMR_DRAMADDRW_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga800485650689e8229e97b0ce318027f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga800485650689e8229e97b0ce318027f1">ALT_IO48_HMC_MMR_DRAMADDRW_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga800485650689e8229e97b0ce318027f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05488ac140085771fd32d3c0fa9e1864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga05488ac140085771fd32d3c0fa9e1864">ALT_IO48_HMC_MMR_DRAMADDRW_OFST</a>&#160;&#160;&#160;0xa8</td></tr>
<tr class="separator:ga05488ac140085771fd32d3c0fa9e1864"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0e3c83f28e36222754eb6d75b815995a"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s">ALT_IO48_HMC_MMR_DRAMADDRW_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga0e3c83f28e36222754eb6d75b815995a">ALT_IO48_HMC_MMR_DRAMADDRW_t</a></td></tr>
<tr class="separator:ga0e3c83f28e36222754eb6d75b815995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_DRAMADDRW_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html">ALT_IO48_HMC_MMR_DRAMADDRW</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a52ea423c1b452d4fe89f5d0c07e39fb7"></a>uint32_t</td>
<td class="fieldname">
cfg_col_addr_width: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad39fa4b7d05740e109b15269483687f8"></a>uint32_t</td>
<td class="fieldname">
cfg_row_addr_width: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a642d235be6f5b8a3a2ae14ee9c9edcda"></a>uint32_t</td>
<td class="fieldname">
cfg_bank_addr_width: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2e710a422e9eb8f7014e08293a904da8"></a>uint32_t</td>
<td class="fieldname">
cfg_bank_group_addr_width: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55e5d7efc43c94c395030953742c4bcb"></a>uint32_t</td>
<td class="fieldname">
cfg_cs_addr_width: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70c87c46d955c54c578051058673d30b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 13</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2cdf4fdddb41677e04269ec1ea4a8bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddca92c2628b88b13a260ff63d4c0451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4d11debff11963bea7bfb8278bc3e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf0738ee0b9e0cc55501b8db7621410bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga792ea8609a95e678976ef19c72ea23bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4f32aaafce3a0f322e7ff033efc5d859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc140bf31304df61983a7d99e0066aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2dc061e7b926794910e292cb3ebeda3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_COL_ADDR_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga30fa25fbc36d58c0c9100adb20a42edc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7abdce1e152890bb1f675b4ebb7bac4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65ed86c44160b6a377c52ed642c5c53d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa37f436a65886da09f2d3f85aa3c3b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_SET_MSK&#160;&#160;&#160;0x000003e0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf42a8869a2fbbc5868ef6412144cb3eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_CLR_MSK&#160;&#160;&#160;0xfffffc1f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga58f9fcda0f149be337a6f4b7d8ec41b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f924dc4368bb79aa9e5b082201cec08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000003e0) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0467c3b0ecf8f67eaedb7a6d7195867e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x000003e0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_ROW_ADDR_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac63de9359b36c2fad51231cd3d721f16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabed45be0ada85283f0ef7341b4551252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga299ae10da338c2ff49020a62c0cfc7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga69a6b2648f0fc208d874454bcf49fd23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_SET_MSK&#160;&#160;&#160;0x00003c00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa995f206b129af9f96f0b1230e4b8298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_CLR_MSK&#160;&#160;&#160;0xffffc3ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeccc434b1a680a50f8818bdc3db099db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf081630975904291c157ed6ab20c618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003c00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0965e1ef97eb43e9272db0f981668b85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00003c00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_ADDR_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7beaeac7266187a383836f62097c4c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1904af7aea2aca26cb0df4e78f5d18c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad91764394664fedbc084023fc1672e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc4814c78117e9cfdc7513d2a79437e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2f67d068f56e775a1974c4769c3bd0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab004af74c47b9ea87479de2d7775f297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99fde599b5cf0ca54b71ead491b96ba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga22966b5c5e47b2fc894304cd58d006e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_BANK_GROUP_ADDR_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8656aaa14afaa0cf903985017e3efa86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10a7b988a5cb01c62191c38d179df23b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga616bce048a056241153592eaadc54e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73e0b21117e2bd534aeb5e78746925fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_SET_MSK&#160;&#160;&#160;0x00070000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc84cefd8c5da82020b7ad37d0ca841e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_CLR_MSK&#160;&#160;&#160;0xfff8ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa89336104dcbc783d0a35aff0e70a905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a3c7ad6f1e69472240317ca1768bcc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00070000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga04b9c7590b43d1554fa59903e463f873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00070000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH">ALT_IO48_HMC_MMR_DRAMADDRW_CFG_CS_ADDR_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga800485650689e8229e97b0ce318027f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html">ALT_IO48_HMC_MMR_DRAMADDRW</a> register. </p>

</div>
</div>
<a class="anchor" id="ga05488ac140085771fd32d3c0fa9e1864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMADDRW_OFST&#160;&#160;&#160;0xa8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html">ALT_IO48_HMC_MMR_DRAMADDRW</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0e3c83f28e36222754eb6d75b815995a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w__s">ALT_IO48_HMC_MMR_DRAMADDRW_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html#ga0e3c83f28e36222754eb6d75b815995a">ALT_IO48_HMC_MMR_DRAMADDRW_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_a_d_d_r_w.html">ALT_IO48_HMC_MMR_DRAMADDRW</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
