\BOOKMARK [1][-]{section.1}{Outline}{}% 1
\BOOKMARK [1][-]{section.2}{NAND logic gate}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Design and Optimization}{section.2}% 3
\BOOKMARK [1][-]{section.3}{NAND}{}% 4
\BOOKMARK [1][-]{section.4}{NOR2}{}% 5
\BOOKMARK [1][-]{section.5}{XOR2}{}% 6
\BOOKMARK [1][-]{section.6}{DFF}{}% 7
\BOOKMARK [1][-]{section.7}{Duel Edge Triggered Flip Flop}{}% 8
\BOOKMARK [1][-]{section.8}{C Element}{}% 9
\BOOKMARK [1][-]{section.9}{Dual Rail AND}{}% 10
\BOOKMARK [1][-]{section.10}{1-bit Subtractor}{}% 11
\BOOKMARK [1][-]{section.11}{2-to-1 Multiplexor}{}% 12
\BOOKMARK [1][-]{section.12}{Mutex Element}{}% 13
\BOOKMARK [1][-]{section.13}{NAND}{}% 14
\BOOKMARK [1][-]{section.14}{NOR2}{}% 15
\BOOKMARK [1][-]{section.15}{XOR2}{}% 16
\BOOKMARK [1][-]{section.16}{DFF}{}% 17
\BOOKMARK [1][-]{section.17}{Duel Edge Triggered Flip Flop}{}% 18
\BOOKMARK [1][-]{section.18}{C Element}{}% 19
\BOOKMARK [1][-]{section.19}{Dual Rail AND}{}% 20
\BOOKMARK [1][-]{section.20}{1-bit Subtractor}{}% 21
\BOOKMARK [1][-]{section.21}{2-to-1 Multiplexor}{}% 22
\BOOKMARK [1][-]{section.22}{Mutex Element}{}% 23
\BOOKMARK [1][-]{section.23}{NAND}{}% 24
\BOOKMARK [1][-]{section.24}{NOR2}{}% 25
\BOOKMARK [1][-]{section.25}{XOR2}{}% 26
\BOOKMARK [1][-]{section.26}{DFF}{}% 27
\BOOKMARK [1][-]{section.27}{Duel Edge Triggered Flip Flop}{}% 28
\BOOKMARK [1][-]{section.28}{C Element}{}% 29
\BOOKMARK [1][-]{section.29}{Dual Rail AND}{}% 30
\BOOKMARK [1][-]{section.30}{1-bit Subtractor}{}% 31
\BOOKMARK [1][-]{section.31}{2-to-1 Multiplexor}{}% 32
\BOOKMARK [1][-]{section.32}{Mutex Element}{}% 33
