/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module sync_fifo_fwft_infer(iClk, iReset_sync, ivProgFullTh, ivProgEmptyTh, iWrEn, iRdEn, ivDataIn, ovDataOut, oDataOutValid, oFull, oEmpty, oAlmostFull, oAlmostEmpty, oProgFull, oProgEmpty, oOverflow, oUnderflow);
  (* unused_bits = "32 33 34 35" *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* unused_bits = "32 33 34 35" *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  input iClk;
  input iRdEn;
  input iReset_sync;
  input iWrEn;
  input [31:0] ivDataIn;
  input [7:0] ivProgEmptyTh;
  input [7:0] ivProgFullTh;
  (* keep = 32'd1 *)
  output oAlmostEmpty;
  (* keep = 32'd1 *)
  output oAlmostFull;
  output oDataOutValid;
  output oEmpty;
  (* keep = 32'd1 *)
  output oFull;
  (* keep = 32'd1 *)
  output oOverflow;
  (* keep = 32'd1 *)
  output oProgEmpty;
  (* keep = 32'd1 *)
  output oProgFull;
  (* keep = 32'd1 *)
  output oUnderflow;
  output [31:0] ovDataOut;
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire \$auto$clkbufmap.cc:298:execute$8113 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$174 ;
  wire \$auto$rs_design_edit.cc:572:execute$8274 ;
  wire \$auto$rs_design_edit.cc:572:execute$8275 ;
  wire \$auto$rs_design_edit.cc:572:execute$8276 ;
  wire \$auto$rs_design_edit.cc:572:execute$8277 ;
  wire \$auto$rs_design_edit.cc:572:execute$8278 ;
  wire \$auto$rs_design_edit.cc:572:execute$8279 ;
  wire \$auto$rs_design_edit.cc:572:execute$8280 ;
  wire \$auto$rs_design_edit.cc:572:execute$8281 ;
  wire \$auto$rs_design_edit.cc:572:execute$8282 ;
  wire \$auto$rs_design_edit.cc:572:execute$8283 ;
  wire \$auto$rs_design_edit.cc:572:execute$8284 ;
  wire \$auto$rs_design_edit.cc:572:execute$8285 ;
  wire \$auto$rs_design_edit.cc:572:execute$8286 ;
  wire \$auto$rs_design_edit.cc:572:execute$8287 ;
  wire \$auto$rs_design_edit.cc:572:execute$8288 ;
  wire \$auto$rs_design_edit.cc:572:execute$8289 ;
  wire \$auto$rs_design_edit.cc:572:execute$8290 ;
  wire \$auto$rs_design_edit.cc:572:execute$8291 ;
  wire \$auto$rs_design_edit.cc:572:execute$8292 ;
  wire \$auto$rs_design_edit.cc:572:execute$8293 ;
  wire \$auto$rs_design_edit.cc:572:execute$8294 ;
  wire \$auto$rs_design_edit.cc:572:execute$8295 ;
  wire \$auto$rs_design_edit.cc:572:execute$8296 ;
  wire \$auto$rs_design_edit.cc:572:execute$8297 ;
  wire \$auto$rs_design_edit.cc:572:execute$8298 ;
  wire \$auto$rs_design_edit.cc:572:execute$8299 ;
  wire \$auto$rs_design_edit.cc:572:execute$8300 ;
  wire \$auto$rs_design_edit.cc:572:execute$8301 ;
  wire \$auto$rs_design_edit.cc:572:execute$8302 ;
  wire \$auto$rs_design_edit.cc:572:execute$8303 ;
  wire \$auto$rs_design_edit.cc:572:execute$8304 ;
  wire \$auto$rs_design_edit.cc:572:execute$8305 ;
  wire \$auto$rs_design_edit.cc:572:execute$8306 ;
  wire \$auto$rs_design_edit.cc:572:execute$8307 ;
  wire \$auto$rs_design_edit.cc:572:execute$8308 ;
  wire \$auto$rs_design_edit.cc:572:execute$8309 ;
  wire \$auto$rs_design_edit.cc:572:execute$8310 ;
  wire \$auto$rs_design_edit.cc:572:execute$8311 ;
  wire \$auto$rs_design_edit.cc:572:execute$8312 ;
  wire \$auto$rs_design_edit.cc:572:execute$8313 ;
  wire \$auto$rs_design_edit.cc:572:execute$8314 ;
  wire \$auto$rs_design_edit.cc:572:execute$8315 ;
  wire \$auto$rs_design_edit.cc:572:execute$8316 ;
  wire \$auto$rs_design_edit.cc:572:execute$8317 ;
  wire \$auto$rs_design_edit.cc:572:execute$8318 ;
  wire \$auto$rs_design_edit.cc:572:execute$8319 ;
  wire \$auto$rs_design_edit.cc:572:execute$8320 ;
  wire \$auto$rs_design_edit.cc:572:execute$8321 ;
  wire \$auto$rs_design_edit.cc:572:execute$8322 ;
  wire \$auto$rs_design_edit.cc:572:execute$8323 ;
  wire \$auto$rs_design_edit.cc:572:execute$8324 ;
  wire \$auto$rs_design_edit.cc:572:execute$8325 ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.iClk ;
  wire \$auto$rs_design_edit.cc:850:execute$8327.iRdEn ;
  wire \$auto$rs_design_edit.cc:850:execute$8327.iReset_sync ;
  wire \$auto$rs_design_edit.cc:850:execute$8327.iWrEn ;
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$8327.ivDataIn ;
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh ;
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oAlmostEmpty ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oAlmostFull ;
  wire \$auto$rs_design_edit.cc:850:execute$8327.oDataOutValid ;
  wire \$auto$rs_design_edit.cc:850:execute$8327.oEmpty ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oFull ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oOverflow ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oProgEmpty ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oProgFull ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.oUnderflow ;
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$8327.ovDataOut ;
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.sfifoempty ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.sfifofull ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.sfifooverflow ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire \$auto$rs_design_edit.cc:850:execute$8327.sfifounderflow ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$clkbufmap.cc:298:execute$8113 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8274 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8275 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8276 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8277 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8278 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8279 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8280 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8281 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8282 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8283 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8284 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8285 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8286 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8287 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8288 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8289 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8290 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8291 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8292 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8293 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8294 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8295 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8296 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8297 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8298 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8299 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8300 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8301 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8302 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8303 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8304 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8305 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8306 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8307 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8308 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8309 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8310 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8311 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8312 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8313 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8314 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8315 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8316 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8317 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8318 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8319 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8320 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8321 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8322 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8323 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8324 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8325 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iClk ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iRdEn ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iReset_sync ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iWrEn ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostEmpty ;
  (* init = 1'h0 *)
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostFull ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgEmpty ;
  (* init = 1'h0 *)
  wire \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgFull ;
  wire \$iopadmap$iClk ;
  wire \$iopadmap$iRdEn ;
  wire \$iopadmap$iReset_sync ;
  wire \$iopadmap$iWrEn ;
  wire [31:0] \$iopadmap$ivDataIn ;
  wire [7:0] \$iopadmap$ivProgEmptyTh ;
  wire [7:0] \$iopadmap$ivProgFullTh ;
  wire \$iopadmap$oAlmostEmpty ;
  (* init = 1'h0 *)
  wire \$iopadmap$oAlmostFull ;
  wire \$iopadmap$oProgEmpty ;
  (* init = 1'h0 *)
  wire \$iopadmap$oProgFull ;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire iClk;
  wire iRdEn;
  wire iReset_sync;
  wire iWrEn;
  wire [31:0] ivDataIn;
  wire [7:0] ivProgEmptyTh;
  wire [7:0] ivProgFullTh;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oAlmostEmpty;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oAlmostFull;
  wire oDataOutValid;
  wire oEmpty;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oFull;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oOverflow;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oProgEmpty;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oProgFull;
  (* keep = 32'd1 *)
  (* keep = 32'd1 *)
  wire oUnderflow;
  wire [31:0] ovDataOut;
  (* keep = 32'd1 *)
  wire sfifoempty;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire sfifofull;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire sfifooverflow;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  wire sfifounderflow;
  fabric_sync_fifo_fwft_infer \$auto$rs_design_edit.cc:848:execute$8326  (
    .\$iopadmap$ivProgFullTh[7] (\$iopadmap$ivProgFullTh [7]),
    .\$iopadmap$ivProgFullTh[6] (\$iopadmap$ivProgFullTh [6]),
    .\$iopadmap$ivProgFullTh[5] (\$iopadmap$ivProgFullTh [5]),
    .\$iopadmap$ivProgFullTh[4] (\$iopadmap$ivProgFullTh [4]),
    .\$iopadmap$ivProgFullTh[3] (\$iopadmap$ivProgFullTh [3]),
    .\$iopadmap$ivProgFullTh[2] (\$iopadmap$ivProgFullTh [2]),
    .\$iopadmap$ivProgFullTh[1] (\$iopadmap$ivProgFullTh [1]),
    .\$iopadmap$ivProgFullTh[0] (\$iopadmap$ivProgFullTh [0]),
    .\$iopadmap$ivProgEmptyTh[6] (\$iopadmap$ivProgEmptyTh [6]),
    .\$iopadmap$ivProgEmptyTh[5] (\$iopadmap$ivProgEmptyTh [5]),
    .\$iopadmap$ivProgEmptyTh[4] (\$iopadmap$ivProgEmptyTh [4]),
    .\$iopadmap$ivProgEmptyTh[3] (\$iopadmap$ivProgEmptyTh [3]),
    .\$iopadmap$ivProgEmptyTh[2] (\$iopadmap$ivProgEmptyTh [2]),
    .\$iopadmap$ivProgEmptyTh[1] (\$iopadmap$ivProgEmptyTh [1]),
    .\$iopadmap$ivProgEmptyTh[0] (\$iopadmap$ivProgEmptyTh [0]),
    .\$iopadmap$ivDataIn[30] (\$iopadmap$ivDataIn [30]),
    .\$iopadmap$ivDataIn[29] (\$iopadmap$ivDataIn [29]),
    .\$iopadmap$ivDataIn[28] (\$iopadmap$ivDataIn [28]),
    .\$iopadmap$ivDataIn[27] (\$iopadmap$ivDataIn [27]),
    .\$iopadmap$ivDataIn[26] (\$iopadmap$ivDataIn [26]),
    .\$iopadmap$ivDataIn[25] (\$iopadmap$ivDataIn [25]),
    .\$iopadmap$ivDataIn[24] (\$iopadmap$ivDataIn [24]),
    .\$iopadmap$ivDataIn[23] (\$iopadmap$ivDataIn [23]),
    .\$iopadmap$ivDataIn[22] (\$iopadmap$ivDataIn [22]),
    .\$iopadmap$ivDataIn[21] (\$iopadmap$ivDataIn [21]),
    .\$iopadmap$ivDataIn[20] (\$iopadmap$ivDataIn [20]),
    .\$iopadmap$ivDataIn[19] (\$iopadmap$ivDataIn [19]),
    .\$iopadmap$ivDataIn[18] (\$iopadmap$ivDataIn [18]),
    .\$iopadmap$ivDataIn[17] (\$iopadmap$ivDataIn [17]),
    .\$iopadmap$ivDataIn[16] (\$iopadmap$ivDataIn [16]),
    .\$iopadmap$ivDataIn[15] (\$iopadmap$ivDataIn [15]),
    .\$iopadmap$ivDataIn[14] (\$iopadmap$ivDataIn [14]),
    .\$iopadmap$ivDataIn[13] (\$iopadmap$ivDataIn [13]),
    .\$iopadmap$ivDataIn[12] (\$iopadmap$ivDataIn [12]),
    .\$iopadmap$ivDataIn[11] (\$iopadmap$ivDataIn [11]),
    .\$iopadmap$ivDataIn[10] (\$iopadmap$ivDataIn [10]),
    .\$iopadmap$ivDataIn[9] (\$iopadmap$ivDataIn [9]),
    .\$iopadmap$ivDataIn[8] (\$iopadmap$ivDataIn [8]),
    .\$iopadmap$ivDataIn[7] (\$iopadmap$ivDataIn [7]),
    .\$iopadmap$ivDataIn[6] (\$iopadmap$ivDataIn [6]),
    .\$iopadmap$ivDataIn[5] (\$iopadmap$ivDataIn [5]),
    .\$iopadmap$ivDataIn[4] (\$iopadmap$ivDataIn [4]),
    .\$iopadmap$ivDataIn[3] (\$iopadmap$ivDataIn [3]),
    .\$iopadmap$ivDataIn[2] (\$iopadmap$ivDataIn [2]),
    .\$iopadmap$ivDataIn[1] (\$iopadmap$ivDataIn [1]),
    .\$iopadmap$ivDataIn[0] (\$iopadmap$ivDataIn [0]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[34] (\$auto$memory_libmap.cc:2027:emit_port$174 [34]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[33] (\$auto$memory_libmap.cc:2027:emit_port$174 [33]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[32] (\$auto$memory_libmap.cc:2027:emit_port$174 [32]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[31] (\$auto$memory_libmap.cc:2027:emit_port$174 [31]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[30] (\$auto$memory_libmap.cc:2027:emit_port$174 [30]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[29] (\$auto$memory_libmap.cc:2027:emit_port$174 [29]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[28] (\$auto$memory_libmap.cc:2027:emit_port$174 [28]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[27] (\$auto$memory_libmap.cc:2027:emit_port$174 [27]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[26] (\$auto$memory_libmap.cc:2027:emit_port$174 [26]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[25] (\$auto$memory_libmap.cc:2027:emit_port$174 [25]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[24] (\$auto$memory_libmap.cc:2027:emit_port$174 [24]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[23] (\$auto$memory_libmap.cc:2027:emit_port$174 [23]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[22] (\$auto$memory_libmap.cc:2027:emit_port$174 [22]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[21] (\$auto$memory_libmap.cc:2027:emit_port$174 [21]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[20] (\$auto$memory_libmap.cc:2027:emit_port$174 [20]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[19] (\$auto$memory_libmap.cc:2027:emit_port$174 [19]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[18] (\$auto$memory_libmap.cc:2027:emit_port$174 [18]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[17] (\$auto$memory_libmap.cc:2027:emit_port$174 [17]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[16] (\$auto$memory_libmap.cc:2027:emit_port$174 [16]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[15] (\$auto$memory_libmap.cc:2027:emit_port$174 [15]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[14] (\$auto$memory_libmap.cc:2027:emit_port$174 [14]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[13] (\$auto$memory_libmap.cc:2027:emit_port$174 [13]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[12] (\$auto$memory_libmap.cc:2027:emit_port$174 [12]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[11] (\$auto$memory_libmap.cc:2027:emit_port$174 [11]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[10] (\$auto$memory_libmap.cc:2027:emit_port$174 [10]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[9] (\$auto$memory_libmap.cc:2027:emit_port$174 [9]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[8] (\$auto$memory_libmap.cc:2027:emit_port$174 [8]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[7] (\$auto$memory_libmap.cc:2027:emit_port$174 [7]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[6] (\$auto$memory_libmap.cc:2027:emit_port$174 [6]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[5] (\$auto$memory_libmap.cc:2027:emit_port$174 [5]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[4] (\$auto$memory_libmap.cc:2027:emit_port$174 [4]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[3] (\$auto$memory_libmap.cc:2027:emit_port$174 [3]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[2] (\$auto$memory_libmap.cc:2027:emit_port$174 [2]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[1] (\$auto$memory_libmap.cc:2027:emit_port$174 [1]),
    .\$auto$memory_libmap.cc:2027:emit_port$174[0] (\$auto$memory_libmap.cc:2027:emit_port$174 [0]),
    .\$auto$clkbufmap.cc:298:execute$8113 (\$auto$clkbufmap.cc:298:execute$8113 ),
    .\$auto$rs_design_edit.cc:572:execute$8274 (\$auto$rs_design_edit.cc:572:execute$8274 ),
    .\$auto$rs_design_edit.cc:572:execute$8275 (\$auto$rs_design_edit.cc:572:execute$8275 ),
    .\$auto$rs_design_edit.cc:572:execute$8276 (\$auto$rs_design_edit.cc:572:execute$8276 ),
    .\$auto$rs_design_edit.cc:572:execute$8277 (\$auto$rs_design_edit.cc:572:execute$8277 ),
    .\$auto$rs_design_edit.cc:572:execute$8278 (\$auto$rs_design_edit.cc:572:execute$8278 ),
    .\$auto$rs_design_edit.cc:572:execute$8279 (\$auto$rs_design_edit.cc:572:execute$8279 ),
    .\$auto$rs_design_edit.cc:572:execute$8280 (\$auto$rs_design_edit.cc:572:execute$8280 ),
    .\$auto$rs_design_edit.cc:572:execute$8281 (\$auto$rs_design_edit.cc:572:execute$8281 ),
    .\$auto$rs_design_edit.cc:572:execute$8282 (\$auto$rs_design_edit.cc:572:execute$8282 ),
    .\$auto$rs_design_edit.cc:572:execute$8283 (\$auto$rs_design_edit.cc:572:execute$8283 ),
    .\$auto$rs_design_edit.cc:572:execute$8284 (\$auto$rs_design_edit.cc:572:execute$8284 ),
    .\$auto$rs_design_edit.cc:572:execute$8285 (\$auto$rs_design_edit.cc:572:execute$8285 ),
    .\$auto$rs_design_edit.cc:572:execute$8286 (\$auto$rs_design_edit.cc:572:execute$8286 ),
    .\$auto$rs_design_edit.cc:572:execute$8287 (\$auto$rs_design_edit.cc:572:execute$8287 ),
    .\$auto$rs_design_edit.cc:572:execute$8288 (\$auto$rs_design_edit.cc:572:execute$8288 ),
    .\$auto$rs_design_edit.cc:572:execute$8289 (\$auto$rs_design_edit.cc:572:execute$8289 ),
    .\$auto$rs_design_edit.cc:572:execute$8290 (\$auto$rs_design_edit.cc:572:execute$8290 ),
    .\$auto$rs_design_edit.cc:572:execute$8291 (\$auto$rs_design_edit.cc:572:execute$8291 ),
    .\$auto$rs_design_edit.cc:572:execute$8292 (\$auto$rs_design_edit.cc:572:execute$8292 ),
    .\$auto$rs_design_edit.cc:572:execute$8293 (\$auto$rs_design_edit.cc:572:execute$8293 ),
    .\$auto$rs_design_edit.cc:572:execute$8294 (\$auto$rs_design_edit.cc:572:execute$8294 ),
    .\$auto$rs_design_edit.cc:572:execute$8295 (\$auto$rs_design_edit.cc:572:execute$8295 ),
    .\$auto$rs_design_edit.cc:572:execute$8296 (\$auto$rs_design_edit.cc:572:execute$8296 ),
    .\$auto$rs_design_edit.cc:572:execute$8297 (\$auto$rs_design_edit.cc:572:execute$8297 ),
    .\$auto$rs_design_edit.cc:572:execute$8298 (\$auto$rs_design_edit.cc:572:execute$8298 ),
    .\$auto$rs_design_edit.cc:572:execute$8299 (\$auto$rs_design_edit.cc:572:execute$8299 ),
    .\$auto$rs_design_edit.cc:572:execute$8300 (\$auto$rs_design_edit.cc:572:execute$8300 ),
    .\$auto$rs_design_edit.cc:572:execute$8301 (\$auto$rs_design_edit.cc:572:execute$8301 ),
    .\$auto$rs_design_edit.cc:572:execute$8302 (\$auto$rs_design_edit.cc:572:execute$8302 ),
    .\$auto$rs_design_edit.cc:572:execute$8303 (\$auto$rs_design_edit.cc:572:execute$8303 ),
    .\$auto$rs_design_edit.cc:572:execute$8304 (\$auto$rs_design_edit.cc:572:execute$8304 ),
    .\$auto$rs_design_edit.cc:572:execute$8305 (\$auto$rs_design_edit.cc:572:execute$8305 ),
    .\$auto$rs_design_edit.cc:572:execute$8306 (\$auto$rs_design_edit.cc:572:execute$8306 ),
    .\$auto$rs_design_edit.cc:572:execute$8307 (\$auto$rs_design_edit.cc:572:execute$8307 ),
    .\$auto$rs_design_edit.cc:572:execute$8308 (\$auto$rs_design_edit.cc:572:execute$8308 ),
    .\$auto$rs_design_edit.cc:572:execute$8309 (\$auto$rs_design_edit.cc:572:execute$8309 ),
    .\$auto$rs_design_edit.cc:572:execute$8310 (\$auto$rs_design_edit.cc:572:execute$8310 ),
    .\$auto$rs_design_edit.cc:572:execute$8311 (\$auto$rs_design_edit.cc:572:execute$8311 ),
    .\$auto$rs_design_edit.cc:572:execute$8312 (\$auto$rs_design_edit.cc:572:execute$8312 ),
    .\$auto$rs_design_edit.cc:572:execute$8313 (\$auto$rs_design_edit.cc:572:execute$8313 ),
    .\$auto$rs_design_edit.cc:572:execute$8314 (\$auto$rs_design_edit.cc:572:execute$8314 ),
    .\$auto$rs_design_edit.cc:572:execute$8315 (\$auto$rs_design_edit.cc:572:execute$8315 ),
    .\$auto$rs_design_edit.cc:572:execute$8316 (\$auto$rs_design_edit.cc:572:execute$8316 ),
    .\$auto$rs_design_edit.cc:572:execute$8317 (\$auto$rs_design_edit.cc:572:execute$8317 ),
    .\$auto$rs_design_edit.cc:572:execute$8318 (\$auto$rs_design_edit.cc:572:execute$8318 ),
    .\$auto$rs_design_edit.cc:572:execute$8319 (\$auto$rs_design_edit.cc:572:execute$8319 ),
    .\$auto$rs_design_edit.cc:572:execute$8320 (\$auto$rs_design_edit.cc:572:execute$8320 ),
    .\$auto$rs_design_edit.cc:572:execute$8321 (\$auto$rs_design_edit.cc:572:execute$8321 ),
    .\$auto$rs_design_edit.cc:572:execute$8322 (\$auto$rs_design_edit.cc:572:execute$8322 ),
    .\$auto$rs_design_edit.cc:572:execute$8323 (\$auto$rs_design_edit.cc:572:execute$8323 ),
    .\$auto$rs_design_edit.cc:572:execute$8324 (\$auto$rs_design_edit.cc:572:execute$8324 ),
    .\$auto$rs_design_edit.cc:572:execute$8325 (\$auto$rs_design_edit.cc:572:execute$8325 ),
    .\$iopadmap$iRdEn (\$iopadmap$iRdEn ),
    .\$iopadmap$iReset_sync (\$iopadmap$iReset_sync ),
    .\$iopadmap$iWrEn (\$iopadmap$iWrEn ),
    .\$auto$memory_libmap.cc:2027:emit_port$174[35] (\$auto$memory_libmap.cc:2027:emit_port$174 [35]),
    .\$iopadmap$ivDataIn[31] (\$iopadmap$ivDataIn [31]),
    .\$iopadmap$ivProgEmptyTh[7] (\$iopadmap$ivProgEmptyTh [7]),
    .\$iopadmap$oAlmostEmpty (\$iopadmap$oAlmostEmpty ),
    .\$iopadmap$oAlmostFull (\$iopadmap$oAlmostFull ),
    .\$iopadmap$oProgEmpty (\$iopadmap$oProgEmpty ),
    .\$iopadmap$oProgFull (\$iopadmap$oProgFull ),
    .sfifoempty(sfifoempty),
    .sfifofull(sfifofull),
    .sfifooverflow(sfifooverflow),
    .sfifounderflow(sfifounderflow)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$clkbufmap.cc:265:execute$8111  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iClk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$clkbufmap.cc:298:execute$8113 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.iClk  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8274 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.iClk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iClk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.iRdEn  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8275 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.iRdEn ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iRdEn )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.iReset_sync  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8276 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.iReset_sync ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iReset_sync )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.iWrEn  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8277 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.iWrEn ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iWrEn )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8278 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8279 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8280 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8281 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8282 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8283 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8284 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8285 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8286 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [16]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8287 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [17]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8288 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [18]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8289 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [19]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8290 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8291 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [20]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8292 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [21]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8293 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [22]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8294 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [23]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8295 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [24]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8296 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [25]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8297 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [26]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8298 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [27]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8299 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [28]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8300 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [29]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8301 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8302 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [30]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8303 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [31]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8304 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8305 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8306 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8307 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8308 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivDataIn_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8309 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivDataIn [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8310 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8311 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8312 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8313 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8314 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8315 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8316 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgEmptyTh_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8317 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8318 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8319 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8320 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8321 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8322 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8323 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8324 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ivProgFullTh_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8325 ),
    .I(\$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oAlmostEmpty  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostEmpty ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oAlmostEmpty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oAlmostFull  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostFull ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oAlmostFull )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oDataOutValid  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iRdEn ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oDataOutValid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oEmpty  (
    .I(\$auto$rs_design_edit.cc:850:execute$8327.sfifoempty ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oEmpty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oFull  (
    .I(\$auto$rs_design_edit.cc:850:execute$8327.sfifofull ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oFull )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oOverflow  (
    .I(\$auto$rs_design_edit.cc:850:execute$8327.sfifooverflow ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oOverflow )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oProgEmpty  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgEmpty ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oProgEmpty )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oProgFull  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgFull ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oProgFull )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.oUnderflow  (
    .I(\$auto$rs_design_edit.cc:850:execute$8327.sfifounderflow ),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.oUnderflow )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_10  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [10]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_11  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [11]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_12  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [12]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_13  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [13]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_14  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [14]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_15  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [15]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_16  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [16]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_17  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [17]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_18  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [18]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_19  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_20  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [20]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_21  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [21]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_22  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [22]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_23  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [23]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_24  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [24]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_25  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [25]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_26  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [26]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_27  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [27]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_28  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [28]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_29  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [29]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_30  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [30]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_31  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [31]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_8  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [8]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$sync_fifo_fwft_infer.ovDataOut_9  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174 [9]),
    .O(\$auto$rs_design_edit.cc:850:execute$8327.ovDataOut [9])
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8325  = \$auto$rs_design_edit.cc:572:execute$8325 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8324  = \$auto$rs_design_edit.cc:572:execute$8324 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8323  = \$auto$rs_design_edit.cc:572:execute$8323 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8322  = \$auto$rs_design_edit.cc:572:execute$8322 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8321  = \$auto$rs_design_edit.cc:572:execute$8321 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8320  = \$auto$rs_design_edit.cc:572:execute$8320 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8319  = \$auto$rs_design_edit.cc:572:execute$8319 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8318  = \$auto$rs_design_edit.cc:572:execute$8318 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8317  = \$auto$rs_design_edit.cc:572:execute$8317 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8316  = \$auto$rs_design_edit.cc:572:execute$8316 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8315  = \$auto$rs_design_edit.cc:572:execute$8315 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8314  = \$auto$rs_design_edit.cc:572:execute$8314 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8313  = \$auto$rs_design_edit.cc:572:execute$8313 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8312  = \$auto$rs_design_edit.cc:572:execute$8312 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8311  = \$auto$rs_design_edit.cc:572:execute$8311 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8310  = \$auto$rs_design_edit.cc:572:execute$8310 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8309  = \$auto$rs_design_edit.cc:572:execute$8309 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8308  = \$auto$rs_design_edit.cc:572:execute$8308 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8307  = \$auto$rs_design_edit.cc:572:execute$8307 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8306  = \$auto$rs_design_edit.cc:572:execute$8306 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8305  = \$auto$rs_design_edit.cc:572:execute$8305 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8304  = \$auto$rs_design_edit.cc:572:execute$8304 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8303  = \$auto$rs_design_edit.cc:572:execute$8303 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8302  = \$auto$rs_design_edit.cc:572:execute$8302 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8301  = \$auto$rs_design_edit.cc:572:execute$8301 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8300  = \$auto$rs_design_edit.cc:572:execute$8300 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8299  = \$auto$rs_design_edit.cc:572:execute$8299 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8298  = \$auto$rs_design_edit.cc:572:execute$8298 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8297  = \$auto$rs_design_edit.cc:572:execute$8297 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8296  = \$auto$rs_design_edit.cc:572:execute$8296 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8295  = \$auto$rs_design_edit.cc:572:execute$8295 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8294  = \$auto$rs_design_edit.cc:572:execute$8294 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8293  = \$auto$rs_design_edit.cc:572:execute$8293 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8292  = \$auto$rs_design_edit.cc:572:execute$8292 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8291  = \$auto$rs_design_edit.cc:572:execute$8291 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8290  = \$auto$rs_design_edit.cc:572:execute$8290 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8289  = \$auto$rs_design_edit.cc:572:execute$8289 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8288  = \$auto$rs_design_edit.cc:572:execute$8288 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8287  = \$auto$rs_design_edit.cc:572:execute$8287 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8286  = \$auto$rs_design_edit.cc:572:execute$8286 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8285  = \$auto$rs_design_edit.cc:572:execute$8285 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8284  = \$auto$rs_design_edit.cc:572:execute$8284 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8283  = \$auto$rs_design_edit.cc:572:execute$8283 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8282  = \$auto$rs_design_edit.cc:572:execute$8282 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8281  = \$auto$rs_design_edit.cc:572:execute$8281 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8280  = \$auto$rs_design_edit.cc:572:execute$8280 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8279  = \$auto$rs_design_edit.cc:572:execute$8279 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8278  = \$auto$rs_design_edit.cc:572:execute$8278 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8277  = \$auto$rs_design_edit.cc:572:execute$8277 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8276  = \$auto$rs_design_edit.cc:572:execute$8276 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8275  = \$auto$rs_design_edit.cc:572:execute$8275 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$rs_design_edit.cc:572:execute$8274  = \$auto$rs_design_edit.cc:572:execute$8274 ;
  assign \$auto$clkbufmap.cc:298:execute$8113  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$clkbufmap.cc:298:execute$8113 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$auto$memory_libmap.cc:2027:emit_port$174  = \$auto$memory_libmap.cc:2027:emit_port$174 ;
  assign \$iopadmap$iRdEn  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iRdEn ;
  assign \$iopadmap$iReset_sync  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iReset_sync ;
  assign \$iopadmap$iWrEn  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$iWrEn ;
  assign \$iopadmap$ivDataIn  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivDataIn ;
  assign \$iopadmap$ivProgEmptyTh  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgEmptyTh ;
  assign \$iopadmap$ivProgFullTh  = \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$ivProgFullTh ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostEmpty  = \$iopadmap$oAlmostEmpty ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oAlmostFull  = \$iopadmap$oAlmostFull ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgEmpty  = \$iopadmap$oProgEmpty ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$8327.$iopadmap$oProgFull  = \$iopadmap$oProgFull ;
  assign \$auto$rs_design_edit.cc:850:execute$8327.iClk  = iClk;
  assign \$auto$rs_design_edit.cc:850:execute$8327.iRdEn  = iRdEn;
  assign \$auto$rs_design_edit.cc:850:execute$8327.iReset_sync  = iReset_sync;
  assign \$auto$rs_design_edit.cc:850:execute$8327.iWrEn  = iWrEn;
  assign \$auto$rs_design_edit.cc:850:execute$8327.ivDataIn  = ivDataIn;
  assign \$auto$rs_design_edit.cc:850:execute$8327.ivProgEmptyTh  = ivProgEmptyTh;
  assign \$auto$rs_design_edit.cc:850:execute$8327.ivProgFullTh  = ivProgFullTh;
  assign oAlmostEmpty = \$auto$rs_design_edit.cc:850:execute$8327.oAlmostEmpty ;
  assign oAlmostFull = \$auto$rs_design_edit.cc:850:execute$8327.oAlmostFull ;
  assign oDataOutValid = \$auto$rs_design_edit.cc:850:execute$8327.oDataOutValid ;
  assign oEmpty = \$auto$rs_design_edit.cc:850:execute$8327.oEmpty ;
  assign oFull = \$auto$rs_design_edit.cc:850:execute$8327.oFull ;
  assign oOverflow = \$auto$rs_design_edit.cc:850:execute$8327.oOverflow ;
  assign oProgEmpty = \$auto$rs_design_edit.cc:850:execute$8327.oProgEmpty ;
  assign oProgFull = \$auto$rs_design_edit.cc:850:execute$8327.oProgFull ;
  assign oUnderflow = \$auto$rs_design_edit.cc:850:execute$8327.oUnderflow ;
  assign ovDataOut = \$auto$rs_design_edit.cc:850:execute$8327.ovDataOut ;
  assign \$auto$rs_design_edit.cc:850:execute$8327.sfifoempty  = sfifoempty;
  assign \$auto$rs_design_edit.cc:850:execute$8327.sfifofull  = sfifofull;
  assign \$auto$rs_design_edit.cc:850:execute$8327.sfifooverflow  = sfifooverflow;
  assign \$auto$rs_design_edit.cc:850:execute$8327.sfifounderflow  = sfifounderflow;
endmodule
