#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jul  1 11:29:33 2017
# Process ID: 3532
# Current directory: D:/anny/Nthu_10601/HardwareDesign/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7296 D:\anny\Nthu_10601\HardwareDesign\lab1\lab1.xpr
# Log file: D:/anny/Nthu_10601/HardwareDesign/lab1/vivado.log
# Journal file: D:/anny/Nthu_10601/HardwareDesign/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 755.012 ; gain = 14.078
import_files -norecurse {D:/anny/Nthu_10601/HardwareDesign/lab1/lab1_4_t.v D:/anny/Nthu_10601/HardwareDesign/lab1/mux4_to_1.v D:/anny/Nthu_10601/HardwareDesign/lab1/lab1_1_t.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files  D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/lab1_1_t.v
update_compile_order -fileset sources_1
remove_files  D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/lab1_4_t.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {D:/anny/Nthu_10601/HardwareDesign/lab1/lab1_4_t.v D:/anny/Nthu_10601/HardwareDesign/lab1/lab1_1_t.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new
close [ open D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_1.v w ]
add_files D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_1_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Lab1_1_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_1_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cf2848dc3d844a4ca440757bc6cb0283 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_1_t_behav xil_defaultlib.Lab1_1_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b_i [D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_1.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_to_1
Compiling module xil_defaultlib.lab1_1
Compiling module xil_defaultlib.Lab1_1_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_1_t_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/xsim.dir/Lab1_1_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/xsim.dir/Lab1_1_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul  1 11:46:29 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xlinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 60.570 ; gain = 0.219
INFO: [Common 17-206] Exiting Webtalk at Sat Jul  1 11:46:29 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 827.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_1_t_behav -key {Behavioral:sim_1:Functional:Lab1_1_t} -tclbatch {Lab1_1_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Lab1_1_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
--------[PASS.	Congratulations!]--------
$finish called at time : 205 ns : File "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" Line 164
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 827.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_1_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 827.691 ; gain = 0.000
close [ open D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v w ]
add_files D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 839.004 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_1_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Lab1_1_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_1_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cf2848dc3d844a4ca440757bc6cb0283 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_1_t_behav xil_defaultlib.Lab1_1_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b_i [D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_to_1
Compiling module xil_defaultlib.lab1_2
Compiling module xil_defaultlib.Lab1_1_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_1_t_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/xsim.dir/Lab1_1_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/xsim.dir/Lab1_1_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul  1 11:55:29 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xlinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jul  1 11:55:29 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 839.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_1_t_behav -key {Behavioral:sim_1:Functional:Lab1_1_t} -tclbatch {Lab1_1_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Lab1_1_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
--------[PASS.	Congratulations!]--------
$finish called at time : 205 ns : File "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" Line 164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_1_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 839.004 ; gain = 0.000
close [ open D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_3.v w ]
add_files D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_3.v
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 839.004 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_1_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Lab1_1_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_1_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cf2848dc3d844a4ca440757bc6cb0283 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_1_t_behav xil_defaultlib.Lab1_1_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1_3
Compiling module xil_defaultlib.Lab1_1_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_1_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
--------[PASS.	Congratulations!]--------
$finish called at time : 205 ns : File "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_1_t.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 839.004 ; gain = 0.000
remove_files  -fileset sim_1 D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_4_t.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  1 12:06:08 2017...
