// Seed: 2795320721
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  import id_3::*;
  always #(-1) begin : LABEL_0
    id_3 <= id_1;
    $clog2(89);
    ;
  end
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri id_7
);
  assign id_7 = -1;
  wire id_9;
  ;
  parameter id_10 = 1 ? 1 : -1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = id_3;
  logic [-1 : 1] id_11, id_12, id_13;
endmodule
