set_global_assignment -name VHDL_FILE          [file join $::quartus(qip_path) opl3/opl.vhd      ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) opl3/opl3.sv      ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) opl3/opl3fm.sv    ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) opl3/opl3seq.sv   ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) opl3/compressor.sv]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) opl3/NextZ80Reg.v ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) opl3/NextZ80CPU.v ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) opl3/NextZ80ALU.v ]
