# RISC-V Single-Cycle Processor on FPGA

This project implements a 32-bit **RISC-V single-cycle processor** (RV32I ISA) using **Verilog HDL**, simulated using **Xilinx Vivado**, and deployed on a **Basys 3 FPGA**. The processor uses **Block RAM (BRAM)** for instruction memory and is debugged using the **Integrated Logic Analyzer (ILA)**. A reset functionality is provided via an external switch on the FPGA board.

---

## ğŸ“Œ Features

* âœ… Supports the full RV32I base instruction set (arithmetic, logic, load/store, branches, jump)
* âœ… **Single-cycle architecture**: all instructions execute in a single clock cycle
* âœ… **Modular design** with separate ALU, Control Unit, Register File, PC, and Datapath
* âœ… **BRAM** used for instruction memory (initialized with `.mem`)
* âœ… **ILA Debugging** to monitor internal signals such as PC, ALU result, RegFile output
* âœ… Reset via external **Basys 3 button** mapped as synchronous reset

---

## ğŸ›  Tools & Hardware

| Tool/Component           | Description                            |
| ------------------------ | -------------------------------------- |
| **Verilog HDL**          | RTL design language                    |
| **Xilinx Vivado**        | Synthesis, Simulation & FPGA flow      |
| **Basys 3 FPGA Board**   | Target hardware (Artix-7)              |
| **BRAM Generator**       | Instruction memory (program.mem)       |
| **Xilinx ILA**           | Real-time debugging and signal probing |
| **GTKWAVE** *(optional)* | Waveform viewing (simulation)          |

---

## ğŸ§  Architecture Overview

The processor implements the following core blocks:

* **Program Counter (PC)** with synchronous reset
* **Instruction Memory** using BRAM
* **Instruction Decoder + Control Unit**
* **ALU** for arithmetic and logic ops
* **Register File** (x0â€“x31)
* **Immediate Generator**
* **Branch Comparator** for conditional jumps

*(Insert block\_diagram.png here)*

---

## ğŸ“‚ File Structure

```
riscv-single-cycle-processor/
â”‚
â”œâ”€â”€ src/                  # RTL Modules
â”‚   â”œâ”€â”€ top.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ regfile.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ imm_gen.v
â”‚   â””â”€â”€ branch_comp.v
â”‚
â”œâ”€â”€ tb/                   # Testbench
â”‚   â”œâ”€â”€ tb_top.v
â”‚   â””â”€â”€ program.mem       # Instruction memory init
â”‚
â”œâ”€â”€ bram_init/            # For Vivado BRAM init
â”‚   â””â”€â”€ program.mem
â”‚
â”œâ”€â”€ vivado_project/       # Optional Vivado project
â”‚
â”œâ”€â”€ images/               # Diagrams and screenshots
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â””â”€â”€ ila_waveform.png
â”‚
â””â”€â”€ README.md             # You're here!
```

---

## ğŸ§ª Test Program Example

The following test instructions (in `program.mem`) were used to verify functionality:

```assembly
addi x1, x0, 5        ; x1 = 5
addi x2, x0, 10       ; x2 = 10
add  x3, x1, x2       ; x3 = x1 + x2 = 15
sw   x3, 0(x0)        ; Store x3 to address 0
beq  x1, x2, skip     ; Should not branch
jal  x0, -4           ; Loop to previous instruction
```

---

## ğŸš€ Running the Design

### ğŸ”§ Simulation (in Vivado)

1. Open the Vivado project.
2. Run behavioral simulation on `tb_top.v`.
3. Use waveform viewer to inspect ALU, regfile, PC values.

### ğŸ’» FPGA Deployment (Basys 3)

1. Synthesize and implement `top.v`.
2. Connect the `program.mem` to BRAM using Vivado's BRAM Generator.
3. Assign the reset to a **Basys 3 push button (e.g., btnC)**.
4. Connect ILA to signals like `PC`, `ALU result`, and `RegFile outputs`.
5. Generate bitstream and program the FPGA.

*(Insert ila\_waveform.png here)*

---

## ğŸ§‘â€ğŸ’» Author

**Yaswanth Sai Kotyada**
B.Tech in Electrical Engineering, NIT Rourkela
Samsungâ€“IISc ISWDP Grade 2 Fellow | GATE 2026 Aspirant
ğŸ”— [LinkedIn](#) â€¢ ğŸ”— [GitHub](#) â€¢ ğŸ“§ [yaswanth@email.com](mailto:yaswanth@email.com)

---

## ğŸ“ License

This project is open-source and available under the MIT License.

---

## ğŸ“Œ Related Projects

* ğŸ” [RISC-V 5-Stage Pipelined Processor (in progress)](https://github.com/yourusername/riscv-5stage)
* ğŸ” [Asynchronous FIFO](https://github.com/yourusername/async-fifo)
* ğŸ’¡ [Verilog Design Library](https://github.com/yourusername/verilog-design-library)
