<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper/impl/gwsynthesis/cpu_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 12 00:09:34 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>842</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>608</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>119.213(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>74.516(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>986.408</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>13.557</td>
</tr>
<tr>
<td>2</td>
<td>986.443</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>13.541</td>
</tr>
<tr>
<td>3</td>
<td>986.534</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>13.371</td>
</tr>
<tr>
<td>4</td>
<td>986.580</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>13.330</td>
</tr>
<tr>
<td>5</td>
<td>986.889</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>13.119</td>
</tr>
<tr>
<td>6</td>
<td>987.060</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[14]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.876</td>
</tr>
<tr>
<td>7</td>
<td>987.128</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.809</td>
</tr>
<tr>
<td>8</td>
<td>987.195</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>12.739</td>
</tr>
<tr>
<td>9</td>
<td>987.198</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.050</td>
<td>12.689</td>
</tr>
<tr>
<td>10</td>
<td>987.320</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>12.576</td>
</tr>
<tr>
<td>11</td>
<td>987.437</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>vectOut[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>12.429</td>
</tr>
<tr>
<td>12</td>
<td>987.481</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>12.406</td>
</tr>
<tr>
<td>13</td>
<td>987.603</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>12.331</td>
</tr>
<tr>
<td>14</td>
<td>987.608</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>12.326</td>
</tr>
<tr>
<td>15</td>
<td>987.716</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>12.285</td>
</tr>
<tr>
<td>16</td>
<td>987.805</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>vectOut[1][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>12.109</td>
</tr>
<tr>
<td>17</td>
<td>987.838</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>12.059</td>
</tr>
<tr>
<td>18</td>
<td>987.866</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>12.069</td>
</tr>
<tr>
<td>19</td>
<td>987.916</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>11.956</td>
</tr>
<tr>
<td>20</td>
<td>987.919</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>12.050</td>
</tr>
<tr>
<td>21</td>
<td>987.919</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>12.050</td>
</tr>
<tr>
<td>22</td>
<td>987.938</td>
<td>RDY_DFFE_Q/Q</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>11.944</td>
</tr>
<tr>
<td>23</td>
<td>988.000</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>11.946</td>
</tr>
<tr>
<td>24</td>
<td>988.004</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
<td>DI[3]_LUT3_I0_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I1_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>11.940</td>
</tr>
<tr>
<td>25</td>
<td>988.009</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>11.909</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.335</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.338</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>3</td>
<td>0.341</td>
<td>NMI_DFFE_Q/Q</td>
<td>NMI_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>4</td>
<td>0.375</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>DI[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.383</td>
</tr>
<tr>
<td>5</td>
<td>0.376</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>DI[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>6</td>
<td>0.386</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>DI[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.399</td>
</tr>
<tr>
<td>7</td>
<td>0.465</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.474</td>
</tr>
<tr>
<td>8</td>
<td>0.466</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>9</td>
<td>0.468</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.485</td>
</tr>
<tr>
<td>10</td>
<td>0.477</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.487</td>
</tr>
<tr>
<td>11</td>
<td>0.501</td>
<td>NMI_DFFE_Q/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.463</td>
</tr>
<tr>
<td>12</td>
<td>0.559</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/Q</td>
<td>vectOut[2][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.591</td>
</tr>
<tr>
<td>13</td>
<td>0.591</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>14</td>
<td>0.591</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>15</td>
<td>0.602</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>16</td>
<td>0.617</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/Q</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>17</td>
<td>0.645</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.661</td>
</tr>
<tr>
<td>18</td>
<td>0.655</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.668</td>
</tr>
<tr>
<td>19</td>
<td>0.662</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>20</td>
<td>0.662</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>21</td>
<td>0.662</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>22</td>
<td>0.665</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.690</td>
</tr>
<tr>
<td>23</td>
<td>0.673</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/Q</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.700</td>
</tr>
<tr>
<td>24</td>
<td>0.677</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
<td>vectOut[2][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.740</td>
</tr>
<tr>
<td>25</td>
<td>0.678</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.707</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.175</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>2.383</td>
</tr>
<tr>
<td>2</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>2.435</td>
</tr>
<tr>
<td>3</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>2.432</td>
</tr>
<tr>
<td>4</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>2.432</td>
</tr>
<tr>
<td>5</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>6</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>7</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>8</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>9</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>10</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>11</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>12</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>13</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>14</td>
<td>997.181</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.429</td>
</tr>
<tr>
<td>15</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.427</td>
</tr>
<tr>
<td>16</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.427</td>
</tr>
<tr>
<td>17</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.427</td>
</tr>
<tr>
<td>18</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.427</td>
</tr>
<tr>
<td>19</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.427</td>
</tr>
<tr>
<td>20</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
<tr>
<td>21</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
<tr>
<td>22</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
<tr>
<td>23</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
<tr>
<td>24</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
<tr>
<td>25</td>
<td>997.182</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[13]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.424</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.937</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.899</td>
</tr>
<tr>
<td>2</td>
<td>0.937</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.899</td>
</tr>
<tr>
<td>3</td>
<td>0.937</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.899</td>
</tr>
<tr>
<td>4</td>
<td>0.940</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.923</td>
</tr>
<tr>
<td>5</td>
<td>0.940</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.923</td>
</tr>
<tr>
<td>6</td>
<td>0.940</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.923</td>
</tr>
<tr>
<td>7</td>
<td>0.940</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.923</td>
</tr>
<tr>
<td>8</td>
<td>0.940</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.923</td>
</tr>
<tr>
<td>9</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.913</td>
</tr>
<tr>
<td>10</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.913</td>
</tr>
<tr>
<td>11</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.913</td>
</tr>
<tr>
<td>12</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[9]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.918</td>
</tr>
<tr>
<td>13</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>14</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>15</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>16</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>17</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[15]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.918</td>
</tr>
<tr>
<td>18</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>19</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>20</td>
<td>0.941</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.899</td>
</tr>
<tr>
<td>21</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.928</td>
</tr>
<tr>
<td>22</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.928</td>
</tr>
<tr>
<td>23</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.930</td>
</tr>
<tr>
<td>24</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.930</td>
</tr>
<tr>
<td>25</td>
<td>0.944</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.930</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td>5</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td>6</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td>8</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D</td>
</tr>
<tr>
<td>9</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/I1</td>
</tr>
<tr>
<td>13.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C29[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2/I2</td>
</tr>
<tr>
<td>14.454</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2/F</td>
</tr>
<tr>
<td>14.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>14.941</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0/I0</td>
</tr>
<tr>
<td>15.176</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I0/F</td>
</tr>
<tr>
<td>15.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>15.372</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_MUX2_LUT6_S0/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>15.574</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>15.579</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1001.987</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 29.928%; route: 9.118, 67.251%; tC2Q: 0.382, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/I1</td>
</tr>
<tr>
<td>13.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C29[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/F</td>
</tr>
<tr>
<td>14.184</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>14.701</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>15.204</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_1/S0</td>
</tr>
<tr>
<td>15.457</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C29[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_1/O</td>
</tr>
<tr>
<td>15.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>15.558</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>15.563</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1002.006</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.796, 28.035%; route: 9.363, 69.141%; tC2Q: 0.382, 2.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/I1</td>
</tr>
<tr>
<td>13.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C29[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2/I2</td>
</tr>
<tr>
<td>14.454</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2/F</td>
</tr>
<tr>
<td>14.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>15.393</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.424, 25.605%; route: 9.565, 71.534%; tC2Q: 0.382, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.412</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.929</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>14.196</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C35[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.897</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0/F</td>
</tr>
<tr>
<td>15.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.354, 32.661%; route: 8.609, 64.582%; tC2Q: 0.368, 2.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.177</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.429</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>11.531</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>11.632</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.733</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.742</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.404</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.491</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>13.663</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.146</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>14.398</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.881</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>15.133</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>15.136</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1002.025</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.441, 26.232%; route: 9.310, 70.967%; tC2Q: 0.368, 2.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.476</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>13.729</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.444</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>AB[14]_LUT3_F_I0_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>14.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" background: #97FFFF;">AB[14]_LUT3_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">AB[14]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>AB[14]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>AB[14]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.080, 31.686%; route: 8.429, 65.460%; tC2Q: 0.368, 2.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.476</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>13.729</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.311</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>14.837</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.145, 32.361%; route: 8.296, 64.770%; tC2Q: 0.368, 2.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.476</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>13.729</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.251</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>14.767</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>14.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.135, 32.460%; route: 8.236, 64.655%; tC2Q: 0.368, 2.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.412</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.929</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>14.196</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C35[0][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.201</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0/I1</td>
</tr>
<tr>
<td>14.717</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0/F</td>
</tr>
<tr>
<td>14.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 34.745%; route: 7.913, 62.358%; tC2Q: 0.368, 2.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.412</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.929</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>14.089</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>14.605</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1/F</td>
</tr>
<tr>
<td>14.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 32.969%; route: 8.062, 64.109%; tC2Q: 0.368, 2.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>7.739</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/I1</td>
</tr>
<tr>
<td>8.266</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/F</td>
</tr>
<tr>
<td>9.993</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>11.354</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.607</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.469</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>AB[1]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.722</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.446</td>
<td>1.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>1001.882</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.284, 18.375%; route: 9.778, 78.668%; tC2Q: 0.368, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>7.739</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/I1</td>
</tr>
<tr>
<td>8.266</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/F</td>
</tr>
<tr>
<td>9.993</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.248</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>AB[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>12.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>AB[5]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>13.042</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][B]</td>
<td>AB[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.457</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT3_F/F</td>
</tr>
<tr>
<td>14.423</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>1001.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 24.040%; route: 9.056, 72.997%; tC2Q: 0.368, 2.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.017</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>11.614</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.637</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.889</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.432</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F/F</td>
</tr>
<tr>
<td>14.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.087, 25.038%; route: 8.876, 71.982%; tC2Q: 0.368, 2.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.017</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>11.614</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.637</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.889</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.817</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.343</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT4_F/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.835, 23.000%; route: 9.124, 74.019%; tC2Q: 0.368, 2.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.476</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>13.729</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.059</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.311</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">AB[15]_LUT3_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.314</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1002.029</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.871, 31.512%; route: 8.046, 65.497%; tC2Q: 0.368, 2.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>7.739</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/I1</td>
</tr>
<tr>
<td>8.266</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_LUT4_F_I2_LUT3_F_I2_LUT3_I0/F</td>
</tr>
<tr>
<td>9.993</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.046</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>AB[3]_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>12.562</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>AB[3]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>AB[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">AB[3]_LUT3_F/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>1001.930</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 25.385%; route: 8.667, 71.580%; tC2Q: 0.368, 3.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.384</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>11.647</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>12.294</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>12.709</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C31[3][A]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_1/F</td>
</tr>
<tr>
<td>13.132</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0/I1</td>
</tr>
<tr>
<td>13.658</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C27[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1/I1</td>
</tr>
<tr>
<td>14.081</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.279, 27.190%; route: 8.397, 69.638%; tC2Q: 0.382, 3.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.177</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.429</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>11.531</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.733</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.742</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.404</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.491</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>13.663</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.086</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.936, 24.329%; route: 8.765, 72.626%; tC2Q: 0.368, 3.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.898</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1/I0</td>
</tr>
<tr>
<td>13.359</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1/F</td>
</tr>
<tr>
<td>13.517</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.978</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1001.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 27.193%; route: 8.323, 69.608%; tC2Q: 0.382, 3.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.824</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.076</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" background: #97FFFF;">AB[11]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.079</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" font-weight:bold;">AB[11]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.998</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.619, 30.031%; route: 8.064, 66.919%; tC2Q: 0.368, 3.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.824</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.076</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.079</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.998</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.619, 30.031%; route: 8.064, 66.919%; tC2Q: 0.368, 3.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>2.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>7.594</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.252</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/I0</td>
</tr>
<tr>
<td>10.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I3_LUT3_F_I2_LUT4_F_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>11.384</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>11.647</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>12.294</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>12.709</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C31[3][A]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_1/F</td>
</tr>
<tr>
<td>12.904</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>13.157</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>13.504</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.966</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3/F</td>
</tr>
<tr>
<td>13.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1001.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 26.824%; route: 8.357, 69.974%; tC2Q: 0.382, 3.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.017</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>11.614</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.637</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.889</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.437</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>13.963</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>13.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.835, 23.731%; route: 8.744, 73.192%; tC2Q: 0.368, 3.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[3]_LUT3_I0_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.384</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I0_F_LUT2_I1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.898</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>5.424</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_I1_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C31[3][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>8.609</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.024</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R7C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D_Q_LUT4_I3_F_LUT4_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.017</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/I2</td>
</tr>
<tr>
<td>11.478</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>11.614</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.637</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.889</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.957</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td style=" font-weight:bold;">DI[3]_LUT3_I0_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I1_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>DI[3]_LUT3_I0_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>DI[3]_LUT3_I0_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT3_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.309, 19.336%; route: 9.264, 77.586%; tC2Q: 0.368, 3.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.809</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.001</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.960</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I2_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>9.499</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/I3</td>
</tr>
<tr>
<td>10.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2/F</td>
</tr>
<tr>
<td>11.325</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>11.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">AB[1]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_I0_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.734</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>12.986</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>13.476</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>13.937</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.828, 32.140%; route: 7.714, 64.774%; tC2Q: 0.368, 3.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1/F</td>
</tr>
<tr>
<td>1.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" font-weight:bold;">DI[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>DI[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>DI[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td style=" font-weight:bold;">DI[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>DI[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">DI[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>DI[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>DI[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 63.910%; tC2Q: 0.144, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[3][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.649</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 69.620%; tC2Q: 0.144, 30.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.341, 70.309%; tC2Q: 0.144, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.430</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F/I1</td>
</tr>
<tr>
<td>1.576</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>1.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1.668</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.671</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 48.871%; route: 0.105, 21.561%; tC2Q: 0.144, 29.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>NMI_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.566</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0/F</td>
</tr>
<tr>
<td>1.644</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 31.533%; route: 0.173, 37.365%; tC2Q: 0.144, 31.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>1.673</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>vectOut[2][0]_DFFE_Q_D_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>1.765</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.768</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>vectOut[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 40.271%; route: 0.209, 35.364%; tC2Q: 0.144, 24.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.527</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0/F</td>
</tr>
<tr>
<td>1.539</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.787</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>AB[9]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 63.961%; route: 0.081, 13.149%; tC2Q: 0.141, 22.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.527</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0/F</td>
</tr>
<tr>
<td>1.539</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.787</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>AB[8]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 63.961%; route: 0.081, 13.149%; tC2Q: 0.141, 22.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>u_cpu.DIMUX[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.625</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_LUT3_F/F</td>
</tr>
<tr>
<td>1.786</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 40.670%; route: 0.231, 36.842%; tC2Q: 0.141, 22.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C40[3][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT3_F/I0</td>
</tr>
<tr>
<td>1.654</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[3][A]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.115</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 47.445%; route: 0.147, 26.825%; tC2Q: 0.141, 25.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.843</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0/F</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 23.147%; route: 0.364, 55.068%; tC2Q: 0.144, 21.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>u_cpu.DIMUX[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT3_F/F</td>
</tr>
<tr>
<td>1.839</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 40.419%; route: 0.257, 38.473%; tC2Q: 0.141, 21.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][B]</td>
<td>u_cpu.DIMUX[6]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.635</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[6]_LUT3_F/F</td>
</tr>
<tr>
<td>1.857</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][B]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.646</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>1.387</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>1.642</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1.864</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>u_cpu.DIMUX[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.648</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.873</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.957%; route: 0.294, 42.609%; tC2Q: 0.141, 20.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[3][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C40[3][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.427</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][B]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F/I0</td>
</tr>
<tr>
<td>1.631</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>1.634</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.882</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_I2_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_I2_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>IRQ_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.452, 64.571%; route: 0.104, 14.857%; tC2Q: 0.144, 20.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>1.671</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.917</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>vectOut[2][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>vectOut[2][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.299, 40.405%; route: 0.297, 40.135%; tC2Q: 0.144, 19.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.731</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 21.641%; route: 0.410, 57.992%; tC2Q: 0.144, 20.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.405</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">AB[14]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>AB[14]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>AB[14]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 84.579%; tC2Q: 0.368, 15.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.457</td>
<td>2.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.068, 84.908%; tC2Q: 0.368, 15.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.454</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.065, 84.890%; tC2Q: 0.368, 15.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.454</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.065, 84.890%; tC2Q: 0.368, 15.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_LUT4_I1_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.855%; tC2Q: 0.368, 15.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.855%; tC2Q: 0.368, 15.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>IRQ_LUT3_I0_1_F_MUX2_LUT5_S0_I0_LUT4_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.855%; tC2Q: 0.368, 15.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" font-weight:bold;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.855%; tC2Q: 0.368, 15.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" font-weight:bold;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.855%; tC2Q: 0.368, 15.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" font-weight:bold;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I3_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td style=" font-weight:bold;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">AB[13]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>AB[13]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[13]_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>AB[13]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.056, 84.838%; tC2Q: 0.368, 15.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">AB[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>AB[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>AB[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" font-weight:bold;">AB[12]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>AB[12]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>AB[12]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 84.399%; tC2Q: 0.144, 15.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 84.399%; tC2Q: 0.144, 15.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 84.399%; tC2Q: 0.144, 15.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 84.399%; tC2Q: 0.144, 15.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>AB[12]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 84.399%; tC2Q: 0.144, 15.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.769, 84.228%; tC2Q: 0.144, 15.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.769, 84.228%; tC2Q: 0.144, 15.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" font-weight:bold;">AB[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.769, 84.228%; tC2Q: 0.144, 15.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[9]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td style=" font-weight:bold;">AB[9]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>AB[9]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[9]_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>AB[9]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 84.314%; tC2Q: 0.144, 15.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" font-weight:bold;">AB[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>AB[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>AB[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>AB[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>AB[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>AB[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>AB[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_LUT4_I1_F_MUX2_LUT5_I1_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">AB[15]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>AB[15]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[15]_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>AB[15]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 84.314%; tC2Q: 0.144, 15.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" font-weight:bold;">AB[11]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>AB[11]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.078</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">AB[10]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>AB[10]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>AB[10]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 83.982%; tC2Q: 0.144, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.107</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 84.483%; tC2Q: 0.144, 15.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.107</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 84.483%; tC2Q: 0.144, 15.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 84.512%; tC2Q: 0.144, 15.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C45[2][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 84.512%; tC2Q: 0.144, 15.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 84.512%; tC2Q: 0.144, 15.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT4_F_I0_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>184</td>
<td>AB[8]_MUX2_LUT5_O_S0_LUT4_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D_Q</td>
<td>987.757</td>
<td>2.761</td>
</tr>
<tr>
<td>181</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q</td>
<td>987.615</td>
<td>2.823</td>
</tr>
<tr>
<td>170</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT7_S0_O_DFFP_D_Q</td>
<td>986.602</td>
<td>3.028</td>
</tr>
<tr>
<td>143</td>
<td>u_cpu.clk</td>
<td>986.580</td>
<td>1.349</td>
</tr>
<tr>
<td>140</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_DFFC_D_Q</td>
<td>986.580</td>
<td>4.044</td>
</tr>
<tr>
<td>136</td>
<td>reset</td>
<td>995.299</td>
<td>2.311</td>
</tr>
<tr>
<td>107</td>
<td>RDY</td>
<td>986.408</td>
<td>3.064</td>
</tr>
<tr>
<td>107</td>
<td>vectOut[2][6]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I1_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O</td>
<td>990.864</td>
<td>2.070</td>
</tr>
<tr>
<td>99</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_I1_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>987.525</td>
<td>2.906</td>
</tr>
<tr>
<td>64</td>
<td>u_cpu.DIMUX[2]_LUT2_I0_F_LUT2_I1_1_I0_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O</td>
<td>989.435</td>
<td>1.963</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C39</td>
<td>55.56%</td>
</tr>
<tr>
<td>R6C39</td>
<td>52.78%</td>
</tr>
<tr>
<td>R9C28</td>
<td>51.39%</td>
</tr>
<tr>
<td>R6C34</td>
<td>50.00%</td>
</tr>
<tr>
<td>R6C40</td>
<td>48.61%</td>
</tr>
<tr>
<td>R7C43</td>
<td>47.22%</td>
</tr>
<tr>
<td>R8C38</td>
<td>47.22%</td>
</tr>
<tr>
<td>R8C31</td>
<td>47.22%</td>
</tr>
<tr>
<td>R6C38</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C30</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
