{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480059655216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480059655243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 01:40:54 2016 " "Processing started: Fri Nov 25 01:40:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480059655243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059655243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059655243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480059659480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(62) " "Verilog HDL warning at ALU16bit.v(62): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480059766686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.v(181) " "Verilog HDL warning at control_unit.v(181): extended using \"x\" or \"z\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480059766692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.v(184) " "Verilog HDL warning at control_unit.v(184): extended using \"x\" or \"z\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480059766692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_register.v(67) " "Verilog HDL information at bank_register.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480059766699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits " "Found entity 1: adder16bits" {  } { { "adder16bits.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc " "Found entity 1: adderpc" {  } { { "adderpc.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc_tb " "Found entity 1: adderpc_tb" {  } { { "adderpc_tb.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2 " "Found entity 1: mult_by_2" {  } { { "mult_by_2.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2_tb " "Found entity 1: mult_by_2_tb" {  } { { "mult_by_2_tb.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_op_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file double_op_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_op_tb " "Found entity 1: double_op_tb" {  } { { "double_op_tb.v" "" { Text "C:/Computer_Architecture/Ramses/double_op_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bits " "Found entity 1: mux_16_bits" {  } { { "mux16bits.v" "" { Text "C:/Computer_Architecture/Ramses/mux16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059766760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059766760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480059767322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 176 400 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_inst_doub_flags control_unit.v(33) " "Verilog HDL or VHDL warning at control_unit.v(33): object \"_inst_doub_flags\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480059767586 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059767587 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_pc_2 control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"en_pc_2\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767587 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767587 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_en control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"branch_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767587 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_inc control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"pc_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767587 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_offset control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"pc_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_instruction_reg control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"_instruction_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(179) " "Verilog HDL Case Statement warning at control_unit.v(179): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 179 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_code control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"wr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "src_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"src_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"dst_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[0\] control_unit.v(176) " "Inferred latch for \"dst_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767588 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[1\] control_unit.v(176) " "Inferred latch for \"dst_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[2\] control_unit.v(176) " "Inferred latch for \"dst_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[3\] control_unit.v(176) " "Inferred latch for \"dst_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[0\] control_unit.v(176) " "Inferred latch for \"src_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[1\] control_unit.v(176) " "Inferred latch for \"src_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[2\] control_unit.v(176) " "Inferred latch for \"src_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[3\] control_unit.v(176) " "Inferred latch for \"src_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[0\] control_unit.v(176) " "Inferred latch for \"wr_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767589 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[1\] control_unit.v(176) " "Inferred latch for \"wr_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[2\] control_unit.v(176) " "Inferred latch for \"wr_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[3\] control_unit.v(176) " "Inferred latch for \"wr_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] control_unit.v(176) " "Inferred latch for \"op_code\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] control_unit.v(176) " "Inferred latch for \"op_code\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] control_unit.v(176) " "Inferred latch for \"op_code\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] control_unit.v(176) " "Inferred latch for \"op_code\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[4\] control_unit.v(176) " "Inferred latch for \"op_code\[4\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[0\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[0\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767590 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[1\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[1\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[2\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[2\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[3\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[3\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[8\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[8\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[9\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[9\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[10\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[10\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[11\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[11\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[12\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[12\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767591 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[13\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[13\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[14\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[14\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[15\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[15\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[0\] control_unit.v(102) " "Inferred latch for \"pc_offset\[0\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[1\] control_unit.v(102) " "Inferred latch for \"pc_offset\[1\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[2\] control_unit.v(102) " "Inferred latch for \"pc_offset\[2\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[3\] control_unit.v(102) " "Inferred latch for \"pc_offset\[3\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[4\] control_unit.v(102) " "Inferred latch for \"pc_offset\[4\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767592 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[5\] control_unit.v(102) " "Inferred latch for \"pc_offset\[5\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[6\] control_unit.v(102) " "Inferred latch for \"pc_offset\[6\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[7\] control_unit.v(102) " "Inferred latch for \"pc_offset\[7\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[8\] control_unit.v(102) " "Inferred latch for \"pc_offset\[8\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[9\] control_unit.v(102) " "Inferred latch for \"pc_offset\[9\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_inc control_unit.v(102) " "Inferred latch for \"pc_inc\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en control_unit.v(102) " "Inferred latch for \"branch_en\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(102) " "Inferred latch for \"wr_en\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767593 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc_2 control_unit.v(102) " "Inferred latch for \"en_pc_2\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059767594 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1 " "Elaborating entity \"instruction_mem\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst1" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 256 -120 56 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767595 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 256 instruction_mem.v(21) " "Verilog HDL warning at instruction_mem.v(21): number of words (12) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480059767631 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem.data_a 0 instruction_mem.v(13) " "Net \"Inst_mem.data_a\" at instruction_mem.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480059767631 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem.waddr_a 0 instruction_mem.v(13) " "Net \"Inst_mem.waddr_a\" at instruction_mem.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480059767631 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem.we_a 0 instruction_mem.v(13) " "Net \"Inst_mem.we_a\" at instruction_mem.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480059767632 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_register MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2 " "Elaborating entity \"bank_register\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst2" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1248 1488 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bits MSP430x2xx_block_diagram:MSP430x2xx\|mux_16_bits:inst8 " "Elaborating entity \"mux_16_bits\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|mux_16_bits:inst8\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst8" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 80 920 1112 192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderpc MSP430x2xx_block_diagram:MSP430x2xx\|adderpc:inst5 " "Elaborating entity \"adderpc\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|adderpc:inst5\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst5" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 104 184 352 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059767994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bits MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits:inst6 " "Elaborating entity \"adder16bits\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits:inst6\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst6" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 104 712 880 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059768056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_by_2 MSP430x2xx_block_diagram:MSP430x2xx\|mult_by_2:inst4 " "Elaborating entity \"mult_by_2\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|mult_by_2:inst4\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst4" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 144 512 672 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059768084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16bit MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst " "Elaborating entity \"ALU16bit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1568 1744 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059768311 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU16bit.v(31) " "Verilog HDL Always Construct warning at ALU16bit.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768342 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU16bit.v(33) " "Verilog HDL Always Construct warning at ALU16bit.v(33): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768343 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(44) " "Verilog HDL Always Construct warning at ALU16bit.v(44): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768343 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(47) " "Verilog HDL Always Construct warning at ALU16bit.v(47): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768343 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(50) " "Verilog HDL Always Construct warning at ALU16bit.v(50): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768343 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(53) " "Verilog HDL Always Construct warning at ALU16bit.v(53): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768343 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(54) " "Verilog HDL Always Construct warning at ALU16bit.v(54): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU16bit.v(22) " "Inferred latch for \"C\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768344 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU16bit.v(22) " "Inferred latch for \"Z\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ALU16bit.v(22) " "Inferred latch for \"N\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU16bit.v(22) " "Inferred latch for \"result\[0\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU16bit.v(22) " "Inferred latch for \"result\[1\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU16bit.v(22) " "Inferred latch for \"result\[2\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU16bit.v(22) " "Inferred latch for \"result\[3\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU16bit.v(22) " "Inferred latch for \"result\[4\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768345 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU16bit.v(22) " "Inferred latch for \"result\[5\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU16bit.v(22) " "Inferred latch for \"result\[6\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU16bit.v(22) " "Inferred latch for \"result\[7\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU16bit.v(22) " "Inferred latch for \"result\[8\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU16bit.v(22) " "Inferred latch for \"result\[9\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU16bit.v(22) " "Inferred latch for \"result\[10\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU16bit.v(22) " "Inferred latch for \"result\[11\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU16bit.v(22) " "Inferred latch for \"result\[12\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768346 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU16bit.v(22) " "Inferred latch for \"result\[13\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768347 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU16bit.v(22) " "Inferred latch for \"result\[14\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768347 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU16bit.v(22) " "Inferred latch for \"result\[15\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059768347 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|Inst_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|Inst_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MSP430x2xx.ram0_instruction_mem_54ca09ea.hdl.mif " "Parameter INIT_FILE set to db/MSP430x2xx.ram0_instruction_mem_54ca09ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480059771649 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1480059771649 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1480059771649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|altsyncram:Inst_mem_rtl_0 " "Elaborated megafunction instantiation \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|altsyncram:Inst_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059773042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|altsyncram:Inst_mem_rtl_0 " "Instantiated megafunction \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\|altsyncram:Inst_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MSP430x2xx.ram0_instruction_mem_54ca09ea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MSP430x2xx.ram0_instruction_mem_54ca09ea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059773043 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480059773043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_48e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_48e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_48e1 " "Found entity 1: altsyncram_48e1" {  } { { "db/altsyncram_48e1.tdf" "" { Text "C:/Computer_Architecture/Ramses/db/altsyncram_48e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480059773286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059773286 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[0\] MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[0\] " "Duplicate LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[0\]\" merged with LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059774332 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[1\] MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[1\] " "Duplicate LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[1\]\" merged with LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059774332 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[2\] MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[2\] " "Duplicate LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[2\]\" merged with LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[2\]\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059774332 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[3\] MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[3\] " "Duplicate LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|wr_reg\[3\]\" merged with LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|dst_reg\[3\]\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059774332 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|en_pc_2 MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|pc_inc " "Duplicate LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|en_pc_2\" merged with LATCH primitive \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|pc_inc\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480059774332 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480059774332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|C " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774358 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|Z " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774358 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|N " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774359 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[0\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774359 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774359 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[2\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774360 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[3\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774360 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[4\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774360 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[5\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774360 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[6\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774361 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[7\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774361 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[8\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774362 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[9\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774362 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[10\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774362 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[11\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774362 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[12\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774363 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[13\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774363 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[14\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774363 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[15\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774363 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[14\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[14\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774364 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[2\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[14\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[14\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774364 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[13\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[13\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774364 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480059774364 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480059774364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[0\] GND " "Pin \"Flags\[0\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480059774791 "|MSP430x2xx|Flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fsm\[4\] GND " "Pin \"Fsm\[4\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480059774791 "|MSP430x2xx|Fsm[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480059774791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480059775242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480059776743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059777318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480059778382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480059778382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Load_en " "No output dependent on input pin \"Load_en\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480059780419 "|MSP430x2xx|Load_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480059780419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "788 " "Implemented 788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480059780454 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480059780454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "654 " "Implemented 654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480059780454 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480059780454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480059780454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480059780532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 01:43:00 2016 " "Processing ended: Fri Nov 25 01:43:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480059780532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480059780532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480059780532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480059780532 ""}
