'\" t
.nh
.TH "X86-EACCEPTCOPY" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
EACCEPTCOPY - INITIALIZE A PENDING PAGE
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
EAX = 07H ENCLU[EACCEPTCOPY]	IR	V/V	SGX2	T{
This leaf function initializes a dynamically allocated EPC page from another page in the EPC.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="eacceptcopy.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fB\fP	\fB\fP	\fB\fP	\fB\fP	\fB\fP	\fB\fP
Op/En	EAX		RBX	RCX	RDX
IR	EACCEPTCOPY (In)	Return Error Code (Out)	Address of a SECINFO (In)	T{
Address of the destination EPC page (In)
T}	T{
Address of the source EPC page (In)
T}
.TE

.SS DESCRIPTION
This leaf function copies the contents of an existing EPC page into an
uninitialized EPC page (created by EAUG). After initialization, the
instruction may also modify the access rights associated with the
destination EPC page. This instruction leaf can only be executed when
inside the enclave.

.PP
RBX contains the effective address of a SECINFO structure while RCX and
RDX each contain the effective address of an EPC page. The table below
provides additional information on the memory parameter of the
EACCEPTCOPY leaf function.

.SH EACCEPTCOPY MEMORY PARAMETER SEMANTICS  href="eacceptcopy.html#eacceptcopy-memory-parameter-semantics"
class="anchor">¶

.TS
allbox;
l l l 
l l l .
\fB\fP	\fB\fP	\fB\fP
SECINFO	EPCPAGE (Destination)	EPCPAGE (Source)
T{
Read access permitted by Non Enclave
T}	T{
Read/Write access permitted by Enclave
T}	T{
Read access permitted by Enclave
T}
.TE

.PP
The instruction faults if any of the following:

.SH EACCEPTCOPY FAULTING CONDITIONS  href="eacceptcopy.html#eacceptcopy-faulting-conditions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
T{
The operands are not properly aligned.
T}	T{
If security attributes of the SECINFO page make the page inaccessible.
T}
T{
The EPC page is locked by another thread.
T}	T{
If security attributes of the source EPC page make the page inaccessible.
T}
The EPC page is not valid.	T{
RBX does not contain an effective address in an EPC page in the running enclave.
T}
T{
SECINFO contains an invalid request.
T}	T{
RCX/RDX does not contain an effective address of an EPC page in the running enclave.
T}
.TE

.PP
The error codes are:

.SS CONCURRENCY RESTRICTIONS
.SS OPERATION
.SH TEMP VARIABLES IN EACCEPTCOPY OPERATIONAL FLOW <a
href="eacceptcopy.html#temp-variables-in-eacceptcopy-operational-flow"
class="anchor">¶

.TS
allbox;
l l l l 
l l l l .
\fBName Type Size (bits) Name\fP	\fB\fP	\fB\fP	\fB\fP
SCRATCH_SECINFO	SECINFO	512	T{
Scratch storage for holding the contents of DS:RBX.
T}
.TE

.PP
IF (DS:RBX is not 64Byte Aligned)

.PP
THEN #GP(0); FI;

.PP
IF ( (DS:RCX is not 4KByte Aligned) or (DS:RDX is not 4KByte Aligned) )

.PP
THEN #GP(0); FI;

.PP
IF ((DS:RBX is not within CR_ELRANGE) or (DS:RCX is not within
CR_ELRANGE) or (DS:RDX is not within CR_ELRANGE))

.PP
THEN #GP(0); FI;

.PP
IF (DS:RBX does not resolve within an EPC)

.PP
THEN #PF(DS:RBX); FI;

.PP
IF (DS:RCX does not resolve within an EPC)

.PP
THEN #PF(DS:RCX); FI;

.PP
IF (DS:RDX does not resolve within an EPC)

.PP
THEN #PF(DS:RDX); FI;

.PP
IF ( (EPCM(DS:RBX &~FFFH).VALID = 0) or (EPCM(DS:RBX &~FFFH).R = 0) or
(EPCM(DS:RBX &~FFFH).PENDING ≠ 0) or

.PP
(EPCM(DS:RBX &~FFFH).MODIFIED ≠ 0) or (EPCM(DS:RBX &~FFFH).BLOCKED ≠ 0)
or (EPCM(DS:RBX &~FFFH).PT ≠ PT_REG) or

.PP
(EPCM(DS:RBX &~FFFH).ENCLAVESECS ≠ CR_ACTIVE_SECS) or

.PP
(EPCM(DS:RBX &~FFFH).ENCLAVEADDRESS ≠ DS:RBX) )

.PP
THEN #PF(DS:RBX); FI;

.PP
(* Copy 64 bytes of contents *)

.PP
SCRATCH_SECINFO := DS:RBX;

.PP
(* Check for misconfigured SECINFO flags*)

.PP
IF ( (SCRATCH_SECINFO reserved fields are not zero ) or
(SCRATCH_SECINFO.FLAGS.R=0) AND(SCRATCH_SECINFO.FLAGS.W≠0 ) or

.PP
(SCRATCH_SECINFO.FLAGS.PT is not PT_REG) )

.PP
THEN #GP(0); FI;

.PP
(* Check security attributes of the source EPC page *)

.PP
IF ( (EPCM(DS:RDX).VALID = 0) or (EPCM(DS:RCX).R = 0) or
(EPCM(DS:RDX).PENDING ≠ 0) or (EPCM(DS:RDX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RDX).BLOCKED ≠ 0) or (EPCM(DS:RDX).PT ≠ PT_REG) or
(EPCM(DS:RDX).ENCLAVESECS ≠ CR_ACTIVE_SECS) or

.PP
(EPCM(DS:RDX).ENCLAVEADDRESS ≠ DS:RDX))

.PP
THEN #PF(DS:RDX); FI;

.PP
(* Check security attributes of the destination EPC page *)

.PP
IF ( (EPCM(DS:RCX).VALID = 0) or (EPCM(DS:RCX).PENDING ≠ 1) or
(EPCM(DS:RCX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RDX).BLOCKED ≠ 0) or (EPCM(DS:RCX).PT ≠ PT_REG) or
(EPCM(DS:RCX).ENCLAVESECS ≠ CR_ACTIVE_SECS) )

.PP
THEN

.PP
RFLAGS.ZF := 1;

.PP
RAX := SGX_PAGE_ATTRIBUTES_MISMATCH;

.PP
GOTO DONE;

.PP
FI;

.PP
(* Check the destination EPC page for concurrency *)

.PP
IF (destination EPC page in use )

.PP
THEN #GP(0); FI;

.PP
(* Re-Check security attributes of the destination EPC page *)

.PP
IF ( (EPCM(DS:RCX).VALID = 0) or (EPCM(DS:RCX).PENDING ≠ 1) or
(EPCM(DS:RCX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RCX).R ≠ 1) or (EPCM(DS:RCX).W ≠ 1) or (EPCM(DS:RCX).X ≠ 0) or

.PP
(EPCM(DS:RCX).PT ≠ SCRATCH_SECINFO.FLAGS.PT) or
(EPCM(DS:RCX).ENCLAVESECS ≠ CR_ACTIVE_SECS) or

.PP
(EPCM(DS:RCX).ENCLAVEADDRESS ≠ DS:RCX))

.PP
THEN

.PP
RFLAGS.ZF := 1;

.PP
RAX := SGX_PAGE_ATTRIBUTES_MISMATCH;

.PP
GOTO DONE;

.PP
FI;

.PP
(* Copy 4KBbytes form the source to destination EPC page*)

.PP
DS:RCX[32767:0] := DS:RDX[32767:0];

.PP
(* Update EPCM permissions *)

.PP
EPCM(DS:RCX).R := SCRATCH_SECINFO.FLAGS.R;

.PP
EPCM(DS:RCX).W := SCRATCH_SECINFO.FLAGS.W;

.PP
EPCM(DS:RCX).X := SCRATCH_SECINFO.FLAGS.X;

.PP
EPCM(DS:RCX).PENDING := 0;

.PP
RFLAGS.ZF := 0;

.PP
RAX := 0;

.PP
DONE:

.PP
RFLAGS.CF,PF,AF,OF,SF := 0;

.SS FLAGS AFFECTED
Sets ZF if page is not modifiable, otherwise cleared. Clears CF, PF, AF,
OF, SF.

.SS PROTECTED MODE EXCEPTIONS  href="eacceptcopy.html#protected-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If executed outside an enclave.
T}
	T{
If a memory operand effective address is outside the DS segment limit.
T}
	T{
If a memory operand is not properly aligned.
T}
	If a memory operand is locked.
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
	T{
If a memory operand is not an EPC page.
T}
	T{
If EPC page has incorrect page type or security attributes.
T}
.TE

.SS 64-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If executed outside an enclave.
T}
	T{
If a memory operand is non-canonical form.
T}
	T{
If a memory operand is not properly aligned.
T}
	If a memory operand is locked.
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
	T{
If a memory operand is not an EPC page.
T}
	T{
If EPC page has incorrect page type or security attributes.
T}
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
