// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config15_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        data_32_val,
        data_33_val,
        data_34_val,
        data_35_val,
        data_36_val,
        data_37_val,
        data_38_val,
        data_39_val,
        data_40_val,
        data_41_val,
        data_42_val,
        data_43_val,
        data_44_val,
        data_45_val,
        data_46_val,
        data_47_val,
        data_48_val,
        data_49_val,
        data_50_val,
        data_51_val,
        data_52_val,
        data_53_val,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] data_0_val;
input  [5:0] data_1_val;
input  [5:0] data_2_val;
input  [5:0] data_3_val;
input  [5:0] data_4_val;
input  [5:0] data_5_val;
input  [5:0] data_6_val;
input  [5:0] data_7_val;
input  [5:0] data_8_val;
input  [5:0] data_9_val;
input  [5:0] data_10_val;
input  [5:0] data_11_val;
input  [5:0] data_12_val;
input  [5:0] data_13_val;
input  [5:0] data_14_val;
input  [5:0] data_15_val;
input  [5:0] data_16_val;
input  [5:0] data_17_val;
input  [5:0] data_18_val;
input  [5:0] data_19_val;
input  [5:0] data_20_val;
input  [5:0] data_21_val;
input  [5:0] data_22_val;
input  [5:0] data_23_val;
input  [5:0] data_24_val;
input  [5:0] data_25_val;
input  [5:0] data_26_val;
input  [5:0] data_27_val;
input  [5:0] data_28_val;
input  [5:0] data_29_val;
input  [5:0] data_30_val;
input  [5:0] data_31_val;
input  [5:0] data_32_val;
input  [5:0] data_33_val;
input  [5:0] data_34_val;
input  [5:0] data_35_val;
input  [5:0] data_36_val;
input  [5:0] data_37_val;
input  [5:0] data_38_val;
input  [5:0] data_39_val;
input  [5:0] data_40_val;
input  [5:0] data_41_val;
input  [5:0] data_42_val;
input  [5:0] data_43_val;
input  [5:0] data_44_val;
input  [5:0] data_45_val;
input  [5:0] data_46_val;
input  [5:0] data_47_val;
input  [5:0] data_48_val;
input  [5:0] data_49_val;
input  [5:0] data_50_val;
input  [5:0] data_51_val;
input  [5:0] data_52_val;
input  [5:0] data_53_val;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln46_fu_2053_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] w15_address0;
wire  signed [3:0] w15_q0;
reg   [0:0] do_init_reg_593;
reg   [5:0] w_index3_reg_609;
reg   [5:0] data_0_val4_rewind_reg_624;
reg   [5:0] data_1_val5_rewind_reg_638;
reg   [5:0] data_2_val6_rewind_reg_652;
reg   [5:0] data_3_val7_rewind_reg_666;
reg   [5:0] data_4_val8_rewind_reg_680;
reg   [5:0] data_5_val9_rewind_reg_694;
reg   [5:0] data_6_val10_rewind_reg_708;
reg   [5:0] data_7_val11_rewind_reg_722;
reg   [5:0] data_8_val12_rewind_reg_736;
reg   [5:0] data_9_val13_rewind_reg_750;
reg   [5:0] data_10_val14_rewind_reg_764;
reg   [5:0] data_11_val15_rewind_reg_778;
reg   [5:0] data_12_val16_rewind_reg_792;
reg   [5:0] data_13_val17_rewind_reg_806;
reg   [5:0] data_14_val18_rewind_reg_820;
reg   [5:0] data_15_val19_rewind_reg_834;
reg   [5:0] data_16_val20_rewind_reg_848;
reg   [5:0] data_17_val21_rewind_reg_862;
reg   [5:0] data_18_val22_rewind_reg_876;
reg   [5:0] data_19_val23_rewind_reg_890;
reg   [5:0] data_20_val24_rewind_reg_904;
reg   [5:0] data_21_val25_rewind_reg_918;
reg   [5:0] data_22_val26_rewind_reg_932;
reg   [5:0] data_23_val27_rewind_reg_946;
reg   [5:0] data_24_val28_rewind_reg_960;
reg   [5:0] data_25_val29_rewind_reg_974;
reg   [5:0] data_26_val30_rewind_reg_988;
reg   [5:0] data_27_val31_rewind_reg_1002;
reg   [5:0] data_28_val32_rewind_reg_1016;
reg   [5:0] data_29_val33_rewind_reg_1030;
reg   [5:0] data_30_val34_rewind_reg_1044;
reg   [5:0] data_31_val35_rewind_reg_1058;
reg   [5:0] data_32_val36_rewind_reg_1072;
reg   [5:0] data_33_val37_rewind_reg_1086;
reg   [5:0] data_34_val38_rewind_reg_1100;
reg   [5:0] data_35_val39_rewind_reg_1114;
reg   [5:0] data_36_val40_rewind_reg_1128;
reg   [5:0] data_37_val41_rewind_reg_1142;
reg   [5:0] data_38_val42_rewind_reg_1156;
reg   [5:0] data_39_val43_rewind_reg_1170;
reg   [5:0] data_40_val44_rewind_reg_1184;
reg   [5:0] data_41_val45_rewind_reg_1198;
reg   [5:0] data_42_val46_rewind_reg_1212;
reg   [5:0] data_43_val47_rewind_reg_1226;
reg   [5:0] data_44_val48_rewind_reg_1240;
reg   [5:0] data_45_val49_rewind_reg_1254;
reg   [5:0] data_46_val50_rewind_reg_1268;
reg   [5:0] data_47_val51_rewind_reg_1282;
reg   [5:0] data_48_val52_rewind_reg_1296;
reg   [5:0] data_49_val53_rewind_reg_1310;
reg   [5:0] data_50_val54_rewind_reg_1324;
reg   [5:0] data_51_val55_rewind_reg_1338;
reg   [5:0] data_52_val56_rewind_reg_1352;
reg   [5:0] data_53_val57_rewind_reg_1366;
reg  signed [15:0] empty_reg_1380;
wire   [5:0] w_index_fu_2047_p2;
reg   [5:0] w_index_reg_2578;
reg   [0:0] icmp_ln46_reg_2583;
wire  signed [15:0] grp_fu_2294_p3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_597_p6;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_w_index3_phi_fu_613_p6;
reg   [5:0] ap_phi_mux_data_0_val4_phi_phi_fu_1398_p4;
reg   [5:0] ap_phi_mux_data_1_val5_phi_phi_fu_1410_p4;
reg   [5:0] ap_phi_mux_data_2_val6_phi_phi_fu_1422_p4;
reg   [5:0] ap_phi_mux_data_3_val7_phi_phi_fu_1434_p4;
reg   [5:0] ap_phi_mux_data_4_val8_phi_phi_fu_1446_p4;
reg   [5:0] ap_phi_mux_data_5_val9_phi_phi_fu_1458_p4;
reg   [5:0] ap_phi_mux_data_6_val10_phi_phi_fu_1470_p4;
reg   [5:0] ap_phi_mux_data_7_val11_phi_phi_fu_1482_p4;
reg   [5:0] ap_phi_mux_data_8_val12_phi_phi_fu_1494_p4;
reg   [5:0] ap_phi_mux_data_9_val13_phi_phi_fu_1506_p4;
reg   [5:0] ap_phi_mux_data_10_val14_phi_phi_fu_1518_p4;
reg   [5:0] ap_phi_mux_data_11_val15_phi_phi_fu_1530_p4;
reg   [5:0] ap_phi_mux_data_12_val16_phi_phi_fu_1542_p4;
reg   [5:0] ap_phi_mux_data_13_val17_phi_phi_fu_1554_p4;
reg   [5:0] ap_phi_mux_data_14_val18_phi_phi_fu_1566_p4;
reg   [5:0] ap_phi_mux_data_15_val19_phi_phi_fu_1578_p4;
reg   [5:0] ap_phi_mux_data_16_val20_phi_phi_fu_1590_p4;
reg   [5:0] ap_phi_mux_data_17_val21_phi_phi_fu_1602_p4;
reg   [5:0] ap_phi_mux_data_18_val22_phi_phi_fu_1614_p4;
reg   [5:0] ap_phi_mux_data_19_val23_phi_phi_fu_1626_p4;
reg   [5:0] ap_phi_mux_data_20_val24_phi_phi_fu_1638_p4;
reg   [5:0] ap_phi_mux_data_21_val25_phi_phi_fu_1650_p4;
reg   [5:0] ap_phi_mux_data_22_val26_phi_phi_fu_1662_p4;
reg   [5:0] ap_phi_mux_data_23_val27_phi_phi_fu_1674_p4;
reg   [5:0] ap_phi_mux_data_24_val28_phi_phi_fu_1686_p4;
reg   [5:0] ap_phi_mux_data_25_val29_phi_phi_fu_1698_p4;
reg   [5:0] ap_phi_mux_data_26_val30_phi_phi_fu_1710_p4;
reg   [5:0] ap_phi_mux_data_27_val31_phi_phi_fu_1722_p4;
reg   [5:0] ap_phi_mux_data_28_val32_phi_phi_fu_1734_p4;
reg   [5:0] ap_phi_mux_data_29_val33_phi_phi_fu_1746_p4;
reg   [5:0] ap_phi_mux_data_30_val34_phi_phi_fu_1758_p4;
reg   [5:0] ap_phi_mux_data_31_val35_phi_phi_fu_1770_p4;
reg   [5:0] ap_phi_mux_data_32_val36_phi_phi_fu_1782_p4;
reg   [5:0] ap_phi_mux_data_33_val37_phi_phi_fu_1794_p4;
reg   [5:0] ap_phi_mux_data_34_val38_phi_phi_fu_1806_p4;
reg   [5:0] ap_phi_mux_data_35_val39_phi_phi_fu_1818_p4;
reg   [5:0] ap_phi_mux_data_36_val40_phi_phi_fu_1830_p4;
reg   [5:0] ap_phi_mux_data_37_val41_phi_phi_fu_1842_p4;
reg   [5:0] ap_phi_mux_data_38_val42_phi_phi_fu_1854_p4;
reg   [5:0] ap_phi_mux_data_39_val43_phi_phi_fu_1866_p4;
reg   [5:0] ap_phi_mux_data_40_val44_phi_phi_fu_1878_p4;
reg   [5:0] ap_phi_mux_data_41_val45_phi_phi_fu_1890_p4;
reg   [5:0] ap_phi_mux_data_42_val46_phi_phi_fu_1902_p4;
reg   [5:0] ap_phi_mux_data_43_val47_phi_phi_fu_1914_p4;
reg   [5:0] ap_phi_mux_data_44_val48_phi_phi_fu_1926_p4;
reg   [5:0] ap_phi_mux_data_45_val49_phi_phi_fu_1938_p4;
reg   [5:0] ap_phi_mux_data_46_val50_phi_phi_fu_1950_p4;
reg   [5:0] ap_phi_mux_data_47_val51_phi_phi_fu_1962_p4;
reg   [5:0] ap_phi_mux_data_48_val52_phi_phi_fu_1974_p4;
reg   [5:0] ap_phi_mux_data_49_val53_phi_phi_fu_1986_p4;
reg   [5:0] ap_phi_mux_data_50_val54_phi_phi_fu_1998_p4;
reg   [5:0] ap_phi_mux_data_51_val55_phi_phi_fu_2010_p4;
reg   [5:0] ap_phi_mux_data_52_val56_phi_phi_fu_2022_p4;
reg   [5:0] ap_phi_mux_data_53_val57_phi_phi_fu_2034_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_data_0_val4_phi_reg_1394;
reg   [5:0] ap_phi_reg_pp0_iter1_data_0_val4_phi_reg_1394;
wire   [5:0] ap_phi_reg_pp0_iter0_data_1_val5_phi_reg_1406;
reg   [5:0] ap_phi_reg_pp0_iter1_data_1_val5_phi_reg_1406;
wire   [5:0] ap_phi_reg_pp0_iter0_data_2_val6_phi_reg_1418;
reg   [5:0] ap_phi_reg_pp0_iter1_data_2_val6_phi_reg_1418;
wire   [5:0] ap_phi_reg_pp0_iter0_data_3_val7_phi_reg_1430;
reg   [5:0] ap_phi_reg_pp0_iter1_data_3_val7_phi_reg_1430;
wire   [5:0] ap_phi_reg_pp0_iter0_data_4_val8_phi_reg_1442;
reg   [5:0] ap_phi_reg_pp0_iter1_data_4_val8_phi_reg_1442;
wire   [5:0] ap_phi_reg_pp0_iter0_data_5_val9_phi_reg_1454;
reg   [5:0] ap_phi_reg_pp0_iter1_data_5_val9_phi_reg_1454;
wire   [5:0] ap_phi_reg_pp0_iter0_data_6_val10_phi_reg_1466;
reg   [5:0] ap_phi_reg_pp0_iter1_data_6_val10_phi_reg_1466;
wire   [5:0] ap_phi_reg_pp0_iter0_data_7_val11_phi_reg_1478;
reg   [5:0] ap_phi_reg_pp0_iter1_data_7_val11_phi_reg_1478;
wire   [5:0] ap_phi_reg_pp0_iter0_data_8_val12_phi_reg_1490;
reg   [5:0] ap_phi_reg_pp0_iter1_data_8_val12_phi_reg_1490;
wire   [5:0] ap_phi_reg_pp0_iter0_data_9_val13_phi_reg_1502;
reg   [5:0] ap_phi_reg_pp0_iter1_data_9_val13_phi_reg_1502;
wire   [5:0] ap_phi_reg_pp0_iter0_data_10_val14_phi_reg_1514;
reg   [5:0] ap_phi_reg_pp0_iter1_data_10_val14_phi_reg_1514;
wire   [5:0] ap_phi_reg_pp0_iter0_data_11_val15_phi_reg_1526;
reg   [5:0] ap_phi_reg_pp0_iter1_data_11_val15_phi_reg_1526;
wire   [5:0] ap_phi_reg_pp0_iter0_data_12_val16_phi_reg_1538;
reg   [5:0] ap_phi_reg_pp0_iter1_data_12_val16_phi_reg_1538;
wire   [5:0] ap_phi_reg_pp0_iter0_data_13_val17_phi_reg_1550;
reg   [5:0] ap_phi_reg_pp0_iter1_data_13_val17_phi_reg_1550;
wire   [5:0] ap_phi_reg_pp0_iter0_data_14_val18_phi_reg_1562;
reg   [5:0] ap_phi_reg_pp0_iter1_data_14_val18_phi_reg_1562;
wire   [5:0] ap_phi_reg_pp0_iter0_data_15_val19_phi_reg_1574;
reg   [5:0] ap_phi_reg_pp0_iter1_data_15_val19_phi_reg_1574;
wire   [5:0] ap_phi_reg_pp0_iter0_data_16_val20_phi_reg_1586;
reg   [5:0] ap_phi_reg_pp0_iter1_data_16_val20_phi_reg_1586;
wire   [5:0] ap_phi_reg_pp0_iter0_data_17_val21_phi_reg_1598;
reg   [5:0] ap_phi_reg_pp0_iter1_data_17_val21_phi_reg_1598;
wire   [5:0] ap_phi_reg_pp0_iter0_data_18_val22_phi_reg_1610;
reg   [5:0] ap_phi_reg_pp0_iter1_data_18_val22_phi_reg_1610;
wire   [5:0] ap_phi_reg_pp0_iter0_data_19_val23_phi_reg_1622;
reg   [5:0] ap_phi_reg_pp0_iter1_data_19_val23_phi_reg_1622;
wire   [5:0] ap_phi_reg_pp0_iter0_data_20_val24_phi_reg_1634;
reg   [5:0] ap_phi_reg_pp0_iter1_data_20_val24_phi_reg_1634;
wire   [5:0] ap_phi_reg_pp0_iter0_data_21_val25_phi_reg_1646;
reg   [5:0] ap_phi_reg_pp0_iter1_data_21_val25_phi_reg_1646;
wire   [5:0] ap_phi_reg_pp0_iter0_data_22_val26_phi_reg_1658;
reg   [5:0] ap_phi_reg_pp0_iter1_data_22_val26_phi_reg_1658;
wire   [5:0] ap_phi_reg_pp0_iter0_data_23_val27_phi_reg_1670;
reg   [5:0] ap_phi_reg_pp0_iter1_data_23_val27_phi_reg_1670;
wire   [5:0] ap_phi_reg_pp0_iter0_data_24_val28_phi_reg_1682;
reg   [5:0] ap_phi_reg_pp0_iter1_data_24_val28_phi_reg_1682;
wire   [5:0] ap_phi_reg_pp0_iter0_data_25_val29_phi_reg_1694;
reg   [5:0] ap_phi_reg_pp0_iter1_data_25_val29_phi_reg_1694;
wire   [5:0] ap_phi_reg_pp0_iter0_data_26_val30_phi_reg_1706;
reg   [5:0] ap_phi_reg_pp0_iter1_data_26_val30_phi_reg_1706;
wire   [5:0] ap_phi_reg_pp0_iter0_data_27_val31_phi_reg_1718;
reg   [5:0] ap_phi_reg_pp0_iter1_data_27_val31_phi_reg_1718;
wire   [5:0] ap_phi_reg_pp0_iter0_data_28_val32_phi_reg_1730;
reg   [5:0] ap_phi_reg_pp0_iter1_data_28_val32_phi_reg_1730;
wire   [5:0] ap_phi_reg_pp0_iter0_data_29_val33_phi_reg_1742;
reg   [5:0] ap_phi_reg_pp0_iter1_data_29_val33_phi_reg_1742;
wire   [5:0] ap_phi_reg_pp0_iter0_data_30_val34_phi_reg_1754;
reg   [5:0] ap_phi_reg_pp0_iter1_data_30_val34_phi_reg_1754;
wire   [5:0] ap_phi_reg_pp0_iter0_data_31_val35_phi_reg_1766;
reg   [5:0] ap_phi_reg_pp0_iter1_data_31_val35_phi_reg_1766;
wire   [5:0] ap_phi_reg_pp0_iter0_data_32_val36_phi_reg_1778;
reg   [5:0] ap_phi_reg_pp0_iter1_data_32_val36_phi_reg_1778;
wire   [5:0] ap_phi_reg_pp0_iter0_data_33_val37_phi_reg_1790;
reg   [5:0] ap_phi_reg_pp0_iter1_data_33_val37_phi_reg_1790;
wire   [5:0] ap_phi_reg_pp0_iter0_data_34_val38_phi_reg_1802;
reg   [5:0] ap_phi_reg_pp0_iter1_data_34_val38_phi_reg_1802;
wire   [5:0] ap_phi_reg_pp0_iter0_data_35_val39_phi_reg_1814;
reg   [5:0] ap_phi_reg_pp0_iter1_data_35_val39_phi_reg_1814;
wire   [5:0] ap_phi_reg_pp0_iter0_data_36_val40_phi_reg_1826;
reg   [5:0] ap_phi_reg_pp0_iter1_data_36_val40_phi_reg_1826;
wire   [5:0] ap_phi_reg_pp0_iter0_data_37_val41_phi_reg_1838;
reg   [5:0] ap_phi_reg_pp0_iter1_data_37_val41_phi_reg_1838;
wire   [5:0] ap_phi_reg_pp0_iter0_data_38_val42_phi_reg_1850;
reg   [5:0] ap_phi_reg_pp0_iter1_data_38_val42_phi_reg_1850;
wire   [5:0] ap_phi_reg_pp0_iter0_data_39_val43_phi_reg_1862;
reg   [5:0] ap_phi_reg_pp0_iter1_data_39_val43_phi_reg_1862;
wire   [5:0] ap_phi_reg_pp0_iter0_data_40_val44_phi_reg_1874;
reg   [5:0] ap_phi_reg_pp0_iter1_data_40_val44_phi_reg_1874;
wire   [5:0] ap_phi_reg_pp0_iter0_data_41_val45_phi_reg_1886;
reg   [5:0] ap_phi_reg_pp0_iter1_data_41_val45_phi_reg_1886;
wire   [5:0] ap_phi_reg_pp0_iter0_data_42_val46_phi_reg_1898;
reg   [5:0] ap_phi_reg_pp0_iter1_data_42_val46_phi_reg_1898;
wire   [5:0] ap_phi_reg_pp0_iter0_data_43_val47_phi_reg_1910;
reg   [5:0] ap_phi_reg_pp0_iter1_data_43_val47_phi_reg_1910;
wire   [5:0] ap_phi_reg_pp0_iter0_data_44_val48_phi_reg_1922;
reg   [5:0] ap_phi_reg_pp0_iter1_data_44_val48_phi_reg_1922;
wire   [5:0] ap_phi_reg_pp0_iter0_data_45_val49_phi_reg_1934;
reg   [5:0] ap_phi_reg_pp0_iter1_data_45_val49_phi_reg_1934;
wire   [5:0] ap_phi_reg_pp0_iter0_data_46_val50_phi_reg_1946;
reg   [5:0] ap_phi_reg_pp0_iter1_data_46_val50_phi_reg_1946;
wire   [5:0] ap_phi_reg_pp0_iter0_data_47_val51_phi_reg_1958;
reg   [5:0] ap_phi_reg_pp0_iter1_data_47_val51_phi_reg_1958;
wire   [5:0] ap_phi_reg_pp0_iter0_data_48_val52_phi_reg_1970;
reg   [5:0] ap_phi_reg_pp0_iter1_data_48_val52_phi_reg_1970;
wire   [5:0] ap_phi_reg_pp0_iter0_data_49_val53_phi_reg_1982;
reg   [5:0] ap_phi_reg_pp0_iter1_data_49_val53_phi_reg_1982;
wire   [5:0] ap_phi_reg_pp0_iter0_data_50_val54_phi_reg_1994;
reg   [5:0] ap_phi_reg_pp0_iter1_data_50_val54_phi_reg_1994;
wire   [5:0] ap_phi_reg_pp0_iter0_data_51_val55_phi_reg_2006;
reg   [5:0] ap_phi_reg_pp0_iter1_data_51_val55_phi_reg_2006;
wire   [5:0] ap_phi_reg_pp0_iter0_data_52_val56_phi_reg_2018;
reg   [5:0] ap_phi_reg_pp0_iter1_data_52_val56_phi_reg_2018;
wire   [5:0] ap_phi_reg_pp0_iter0_data_53_val57_phi_reg_2030;
reg   [5:0] ap_phi_reg_pp0_iter1_data_53_val57_phi_reg_2030;
wire   [63:0] zext_ln46_fu_2042_p1;
reg    w15_ce0_local;
wire   [5:0] a_fu_2059_p109;
wire   [5:0] a_fu_2059_p111;
wire   [5:0] grp_fu_2294_p0;
reg   [15:0] ap_return_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_2294_p00;
reg    ap_condition_458;
reg    ap_condition_37;
wire   [5:0] a_fu_2059_p1;
wire   [5:0] a_fu_2059_p3;
wire   [5:0] a_fu_2059_p5;
wire   [5:0] a_fu_2059_p7;
wire   [5:0] a_fu_2059_p9;
wire   [5:0] a_fu_2059_p11;
wire   [5:0] a_fu_2059_p13;
wire   [5:0] a_fu_2059_p15;
wire   [5:0] a_fu_2059_p17;
wire   [5:0] a_fu_2059_p19;
wire   [5:0] a_fu_2059_p21;
wire   [5:0] a_fu_2059_p23;
wire   [5:0] a_fu_2059_p25;
wire   [5:0] a_fu_2059_p27;
wire   [5:0] a_fu_2059_p29;
wire   [5:0] a_fu_2059_p31;
wire   [5:0] a_fu_2059_p33;
wire   [5:0] a_fu_2059_p35;
wire   [5:0] a_fu_2059_p37;
wire   [5:0] a_fu_2059_p39;
wire   [5:0] a_fu_2059_p41;
wire   [5:0] a_fu_2059_p43;
wire   [5:0] a_fu_2059_p45;
wire   [5:0] a_fu_2059_p47;
wire   [5:0] a_fu_2059_p49;
wire   [5:0] a_fu_2059_p51;
wire   [5:0] a_fu_2059_p53;
wire   [5:0] a_fu_2059_p55;
wire   [5:0] a_fu_2059_p57;
wire   [5:0] a_fu_2059_p59;
wire   [5:0] a_fu_2059_p61;
wire   [5:0] a_fu_2059_p63;
wire  signed [5:0] a_fu_2059_p65;
wire  signed [5:0] a_fu_2059_p67;
wire  signed [5:0] a_fu_2059_p69;
wire  signed [5:0] a_fu_2059_p71;
wire  signed [5:0] a_fu_2059_p73;
wire  signed [5:0] a_fu_2059_p75;
wire  signed [5:0] a_fu_2059_p77;
wire  signed [5:0] a_fu_2059_p79;
wire  signed [5:0] a_fu_2059_p81;
wire  signed [5:0] a_fu_2059_p83;
wire  signed [5:0] a_fu_2059_p85;
wire  signed [5:0] a_fu_2059_p87;
wire  signed [5:0] a_fu_2059_p89;
wire  signed [5:0] a_fu_2059_p91;
wire  signed [5:0] a_fu_2059_p93;
wire  signed [5:0] a_fu_2059_p95;
wire  signed [5:0] a_fu_2059_p97;
wire  signed [5:0] a_fu_2059_p99;
wire  signed [5:0] a_fu_2059_p101;
wire  signed [5:0] a_fu_2059_p103;
wire  signed [5:0] a_fu_2059_p105;
wire  signed [5:0] a_fu_2059_p107;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_preg = 16'd0;
end

myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config15_s_w15_ROM_NPShg #(
    .DataWidth( 4 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
w15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w15_address0),
    .ce0(w15_ce0_local),
    .q0(w15_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_109_6_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 6 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 6 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 6 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 6 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 6 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 6 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 6 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 6 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 6 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 6 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 6 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 6 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 6 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 6 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 6 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 6 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 6 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 6 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 6 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 6 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 6 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 6 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 6 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 6 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 6 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 6 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 6 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 6 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 6 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 6 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 6 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 6 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 6 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 6 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 6 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 6 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 6 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 6 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 6 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 6 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 6 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 6 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 6 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 6 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 6 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 6 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 6 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 6 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 6 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 6 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
sparsemux_109_6_6_1_1_U585(
    .din0(ap_phi_mux_data_0_val4_phi_phi_fu_1398_p4),
    .din1(ap_phi_mux_data_1_val5_phi_phi_fu_1410_p4),
    .din2(ap_phi_mux_data_2_val6_phi_phi_fu_1422_p4),
    .din3(ap_phi_mux_data_3_val7_phi_phi_fu_1434_p4),
    .din4(ap_phi_mux_data_4_val8_phi_phi_fu_1446_p4),
    .din5(ap_phi_mux_data_5_val9_phi_phi_fu_1458_p4),
    .din6(ap_phi_mux_data_6_val10_phi_phi_fu_1470_p4),
    .din7(ap_phi_mux_data_7_val11_phi_phi_fu_1482_p4),
    .din8(ap_phi_mux_data_8_val12_phi_phi_fu_1494_p4),
    .din9(ap_phi_mux_data_9_val13_phi_phi_fu_1506_p4),
    .din10(ap_phi_mux_data_10_val14_phi_phi_fu_1518_p4),
    .din11(ap_phi_mux_data_11_val15_phi_phi_fu_1530_p4),
    .din12(ap_phi_mux_data_12_val16_phi_phi_fu_1542_p4),
    .din13(ap_phi_mux_data_13_val17_phi_phi_fu_1554_p4),
    .din14(ap_phi_mux_data_14_val18_phi_phi_fu_1566_p4),
    .din15(ap_phi_mux_data_15_val19_phi_phi_fu_1578_p4),
    .din16(ap_phi_mux_data_16_val20_phi_phi_fu_1590_p4),
    .din17(ap_phi_mux_data_17_val21_phi_phi_fu_1602_p4),
    .din18(ap_phi_mux_data_18_val22_phi_phi_fu_1614_p4),
    .din19(ap_phi_mux_data_19_val23_phi_phi_fu_1626_p4),
    .din20(ap_phi_mux_data_20_val24_phi_phi_fu_1638_p4),
    .din21(ap_phi_mux_data_21_val25_phi_phi_fu_1650_p4),
    .din22(ap_phi_mux_data_22_val26_phi_phi_fu_1662_p4),
    .din23(ap_phi_mux_data_23_val27_phi_phi_fu_1674_p4),
    .din24(ap_phi_mux_data_24_val28_phi_phi_fu_1686_p4),
    .din25(ap_phi_mux_data_25_val29_phi_phi_fu_1698_p4),
    .din26(ap_phi_mux_data_26_val30_phi_phi_fu_1710_p4),
    .din27(ap_phi_mux_data_27_val31_phi_phi_fu_1722_p4),
    .din28(ap_phi_mux_data_28_val32_phi_phi_fu_1734_p4),
    .din29(ap_phi_mux_data_29_val33_phi_phi_fu_1746_p4),
    .din30(ap_phi_mux_data_30_val34_phi_phi_fu_1758_p4),
    .din31(ap_phi_mux_data_31_val35_phi_phi_fu_1770_p4),
    .din32(ap_phi_mux_data_32_val36_phi_phi_fu_1782_p4),
    .din33(ap_phi_mux_data_33_val37_phi_phi_fu_1794_p4),
    .din34(ap_phi_mux_data_34_val38_phi_phi_fu_1806_p4),
    .din35(ap_phi_mux_data_35_val39_phi_phi_fu_1818_p4),
    .din36(ap_phi_mux_data_36_val40_phi_phi_fu_1830_p4),
    .din37(ap_phi_mux_data_37_val41_phi_phi_fu_1842_p4),
    .din38(ap_phi_mux_data_38_val42_phi_phi_fu_1854_p4),
    .din39(ap_phi_mux_data_39_val43_phi_phi_fu_1866_p4),
    .din40(ap_phi_mux_data_40_val44_phi_phi_fu_1878_p4),
    .din41(ap_phi_mux_data_41_val45_phi_phi_fu_1890_p4),
    .din42(ap_phi_mux_data_42_val46_phi_phi_fu_1902_p4),
    .din43(ap_phi_mux_data_43_val47_phi_phi_fu_1914_p4),
    .din44(ap_phi_mux_data_44_val48_phi_phi_fu_1926_p4),
    .din45(ap_phi_mux_data_45_val49_phi_phi_fu_1938_p4),
    .din46(ap_phi_mux_data_46_val50_phi_phi_fu_1950_p4),
    .din47(ap_phi_mux_data_47_val51_phi_phi_fu_1962_p4),
    .din48(ap_phi_mux_data_48_val52_phi_phi_fu_1974_p4),
    .din49(ap_phi_mux_data_49_val53_phi_phi_fu_1986_p4),
    .din50(ap_phi_mux_data_50_val54_phi_phi_fu_1998_p4),
    .din51(ap_phi_mux_data_51_val55_phi_phi_fu_2010_p4),
    .din52(ap_phi_mux_data_52_val56_phi_phi_fu_2022_p4),
    .din53(ap_phi_mux_data_53_val57_phi_phi_fu_2034_p4),
    .def(a_fu_2059_p109),
    .sel(w_index3_reg_609),
    .dout(a_fu_2059_p111)
);

myproject_mac_muladd_6ns_4s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_6ns_4s_16s_16_1_1_U586(
    .din0(grp_fu_2294_p0),
    .din1(w15_q0),
    .din2(empty_reg_1380),
    .dout(grp_fu_2294_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 16'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_preg <= grp_fu_2294_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_val4_phi_reg_1394 <= data_0_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_val4_phi_reg_1394 <= ap_phi_reg_pp0_iter0_data_0_val4_phi_reg_1394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_val14_phi_reg_1514 <= data_10_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_val14_phi_reg_1514 <= ap_phi_reg_pp0_iter0_data_10_val14_phi_reg_1514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_val15_phi_reg_1526 <= data_11_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_val15_phi_reg_1526 <= ap_phi_reg_pp0_iter0_data_11_val15_phi_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_val16_phi_reg_1538 <= data_12_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_val16_phi_reg_1538 <= ap_phi_reg_pp0_iter0_data_12_val16_phi_reg_1538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_val17_phi_reg_1550 <= data_13_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_val17_phi_reg_1550 <= ap_phi_reg_pp0_iter0_data_13_val17_phi_reg_1550;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_val18_phi_reg_1562 <= data_14_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_val18_phi_reg_1562 <= ap_phi_reg_pp0_iter0_data_14_val18_phi_reg_1562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_val19_phi_reg_1574 <= data_15_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_val19_phi_reg_1574 <= ap_phi_reg_pp0_iter0_data_15_val19_phi_reg_1574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_val20_phi_reg_1586 <= data_16_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_val20_phi_reg_1586 <= ap_phi_reg_pp0_iter0_data_16_val20_phi_reg_1586;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_val21_phi_reg_1598 <= data_17_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_val21_phi_reg_1598 <= ap_phi_reg_pp0_iter0_data_17_val21_phi_reg_1598;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_val22_phi_reg_1610 <= data_18_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_val22_phi_reg_1610 <= ap_phi_reg_pp0_iter0_data_18_val22_phi_reg_1610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_val23_phi_reg_1622 <= data_19_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_val23_phi_reg_1622 <= ap_phi_reg_pp0_iter0_data_19_val23_phi_reg_1622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_val5_phi_reg_1406 <= data_1_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_val5_phi_reg_1406 <= ap_phi_reg_pp0_iter0_data_1_val5_phi_reg_1406;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_20_val24_phi_reg_1634 <= data_20_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_20_val24_phi_reg_1634 <= ap_phi_reg_pp0_iter0_data_20_val24_phi_reg_1634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_21_val25_phi_reg_1646 <= data_21_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_21_val25_phi_reg_1646 <= ap_phi_reg_pp0_iter0_data_21_val25_phi_reg_1646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_22_val26_phi_reg_1658 <= data_22_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_22_val26_phi_reg_1658 <= ap_phi_reg_pp0_iter0_data_22_val26_phi_reg_1658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_23_val27_phi_reg_1670 <= data_23_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_23_val27_phi_reg_1670 <= ap_phi_reg_pp0_iter0_data_23_val27_phi_reg_1670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_24_val28_phi_reg_1682 <= data_24_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_24_val28_phi_reg_1682 <= ap_phi_reg_pp0_iter0_data_24_val28_phi_reg_1682;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_25_val29_phi_reg_1694 <= data_25_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_25_val29_phi_reg_1694 <= ap_phi_reg_pp0_iter0_data_25_val29_phi_reg_1694;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_26_val30_phi_reg_1706 <= data_26_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_26_val30_phi_reg_1706 <= ap_phi_reg_pp0_iter0_data_26_val30_phi_reg_1706;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_27_val31_phi_reg_1718 <= data_27_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_27_val31_phi_reg_1718 <= ap_phi_reg_pp0_iter0_data_27_val31_phi_reg_1718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_28_val32_phi_reg_1730 <= data_28_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_28_val32_phi_reg_1730 <= ap_phi_reg_pp0_iter0_data_28_val32_phi_reg_1730;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_29_val33_phi_reg_1742 <= data_29_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_29_val33_phi_reg_1742 <= ap_phi_reg_pp0_iter0_data_29_val33_phi_reg_1742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_val6_phi_reg_1418 <= data_2_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_val6_phi_reg_1418 <= ap_phi_reg_pp0_iter0_data_2_val6_phi_reg_1418;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_30_val34_phi_reg_1754 <= data_30_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_30_val34_phi_reg_1754 <= ap_phi_reg_pp0_iter0_data_30_val34_phi_reg_1754;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_31_val35_phi_reg_1766 <= data_31_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_31_val35_phi_reg_1766 <= ap_phi_reg_pp0_iter0_data_31_val35_phi_reg_1766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_32_val36_phi_reg_1778 <= data_32_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_32_val36_phi_reg_1778 <= ap_phi_reg_pp0_iter0_data_32_val36_phi_reg_1778;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_33_val37_phi_reg_1790 <= data_33_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_33_val37_phi_reg_1790 <= ap_phi_reg_pp0_iter0_data_33_val37_phi_reg_1790;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_34_val38_phi_reg_1802 <= data_34_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_34_val38_phi_reg_1802 <= ap_phi_reg_pp0_iter0_data_34_val38_phi_reg_1802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_35_val39_phi_reg_1814 <= data_35_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_35_val39_phi_reg_1814 <= ap_phi_reg_pp0_iter0_data_35_val39_phi_reg_1814;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_36_val40_phi_reg_1826 <= data_36_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_36_val40_phi_reg_1826 <= ap_phi_reg_pp0_iter0_data_36_val40_phi_reg_1826;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_37_val41_phi_reg_1838 <= data_37_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_37_val41_phi_reg_1838 <= ap_phi_reg_pp0_iter0_data_37_val41_phi_reg_1838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_38_val42_phi_reg_1850 <= data_38_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_38_val42_phi_reg_1850 <= ap_phi_reg_pp0_iter0_data_38_val42_phi_reg_1850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_39_val43_phi_reg_1862 <= data_39_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_39_val43_phi_reg_1862 <= ap_phi_reg_pp0_iter0_data_39_val43_phi_reg_1862;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_val7_phi_reg_1430 <= data_3_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_val7_phi_reg_1430 <= ap_phi_reg_pp0_iter0_data_3_val7_phi_reg_1430;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_40_val44_phi_reg_1874 <= data_40_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_40_val44_phi_reg_1874 <= ap_phi_reg_pp0_iter0_data_40_val44_phi_reg_1874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_41_val45_phi_reg_1886 <= data_41_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_41_val45_phi_reg_1886 <= ap_phi_reg_pp0_iter0_data_41_val45_phi_reg_1886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_42_val46_phi_reg_1898 <= data_42_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_42_val46_phi_reg_1898 <= ap_phi_reg_pp0_iter0_data_42_val46_phi_reg_1898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_43_val47_phi_reg_1910 <= data_43_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_43_val47_phi_reg_1910 <= ap_phi_reg_pp0_iter0_data_43_val47_phi_reg_1910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_44_val48_phi_reg_1922 <= data_44_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_44_val48_phi_reg_1922 <= ap_phi_reg_pp0_iter0_data_44_val48_phi_reg_1922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_45_val49_phi_reg_1934 <= data_45_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_45_val49_phi_reg_1934 <= ap_phi_reg_pp0_iter0_data_45_val49_phi_reg_1934;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_46_val50_phi_reg_1946 <= data_46_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_46_val50_phi_reg_1946 <= ap_phi_reg_pp0_iter0_data_46_val50_phi_reg_1946;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_47_val51_phi_reg_1958 <= data_47_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_47_val51_phi_reg_1958 <= ap_phi_reg_pp0_iter0_data_47_val51_phi_reg_1958;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_48_val52_phi_reg_1970 <= data_48_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_48_val52_phi_reg_1970 <= ap_phi_reg_pp0_iter0_data_48_val52_phi_reg_1970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_49_val53_phi_reg_1982 <= data_49_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_49_val53_phi_reg_1982 <= ap_phi_reg_pp0_iter0_data_49_val53_phi_reg_1982;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_val8_phi_reg_1442 <= data_4_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_val8_phi_reg_1442 <= ap_phi_reg_pp0_iter0_data_4_val8_phi_reg_1442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_50_val54_phi_reg_1994 <= data_50_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_50_val54_phi_reg_1994 <= ap_phi_reg_pp0_iter0_data_50_val54_phi_reg_1994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_51_val55_phi_reg_2006 <= data_51_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_51_val55_phi_reg_2006 <= ap_phi_reg_pp0_iter0_data_51_val55_phi_reg_2006;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_52_val56_phi_reg_2018 <= data_52_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_52_val56_phi_reg_2018 <= ap_phi_reg_pp0_iter0_data_52_val56_phi_reg_2018;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_53_val57_phi_reg_2030 <= data_53_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_53_val57_phi_reg_2030 <= ap_phi_reg_pp0_iter0_data_53_val57_phi_reg_2030;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_val9_phi_reg_1454 <= data_5_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_val9_phi_reg_1454 <= ap_phi_reg_pp0_iter0_data_5_val9_phi_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_val10_phi_reg_1466 <= data_6_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_val10_phi_reg_1466 <= ap_phi_reg_pp0_iter0_data_6_val10_phi_reg_1466;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_val11_phi_reg_1478 <= data_7_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_val11_phi_reg_1478 <= ap_phi_reg_pp0_iter0_data_7_val11_phi_reg_1478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_val12_phi_reg_1490 <= data_8_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_val12_phi_reg_1490 <= ap_phi_reg_pp0_iter0_data_8_val12_phi_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_597_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_val13_phi_reg_1502 <= data_9_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_val13_phi_reg_1502 <= ap_phi_reg_pp0_iter0_data_9_val13_phi_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_593 <= 1'd0;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_593 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_1380 <= grp_fu_2294_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        empty_reg_1380 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index3_reg_609 <= w_index_reg_2578;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_index3_reg_609 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_val4_rewind_reg_624 <= ap_phi_mux_data_0_val4_phi_phi_fu_1398_p4;
        data_10_val14_rewind_reg_764 <= ap_phi_mux_data_10_val14_phi_phi_fu_1518_p4;
        data_11_val15_rewind_reg_778 <= ap_phi_mux_data_11_val15_phi_phi_fu_1530_p4;
        data_12_val16_rewind_reg_792 <= ap_phi_mux_data_12_val16_phi_phi_fu_1542_p4;
        data_13_val17_rewind_reg_806 <= ap_phi_mux_data_13_val17_phi_phi_fu_1554_p4;
        data_14_val18_rewind_reg_820 <= ap_phi_mux_data_14_val18_phi_phi_fu_1566_p4;
        data_15_val19_rewind_reg_834 <= ap_phi_mux_data_15_val19_phi_phi_fu_1578_p4;
        data_16_val20_rewind_reg_848 <= ap_phi_mux_data_16_val20_phi_phi_fu_1590_p4;
        data_17_val21_rewind_reg_862 <= ap_phi_mux_data_17_val21_phi_phi_fu_1602_p4;
        data_18_val22_rewind_reg_876 <= ap_phi_mux_data_18_val22_phi_phi_fu_1614_p4;
        data_19_val23_rewind_reg_890 <= ap_phi_mux_data_19_val23_phi_phi_fu_1626_p4;
        data_1_val5_rewind_reg_638 <= ap_phi_mux_data_1_val5_phi_phi_fu_1410_p4;
        data_20_val24_rewind_reg_904 <= ap_phi_mux_data_20_val24_phi_phi_fu_1638_p4;
        data_21_val25_rewind_reg_918 <= ap_phi_mux_data_21_val25_phi_phi_fu_1650_p4;
        data_22_val26_rewind_reg_932 <= ap_phi_mux_data_22_val26_phi_phi_fu_1662_p4;
        data_23_val27_rewind_reg_946 <= ap_phi_mux_data_23_val27_phi_phi_fu_1674_p4;
        data_24_val28_rewind_reg_960 <= ap_phi_mux_data_24_val28_phi_phi_fu_1686_p4;
        data_25_val29_rewind_reg_974 <= ap_phi_mux_data_25_val29_phi_phi_fu_1698_p4;
        data_26_val30_rewind_reg_988 <= ap_phi_mux_data_26_val30_phi_phi_fu_1710_p4;
        data_27_val31_rewind_reg_1002 <= ap_phi_mux_data_27_val31_phi_phi_fu_1722_p4;
        data_28_val32_rewind_reg_1016 <= ap_phi_mux_data_28_val32_phi_phi_fu_1734_p4;
        data_29_val33_rewind_reg_1030 <= ap_phi_mux_data_29_val33_phi_phi_fu_1746_p4;
        data_2_val6_rewind_reg_652 <= ap_phi_mux_data_2_val6_phi_phi_fu_1422_p4;
        data_30_val34_rewind_reg_1044 <= ap_phi_mux_data_30_val34_phi_phi_fu_1758_p4;
        data_31_val35_rewind_reg_1058 <= ap_phi_mux_data_31_val35_phi_phi_fu_1770_p4;
        data_32_val36_rewind_reg_1072 <= ap_phi_mux_data_32_val36_phi_phi_fu_1782_p4;
        data_33_val37_rewind_reg_1086 <= ap_phi_mux_data_33_val37_phi_phi_fu_1794_p4;
        data_34_val38_rewind_reg_1100 <= ap_phi_mux_data_34_val38_phi_phi_fu_1806_p4;
        data_35_val39_rewind_reg_1114 <= ap_phi_mux_data_35_val39_phi_phi_fu_1818_p4;
        data_36_val40_rewind_reg_1128 <= ap_phi_mux_data_36_val40_phi_phi_fu_1830_p4;
        data_37_val41_rewind_reg_1142 <= ap_phi_mux_data_37_val41_phi_phi_fu_1842_p4;
        data_38_val42_rewind_reg_1156 <= ap_phi_mux_data_38_val42_phi_phi_fu_1854_p4;
        data_39_val43_rewind_reg_1170 <= ap_phi_mux_data_39_val43_phi_phi_fu_1866_p4;
        data_3_val7_rewind_reg_666 <= ap_phi_mux_data_3_val7_phi_phi_fu_1434_p4;
        data_40_val44_rewind_reg_1184 <= ap_phi_mux_data_40_val44_phi_phi_fu_1878_p4;
        data_41_val45_rewind_reg_1198 <= ap_phi_mux_data_41_val45_phi_phi_fu_1890_p4;
        data_42_val46_rewind_reg_1212 <= ap_phi_mux_data_42_val46_phi_phi_fu_1902_p4;
        data_43_val47_rewind_reg_1226 <= ap_phi_mux_data_43_val47_phi_phi_fu_1914_p4;
        data_44_val48_rewind_reg_1240 <= ap_phi_mux_data_44_val48_phi_phi_fu_1926_p4;
        data_45_val49_rewind_reg_1254 <= ap_phi_mux_data_45_val49_phi_phi_fu_1938_p4;
        data_46_val50_rewind_reg_1268 <= ap_phi_mux_data_46_val50_phi_phi_fu_1950_p4;
        data_47_val51_rewind_reg_1282 <= ap_phi_mux_data_47_val51_phi_phi_fu_1962_p4;
        data_48_val52_rewind_reg_1296 <= ap_phi_mux_data_48_val52_phi_phi_fu_1974_p4;
        data_49_val53_rewind_reg_1310 <= ap_phi_mux_data_49_val53_phi_phi_fu_1986_p4;
        data_4_val8_rewind_reg_680 <= ap_phi_mux_data_4_val8_phi_phi_fu_1446_p4;
        data_50_val54_rewind_reg_1324 <= ap_phi_mux_data_50_val54_phi_phi_fu_1998_p4;
        data_51_val55_rewind_reg_1338 <= ap_phi_mux_data_51_val55_phi_phi_fu_2010_p4;
        data_52_val56_rewind_reg_1352 <= ap_phi_mux_data_52_val56_phi_phi_fu_2022_p4;
        data_53_val57_rewind_reg_1366 <= ap_phi_mux_data_53_val57_phi_phi_fu_2034_p4;
        data_5_val9_rewind_reg_694 <= ap_phi_mux_data_5_val9_phi_phi_fu_1458_p4;
        data_6_val10_rewind_reg_708 <= ap_phi_mux_data_6_val10_phi_phi_fu_1470_p4;
        data_7_val11_rewind_reg_722 <= ap_phi_mux_data_7_val11_phi_phi_fu_1482_p4;
        data_8_val12_rewind_reg_736 <= ap_phi_mux_data_8_val12_phi_phi_fu_1494_p4;
        data_9_val13_rewind_reg_750 <= ap_phi_mux_data_9_val13_phi_phi_fu_1506_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln46_reg_2583 <= icmp_ln46_fu_2053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2578 <= w_index_fu_2047_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_0_val4_phi_phi_fu_1398_p4 = data_0_val4_rewind_reg_624;
    end else begin
        ap_phi_mux_data_0_val4_phi_phi_fu_1398_p4 = ap_phi_reg_pp0_iter1_data_0_val4_phi_reg_1394;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_10_val14_phi_phi_fu_1518_p4 = data_10_val14_rewind_reg_764;
    end else begin
        ap_phi_mux_data_10_val14_phi_phi_fu_1518_p4 = ap_phi_reg_pp0_iter1_data_10_val14_phi_reg_1514;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_11_val15_phi_phi_fu_1530_p4 = data_11_val15_rewind_reg_778;
    end else begin
        ap_phi_mux_data_11_val15_phi_phi_fu_1530_p4 = ap_phi_reg_pp0_iter1_data_11_val15_phi_reg_1526;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_12_val16_phi_phi_fu_1542_p4 = data_12_val16_rewind_reg_792;
    end else begin
        ap_phi_mux_data_12_val16_phi_phi_fu_1542_p4 = ap_phi_reg_pp0_iter1_data_12_val16_phi_reg_1538;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_13_val17_phi_phi_fu_1554_p4 = data_13_val17_rewind_reg_806;
    end else begin
        ap_phi_mux_data_13_val17_phi_phi_fu_1554_p4 = ap_phi_reg_pp0_iter1_data_13_val17_phi_reg_1550;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_14_val18_phi_phi_fu_1566_p4 = data_14_val18_rewind_reg_820;
    end else begin
        ap_phi_mux_data_14_val18_phi_phi_fu_1566_p4 = ap_phi_reg_pp0_iter1_data_14_val18_phi_reg_1562;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_15_val19_phi_phi_fu_1578_p4 = data_15_val19_rewind_reg_834;
    end else begin
        ap_phi_mux_data_15_val19_phi_phi_fu_1578_p4 = ap_phi_reg_pp0_iter1_data_15_val19_phi_reg_1574;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_16_val20_phi_phi_fu_1590_p4 = data_16_val20_rewind_reg_848;
    end else begin
        ap_phi_mux_data_16_val20_phi_phi_fu_1590_p4 = ap_phi_reg_pp0_iter1_data_16_val20_phi_reg_1586;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_17_val21_phi_phi_fu_1602_p4 = data_17_val21_rewind_reg_862;
    end else begin
        ap_phi_mux_data_17_val21_phi_phi_fu_1602_p4 = ap_phi_reg_pp0_iter1_data_17_val21_phi_reg_1598;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_18_val22_phi_phi_fu_1614_p4 = data_18_val22_rewind_reg_876;
    end else begin
        ap_phi_mux_data_18_val22_phi_phi_fu_1614_p4 = ap_phi_reg_pp0_iter1_data_18_val22_phi_reg_1610;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_19_val23_phi_phi_fu_1626_p4 = data_19_val23_rewind_reg_890;
    end else begin
        ap_phi_mux_data_19_val23_phi_phi_fu_1626_p4 = ap_phi_reg_pp0_iter1_data_19_val23_phi_reg_1622;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_1_val5_phi_phi_fu_1410_p4 = data_1_val5_rewind_reg_638;
    end else begin
        ap_phi_mux_data_1_val5_phi_phi_fu_1410_p4 = ap_phi_reg_pp0_iter1_data_1_val5_phi_reg_1406;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_20_val24_phi_phi_fu_1638_p4 = data_20_val24_rewind_reg_904;
    end else begin
        ap_phi_mux_data_20_val24_phi_phi_fu_1638_p4 = ap_phi_reg_pp0_iter1_data_20_val24_phi_reg_1634;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_21_val25_phi_phi_fu_1650_p4 = data_21_val25_rewind_reg_918;
    end else begin
        ap_phi_mux_data_21_val25_phi_phi_fu_1650_p4 = ap_phi_reg_pp0_iter1_data_21_val25_phi_reg_1646;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_22_val26_phi_phi_fu_1662_p4 = data_22_val26_rewind_reg_932;
    end else begin
        ap_phi_mux_data_22_val26_phi_phi_fu_1662_p4 = ap_phi_reg_pp0_iter1_data_22_val26_phi_reg_1658;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_23_val27_phi_phi_fu_1674_p4 = data_23_val27_rewind_reg_946;
    end else begin
        ap_phi_mux_data_23_val27_phi_phi_fu_1674_p4 = ap_phi_reg_pp0_iter1_data_23_val27_phi_reg_1670;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_24_val28_phi_phi_fu_1686_p4 = data_24_val28_rewind_reg_960;
    end else begin
        ap_phi_mux_data_24_val28_phi_phi_fu_1686_p4 = ap_phi_reg_pp0_iter1_data_24_val28_phi_reg_1682;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_25_val29_phi_phi_fu_1698_p4 = data_25_val29_rewind_reg_974;
    end else begin
        ap_phi_mux_data_25_val29_phi_phi_fu_1698_p4 = ap_phi_reg_pp0_iter1_data_25_val29_phi_reg_1694;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_26_val30_phi_phi_fu_1710_p4 = data_26_val30_rewind_reg_988;
    end else begin
        ap_phi_mux_data_26_val30_phi_phi_fu_1710_p4 = ap_phi_reg_pp0_iter1_data_26_val30_phi_reg_1706;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_27_val31_phi_phi_fu_1722_p4 = data_27_val31_rewind_reg_1002;
    end else begin
        ap_phi_mux_data_27_val31_phi_phi_fu_1722_p4 = ap_phi_reg_pp0_iter1_data_27_val31_phi_reg_1718;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_28_val32_phi_phi_fu_1734_p4 = data_28_val32_rewind_reg_1016;
    end else begin
        ap_phi_mux_data_28_val32_phi_phi_fu_1734_p4 = ap_phi_reg_pp0_iter1_data_28_val32_phi_reg_1730;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_29_val33_phi_phi_fu_1746_p4 = data_29_val33_rewind_reg_1030;
    end else begin
        ap_phi_mux_data_29_val33_phi_phi_fu_1746_p4 = ap_phi_reg_pp0_iter1_data_29_val33_phi_reg_1742;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_2_val6_phi_phi_fu_1422_p4 = data_2_val6_rewind_reg_652;
    end else begin
        ap_phi_mux_data_2_val6_phi_phi_fu_1422_p4 = ap_phi_reg_pp0_iter1_data_2_val6_phi_reg_1418;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_30_val34_phi_phi_fu_1758_p4 = data_30_val34_rewind_reg_1044;
    end else begin
        ap_phi_mux_data_30_val34_phi_phi_fu_1758_p4 = ap_phi_reg_pp0_iter1_data_30_val34_phi_reg_1754;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_31_val35_phi_phi_fu_1770_p4 = data_31_val35_rewind_reg_1058;
    end else begin
        ap_phi_mux_data_31_val35_phi_phi_fu_1770_p4 = ap_phi_reg_pp0_iter1_data_31_val35_phi_reg_1766;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_32_val36_phi_phi_fu_1782_p4 = data_32_val36_rewind_reg_1072;
    end else begin
        ap_phi_mux_data_32_val36_phi_phi_fu_1782_p4 = ap_phi_reg_pp0_iter1_data_32_val36_phi_reg_1778;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_33_val37_phi_phi_fu_1794_p4 = data_33_val37_rewind_reg_1086;
    end else begin
        ap_phi_mux_data_33_val37_phi_phi_fu_1794_p4 = ap_phi_reg_pp0_iter1_data_33_val37_phi_reg_1790;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_34_val38_phi_phi_fu_1806_p4 = data_34_val38_rewind_reg_1100;
    end else begin
        ap_phi_mux_data_34_val38_phi_phi_fu_1806_p4 = ap_phi_reg_pp0_iter1_data_34_val38_phi_reg_1802;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_35_val39_phi_phi_fu_1818_p4 = data_35_val39_rewind_reg_1114;
    end else begin
        ap_phi_mux_data_35_val39_phi_phi_fu_1818_p4 = ap_phi_reg_pp0_iter1_data_35_val39_phi_reg_1814;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_36_val40_phi_phi_fu_1830_p4 = data_36_val40_rewind_reg_1128;
    end else begin
        ap_phi_mux_data_36_val40_phi_phi_fu_1830_p4 = ap_phi_reg_pp0_iter1_data_36_val40_phi_reg_1826;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_37_val41_phi_phi_fu_1842_p4 = data_37_val41_rewind_reg_1142;
    end else begin
        ap_phi_mux_data_37_val41_phi_phi_fu_1842_p4 = ap_phi_reg_pp0_iter1_data_37_val41_phi_reg_1838;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_38_val42_phi_phi_fu_1854_p4 = data_38_val42_rewind_reg_1156;
    end else begin
        ap_phi_mux_data_38_val42_phi_phi_fu_1854_p4 = ap_phi_reg_pp0_iter1_data_38_val42_phi_reg_1850;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_39_val43_phi_phi_fu_1866_p4 = data_39_val43_rewind_reg_1170;
    end else begin
        ap_phi_mux_data_39_val43_phi_phi_fu_1866_p4 = ap_phi_reg_pp0_iter1_data_39_val43_phi_reg_1862;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_3_val7_phi_phi_fu_1434_p4 = data_3_val7_rewind_reg_666;
    end else begin
        ap_phi_mux_data_3_val7_phi_phi_fu_1434_p4 = ap_phi_reg_pp0_iter1_data_3_val7_phi_reg_1430;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_40_val44_phi_phi_fu_1878_p4 = data_40_val44_rewind_reg_1184;
    end else begin
        ap_phi_mux_data_40_val44_phi_phi_fu_1878_p4 = ap_phi_reg_pp0_iter1_data_40_val44_phi_reg_1874;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_41_val45_phi_phi_fu_1890_p4 = data_41_val45_rewind_reg_1198;
    end else begin
        ap_phi_mux_data_41_val45_phi_phi_fu_1890_p4 = ap_phi_reg_pp0_iter1_data_41_val45_phi_reg_1886;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_42_val46_phi_phi_fu_1902_p4 = data_42_val46_rewind_reg_1212;
    end else begin
        ap_phi_mux_data_42_val46_phi_phi_fu_1902_p4 = ap_phi_reg_pp0_iter1_data_42_val46_phi_reg_1898;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_43_val47_phi_phi_fu_1914_p4 = data_43_val47_rewind_reg_1226;
    end else begin
        ap_phi_mux_data_43_val47_phi_phi_fu_1914_p4 = ap_phi_reg_pp0_iter1_data_43_val47_phi_reg_1910;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_44_val48_phi_phi_fu_1926_p4 = data_44_val48_rewind_reg_1240;
    end else begin
        ap_phi_mux_data_44_val48_phi_phi_fu_1926_p4 = ap_phi_reg_pp0_iter1_data_44_val48_phi_reg_1922;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_45_val49_phi_phi_fu_1938_p4 = data_45_val49_rewind_reg_1254;
    end else begin
        ap_phi_mux_data_45_val49_phi_phi_fu_1938_p4 = ap_phi_reg_pp0_iter1_data_45_val49_phi_reg_1934;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_46_val50_phi_phi_fu_1950_p4 = data_46_val50_rewind_reg_1268;
    end else begin
        ap_phi_mux_data_46_val50_phi_phi_fu_1950_p4 = ap_phi_reg_pp0_iter1_data_46_val50_phi_reg_1946;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_47_val51_phi_phi_fu_1962_p4 = data_47_val51_rewind_reg_1282;
    end else begin
        ap_phi_mux_data_47_val51_phi_phi_fu_1962_p4 = ap_phi_reg_pp0_iter1_data_47_val51_phi_reg_1958;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_48_val52_phi_phi_fu_1974_p4 = data_48_val52_rewind_reg_1296;
    end else begin
        ap_phi_mux_data_48_val52_phi_phi_fu_1974_p4 = ap_phi_reg_pp0_iter1_data_48_val52_phi_reg_1970;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_49_val53_phi_phi_fu_1986_p4 = data_49_val53_rewind_reg_1310;
    end else begin
        ap_phi_mux_data_49_val53_phi_phi_fu_1986_p4 = ap_phi_reg_pp0_iter1_data_49_val53_phi_reg_1982;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_4_val8_phi_phi_fu_1446_p4 = data_4_val8_rewind_reg_680;
    end else begin
        ap_phi_mux_data_4_val8_phi_phi_fu_1446_p4 = ap_phi_reg_pp0_iter1_data_4_val8_phi_reg_1442;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_50_val54_phi_phi_fu_1998_p4 = data_50_val54_rewind_reg_1324;
    end else begin
        ap_phi_mux_data_50_val54_phi_phi_fu_1998_p4 = ap_phi_reg_pp0_iter1_data_50_val54_phi_reg_1994;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_51_val55_phi_phi_fu_2010_p4 = data_51_val55_rewind_reg_1338;
    end else begin
        ap_phi_mux_data_51_val55_phi_phi_fu_2010_p4 = ap_phi_reg_pp0_iter1_data_51_val55_phi_reg_2006;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_52_val56_phi_phi_fu_2022_p4 = data_52_val56_rewind_reg_1352;
    end else begin
        ap_phi_mux_data_52_val56_phi_phi_fu_2022_p4 = ap_phi_reg_pp0_iter1_data_52_val56_phi_reg_2018;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_53_val57_phi_phi_fu_2034_p4 = data_53_val57_rewind_reg_1366;
    end else begin
        ap_phi_mux_data_53_val57_phi_phi_fu_2034_p4 = ap_phi_reg_pp0_iter1_data_53_val57_phi_reg_2030;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_5_val9_phi_phi_fu_1458_p4 = data_5_val9_rewind_reg_694;
    end else begin
        ap_phi_mux_data_5_val9_phi_phi_fu_1458_p4 = ap_phi_reg_pp0_iter1_data_5_val9_phi_reg_1454;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_6_val10_phi_phi_fu_1470_p4 = data_6_val10_rewind_reg_708;
    end else begin
        ap_phi_mux_data_6_val10_phi_phi_fu_1470_p4 = ap_phi_reg_pp0_iter1_data_6_val10_phi_reg_1466;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_7_val11_phi_phi_fu_1482_p4 = data_7_val11_rewind_reg_722;
    end else begin
        ap_phi_mux_data_7_val11_phi_phi_fu_1482_p4 = ap_phi_reg_pp0_iter1_data_7_val11_phi_reg_1478;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_8_val12_phi_phi_fu_1494_p4 = data_8_val12_rewind_reg_736;
    end else begin
        ap_phi_mux_data_8_val12_phi_phi_fu_1494_p4 = ap_phi_reg_pp0_iter1_data_8_val12_phi_reg_1490;
    end
end

always @ (*) begin
    if ((do_init_reg_593 == 1'd0)) begin
        ap_phi_mux_data_9_val13_phi_phi_fu_1506_p4 = data_9_val13_rewind_reg_750;
    end else begin
        ap_phi_mux_data_9_val13_phi_phi_fu_1506_p4 = ap_phi_reg_pp0_iter1_data_9_val13_phi_reg_1502;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_458)) begin
        if ((icmp_ln46_reg_2583 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_597_p6 = 1'd1;
        end else if ((icmp_ln46_reg_2583 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_597_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_597_p6 = do_init_reg_593;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_597_p6 = do_init_reg_593;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_458)) begin
        if ((icmp_ln46_reg_2583 == 1'd1)) begin
            ap_phi_mux_w_index3_phi_fu_613_p6 = 6'd0;
        end else if ((icmp_ln46_reg_2583 == 1'd0)) begin
            ap_phi_mux_w_index3_phi_fu_613_p6 = w_index_reg_2578;
        end else begin
            ap_phi_mux_w_index3_phi_fu_613_p6 = w_index3_reg_609;
        end
    end else begin
        ap_phi_mux_w_index3_phi_fu_613_p6 = w_index3_reg_609;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_2053_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_2583 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return = grp_fu_2294_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w15_ce0_local = 1'b1;
    end else begin
        w15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_2059_p109 = 'bx;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_458 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_val4_phi_reg_1394 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_val14_phi_reg_1514 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_val15_phi_reg_1526 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_val16_phi_reg_1538 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_val17_phi_reg_1550 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_val18_phi_reg_1562 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_val19_phi_reg_1574 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_val20_phi_reg_1586 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_val21_phi_reg_1598 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_val22_phi_reg_1610 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_val23_phi_reg_1622 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_val5_phi_reg_1406 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_val24_phi_reg_1634 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_val25_phi_reg_1646 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_val26_phi_reg_1658 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_val27_phi_reg_1670 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_val28_phi_reg_1682 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_val29_phi_reg_1694 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_val30_phi_reg_1706 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_val31_phi_reg_1718 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_val32_phi_reg_1730 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_val33_phi_reg_1742 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_val6_phi_reg_1418 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_val34_phi_reg_1754 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_val35_phi_reg_1766 = 'bx;

assign ap_phi_reg_pp0_iter0_data_32_val36_phi_reg_1778 = 'bx;

assign ap_phi_reg_pp0_iter0_data_33_val37_phi_reg_1790 = 'bx;

assign ap_phi_reg_pp0_iter0_data_34_val38_phi_reg_1802 = 'bx;

assign ap_phi_reg_pp0_iter0_data_35_val39_phi_reg_1814 = 'bx;

assign ap_phi_reg_pp0_iter0_data_36_val40_phi_reg_1826 = 'bx;

assign ap_phi_reg_pp0_iter0_data_37_val41_phi_reg_1838 = 'bx;

assign ap_phi_reg_pp0_iter0_data_38_val42_phi_reg_1850 = 'bx;

assign ap_phi_reg_pp0_iter0_data_39_val43_phi_reg_1862 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_val7_phi_reg_1430 = 'bx;

assign ap_phi_reg_pp0_iter0_data_40_val44_phi_reg_1874 = 'bx;

assign ap_phi_reg_pp0_iter0_data_41_val45_phi_reg_1886 = 'bx;

assign ap_phi_reg_pp0_iter0_data_42_val46_phi_reg_1898 = 'bx;

assign ap_phi_reg_pp0_iter0_data_43_val47_phi_reg_1910 = 'bx;

assign ap_phi_reg_pp0_iter0_data_44_val48_phi_reg_1922 = 'bx;

assign ap_phi_reg_pp0_iter0_data_45_val49_phi_reg_1934 = 'bx;

assign ap_phi_reg_pp0_iter0_data_46_val50_phi_reg_1946 = 'bx;

assign ap_phi_reg_pp0_iter0_data_47_val51_phi_reg_1958 = 'bx;

assign ap_phi_reg_pp0_iter0_data_48_val52_phi_reg_1970 = 'bx;

assign ap_phi_reg_pp0_iter0_data_49_val53_phi_reg_1982 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_val8_phi_reg_1442 = 'bx;

assign ap_phi_reg_pp0_iter0_data_50_val54_phi_reg_1994 = 'bx;

assign ap_phi_reg_pp0_iter0_data_51_val55_phi_reg_2006 = 'bx;

assign ap_phi_reg_pp0_iter0_data_52_val56_phi_reg_2018 = 'bx;

assign ap_phi_reg_pp0_iter0_data_53_val57_phi_reg_2030 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_val9_phi_reg_1454 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_val10_phi_reg_1466 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_val11_phi_reg_1478 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_val12_phi_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_val13_phi_reg_1502 = 'bx;

assign grp_fu_2294_p0 = grp_fu_2294_p00;

assign grp_fu_2294_p00 = a_fu_2059_p111;

assign icmp_ln46_fu_2053_p2 = ((ap_phi_mux_w_index3_phi_fu_613_p6 == 6'd53) ? 1'b1 : 1'b0);

assign w15_address0 = zext_ln46_fu_2042_p1;

assign w_index_fu_2047_p2 = (ap_phi_mux_w_index3_phi_fu_613_p6 + 6'd1);

assign zext_ln46_fu_2042_p1 = ap_phi_mux_w_index3_phi_fu_613_p6;

endmodule //myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config15_s
