<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-380-gfe1f7f6
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2010-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-380-gfe1f7f6&In-Reply-To=%3CE1OQwrj-0001y5-MH%40sfp-scmshell-1.v30.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002301.html">
   <LINK REL="Next"  HREF="002303.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-380-gfe1f7f6</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-380-gfe1f7f6&In-Reply-To=%3CE1OQwrj-0001y5-MH%40sfp-scmshell-1.v30.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-380-gfe1f7f6">gowinex at users.sourceforge.net
       </A><BR>
    <I>Tue Jun 22 08:21:45 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="002301.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-373-gf747b16
</A></li>
        <LI>Next message: <A HREF="002303.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-383-gf44eeba
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2302">[ date ]</a>
              <a href="thread.html#2302">[ thread ]</a>
              <a href="subject.html#2302">[ subject ]</a>
              <a href="author.html#2302">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  fe1f7f63b628ae485609500b8710bfea3bac61a6 (commit)
       via  9a8fe44c83e466b93ef67d4c47b6fc84578d8e3d (commit)
       via  b50bb632adbfaa21d7a4d3705932aeaebf889f23 (commit)
       via  4d238c7f91a73beebe1e71594b19ac39c62ff408 (commit)
       via  59bf45be1f37bd10c97bcfb1309f3c4c826b2a5a (commit)
       via  37cfbe491777a32a4e04b17620bd5f327a6aed92 (commit)
       via  19925e4d7f4ea3059c05e4ededa2e4f16eca67bf (commit)
      from  f747b16e4e14f25f19e391b4811db9fa70be919a (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit fe1f7f63b628ae485609500b8710bfea3bac61a6
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 16:07:25 2010 +0200

    board: add alpha am3517evm ti board config file
    
    Signs of life: reset(kinda), halt, resume and memory
    display/modify.
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/tcl/board/am3517evm.cfg b/tcl/board/am3517evm.cfg
new file mode 100644
index 0000000..a639fa6
--- /dev/null
+++ b/tcl/board/am3517evm.cfg
@@ -0,0 +1,97 @@
+# DANGER!!!! early work in progress for this PCB/target.
+#
+# The most basic operations work well enough that it is
+# useful to have this in the repository for cooperation
+# alpha testing purposes.
+#
+# TI AM3517
+#
+# <A HREF="http://focus.ti.com/docs/prod/folders/print/am3517.html">http://focus.ti.com/docs/prod/folders/print/am3517.html</A>
+# <A HREF="http://processors.wiki.ti.com/index.php/Debug_Access_Port_(DAP">http://processors.wiki.ti.com/index.php/Debug_Access_Port_(DAP</A>)
+# <A HREF="http://processors.wiki.ti.com/index.php?title=How_to_Find_the_Silicon_Revision_of_your_OMAP35x">http://processors.wiki.ti.com/index.php?title=How_to_Find_the_Silicon_Revision_of_your_OMAP35x</A>
+
+# Slooow during startup
+adapter_khz 10
+
+
+if { [info exists CHIPNAME] } {
+   set  _CHIPNAME $CHIPNAME
+} else {
+   set  _CHIPNAME am3517
+}
+
+set JRC_TAPID 0
+
+set DAP_TAPID 0x0b86802f
+
+# Subsidiary TAP: CoreSight Debug Access Port (DAP)
+if { [info exists DAP_TAPID ] } {
+   set _DAP_TAPID $DAP_TAPID
+} else {
+   set _DAP_TAPID 0x0b6d602f
+}
+
+
+# Primary TAP: ICEpick-C (JTAG route controller) and boundary scan
+if { [info exists JRC_TAPID ] } {
+   set _JRC_TAPID $JRC_TAPID
+} else {
+   set _JRC_TAPID 0x0b7ae02f
+}
+
+# ICEpick-C ... used to route Cortex, and more not shown here
+source [find target/icepick.cfg]
+
+
+jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x1 -irmask 0xf \
+	-expected-id $_DAP_TAPID -disable
+jtag configure $_CHIPNAME.dap -event tap-enable \
+	&quot;icepick_c_tapenable $_CHIPNAME.jrc 3&quot;
+
+jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
+	-expected-id $_JRC_TAPID
+
+
+
+# GDB target:  Cortex-A8, using DAP
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap
+
+# SRAM: 64K at 0x4020.0000; use the first 16K
+$_TARGETNAME configure -work-area-phys 0x40200000 -work-area-size 0x4000
+
+###################
+
+# the reset sequence is event-driven
+# and kind of finicky...
+
+# some TCK tycles are required to activate the DEBUG power domain
+jtag configure $_CHIPNAME.jrc -event post-reset &quot;runtest 100&quot;
+
+# have the DAP &quot;always&quot; be active
+jtag configure $_CHIPNAME.jrc -event setup &quot;jtag tapenable $_CHIPNAME.dap&quot;
+
+proc omap3_dbginit {target} {
+
+     # General Cortex A8 debug initialisation
+     cortex_a8 dbginit
+     # Enable DBGU signal for OMAP353x
+     $target mww 0x5401d030 0x00002000
+}
+
+# be absolutely certain the JTAG clock will work with the worst-case
+# 16.8MHz/2 = 8.4MHz core clock, even before a bootloader kicks in.
+# OK to speed up *after* PLL and clock tree setup.
+
+$_TARGETNAME configure -event &quot;reset-start&quot; { adapter_khz 10; halt; halt }
+
+# Assume SRST is unavailable (e.g. TI-14 JTAG), so we must assert reset
+# ourselves using PRM_RSTCTRL.  RST_GS (2) is a warm reset, like ICEpick
+# would issue.  RST_DPLL3 (4) is a cold reset.
+set PRM_RSTCTRL 0x48307250
+$_TARGETNAME configure -event reset-assert &quot;$_TARGETNAME mww $PRM_RSTCTRL 2&quot;
+
+$_TARGETNAME configure -event reset-assert-post &quot;omap3_dbginit $_TARGETNAME; adapter_khz 1000&quot;
+
+
+reset_config trst_only

commit 9a8fe44c83e466b93ef67d4c47b6fc84578d8e3d
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 16:07:00 2010 +0200

    gitignore: start list of emacs temp files to ignore
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/.gitignore b/.gitignore
index e37ee5a..0491508 100644
--- a/.gitignore
+++ b/.gitignore
@@ -73,3 +73,6 @@ patches
 .project
 .cproject
 .settings
+
+# Emacs temp files
+*~

commit b50bb632adbfaa21d7a4d3705932aeaebf889f23
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 14:34:07 2010 +0200

    cortex a8: print message that locking debug access succeeded on second try
    
    when locking the debug access fails on the first try, it's a
    bit noisy, so print out message that it succeeded on second try.
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index ee79d63..ea07579 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -92,6 +92,10 @@ static int cortex_a8_init_debug_access(struct target *target)
 	{
 		/* try again */
 		retval = mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
+		if (retval == ERROR_OK)
+		{
+			LOG_USER(&quot;Locking debug access failed on first, but succeeded on second try.&quot;);
+		}
 	}
 	if (retval != ERROR_OK)
 		return retval;

commit 4d238c7f91a73beebe1e71594b19ac39c62ff408
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 14:26:19 2010 +0200

    cortex a8: add error propagation for poll/resume
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index c39dba3..ee79d63 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -98,12 +98,15 @@ static int cortex_a8_init_debug_access(struct target *target)
 	/* Clear Sticky Power Down status Bit in PRSR to enable access to
 	   the registers in the Core Power Domain */
 	retval = mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_PRSR, &amp;dummy);
+	if (retval != ERROR_OK)
+		return retval;
+
 	/* Enabling of instruction execution in debug mode is done in debug_entry code */
 
 	/* Resync breakpoint registers */
 
 	/* Since this is likley called from init or reset, update targtet state information*/
-	cortex_a8_poll(target);
+	retval = cortex_a8_poll(target);
 
 	return retval;
 }
@@ -1005,6 +1008,7 @@ static int cortex_a8_step(struct target *target, int current, uint32_t address,
 	struct breakpoint *breakpoint = NULL;
 	struct breakpoint stepbreakpoint;
 	struct reg *r;
+	int retval;
 
 	int timeout = 100;
 
@@ -1048,15 +1052,19 @@ static int cortex_a8_step(struct target *target, int current, uint32_t address,
 
 	target-&gt;debug_reason = DBG_REASON_SINGLESTEP;
 
-	cortex_a8_resume(target, 1, address, 0, 0);
+	retval = cortex_a8_resume(target, 1, address, 0, 0);
+	if (retval != ERROR_OK)
+		return retval;
 
 	while (target-&gt;state != TARGET_HALTED)
 	{
-		cortex_a8_poll(target);
+		retval = cortex_a8_poll(target);
+		if (retval != ERROR_OK)
+			return retval;
 		if (--timeout == 0)
 		{
-			LOG_WARNING(&quot;timeout waiting for target halt&quot;);
-			break;
+			LOG_ERROR(&quot;timeout waiting for target halt&quot;);
+			return ERROR_FAIL;
 		}
 	}
 
@@ -1313,6 +1321,8 @@ static int cortex_a8_deassert_reset(struct target *target)
 	jtag_add_reset(0, 0);
 
 	retval = cortex_a8_poll(target);
+	if (retval != ERROR_OK)
+		return retval;
 
 	if (target-&gt;reset_halt) {
 		if (target-&gt;state != TARGET_HALTED) {

commit 59bf45be1f37bd10c97bcfb1309f3c4c826b2a5a
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 14:14:31 2010 +0200

    cortex a8: add timeouts waiting for restart, prepare and halt
    
    It would previously sit in an infinite loop rather
    than reporting an error.
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index 1577c26..c39dba3 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -39,6 +39,7 @@
 #include &quot;target_request.h&quot;
 #include &quot;target_type.h&quot;
 #include &quot;arm_opcodes.h&quot;
+#include &lt;helper/time_support.h&gt;
 
 static int cortex_a8_poll(struct target *target);
 static int cortex_a8_debug_entry(struct target *target);
@@ -364,13 +365,22 @@ static int cortex_a8_dpm_prepare(struct arm_dpm *dpm)
 	int retval;
 
 	/* set up invariant:  INSTR_COMP is set after ever DPM operation */
-	do {
+	long long then = timeval_ms();
+	for (;;)
+	{
 		retval = mem_ap_read_atomic_u32(swjdp,
 				a8-&gt;armv7a_common.debug_base + CPUDBG_DSCR,
 				&amp;dscr);
 		if (retval != ERROR_OK)
 			return retval;
-	} while ((dscr &amp; DSCR_INSTR_COMP) == 0);
+		if ((dscr &amp; DSCR_INSTR_COMP) != 0)
+			break;
+		if (timeval_ms() &gt; then + 1000)
+		{
+			LOG_ERROR(&quot;Timeout waiting for dpm prepare&quot;);
+			return ERROR_FAIL;
+		}
+	}
 
 	/* this &quot;should never happen&quot; ... */
 	if (dscr &amp; DSCR_DTR_RX_FULL) {
@@ -668,12 +678,23 @@ static int cortex_a8_halt(struct target *target)
 	if (retval != ERROR_OK)
 		goto out;
 
-	do {
+	long long then = timeval_ms();
+	for (;;)
+	{
 		retval = mem_ap_read_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 		if (retval != ERROR_OK)
 			goto out;
-	} while ((dscr &amp; DSCR_CORE_HALTED) == 0);
+		if ((dscr &amp; DSCR_CORE_HALTED) != 0)
+		{
+			break;
+		}
+		if (timeval_ms() &gt; then + 1000)
+		{
+			LOG_ERROR(&quot;Timeout waiting for halt&quot;);
+			return ERROR_FAIL;
+		}
+	}
 
 	target-&gt;debug_reason = DBG_REASON_DBGRQ;
 
@@ -776,12 +797,21 @@ static int cortex_a8_resume(struct target *target, int current,
 	if (retval != ERROR_OK)
 		return retval;
 
-	do {
+	long long then = timeval_ms();
+	for (;;)
+	{
 		retval = mem_ap_read_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 		if (retval != ERROR_OK)
 			return retval;
-	} while ((dscr &amp; DSCR_CORE_RESTARTED) == 0);
+		if ((dscr &amp; DSCR_CORE_RESTARTED) != 0)
+			break;
+		if (timeval_ms() &gt; then + 1000)
+		{
+			LOG_ERROR(&quot;Timeout waiting for resume&quot;);
+			return ERROR_FAIL;
+		}
+	}
 
 	target-&gt;debug_reason = DBG_REASON_NOTHALTED;
 	target-&gt;state = TARGET_RUNNING;

commit 37cfbe491777a32a4e04b17620bd5f327a6aed92
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 13:58:52 2010 +0200

    cortex a8: add error propagation for mem_ap_read/write_atomic_u32
    
    Error propagation avoids e.g. infinite loops waiting
    for target to halt, etc.
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index 933b42e..1577c26 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -88,7 +88,12 @@ static int cortex_a8_init_debug_access(struct target *target)
 	/* The debugport might be uninitialised so try twice */
 	retval = mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
 	if (retval != ERROR_OK)
-		mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
+	{
+		/* try again */
+		retval = mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
+	}
+	if (retval != ERROR_OK)
+		return retval;
 	/* Clear Sticky Power Down status Bit in PRSR to enable access to
 	   the registers in the Core Power Domain */
 	retval = mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_PRSR, &amp;dummy);
@@ -363,6 +368,8 @@ static int cortex_a8_dpm_prepare(struct arm_dpm *dpm)
 		retval = mem_ap_read_atomic_u32(swjdp,
 				a8-&gt;armv7a_common.debug_base + CPUDBG_DSCR,
 				&amp;dscr);
+		if (retval != ERROR_OK)
+			return retval;
 	} while ((dscr &amp; DSCR_INSTR_COMP) == 0);
 
 	/* this &quot;should never happen&quot; ... */
@@ -646,20 +653,26 @@ static int cortex_a8_halt(struct target *target)
 	 */
 	retval = mem_ap_write_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DRCR, 0x1);
+	if (retval != ERROR_OK)
+		goto out;
 
 	/*
 	 * enter halting debug mode
 	 */
-	mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
+	retval = mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
+	if (retval != ERROR_OK)
+		goto out;
+
 	retval = mem_ap_write_atomic_u32(swjdp,
 		armv7a-&gt;debug_base + CPUDBG_DSCR, dscr | DSCR_HALT_DBG_MODE);
-
 	if (retval != ERROR_OK)
 		goto out;
 
 	do {
-		mem_ap_read_atomic_u32(swjdp,
+		retval = mem_ap_read_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
+		if (retval != ERROR_OK)
+			goto out;
 	} while ((dscr &amp; DSCR_CORE_HALTED) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_DBGRQ;
@@ -675,6 +688,7 @@ static int cortex_a8_resume(struct target *target, int current,
 	struct armv7a_common *armv7a = target_to_armv7a(target);
 	struct arm *armv4_5 = &amp;armv7a-&gt;armv4_5_common;
 	struct adiv5_dap *swjdp = &amp;armv7a-&gt;dap;
+	int retval;
 
 //	struct breakpoint *breakpoint = NULL;
 	uint32_t resume_pc, dscr;
@@ -758,11 +772,15 @@ static int cortex_a8_resume(struct target *target, int current,
 	 * REVISIT: for single stepping, we probably want to
 	 * disable IRQs by default, with optional override...
 	 */
-	mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DRCR, 0x2);
+	retval = mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DRCR, 0x2);
+	if (retval != ERROR_OK)
+		return retval;
 
 	do {
-		mem_ap_read_atomic_u32(swjdp,
+		retval = mem_ap_read_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
+		if (retval != ERROR_OK)
+			return retval;
 	} while ((dscr &amp; DSCR_CORE_RESTARTED) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_NOTHALTED;
@@ -804,8 +822,10 @@ static int cortex_a8_debug_entry(struct target *target)
 	LOG_DEBUG(&quot;dscr = 0x%08&quot; PRIx32, cortex_a8-&gt;cpudbg_dscr);
 
 	/* REVISIT surely we should not re-read DSCR !! */
-	mem_ap_read_atomic_u32(swjdp,
+	retval = mem_ap_read_atomic_u32(swjdp,
 				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
+	if (retval != ERROR_OK)
+		return retval;
 
 	/* REVISIT see A8 TRM 12.11.4 steps 2..3 -- make sure that any
 	 * imprecise data aborts get discarded by issuing a Data
@@ -816,6 +836,8 @@ static int cortex_a8_debug_entry(struct target *target)
 	dscr |= DSCR_ITR_EN;
 	retval = mem_ap_write_atomic_u32(swjdp,
 			armv7a-&gt;debug_base + CPUDBG_DSCR, dscr);
+	if (retval != ERROR_OK)
+		return retval;
 
 	/* Examine debug reason */
 	arm_dpm_report_dscr(&amp;armv7a-&gt;dpm, cortex_a8-&gt;cpudbg_dscr);
@@ -827,6 +849,8 @@ static int cortex_a8_debug_entry(struct target *target)
 		retval = mem_ap_read_atomic_u32(swjdp,
 				armv7a-&gt;debug_base + CPUDBG_WFAR,
 				&amp;wfar);
+		if (retval != ERROR_OK)
+			return retval;
 		arm_dpm_report_wfar(&amp;armv7a-&gt;dpm, wfar);
 	}
 

commit 19925e4d7f4ea3059c05e4ededa2e4f16eca67bf
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Mon Jun 21 13:41:53 2010 +0200

    arm_adi_v5: error propagation fixes
    
    Signed-off-by: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;

diff --git a/src/target/arm_adi_v5.c b/src/target/arm_adi_v5.c
index aae60fc..b4f49e7 100644
--- a/src/target/arm_adi_v5.c
+++ b/src/target/arm_adi_v5.c
@@ -603,43 +603,47 @@ int mem_ap_read_buf_u32(struct adiv5_dap *dap, uint8_t *buffer,
 		 */
 
 		/* Scan out first read */
-		adi_jtag_dp_scan(dap, JTAG_DP_APACC, AP_REG_DRW,
+		retval = adi_jtag_dp_scan(dap, JTAG_DP_APACC, AP_REG_DRW,
 				DPAP_READ, 0, NULL, NULL);
+		if (retval != ERROR_OK)
+			return retval;
 		for (readcount = 0; readcount &lt; blocksize - 1; readcount++)
 		{
 			/* Scan out next read; scan in posted value for the
 			 * previous one.  Assumes read is acked &quot;OK/FAULT&quot;,
 			 * and CTRL_STAT says that meant &quot;OK&quot;.
 			 */
-			adi_jtag_dp_scan(dap, JTAG_DP_APACC, AP_REG_DRW,
+			retval = adi_jtag_dp_scan(dap, JTAG_DP_APACC, AP_REG_DRW,
 					DPAP_READ, 0, buffer + 4 * readcount,
 					&amp;dap-&gt;ack);
+			if (retval != ERROR_OK)
+				return retval;
 		}
 
 		/* Scan in last posted value; RDBUFF has no other effect,
 		 * assuming ack is OK/FAULT and CTRL_STAT says &quot;OK&quot;.
 		 */
-		adi_jtag_dp_scan(dap, JTAG_DP_DPACC, DP_RDBUFF,
+		retval = adi_jtag_dp_scan(dap, JTAG_DP_DPACC, DP_RDBUFF,
 				DPAP_READ, 0, buffer + 4 * readcount,
 				&amp;dap-&gt;ack);
-		if (dap_run(dap) == ERROR_OK)
-		{
-			wcount = wcount - blocksize;
-			address += 4 * blocksize;
-			buffer += 4 * blocksize;
-		}
-		else
-		{
-			errorcount++;
-		}
+		if (retval != ERROR_OK)
+			return retval;
 
-		if (errorcount &gt; 1)
+		retval = dap_run(dap);
+		if (retval != ERROR_OK)
 		{
-			LOG_WARNING(&quot;Block read error address 0x%&quot; PRIx32
-				&quot;, count 0x%x&quot;, address, count);
-			/* REVISIT return the *actual* fault code */
-			return ERROR_JTAG_DEVICE_ERROR;
+			errorcount++;
+			if (errorcount &lt;= 1)
+			{
+				/* try again */
+				continue;
+			}
+			LOG_WARNING(&quot;Block read error address 0x%&quot; PRIx32, address);
+			return retval;
 		}
+		wcount = wcount - blocksize;
+		address += 4 * blocksize;
+		buffer += 4 * blocksize;
 	}
 
 	/* if we have an unaligned access - reorder data */

-----------------------------------------------------------------------

Summary of changes:
 .gitignore                                       |    3 +
 src/target/arm_adi_v5.c                          |   40 +++++----
 src/target/cortex_a8.c                           |  104 ++++++++++++++++++----
 tcl/{target/omap3530.cfg =&gt; board/am3517evm.cfg} |   53 ++++++++---
 4 files changed, 149 insertions(+), 51 deletions(-)
 copy tcl/{target/omap3530.cfg =&gt; board/am3517evm.cfg} (73%)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002301.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-373-gf747b16
</A></li>
	<LI>Next message: <A HREF="002303.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-383-gf44eeba
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2302">[ date ]</a>
              <a href="thread.html#2302">[ thread ]</a>
              <a href="subject.html#2302">[ subject ]</a>
              <a href="author.html#2302">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
