#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001ee02e46d20 .scope module, "PC_Module" "PC_Module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "PC_Next";
v000001ee02e46eb0_0 .var "PC", 31 0;
o000001ee02e46f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ee02e12b20_0 .net "PC_Next", 31 0, o000001ee02e46f88;  0 drivers
o000001ee02e46fb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee02dfd780_0 .net "clk", 0 0, o000001ee02e46fb8;  0 drivers
o000001ee02e46fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee02dfd820_0 .net "rst", 0 0, o000001ee02e46fe8;  0 drivers
E_000001ee02e44fb0 .event posedge, v000001ee02dfd780_0;
    .scope S_000001ee02e46d20;
T_0 ;
    %wait E_000001ee02e44fb0;
    %load/vec4 v000001ee02dfd820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ee02e46eb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ee02e12b20_0;
    %assign/vec4 v000001ee02e46eb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "_pc.v";
