## Setup
- gem5's RISC-V Matched board with 5 U74 cores and various TLB sizes.
- STREAM workload compiled with 4 threads and various number of elements.
- Simulations are in FS baremetal mode.

## Starting the experiment
```sh
ln -s ../../gem5_launch_utils gem5_launch_utils
```

