// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aqed_in (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bmc_in_address0,
        bmc_in_ce0,
        bmc_in_q0,
        bmc_in_address1,
        bmc_in_ce1,
        bmc_in_q1,
        bmc_in_offset,
        orig_V,
        dup_V,
        orig_idx_V,
        dup_idx_V,
        state_orig_issued_V_i,
        state_orig_issued_V_o,
        state_orig_issued_V_o_ap_vld,
        state_dup_issued_V_i,
        state_dup_issued_V_o,
        state_dup_issued_V_o_ap_vld,
        state_orig_in_V,
        state_orig_in_V_ap_vld,
        state_dup_in_V,
        state_dup_in_V_ap_vld,
        state_dup_idx_V,
        state_dup_idx_V_ap_vld,
        state_dup_val_V_0,
        state_dup_val_V_0_ap_vld,
        state_dup_val_V_1,
        state_dup_val_V_1_ap_vld
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_pp0_stage0 = 20'd2;
parameter    ap_ST_fsm_state4 = 20'd4;
parameter    ap_ST_fsm_state5 = 20'd8;
parameter    ap_ST_fsm_state6 = 20'd16;
parameter    ap_ST_fsm_state7 = 20'd32;
parameter    ap_ST_fsm_state8 = 20'd64;
parameter    ap_ST_fsm_state9 = 20'd128;
parameter    ap_ST_fsm_state10 = 20'd256;
parameter    ap_ST_fsm_state11 = 20'd512;
parameter    ap_ST_fsm_state12 = 20'd1024;
parameter    ap_ST_fsm_state13 = 20'd2048;
parameter    ap_ST_fsm_state14 = 20'd4096;
parameter    ap_ST_fsm_state15 = 20'd8192;
parameter    ap_ST_fsm_state16 = 20'd16384;
parameter    ap_ST_fsm_state17 = 20'd32768;
parameter    ap_ST_fsm_state18 = 20'd65536;
parameter    ap_ST_fsm_state19 = 20'd131072;
parameter    ap_ST_fsm_state20 = 20'd262144;
parameter    ap_ST_fsm_state21 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] bmc_in_address0;
output   bmc_in_ce0;
input  [7:0] bmc_in_q0;
output  [3:0] bmc_in_address1;
output   bmc_in_ce1;
input  [7:0] bmc_in_q1;
input  [3:0] bmc_in_offset;
input  [0:0] orig_V;
input  [0:0] dup_V;
input  [1:0] orig_idx_V;
input  [1:0] dup_idx_V;
input  [0:0] state_orig_issued_V_i;
output  [0:0] state_orig_issued_V_o;
output   state_orig_issued_V_o_ap_vld;
input  [0:0] state_dup_issued_V_i;
output  [0:0] state_dup_issued_V_o;
output   state_dup_issued_V_o_ap_vld;
output  [15:0] state_orig_in_V;
output   state_orig_in_V_ap_vld;
output  [15:0] state_dup_in_V;
output   state_dup_in_V_ap_vld;
output  [1:0] state_dup_idx_V;
output   state_dup_idx_V_ap_vld;
output  [7:0] state_dup_val_V_0;
output   state_dup_val_V_0_ap_vld;
output  [7:0] state_dup_val_V_1;
output   state_dup_val_V_1_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] bmc_in_address0;
reg bmc_in_ce0;
reg[3:0] bmc_in_address1;
reg bmc_in_ce1;
reg[0:0] state_orig_issued_V_o;
reg state_orig_issued_V_o_ap_vld;
reg[0:0] state_dup_issued_V_o;
reg state_dup_issued_V_o_ap_vld;
reg state_orig_in_V_ap_vld;
reg state_dup_in_V_ap_vld;
reg state_dup_idx_V_ap_vld;
reg state_dup_val_V_0_ap_vld;
reg state_dup_val_V_1_ap_vld;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] state_key_V_address0;
reg    state_key_V_ce0;
reg    state_key_V_we0;
wire   [0:0] state_key_V_q0;
reg   [4:0] state_key_V_address1;
reg    state_key_V_ce1;
reg    state_key_V_we1;
reg   [7:0] state_orig_val_V_0;
reg   [7:0] state_orig_val_V_1;
reg   [15:0] state_in_count_V;
reg   [0:0] p_s_reg_268;
reg   [5:0] i_reg_280;
wire   [63:0] bmc_in_offset_cast1_fu_291_p1;
reg   [63:0] bmc_in_offset_cast1_reg_667;
wire   [0:0] or_cond1_fu_301_p2;
reg   [0:0] or_cond1_reg_672;
reg   [0:0] state_orig_issued_V_s_reg_677;
wire   [0:0] issue_orig_V_fu_317_p2;
reg   [0:0] issue_orig_V_reg_684;
wire   [0:0] exitcond7_fu_323_p2;
reg   [0:0] exitcond7_reg_689;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] i_1_fu_329_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] phitmp_fu_340_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] or_cond2_fu_351_p2;
reg   [0:0] or_cond2_reg_708;
wire    ap_CS_fsm_state4;
reg   [7:0] bmc_in_load_4_reg_724;
wire    ap_CS_fsm_state5;
reg   [7:0] bmc_in_load_5_reg_732;
wire   [0:0] or_cond_fu_376_p2;
reg   [0:0] or_cond_reg_739;
wire   [0:0] issue_dup_V_fu_576_p2;
reg   [0:0] issue_dup_V_reg_755;
wire    ap_CS_fsm_state6;
reg   [15:0] state_in_count_V_loa_reg_759;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_2_fu_335_p1;
wire   [63:0] sum2_cast_fu_361_p1;
wire   [63:0] sum4_cast_fu_402_p1;
wire   [63:0] sum8_cast_fu_423_p1;
wire   [15:0] tmp_3_fu_635_p2;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire   [0:0] tmp_s_fu_295_p2;
wire   [0:0] tmp_5_fu_311_p2;
wire   [0:0] tmp_6_fu_346_p2;
wire   [3:0] sum2_fu_356_p2;
wire   [0:0] tmp_8_fu_370_p2;
wire   [2:0] ret_V_fu_382_p3;
wire   [4:0] bmc_in_offset_cast_fu_393_p1;
wire   [4:0] op2_cast_fu_389_p1;
wire   [4:0] sum4_fu_396_p2;
wire   [2:0] p_0371_sum_fu_407_p2;
wire   [4:0] p_0371_sum_cast_fu_413_p1;
wire   [4:0] sum8_fu_417_p2;
wire   [0:0] or_cond1_not_fu_441_p2;
wire   [0:0] p_0140_not_fu_446_p2;
wire   [0:0] sel_tmp_fu_466_p2;
wire   [0:0] tmp_7_fu_436_p2;
wire   [0:0] brmerge_fu_451_p2;
wire   [0:0] sel_tmp6_fu_477_p2;
wire   [0:0] sel_tmp7_fu_482_p2;
wire   [0:0] sel_tmp8_fu_488_p2;
wire   [0:0] sel_tmp1_fu_499_p2;
wire   [0:0] sel_tmp2_fu_472_p2;
wire   [0:0] tmp_9_fu_456_p2;
wire   [0:0] tmp_1_fu_461_p2;
wire   [0:0] not_sel_tmp_fu_504_p2;
wire   [0:0] tmp2_fu_516_p2;
wire   [0:0] sel_tmp9_fu_494_p2;
wire   [0:0] tmp3_fu_522_p2;
wire   [0:0] tmp1_fu_510_p2;
wire   [0:0] tmp5_fu_539_p2;
wire   [0:0] tmp4_fu_534_p2;
wire   [0:0] sel_tmp4_fu_545_p2;
wire   [0:0] sel_tmp3_fu_528_p2;
wire   [0:0] sel_tmp10_fu_558_p2;
wire   [0:0] sel_tmp28_not_fu_564_p2;
wire   [0:0] sel_tmp5_fu_551_p3;
wire   [0:0] not_sel_tmp1_fu_570_p2;
reg   [19:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 state_orig_val_V_0 = 8'd0;
#0 state_orig_val_V_1 = 8'd0;
#0 state_in_count_V = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

aqed_in_state_key_V #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
state_key_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(state_key_V_address0),
    .ce0(state_key_V_ce0),
    .we0(state_key_V_we0),
    .d0(1'd0),
    .q0(state_key_V_q0),
    .address1(state_key_V_address1),
    .ce1(state_key_V_ce1),
    .we1(state_key_V_we1),
    .d1(1'd0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond7_fu_323_p2 == 1'd0))) begin
        i_reg_280 <= i_1_fu_329_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_280 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond7_reg_689 == 1'd0))) begin
        p_s_reg_268 <= phitmp_fu_340_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_268 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bmc_in_load_4_reg_724 <= bmc_in_q0;
        bmc_in_load_5_reg_732 <= bmc_in_q1;
        or_cond_reg_739 <= or_cond_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bmc_in_offset_cast1_reg_667[3 : 0] <= bmc_in_offset_cast1_fu_291_p1[3 : 0];
        issue_orig_V_reg_684 <= issue_orig_V_fu_317_p2;
        or_cond1_reg_672 <= or_cond1_fu_301_p2;
        state_orig_issued_V_s_reg_677 <= state_orig_issued_V_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond7_reg_689 <= exitcond7_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        issue_dup_V_reg_755 <= issue_dup_V_fu_576_p2;
        state_in_count_V_loa_reg_759 <= state_in_count_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        or_cond2_reg_708 <= or_cond2_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if(ap_rst) begin
	state_in_count_V <= 0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_in_count_V <= tmp_3_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if(ap_rst) begin
	state_orig_val_V_0 <= 0;
	state_orig_val_V_1 <= 0;
    end else    if (((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1))) begin
        state_orig_val_V_0 <= bmc_in_load_4_reg_724;
        state_orig_val_V_1 <= bmc_in_load_5_reg_732;
    end
end

always @ (*) begin
    if ((exitcond7_fu_323_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bmc_in_address0 = sum4_cast_fu_402_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bmc_in_address0 = bmc_in_offset_cast1_reg_667;
    end else begin
        bmc_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bmc_in_address1 = sum8_cast_fu_423_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bmc_in_address1 = sum2_cast_fu_361_p1;
    end else begin
        bmc_in_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        bmc_in_ce0 = 1'b1;
    end else begin
        bmc_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        bmc_in_ce1 = 1'b1;
    end else begin
        bmc_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_idx_V_ap_vld = 1'b1;
    end else begin
        state_dup_idx_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_in_V_ap_vld = 1'b1;
    end else begin
        state_dup_in_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_issued_V_o = 1'd1;
    end else begin
        state_dup_issued_V_o = state_dup_issued_V_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_issued_V_o_ap_vld = 1'b1;
    end else begin
        state_dup_issued_V_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_val_V_0_ap_vld = 1'b1;
    end else begin
        state_dup_val_V_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (issue_dup_V_reg_755 == 1'd1))) begin
        state_dup_val_V_1_ap_vld = 1'b1;
    end else begin
        state_dup_val_V_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_key_V_address0 = 5'd31;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_key_V_address0 = 5'd29;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_key_V_address0 = 5'd27;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_key_V_address0 = 5'd25;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_key_V_address0 = 5'd23;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_key_V_address0 = 5'd21;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_key_V_address0 = 5'd19;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_key_V_address0 = 5'd17;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_key_V_address0 = 5'd15;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_key_V_address0 = 5'd13;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_key_V_address0 = 5'd11;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_key_V_address0 = 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_key_V_address0 = 5'd7;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_key_V_address0 = 5'd5;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_key_V_address0 = 5'd3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_key_V_address0 = 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        state_key_V_address0 = tmp_2_fu_335_p1;
    end else begin
        state_key_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_key_V_address1 = 5'd30;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_key_V_address1 = 5'd28;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_key_V_address1 = 5'd26;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_key_V_address1 = 5'd24;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_key_V_address1 = 5'd22;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_key_V_address1 = 5'd20;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_key_V_address1 = 5'd18;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_key_V_address1 = 5'd16;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_key_V_address1 = 5'd14;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_key_V_address1 = 5'd12;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_key_V_address1 = 5'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_key_V_address1 = 5'd8;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_key_V_address1 = 5'd6;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_key_V_address1 = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_key_V_address1 = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_key_V_address1 = 5'd1;
    end else begin
        state_key_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state6) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_key_V_ce0 = 1'b1;
    end else begin
        state_key_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state6))) begin
        state_key_V_ce1 = 1'b1;
    end else begin
        state_key_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state21) & (issue_orig_V_reg_684 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1)))) begin
        state_key_V_we0 = 1'b1;
    end else begin
        state_key_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state21) & (issue_orig_V_reg_684 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1)))) begin
        state_key_V_we1 = 1'b1;
    end else begin
        state_key_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1))) begin
        state_orig_in_V_ap_vld = 1'b1;
    end else begin
        state_orig_in_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1))) begin
        state_orig_issued_V_o = 1'd1;
    end else begin
        state_orig_issued_V_o = state_orig_issued_V_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd1))) begin
        state_orig_issued_V_o_ap_vld = 1'b1;
    end else begin
        state_orig_issued_V_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond7_fu_323_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond7_fu_323_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (issue_orig_V_reg_684 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bmc_in_offset_cast1_fu_291_p1 = bmc_in_offset;

assign bmc_in_offset_cast_fu_393_p1 = bmc_in_offset;

assign brmerge_fu_451_p2 = (p_0140_not_fu_446_p2 | or_cond_reg_739);

assign exitcond7_fu_323_p2 = ((i_reg_280 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_329_p2 = (i_reg_280 + 6'd1);

assign issue_dup_V_fu_576_p2 = (sel_tmp5_fu_551_p3 & not_sel_tmp1_fu_570_p2);

assign issue_orig_V_fu_317_p2 = (tmp_5_fu_311_p2 & or_cond1_fu_301_p2);

assign not_sel_tmp1_fu_570_p2 = (sel_tmp6_fu_477_p2 | sel_tmp28_not_fu_564_p2);

assign not_sel_tmp_fu_504_p2 = (sel_tmp1_fu_499_p2 ^ 1'd1);

assign op2_cast_fu_389_p1 = ret_V_fu_382_p3;

assign or_cond1_fu_301_p2 = (tmp_s_fu_295_p2 & orig_V);

assign or_cond1_not_fu_441_p2 = (or_cond1_reg_672 ^ 1'd1);

assign or_cond2_fu_351_p2 = (tmp_6_fu_346_p2 & dup_V);

assign or_cond_fu_376_p2 = (tmp_8_fu_370_p2 & p_s_reg_268);

assign p_0140_not_fu_446_p2 = (state_orig_issued_V_s_reg_677 | or_cond1_not_fu_441_p2);

assign p_0371_sum_cast_fu_413_p1 = p_0371_sum_fu_407_p2;

assign p_0371_sum_fu_407_p2 = (ret_V_fu_382_p3 | 3'd1);

assign phitmp_fu_340_p2 = (state_key_V_q0 ^ 1'd1);

assign ret_V_fu_382_p3 = {{orig_idx_V}, {1'd0}};

assign sel_tmp10_fu_558_p2 = (sel_tmp2_fu_472_p2 & p_0140_not_fu_446_p2);

assign sel_tmp1_fu_499_p2 = (state_dup_issued_V_i & or_cond2_reg_708);

assign sel_tmp28_not_fu_564_p2 = (sel_tmp10_fu_558_p2 ^ 1'd1);

assign sel_tmp2_fu_472_p2 = (sel_tmp_fu_466_p2 & or_cond2_reg_708);

assign sel_tmp3_fu_528_p2 = (tmp3_fu_522_p2 & tmp1_fu_510_p2);

assign sel_tmp4_fu_545_p2 = (tmp5_fu_539_p2 & tmp4_fu_534_p2);

assign sel_tmp5_fu_551_p3 = ((sel_tmp4_fu_545_p2[0:0] === 1'b1) ? or_cond_reg_739 : sel_tmp3_fu_528_p2);

assign sel_tmp6_fu_477_p2 = (tmp_7_fu_436_p2 & state_orig_issued_V_s_reg_677);

assign sel_tmp7_fu_482_p2 = (brmerge_fu_451_p2 ^ 1'd1);

assign sel_tmp8_fu_488_p2 = (sel_tmp7_fu_482_p2 & sel_tmp6_fu_477_p2);

assign sel_tmp9_fu_494_p2 = (sel_tmp8_fu_488_p2 | issue_orig_V_reg_684);

assign sel_tmp_fu_466_p2 = (state_dup_issued_V_i ^ 1'd1);

assign state_dup_idx_V = 2'd0;

assign state_dup_in_V = state_in_count_V_loa_reg_759;

assign state_dup_val_V_0 = bmc_in_load_4_reg_724;

assign state_dup_val_V_1 = bmc_in_load_5_reg_732;

assign state_orig_in_V = state_in_count_V;

assign sum2_cast_fu_361_p1 = sum2_fu_356_p2;

assign sum2_fu_356_p2 = (bmc_in_offset + 4'd1);

assign sum4_cast_fu_402_p1 = sum4_fu_396_p2;

assign sum4_fu_396_p2 = (bmc_in_offset_cast_fu_393_p1 + op2_cast_fu_389_p1);

assign sum8_cast_fu_423_p1 = sum8_fu_417_p2;

assign sum8_fu_417_p2 = (bmc_in_offset_cast_fu_393_p1 + p_0371_sum_cast_fu_413_p1);

assign tmp1_fu_510_p2 = (tmp_9_fu_456_p2 & sel_tmp2_fu_472_p2);

assign tmp2_fu_516_p2 = (tmp_1_fu_461_p2 & not_sel_tmp_fu_504_p2);

assign tmp3_fu_522_p2 = (tmp2_fu_516_p2 & sel_tmp9_fu_494_p2);

assign tmp4_fu_534_p2 = (state_orig_issued_V_s_reg_677 & sel_tmp2_fu_472_p2);

assign tmp5_fu_539_p2 = (tmp_7_fu_436_p2 & brmerge_fu_451_p2);

assign tmp_1_fu_461_p2 = ((bmc_in_q1 == bmc_in_load_5_reg_732) ? 1'b1 : 1'b0);

assign tmp_2_fu_335_p1 = i_reg_280;

assign tmp_3_fu_635_p2 = (state_in_count_V_loa_reg_759 + 16'd1);

assign tmp_5_fu_311_p2 = (state_orig_issued_V_i ^ 1'd1);

assign tmp_6_fu_346_p2 = ((dup_idx_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_436_p2 = ((bmc_in_load_4_reg_724 == state_orig_val_V_0) ? 1'b1 : 1'b0);

assign tmp_8_fu_370_p2 = ((bmc_in_q1 == state_orig_val_V_1) ? 1'b1 : 1'b0);

assign tmp_9_fu_456_p2 = ((bmc_in_q0 == bmc_in_load_4_reg_724) ? 1'b1 : 1'b0);

assign tmp_s_fu_295_p2 = ((orig_idx_V == 2'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    bmc_in_offset_cast1_reg_667[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //aqed_in
