0.6
2018.2
Jun 14 2018
20:41:02
E:/repos/archproject/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sim_1/new/sim.v,1667690103,verilog,,,,sim,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/CU.v,1667705897,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/D_FF.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,cu,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/D_FF.v,1663606282,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/ImmGen.v,,D_FF,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/ImmGen.v,1667575089,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/Processor.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,rv32_ImmGen,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/Processor.v,1667703707,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/RF.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,Processor,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/RF.v,1667677198,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/branchUnit.v,,RF,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/branchUnit.v,1667588900,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/datamem.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,BranchUnit,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/datamem.v,1667701940,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/instmem.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,datamem,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,1667575086,verilog,,,,,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/instmem.v,1667705700,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nbitregister.v,,instmem,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nbitregister.v,1663608734,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nmux.v,,nbitregister,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nmux.v,1665465046,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/prv32_ALU.v,,mux;nmux,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/prv32_ALU.v,1667703354,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/rca.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,prv32_ALU,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/rca.v,1667472055,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/shifter.v,,adder,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/shifter.v,1667579660,verilog,,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/x41Mux.v,E:/repos/archproject/project_1/project_1.srcs/sources_1/new/defines.v,shifter,,,,,,,,
E:/repos/archproject/project_1/project_1.srcs/sources_1/new/x41Mux.v,1667575609,verilog,,E:/repos/archproject/project_1/project_1.srcs/sim_1/new/sim.v,,x41Mux,,,,,,,,
