#define HDMIRX_P0_PKT_QUE_CTRL_BASE 0x141d00
//Page P0_HDMIRX_PKT_QUE_CTRL_0
#define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x00)//0x2112_00h
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RST_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RST Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_SRAM_WR_STOP Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_BUF_SPLIT_NUM Fld(5,4,AC_MSKW10)//[8:4]
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_EMP_FIRST_FIELD_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0000_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_SRAM_WR_ADR_RPT_SEL Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0004_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x02)//0x2112_01h
    #define REG_0004_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_SRAM_RD_ADR_OV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0004_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_SRAM_WR_ADR_RPT Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0008_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x04)//0x2112_02h
    #define REG_0008_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_MTW_STR_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0008_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_IRQ_STR_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0008_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FRAME_NUMBER_INC_SEL Fld(2,6,AC_MSKB0)//[7:6]
#define REG_000C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x06)//0x2112_03h
    #define REG_000C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_MTW_LATENCY_CNT_UNIT Fld(3,0,AC_MSKB0)//[2:0]
#define REG_0010_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x08)//0x2112_04h
    #define REG_0010_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_PKT_VLD_FORCE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x0a)//0x2112_05h
    #define REG_0014_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_PKT_VLD_FORCE_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0030_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x18)//0x2112_0ch
    #define REG_0030_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x1a)//0x2112_0dh
    #define REG_0034_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0038_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x1c)//0x2112_0eh
    #define REG_0038_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x1e)//0x2112_0fh
    #define REG_003C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x20)//0x2112_10h
    #define REG_0040_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_POS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x22)//0x2112_11h
    #define REG_0044_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_POS_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0048_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x24)//0x2112_12h
    #define REG_0048_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_POS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x26)//0x2112_13h
    #define REG_004C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_POS_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0050_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x28)//0x2112_14h
    #define REG_0050_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_FIRST_FIELD_EN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0054_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x2a)//0x2112_15h
    #define REG_0054_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_FIRST_FIELD_EN_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0058_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x2c)//0x2112_16h
    #define REG_0058_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_EN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_005C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x2e)//0x2112_17h
    #define REG_005C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_EN_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0060_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x30)//0x2112_18h
    #define REG_0060_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_EN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0064_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x32)//0x2112_19h
    #define REG_0064_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_EN_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0068_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x34)//0x2112_1ah
    #define REG_0068_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_WR_LAST_FIELD_EN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_006C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x36)//0x2112_1bh
    #define REG_006C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_WR_LAST_FIELD_EN_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0070_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x38)//0x2112_1ch
    #define REG_0070_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_WR_MTW_CLR_EN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0074_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x3a)//0x2112_1dh
    #define REG_0074_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_WR_MTW_CLR_EN_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0078_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x3c)//0x2112_1eh
    #define REG_0078_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_MTW_LATENCY_VAL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0080_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x40)//0x2112_20h
    #define REG_0080_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_EMP_HB0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0080_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_1 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0084_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x42)//0x2112_21h
    #define REG_0084_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_2 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0084_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_3 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0088_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x44)//0x2112_22h
    #define REG_0088_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_4 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0088_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_5 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_008C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x46)//0x2112_23h
    #define REG_008C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_6 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_008C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_7 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0090_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x48)//0x2112_24h
    #define REG_0090_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_8 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0090_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_9 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0094_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x4a)//0x2112_25h
    #define REG_0094_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_10 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0094_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_11 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0098_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x4c)//0x2112_26h
    #define REG_0098_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_12 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0098_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_13 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_009C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x4e)//0x2112_27h
    #define REG_009C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_14 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_009C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_15 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00A0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x50)//0x2112_28h
    #define REG_00A0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_16 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00A0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_17 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00A4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x52)//0x2112_29h
    #define REG_00A4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_18 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00A4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_19 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00A8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x54)//0x2112_2ah
    #define REG_00A8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_20 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00A8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_21 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00AC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x56)//0x2112_2bh
    #define REG_00AC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_22 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00AC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_START_ADR_23 Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00C0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x60)//0x2112_30h
    #define REG_00C0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x62)//0x2112_31h
    #define REG_00C4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x64)//0x2112_32h
    #define REG_00C8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00CC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x66)//0x2112_33h
    #define REG_00CC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00CC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x68)//0x2112_34h
    #define REG_00D0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_8 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_9 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x6a)//0x2112_35h
    #define REG_00D4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x6c)//0x2112_36h
    #define REG_00D8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x6e)//0x2112_37h
    #define REG_00DC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x70)//0x2112_38h
    #define REG_00E0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x72)//0x2112_39h
    #define REG_00E4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x74)//0x2112_3ah
    #define REG_00E8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x76)//0x2112_3bh
    #define REG_00EC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_HEAD_TYPE_23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x80)//0x2112_40h
    #define REG_0100_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x82)//0x2112_41h
    #define REG_0104_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x84)//0x2112_42h
    #define REG_0108_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0108_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_010C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x86)//0x2112_43h
    #define REG_010C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_010C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0110_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x88)//0x2112_44h
    #define REG_0110_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_8 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_9 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x8a)//0x2112_45h
    #define REG_0114_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0114_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0118_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x8c)//0x2112_46h
    #define REG_0118_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0118_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_011C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x8e)//0x2112_47h
    #define REG_011C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_011C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0120_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x90)//0x2112_48h
    #define REG_0120_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0120_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0124_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x92)//0x2112_49h
    #define REG_0124_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0124_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0128_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x94)//0x2112_4ah
    #define REG_0128_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0128_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0x96)//0x2112_4bh
    #define REG_012C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_012C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_OGNZ_ID_23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xa0)//0x2112_50h
    #define REG_0140_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xa2)//0x2112_51h
    #define REG_0144_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xa4)//0x2112_52h
    #define REG_0148_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xa6)//0x2112_53h
    #define REG_014C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xa8)//0x2112_54h
    #define REG_0150_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xaa)//0x2112_55h
    #define REG_0154_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xac)//0x2112_56h
    #define REG_0158_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xae)//0x2112_57h
    #define REG_015C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xb0)//0x2112_58h
    #define REG_0160_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_8 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xb2)//0x2112_59h
    #define REG_0164_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_9 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xb4)//0x2112_5ah
    #define REG_0168_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_10 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xb6)//0x2112_5bh
    #define REG_016C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_11 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xb8)//0x2112_5ch
    #define REG_0170_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_12 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xba)//0x2112_5dh
    #define REG_0174_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_13 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xbc)//0x2112_5eh
    #define REG_0178_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_14 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xbe)//0x2112_5fh
    #define REG_017C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_15 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xc0)//0x2112_60h
    #define REG_0180_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_16 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xc2)//0x2112_61h
    #define REG_0184_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_17 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xc4)//0x2112_62h
    #define REG_0188_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_18 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xc6)//0x2112_63h
    #define REG_018C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_19 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xc8)//0x2112_64h
    #define REG_0190_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_20 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xca)//0x2112_65h
    #define REG_0194_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_21 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xcc)//0x2112_66h
    #define REG_0198_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_22 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xce)//0x2112_67h
    #define REG_019C_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_TAG_ID_23 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xe0)//0x2112_70h
    #define REG_01C0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xe2)//0x2112_71h
    #define REG_01C4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xe4)//0x2112_72h
    #define REG_01C8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xe6)//0x2112_73h
    #define REG_01CC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01CC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xe8)//0x2112_74h
    #define REG_01D0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xea)//0x2112_75h
    #define REG_01D4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xec)//0x2112_76h
    #define REG_01D8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01DC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xee)//0x2112_77h
    #define REG_01DC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01DC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xf0)//0x2112_78h
    #define REG_01E0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xf2)//0x2112_79h
    #define REG_01E4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xf4)//0x2112_7ah
    #define REG_01E8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01EC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xf6)//0x2112_7bh
    #define REG_01EC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01EC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F0_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xf8)//0x2112_7ch
    #define REG_01F0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F0_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F4_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xfa)//0x2112_7dh
    #define REG_01F4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F4_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F8_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xfc)//0x2112_7eh
    #define REG_01F8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_28 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F8_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_29 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01FC_P0_HDMIRX_PKT_QUE_CTRL_0 (HDMIRX_P0_PKT_QUE_CTRL_BASE +0xfe)//0x2112_7fh
    #define REG_01FC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_30 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01FC_P0_HDMIRX_PKT_QUE_CTRL_0_REG_PKT_QUEUE_FIFO_RD_BYTE_31 Fld(8,8,AC_FULLB1)//[15:8]

