// Seed: 18990266
module module_0 (
    id_1,
    id_2,
    module_0,
    id_3
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32;
  wire id_33;
  id_34 :
  assert property (@(posedge 1) id_1)
  else $display(1, 1, id_14[1], 1);
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
    , id_3
);
  always
    if (1) id_0 <= 1 + id_3;
    else begin
      $display(1, id_1);
    end
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
