
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26923 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.102 ; gain = 86.613 ; free physical = 10166 ; free virtual = 29403
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'toggler' [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:23]
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_PING bound to: 1 - type: integer 
	Parameter ST_PONG bound to: 2 - type: integer 
	Parameter STATE_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reloading_timer' [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/reloading_timer.v:23]
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_RELOAD bound to: 1 - type: integer 
	Parameter STATE_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer' [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/timer.v:23]
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_DOWN bound to: 1 - type: integer 
	Parameter STATE_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/timer.v:81]
INFO: [Synth 8-6155] done synthesizing module 'timer' (1#1) [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-226] default block is never used [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/reloading_timer.v:82]
INFO: [Synth 8-6155] done synthesizing module 'reloading_timer' (2#1) [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/reloading_timer.v:23]
WARNING: [Synth 8-6104] Input port 'trig' has an internal driver [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:70]
WARNING: [Synth 8-87] always_comb on 'toggle_reg' did not result in combinational logic [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:73]
INFO: [Synth 8-6155] done synthesizing module 'toggler' (3#1) [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:23]
WARNING: [Synth 8-350] instance 'tog0' of module 'toggler' requires 7 connections, but only 6 given [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/top.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.742 ; gain = 131.254 ; free physical = 10179 ; free virtual = 29415
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tog0:trig to constant 0 [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/top.v:14]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.742 ; gain = 131.254 ; free physical = 10179 ; free virtual = 29415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.742 ; gain = 131.254 ; free physical = 10179 ; free virtual = 29415
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/ejapundz/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/nfs/nfs7/home/ejapundz/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/ejapundz/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1788.070 ; gain = 0.000 ; free physical = 9887 ; free virtual = 29131
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9991 ; free virtual = 29237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9991 ; free virtual = 29237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9992 ; free virtual = 29238
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toggler'
INFO: [Synth 8-5544] ROM "toggle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'toggle_reg' [/nfs/nfs7/home/ejapundz/project_4/project_4.srcs/sources_1/new/toggler.v:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
                 ST_PING |                               01 |                               01
                 ST_PONG |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toggler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9984 ; free virtual = 29230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module reloading_timer 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module toggler 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[8]' (FDRE) to 'tog0/tim0/savedValue_reg[7]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[7]' (FDRE) to 'tog0/tim0/savedValue_reg[6]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[6]' (FDRE) to 'tog0/tim0/savedValue_reg[5]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[5]' (FDRE) to 'tog0/tim0/savedValue_reg[4]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[4]' (FDRE) to 'tog0/tim0/savedValue_reg[3]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[3]' (FDRE) to 'tog0/tim0/savedValue_reg[2]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[2]' (FDRE) to 'tog0/tim0/savedValue_reg[1]'
INFO: [Synth 8-3886] merging instance 'tog0/tim0/savedValue_reg[1]' (FDRE) to 'tog0/tim0/savedValue_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tog0/tim0/savedValue_reg[0] )
WARNING: [Synth 8-3332] Sequential element (tog0/tim0/savedValue_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9972 ; free virtual = 29220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9859 ; free virtual = 29099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9857 ; free virtual = 29096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |    24|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     9|
|7     |LUT5   |    51|
|8     |LUT6   |    40|
|9     |FDRE   |    45|
|10    |LD     |     1|
|11    |IBUF   |    20|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   221|
|2     |  tog0     |toggler         |   184|
|3     |    tim0   |reloading_timer |   179|
|4     |      tim0 |timer           |   145|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9856 ; free virtual = 29096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.070 ; gain = 131.254 ; free physical = 9907 ; free virtual = 29146
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1788.070 ; gain = 472.582 ; free physical = 9918 ; free virtual = 29157
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1796.082 ; gain = 493.434 ; free physical = 9910 ; free virtual = 29148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/ejapundz/project_4/project_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1820.102 ; gain = 0.000 ; free physical = 9905 ; free virtual = 29145
INFO: [Common 17-206] Exiting Vivado at Fri Feb 15 11:31:15 2019...
