

================================================================
== Vitis HLS Report for 'ip_handler_check_ipv4_checksum_32_s'
================================================================
* Date:           Sat Mar 18 14:33:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.298 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %iph_subSumsFifoOut, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %iph_subSumsFifoOut, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %iph_subSumsFifoOut, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %iph_subSumsFifoOut, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i544P0A, i544 %iph_subSumsFifoOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 544> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %tmp_i, void %ip_handler_check_ipv4_checksum<32>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:432]   --->   Operation 17 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%iph_subSumsFifoOut_read = read i544 @_ssdm_op_Read.ap_fifo.volatile.i544P0A, i544 %iph_subSumsFifoOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'iph_subSumsFifoOut_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 544> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i544 %iph_subSumsFifoOut_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'trunc_ln144' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_sum_V = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 272, i32 288" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'tmp_sum_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_sum_V_1 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 289, i32 305" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'partselect' 'tmp_sum_V_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_sum_V_2 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 306, i32 322" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'tmp_sum_V_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_sum_V_3 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 323, i32 339" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'tmp_sum_V_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 102, i32 109" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'partselect' 'tmp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 119, i32 126" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'partselect' 'tmp_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 136, i32 143" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'partselect' 'tmp_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 153, i32 160" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'partselect' 'tmp_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 170, i32 177" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'tmp_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 187, i32 194" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 204, i32 211" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 221, i32 228" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 238, i32 245" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'partselect' 'tmp_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 255, i32 262" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'partselect' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 340, i32 347" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'partselect' 'tmp_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 357, i32 364" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'partselect' 'tmp_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 374, i32 381" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'partselect' 'tmp_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 391, i32 398" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'tmp_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 408, i32 415" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'partselect' 'tmp_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 425, i32 432" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'partselect' 'tmp_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 442, i32 449" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'partselect' 'tmp_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 459, i32 466" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'partselect' 'tmp_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 476, i32 483" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'partselect' 'tmp_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 493, i32 500" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'partselect' 'tmp_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 510, i32 517" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'partselect' 'tmp_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 17, i32 24" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'partselect' 'trunc_ln144_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 34, i32 41" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'trunc_ln144_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 51, i32 58" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_4 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 68, i32 75" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144_5 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 85, i32 92" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'trunc_ln144_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln144_6 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 527, i32 534" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'partselect' 'trunc_ln144_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i544 %iph_subSumsFifoOut_read"   --->   Operation 51 'trunc' 'trunc_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln885_1 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 272, i32 279"   --->   Operation 52 'partselect' 'trunc_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln885_33 = trunc i544 %iph_subSumsFifoOut_read"   --->   Operation 53 'trunc' 'trunc_ln885_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln885_s = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 272, i32 287"   --->   Operation 54 'partselect' 'trunc_ln885_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln885 = add i17 %tmp_sum_V, i17 %trunc_ln144"   --->   Operation 55 'add' 'add_ln885' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16"   --->   Operation 56 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln885_26 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 17, i32 32"   --->   Operation 57 'partselect' 'or_ln885_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 17, i32 33"   --->   Operation 58 'partselect' 'or_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln885_3 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 289, i32 296"   --->   Operation 59 'partselect' 'trunc_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 289, i32 304"   --->   Operation 60 'partselect' 'trunc_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln885_30 = add i17 %tmp_sum_V_1, i17 %or_ln"   --->   Operation 61 'add' 'add_ln885_30' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_30, i32 16"   --->   Operation 62 'bitselect' 'tmp_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 34, i32 49"   --->   Operation 63 'partselect' 'or_ln1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln885_1 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 34, i32 50"   --->   Operation 64 'partselect' 'or_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln885_5 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 306, i32 313"   --->   Operation 65 'partselect' 'trunc_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln885_4 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 306, i32 321"   --->   Operation 66 'partselect' 'trunc_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%add_ln885_31 = add i17 %tmp_sum_V_2, i17 %or_ln885_1"   --->   Operation 67 'add' 'add_ln885_31' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_31, i32 16"   --->   Operation 68 'bitselect' 'tmp_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln885_27 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 51, i32 66"   --->   Operation 69 'partselect' 'or_ln885_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln885_2 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 51, i32 67"   --->   Operation 70 'partselect' 'or_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln885_7 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 323, i32 330"   --->   Operation 71 'partselect' 'trunc_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln885_6 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 323, i32 338"   --->   Operation 72 'partselect' 'trunc_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln885_32 = add i17 %tmp_sum_V_3, i17 %or_ln885_2"   --->   Operation 73 'add' 'add_ln885_32' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_32, i32 16"   --->   Operation 74 'bitselect' 'tmp_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln885_28 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 340, i32 355"   --->   Operation 75 'partselect' 'or_ln885_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln885_3 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 340, i32 356"   --->   Operation 76 'partselect' 'or_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln885_29 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 68, i32 83"   --->   Operation 77 'partselect' 'or_ln885_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln885_4 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 68, i32 84"   --->   Operation 78 'partselect' 'or_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln885_33 = add i17 %or_ln885_3, i17 %or_ln885_4"   --->   Operation 79 'add' 'add_ln885_33' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_33, i32 16"   --->   Operation 80 'bitselect' 'tmp_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln885_30 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 357, i32 372"   --->   Operation 81 'partselect' 'or_ln885_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln885_5 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 357, i32 373"   --->   Operation 82 'partselect' 'or_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln885_31 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 85, i32 100"   --->   Operation 83 'partselect' 'or_ln885_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln885_6 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 85, i32 101"   --->   Operation 84 'partselect' 'or_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln885_34 = add i17 %or_ln885_5, i17 %or_ln885_6"   --->   Operation 85 'add' 'add_ln885_34' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_34, i32 16"   --->   Operation 86 'bitselect' 'tmp_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln885_32 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 374, i32 389"   --->   Operation 87 'partselect' 'or_ln885_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln885_7 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 374, i32 390"   --->   Operation 88 'partselect' 'or_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln885_33 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 102, i32 117"   --->   Operation 89 'partselect' 'or_ln885_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln885_8 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 102, i32 118"   --->   Operation 90 'partselect' 'or_ln885_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln885_35 = add i17 %or_ln885_7, i17 %or_ln885_8"   --->   Operation 91 'add' 'add_ln885_35' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_35, i32 16"   --->   Operation 92 'bitselect' 'tmp_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln885_34 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 391, i32 406"   --->   Operation 93 'partselect' 'or_ln885_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln885_9 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 391, i32 407"   --->   Operation 94 'partselect' 'or_ln885_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln885_35 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 119, i32 134"   --->   Operation 95 'partselect' 'or_ln885_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln885_s = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 119, i32 135"   --->   Operation 96 'partselect' 'or_ln885_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln885_36 = add i17 %or_ln885_9, i17 %or_ln885_s"   --->   Operation 97 'add' 'add_ln885_36' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_36, i32 16"   --->   Operation 98 'bitselect' 'tmp_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln885_36 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 408, i32 423"   --->   Operation 99 'partselect' 'or_ln885_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln885_10 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 408, i32 424"   --->   Operation 100 'partselect' 'or_ln885_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln885_37 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 136, i32 151"   --->   Operation 101 'partselect' 'or_ln885_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln885_11 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 136, i32 152"   --->   Operation 102 'partselect' 'or_ln885_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln885_37 = add i17 %or_ln885_10, i17 %or_ln885_11"   --->   Operation 103 'add' 'add_ln885_37' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_37, i32 16"   --->   Operation 104 'bitselect' 'tmp_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln885_38 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 425, i32 440"   --->   Operation 105 'partselect' 'or_ln885_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln885_12 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 425, i32 441"   --->   Operation 106 'partselect' 'or_ln885_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln885_39 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 153, i32 168"   --->   Operation 107 'partselect' 'or_ln885_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln885_13 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 153, i32 169"   --->   Operation 108 'partselect' 'or_ln885_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln885_38 = add i17 %or_ln885_12, i17 %or_ln885_13"   --->   Operation 109 'add' 'add_ln885_38' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_38, i32 16"   --->   Operation 110 'bitselect' 'tmp_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln885_40 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 442, i32 457"   --->   Operation 111 'partselect' 'or_ln885_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln885_14 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 442, i32 458"   --->   Operation 112 'partselect' 'or_ln885_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln885_41 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 170, i32 185"   --->   Operation 113 'partselect' 'or_ln885_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln885_15 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 170, i32 186"   --->   Operation 114 'partselect' 'or_ln885_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns)   --->   "%add_ln885_39 = add i17 %or_ln885_14, i17 %or_ln885_15"   --->   Operation 115 'add' 'add_ln885_39' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_39, i32 16"   --->   Operation 116 'bitselect' 'tmp_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln885_42 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 459, i32 474"   --->   Operation 117 'partselect' 'or_ln885_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln885_16 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 459, i32 475"   --->   Operation 118 'partselect' 'or_ln885_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln885_43 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 187, i32 202"   --->   Operation 119 'partselect' 'or_ln885_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln885_17 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 187, i32 203"   --->   Operation 120 'partselect' 'or_ln885_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.79ns)   --->   "%add_ln885_40 = add i17 %or_ln885_16, i17 %or_ln885_17"   --->   Operation 121 'add' 'add_ln885_40' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_40, i32 16"   --->   Operation 122 'bitselect' 'tmp_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln885_44 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 476, i32 491"   --->   Operation 123 'partselect' 'or_ln885_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln885_18 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 476, i32 492"   --->   Operation 124 'partselect' 'or_ln885_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln885_45 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 204, i32 219"   --->   Operation 125 'partselect' 'or_ln885_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln885_19 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 204, i32 220"   --->   Operation 126 'partselect' 'or_ln885_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%add_ln885_41 = add i17 %or_ln885_18, i17 %or_ln885_19"   --->   Operation 127 'add' 'add_ln885_41' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_41, i32 16"   --->   Operation 128 'bitselect' 'tmp_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln885_46 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 493, i32 508"   --->   Operation 129 'partselect' 'or_ln885_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln885_20 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 493, i32 509"   --->   Operation 130 'partselect' 'or_ln885_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln885_47 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 221, i32 236"   --->   Operation 131 'partselect' 'or_ln885_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln885_21 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 221, i32 237"   --->   Operation 132 'partselect' 'or_ln885_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln885_42 = add i17 %or_ln885_20, i17 %or_ln885_21"   --->   Operation 133 'add' 'add_ln885_42' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_42, i32 16"   --->   Operation 134 'bitselect' 'tmp_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln885_48 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 510, i32 525"   --->   Operation 135 'partselect' 'or_ln885_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln885_22 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 510, i32 526"   --->   Operation 136 'partselect' 'or_ln885_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln885_49 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 238, i32 253"   --->   Operation 137 'partselect' 'or_ln885_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln885_23 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 238, i32 254"   --->   Operation 138 'partselect' 'or_ln885_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.79ns)   --->   "%add_ln885_43 = add i17 %or_ln885_22, i17 %or_ln885_23"   --->   Operation 139 'add' 'add_ln885_43' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_43, i32 16"   --->   Operation 140 'bitselect' 'tmp_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln885_50 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 527, i32 542"   --->   Operation 141 'partselect' 'or_ln885_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln885_24 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 527, i32 543"   --->   Operation 142 'partselect' 'or_ln885_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln885_51 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 255, i32 270"   --->   Operation 143 'partselect' 'or_ln885_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln885_25 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %iph_subSumsFifoOut_read, i32 255, i32 271"   --->   Operation 144 'partselect' 'or_ln885_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln885_44 = add i17 %or_ln885_25, i17 %or_ln885_24"   --->   Operation 145 'add' 'add_ln885_44' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_44, i32 16"   --->   Operation 146 'bitselect' 'tmp_49' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i1 %tmp"   --->   Operation 147 'zext' 'zext_ln1691' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i1 %tmp"   --->   Operation 148 'zext' 'zext_ln229' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i16 %trunc_ln885_33, i16 %zext_ln1691"   --->   Operation 149 'add' 'add_ln229' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_30 = add i16 %add_ln229, i16 %trunc_ln885_s"   --->   Operation 150 'add' 'add_ln229_30' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_16 = add i8 %trunc_ln885, i8 %zext_ln229" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 151 'add' 'add_ln442_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442 = add i8 %add_ln442_16, i8 %trunc_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 152 'add' 'add_ln442' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_30, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 153 'partselect' 'trunc_ln3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1691_30 = zext i1 %tmp_35"   --->   Operation 154 'zext' 'zext_ln1691_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i1 %tmp_35"   --->   Operation 155 'zext' 'zext_ln229_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_61 = add i16 %or_ln885_26, i16 %zext_ln1691_30"   --->   Operation 156 'add' 'add_ln229_61' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_32 = add i16 %add_ln229_61, i16 %trunc_ln885_2"   --->   Operation 157 'add' 'add_ln229_32' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_17 = add i8 %trunc_ln144_1, i8 %zext_ln229_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 158 'add' 'add_ln442_17' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_1 = add i8 %add_ln442_17, i8 %trunc_ln885_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 159 'add' 'add_ln442_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln442_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_32, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 160 'partselect' 'trunc_ln442_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1691_31 = zext i1 %tmp_36"   --->   Operation 161 'zext' 'zext_ln1691_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i1 %tmp_36"   --->   Operation 162 'zext' 'zext_ln229_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_63 = add i16 %or_ln1, i16 %zext_ln1691_31"   --->   Operation 163 'add' 'add_ln229_63' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_34 = add i16 %add_ln229_63, i16 %trunc_ln885_4"   --->   Operation 164 'add' 'add_ln229_34' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_18 = add i8 %trunc_ln144_2, i8 %zext_ln229_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 165 'add' 'add_ln442_18' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_2 = add i8 %add_ln442_18, i8 %trunc_ln885_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 166 'add' 'add_ln442_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln442_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_34, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 167 'partselect' 'trunc_ln442_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1691_32 = zext i1 %tmp_37"   --->   Operation 168 'zext' 'zext_ln1691_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i1 %tmp_37"   --->   Operation 169 'zext' 'zext_ln229_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_65 = add i16 %or_ln885_27, i16 %zext_ln1691_32"   --->   Operation 170 'add' 'add_ln229_65' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 171 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_36 = add i16 %add_ln229_65, i16 %trunc_ln885_6"   --->   Operation 171 'add' 'add_ln229_36' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_19 = add i8 %trunc_ln144_3, i8 %zext_ln229_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 172 'add' 'add_ln442_19' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_3 = add i8 %add_ln442_19, i8 %trunc_ln885_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 173 'add' 'add_ln442_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln442_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_36, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 174 'partselect' 'trunc_ln442_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1691_33 = zext i1 %tmp_38"   --->   Operation 175 'zext' 'zext_ln1691_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln229_4 = zext i1 %tmp_38"   --->   Operation 176 'zext' 'zext_ln229_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_67 = add i16 %or_ln885_29, i16 %zext_ln1691_33"   --->   Operation 177 'add' 'add_ln229_67' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_38 = add i16 %add_ln229_67, i16 %or_ln885_28"   --->   Operation 178 'add' 'add_ln229_38' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_20 = add i8 %trunc_ln144_4, i8 %zext_ln229_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 179 'add' 'add_ln442_20' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_4 = add i8 %add_ln442_20, i8 %tmp_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 180 'add' 'add_ln442_4' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln442_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_38, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 181 'partselect' 'trunc_ln442_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1691_34 = zext i1 %tmp_39"   --->   Operation 182 'zext' 'zext_ln1691_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln229_5 = zext i1 %tmp_39"   --->   Operation 183 'zext' 'zext_ln229_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_80 = add i16 %or_ln885_31, i16 %zext_ln1691_34"   --->   Operation 184 'add' 'add_ln229_80' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_40 = add i16 %add_ln229_80, i16 %or_ln885_30"   --->   Operation 185 'add' 'add_ln229_40' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_21 = add i8 %trunc_ln144_5, i8 %zext_ln229_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 186 'add' 'add_ln442_21' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_5 = add i8 %add_ln442_21, i8 %tmp_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 187 'add' 'add_ln442_5' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln442_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_40, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 188 'partselect' 'trunc_ln442_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1691_35 = zext i1 %tmp_40"   --->   Operation 189 'zext' 'zext_ln1691_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln229_6 = zext i1 %tmp_40"   --->   Operation 190 'zext' 'zext_ln229_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_81 = add i16 %or_ln885_33, i16 %zext_ln1691_35"   --->   Operation 191 'add' 'add_ln229_81' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_42 = add i16 %add_ln229_81, i16 %or_ln885_32"   --->   Operation 192 'add' 'add_ln229_42' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_22 = add i8 %tmp_5, i8 %zext_ln229_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 193 'add' 'add_ln442_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 194 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_6 = add i8 %add_ln442_22, i8 %tmp_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 194 'add' 'add_ln442_6' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln442_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_42, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 195 'partselect' 'trunc_ln442_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1691_36 = zext i1 %tmp_41"   --->   Operation 196 'zext' 'zext_ln1691_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln229_7 = zext i1 %tmp_41"   --->   Operation 197 'zext' 'zext_ln229_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_82 = add i16 %or_ln885_35, i16 %zext_ln1691_36"   --->   Operation 198 'add' 'add_ln229_82' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_44 = add i16 %add_ln229_82, i16 %or_ln885_34"   --->   Operation 199 'add' 'add_ln229_44' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_23 = add i8 %tmp_6, i8 %zext_ln229_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 200 'add' 'add_ln442_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_7 = add i8 %add_ln442_23, i8 %tmp_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 201 'add' 'add_ln442_7' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln442_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_44, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 202 'partselect' 'trunc_ln442_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1691_37 = zext i1 %tmp_42"   --->   Operation 203 'zext' 'zext_ln1691_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln229_8 = zext i1 %tmp_42"   --->   Operation 204 'zext' 'zext_ln229_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_83 = add i16 %or_ln885_37, i16 %zext_ln1691_37"   --->   Operation 205 'add' 'add_ln229_83' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_46 = add i16 %add_ln229_83, i16 %or_ln885_36"   --->   Operation 206 'add' 'add_ln229_46' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_24 = add i8 %tmp_7, i8 %zext_ln229_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 207 'add' 'add_ln442_24' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_8 = add i8 %add_ln442_24, i8 %tmp_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 208 'add' 'add_ln442_8' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln442_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_46, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 209 'partselect' 'trunc_ln442_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1691_38 = zext i1 %tmp_43"   --->   Operation 210 'zext' 'zext_ln1691_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln229_9 = zext i1 %tmp_43"   --->   Operation 211 'zext' 'zext_ln229_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_84 = add i16 %or_ln885_39, i16 %zext_ln1691_38"   --->   Operation 212 'add' 'add_ln229_84' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_48 = add i16 %add_ln229_84, i16 %or_ln885_38"   --->   Operation 213 'add' 'add_ln229_48' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_25 = add i8 %tmp_8, i8 %zext_ln229_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 214 'add' 'add_ln442_25' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_9 = add i8 %add_ln442_25, i8 %tmp_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 215 'add' 'add_ln442_9' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln442_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_48, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 216 'partselect' 'trunc_ln442_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1691_39 = zext i1 %tmp_44"   --->   Operation 217 'zext' 'zext_ln1691_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln229_10 = zext i1 %tmp_44"   --->   Operation 218 'zext' 'zext_ln229_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_85 = add i16 %or_ln885_41, i16 %zext_ln1691_39"   --->   Operation 219 'add' 'add_ln229_85' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_50 = add i16 %add_ln229_85, i16 %or_ln885_40"   --->   Operation 220 'add' 'add_ln229_50' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_26 = add i8 %tmp_9, i8 %zext_ln229_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 221 'add' 'add_ln442_26' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_10 = add i8 %add_ln442_26, i8 %tmp_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 222 'add' 'add_ln442_10' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln442_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_50, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 223 'partselect' 'trunc_ln442_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1691_40 = zext i1 %tmp_45"   --->   Operation 224 'zext' 'zext_ln1691_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln229_11 = zext i1 %tmp_45"   --->   Operation 225 'zext' 'zext_ln229_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_86 = add i16 %or_ln885_43, i16 %zext_ln1691_40"   --->   Operation 226 'add' 'add_ln229_86' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_52 = add i16 %add_ln229_86, i16 %or_ln885_42"   --->   Operation 227 'add' 'add_ln229_52' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_27 = add i8 %tmp_s, i8 %zext_ln229_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 228 'add' 'add_ln442_27' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_11 = add i8 %add_ln442_27, i8 %tmp_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 229 'add' 'add_ln442_11' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln442_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_52, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 230 'partselect' 'trunc_ln442_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1691_41 = zext i1 %tmp_46"   --->   Operation 231 'zext' 'zext_ln1691_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln229_12 = zext i1 %tmp_46"   --->   Operation 232 'zext' 'zext_ln229_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_87 = add i16 %or_ln885_45, i16 %zext_ln1691_41"   --->   Operation 233 'add' 'add_ln229_87' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_54 = add i16 %add_ln229_87, i16 %or_ln885_44"   --->   Operation 234 'add' 'add_ln229_54' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_28 = add i8 %tmp_1, i8 %zext_ln229_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 235 'add' 'add_ln442_28' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_12 = add i8 %add_ln442_28, i8 %tmp_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 236 'add' 'add_ln442_12' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln442_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_54, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 237 'partselect' 'trunc_ln442_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1691_42 = zext i1 %tmp_47"   --->   Operation 238 'zext' 'zext_ln1691_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln229_13 = zext i1 %tmp_47"   --->   Operation 239 'zext' 'zext_ln229_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_88 = add i16 %or_ln885_47, i16 %zext_ln1691_42"   --->   Operation 240 'add' 'add_ln229_88' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_56 = add i16 %add_ln229_88, i16 %or_ln885_46"   --->   Operation 241 'add' 'add_ln229_56' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_29 = add i8 %tmp_2, i8 %zext_ln229_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 242 'add' 'add_ln442_29' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_13 = add i8 %add_ln442_29, i8 %tmp_19" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 243 'add' 'add_ln442_13' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln442_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_56, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 244 'partselect' 'trunc_ln442_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1691_43 = zext i1 %tmp_48"   --->   Operation 245 'zext' 'zext_ln1691_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln229_14 = zext i1 %tmp_48"   --->   Operation 246 'zext' 'zext_ln229_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_89 = add i16 %or_ln885_49, i16 %zext_ln1691_43"   --->   Operation 247 'add' 'add_ln229_89' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_58 = add i16 %add_ln229_89, i16 %or_ln885_48"   --->   Operation 248 'add' 'add_ln229_58' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_30 = add i8 %tmp_3, i8 %zext_ln229_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 249 'add' 'add_ln442_30' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_14 = add i8 %add_ln442_30, i8 %tmp_20" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 250 'add' 'add_ln442_14' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln442_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_58, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 251 'partselect' 'trunc_ln442_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1691_44 = zext i1 %tmp_49"   --->   Operation 252 'zext' 'zext_ln1691_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln229_15 = zext i1 %tmp_49"   --->   Operation 253 'zext' 'zext_ln229_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_90 = add i16 %or_ln885_50, i16 %zext_ln1691_44"   --->   Operation 254 'add' 'add_ln229_90' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_60 = add i16 %add_ln229_90, i16 %or_ln885_51"   --->   Operation 255 'add' 'add_ln229_60' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln442_31 = add i8 %trunc_ln144_6, i8 %zext_ln229_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 256 'add' 'add_ln442_31' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 257 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln442_15 = add i8 %add_ln442_31, i8 %tmp_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 257 'add' 'add_ln442_15' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln442_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_60, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442]   --->   Operation 258 'partselect' 'trunc_ln442_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_8, i8 %add_ln442_8"   --->   Operation 259 'bitconcatenate' 'tmp_17_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i16 %tmp_17_i"   --->   Operation 260 'zext' 'zext_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln3, i8 %add_ln442"   --->   Operation 261 'bitconcatenate' 'tmp_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln885_30 = zext i16 %tmp_18_i"   --->   Operation 262 'zext' 'zext_ln885_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.78ns)   --->   "%add_ln885_45 = add i17 %zext_ln885, i17 %zext_ln885_30"   --->   Operation 263 'add' 'add_ln885_45' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_45, i32 16"   --->   Operation 264 'bitselect' 'tmp_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1691_45 = zext i1 %tmp_50"   --->   Operation 265 'zext' 'zext_ln1691_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_91 = add i16 %tmp_18_i, i16 %zext_ln1691_45"   --->   Operation 266 'add' 'add_ln229_91' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_62 = add i16 %add_ln229_91, i16 %tmp_17_i"   --->   Operation 267 'add' 'add_ln229_62' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_62, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 268 'partselect' 'trunc_ln4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_9, i8 %add_ln442_9"   --->   Operation 269 'bitconcatenate' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln885_31 = zext i16 %tmp_19_i"   --->   Operation 270 'zext' 'zext_ln885_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_1, i8 %add_ln442_1"   --->   Operation 271 'bitconcatenate' 'tmp_20_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln885_32 = zext i16 %tmp_20_i"   --->   Operation 272 'zext' 'zext_ln885_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.78ns)   --->   "%add_ln885_46 = add i17 %zext_ln885_31, i17 %zext_ln885_32"   --->   Operation 273 'add' 'add_ln885_46' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_46, i32 16"   --->   Operation 274 'bitselect' 'tmp_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1691_46 = zext i1 %tmp_51"   --->   Operation 275 'zext' 'zext_ln1691_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_92 = add i16 %tmp_20_i, i16 %zext_ln1691_46"   --->   Operation 276 'add' 'add_ln229_92' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_64 = add i16 %add_ln229_92, i16 %tmp_19_i"   --->   Operation 277 'add' 'add_ln229_64' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln452_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_64, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 278 'partselect' 'trunc_ln452_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_21_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_s, i8 %add_ln442_10"   --->   Operation 279 'bitconcatenate' 'tmp_21_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln885_33 = zext i16 %tmp_21_i"   --->   Operation 280 'zext' 'zext_ln885_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_2, i8 %add_ln442_2"   --->   Operation 281 'bitconcatenate' 'tmp_22_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln885_34 = zext i16 %tmp_22_i"   --->   Operation 282 'zext' 'zext_ln885_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.78ns)   --->   "%add_ln885_47 = add i17 %zext_ln885_33, i17 %zext_ln885_34"   --->   Operation 283 'add' 'add_ln885_47' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_47, i32 16"   --->   Operation 284 'bitselect' 'tmp_52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1691_47 = zext i1 %tmp_52"   --->   Operation 285 'zext' 'zext_ln1691_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_93 = add i16 %tmp_22_i, i16 %zext_ln1691_47"   --->   Operation 286 'add' 'add_ln229_93' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_66 = add i16 %add_ln229_93, i16 %tmp_21_i"   --->   Operation 287 'add' 'add_ln229_66' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln452_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_66, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 288 'partselect' 'trunc_ln452_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_23_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_10, i8 %add_ln442_11"   --->   Operation 289 'bitconcatenate' 'tmp_23_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln885_35 = zext i16 %tmp_23_i"   --->   Operation 290 'zext' 'zext_ln885_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_24_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_3, i8 %add_ln442_3"   --->   Operation 291 'bitconcatenate' 'tmp_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln885_36 = zext i16 %tmp_24_i"   --->   Operation 292 'zext' 'zext_ln885_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.78ns)   --->   "%add_ln885_48 = add i17 %zext_ln885_35, i17 %zext_ln885_36"   --->   Operation 293 'add' 'add_ln885_48' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_48, i32 16"   --->   Operation 294 'bitselect' 'tmp_53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1691_48 = zext i1 %tmp_53"   --->   Operation 295 'zext' 'zext_ln1691_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_94 = add i16 %tmp_24_i, i16 %zext_ln1691_48"   --->   Operation 296 'add' 'add_ln229_94' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_68 = add i16 %add_ln229_94, i16 %tmp_23_i"   --->   Operation 297 'add' 'add_ln229_68' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln452_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_68, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 298 'partselect' 'trunc_ln452_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_25_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_11, i8 %add_ln442_12"   --->   Operation 299 'bitconcatenate' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln885_37 = zext i16 %tmp_25_i"   --->   Operation 300 'zext' 'zext_ln885_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_26_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_4, i8 %add_ln442_4"   --->   Operation 301 'bitconcatenate' 'tmp_26_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln885_38 = zext i16 %tmp_26_i"   --->   Operation 302 'zext' 'zext_ln885_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln885_49 = add i17 %zext_ln885_37, i17 %zext_ln885_38"   --->   Operation 303 'add' 'add_ln885_49' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_49, i32 16"   --->   Operation 304 'bitselect' 'tmp_54' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1691_49 = zext i1 %tmp_54"   --->   Operation 305 'zext' 'zext_ln1691_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_95 = add i16 %tmp_26_i, i16 %zext_ln1691_49"   --->   Operation 306 'add' 'add_ln229_95' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_69 = add i16 %add_ln229_95, i16 %tmp_25_i"   --->   Operation 307 'add' 'add_ln229_69' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_27_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_12, i8 %add_ln442_13"   --->   Operation 308 'bitconcatenate' 'tmp_27_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln885_40 = zext i16 %tmp_27_i"   --->   Operation 309 'zext' 'zext_ln885_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_28_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_5, i8 %add_ln442_5"   --->   Operation 310 'bitconcatenate' 'tmp_28_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln885_41 = zext i16 %tmp_28_i"   --->   Operation 311 'zext' 'zext_ln885_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln885_50 = add i17 %zext_ln885_40, i17 %zext_ln885_41"   --->   Operation 312 'add' 'add_ln885_50' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_50, i32 16"   --->   Operation 313 'bitselect' 'tmp_55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1691_50 = zext i1 %tmp_55"   --->   Operation 314 'zext' 'zext_ln1691_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_96 = add i16 %tmp_28_i, i16 %zext_ln1691_50"   --->   Operation 315 'add' 'add_ln229_96' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_70 = add i16 %add_ln229_96, i16 %tmp_27_i"   --->   Operation 316 'add' 'add_ln229_70' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_29_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_13, i8 %add_ln442_14"   --->   Operation 317 'bitconcatenate' 'tmp_29_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln885_43 = zext i16 %tmp_29_i"   --->   Operation 318 'zext' 'zext_ln885_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_30_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_6, i8 %add_ln442_6"   --->   Operation 319 'bitconcatenate' 'tmp_30_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln885_44 = zext i16 %tmp_30_i"   --->   Operation 320 'zext' 'zext_ln885_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.78ns)   --->   "%add_ln885_51 = add i17 %zext_ln885_43, i17 %zext_ln885_44"   --->   Operation 321 'add' 'add_ln885_51' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_51, i32 16"   --->   Operation 322 'bitselect' 'tmp_56' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1691_51 = zext i1 %tmp_56"   --->   Operation 323 'zext' 'zext_ln1691_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_97 = add i16 %tmp_30_i, i16 %zext_ln1691_51"   --->   Operation 324 'add' 'add_ln229_97' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_71 = add i16 %add_ln229_97, i16 %tmp_29_i"   --->   Operation 325 'add' 'add_ln229_71' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_31_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_14, i8 %add_ln442_15"   --->   Operation 326 'bitconcatenate' 'tmp_31_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln885_46 = zext i16 %tmp_31_i"   --->   Operation 327 'zext' 'zext_ln885_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_32_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln442_7, i8 %add_ln442_7"   --->   Operation 328 'bitconcatenate' 'tmp_32_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln885_47 = zext i16 %tmp_32_i"   --->   Operation 329 'zext' 'zext_ln885_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln885_52 = add i17 %zext_ln885_47, i17 %zext_ln885_46"   --->   Operation 330 'add' 'add_ln885_52' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_52, i32 16"   --->   Operation 331 'bitselect' 'tmp_57' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1691_52 = zext i1 %tmp_57"   --->   Operation 332 'zext' 'zext_ln1691_52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_98 = add i16 %tmp_31_i, i16 %zext_ln1691_52"   --->   Operation 333 'add' 'add_ln229_98' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 334 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_72 = add i16 %add_ln229_98, i16 %tmp_32_i"   --->   Operation 334 'add' 'add_ln229_72' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln229_16 = zext i1 %tmp_50"   --->   Operation 335 'zext' 'zext_ln229_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452_4 = add i8 %add_ln442, i8 %zext_ln229_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 336 'add' 'add_ln452_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln452 = add i8 %add_ln452_4, i8 %add_ln442_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 337 'add' 'add_ln452' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln229_17 = zext i1 %tmp_51"   --->   Operation 338 'zext' 'zext_ln229_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452_5 = add i8 %add_ln442_1, i8 %zext_ln229_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 339 'add' 'add_ln452_5' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln452_1 = add i8 %add_ln452_5, i8 %add_ln442_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 340 'add' 'add_ln452_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln229_18 = zext i1 %tmp_52"   --->   Operation 341 'zext' 'zext_ln229_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452_6 = add i8 %add_ln442_2, i8 %zext_ln229_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 342 'add' 'add_ln452_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln452_2 = add i8 %add_ln452_6, i8 %add_ln442_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 343 'add' 'add_ln452_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln229_19 = zext i1 %tmp_53"   --->   Operation 344 'zext' 'zext_ln229_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln452_7 = add i8 %add_ln442_3, i8 %zext_ln229_19" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 345 'add' 'add_ln452_7' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln452_3 = add i8 %add_ln452_7, i8 %add_ln442_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452]   --->   Operation 346 'add' 'add_ln452_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln885_39 = zext i16 %add_ln229_69"   --->   Operation 347 'zext' 'zext_ln885_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln885_42 = zext i16 %add_ln229_70"   --->   Operation 348 'zext' 'zext_ln885_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln885_45 = zext i16 %add_ln229_71"   --->   Operation 349 'zext' 'zext_ln885_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln885_48 = zext i16 %add_ln229_72"   --->   Operation 350 'zext' 'zext_ln885_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_33_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln4, i8 %add_ln452"   --->   Operation 351 'bitconcatenate' 'tmp_33_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln885_49 = zext i16 %tmp_33_i"   --->   Operation 352 'zext' 'zext_ln885_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.78ns)   --->   "%add_ln885_53 = add i17 %zext_ln885_49, i17 %zext_ln885_39"   --->   Operation 353 'add' 'add_ln885_53' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_53, i32 16"   --->   Operation 354 'bitselect' 'tmp_58' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1691_53 = zext i1 %tmp_58"   --->   Operation 355 'zext' 'zext_ln1691_53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_99 = add i16 %add_ln229_69, i16 %zext_ln1691_53"   --->   Operation 356 'add' 'add_ln229_99' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_73 = add i16 %add_ln229_99, i16 %tmp_33_i"   --->   Operation 357 'add' 'add_ln229_73' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_34_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln452_1, i8 %add_ln452_1"   --->   Operation 358 'bitconcatenate' 'tmp_34_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln885_51 = zext i16 %tmp_34_i"   --->   Operation 359 'zext' 'zext_ln885_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.78ns)   --->   "%add_ln885_54 = add i17 %zext_ln885_51, i17 %zext_ln885_42"   --->   Operation 360 'add' 'add_ln885_54' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_54, i32 16"   --->   Operation 361 'bitselect' 'tmp_59' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1691_54 = zext i1 %tmp_59"   --->   Operation 362 'zext' 'zext_ln1691_54' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_100 = add i16 %add_ln229_70, i16 %zext_ln1691_54"   --->   Operation 363 'add' 'add_ln229_100' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_74 = add i16 %add_ln229_100, i16 %tmp_34_i"   --->   Operation 364 'add' 'add_ln229_74' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_35_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln452_2, i8 %add_ln452_2"   --->   Operation 365 'bitconcatenate' 'tmp_35_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln885_53 = zext i16 %tmp_35_i"   --->   Operation 366 'zext' 'zext_ln885_53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.78ns)   --->   "%add_ln885_55 = add i17 %zext_ln885_53, i17 %zext_ln885_45"   --->   Operation 367 'add' 'add_ln885_55' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_55, i32 16"   --->   Operation 368 'bitselect' 'tmp_60' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1691_55 = zext i1 %tmp_60"   --->   Operation 369 'zext' 'zext_ln1691_55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_101 = add i16 %add_ln229_71, i16 %zext_ln1691_55"   --->   Operation 370 'add' 'add_ln229_101' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_75 = add i16 %add_ln229_101, i16 %tmp_35_i"   --->   Operation 371 'add' 'add_ln229_75' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_36_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln452_3, i8 %add_ln452_3"   --->   Operation 372 'bitconcatenate' 'tmp_36_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln885_55 = zext i16 %tmp_36_i"   --->   Operation 373 'zext' 'zext_ln885_55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.78ns)   --->   "%add_ln885_56 = add i17 %zext_ln885_55, i17 %zext_ln885_48"   --->   Operation 374 'add' 'add_ln885_56' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_56, i32 16"   --->   Operation 375 'bitselect' 'tmp_61' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1691_56 = zext i1 %tmp_61"   --->   Operation 376 'zext' 'zext_ln1691_56' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_102 = add i16 %add_ln229_72, i16 %zext_ln1691_56"   --->   Operation 377 'add' 'add_ln229_102' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_76 = add i16 %add_ln229_102, i16 %tmp_36_i"   --->   Operation 378 'add' 'add_ln229_76' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln885_50 = zext i16 %add_ln229_73"   --->   Operation 379 'zext' 'zext_ln885_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln885_52 = zext i16 %add_ln229_74"   --->   Operation 380 'zext' 'zext_ln885_52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln885_54 = zext i16 %add_ln229_75"   --->   Operation 381 'zext' 'zext_ln885_54' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln885_56 = zext i16 %add_ln229_76"   --->   Operation 382 'zext' 'zext_ln885_56' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.78ns)   --->   "%add_ln885_57 = add i17 %zext_ln885_54, i17 %zext_ln885_50"   --->   Operation 383 'add' 'add_ln885_57' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.78ns)   --->   "%add_ln885_58 = add i17 %zext_ln885_56, i17 %zext_ln885_52"   --->   Operation 384 'add' 'add_ln885_58' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_57, i32 16"   --->   Operation 385 'bitselect' 'tmp_62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1691_57 = zext i1 %tmp_62"   --->   Operation 386 'zext' 'zext_ln1691_57' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_103 = add i16 %add_ln229_73, i16 %zext_ln1691_57"   --->   Operation 387 'add' 'add_ln229_103' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_77 = add i16 %add_ln229_103, i16 %add_ln229_75"   --->   Operation 388 'add' 'add_ln229_77' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_58, i32 16"   --->   Operation 389 'bitselect' 'tmp_63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1691_59 = zext i1 %tmp_63"   --->   Operation 390 'zext' 'zext_ln1691_59' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_104 = add i16 %add_ln229_74, i16 %zext_ln1691_59"   --->   Operation 391 'add' 'add_ln229_104' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_78 = add i16 %add_ln229_104, i16 %add_ln229_76"   --->   Operation 392 'add' 'add_ln229_78' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1691_58 = zext i16 %add_ln229_77"   --->   Operation 393 'zext' 'zext_ln1691_58' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln885_57 = zext i16 %add_ln229_78"   --->   Operation 394 'zext' 'zext_ln885_57' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.78ns)   --->   "%add_ln885_59 = add i17 %zext_ln885_57, i17 %zext_ln1691_58"   --->   Operation 395 'add' 'add_ln885_59' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_59, i32 16"   --->   Operation 396 'bitselect' 'tmp_64' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1691_60 = zext i1 %tmp_64"   --->   Operation 397 'zext' 'zext_ln1691_60' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_105 = add i16 %add_ln229_77, i16 %zext_ln1691_60"   --->   Operation 398 'add' 'add_ln229_105' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_79 = add i16 %add_ln229_105, i16 %add_ln229_78"   --->   Operation 399 'add' 'add_ln229_79' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 400 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln229_79, i16 65535"   --->   Operation 400 'icmp' 'icmp_ln1064' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 401 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %validChecksumFifo, i1 %icmp_ln1064" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 401 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln476 = br void %ip_handler_check_ipv4_checksum<32>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:476]   --->   Operation 402 'br' 'br_ln476' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 403 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	fifo read operation ('iph_subSumsFifoOut_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'iph_subSumsFifoOut' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [15]  (1.17 ns)
	'add' operation ('add_ln885') [52]  (0.791 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln442_16', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442) [58]  (0 ns)
	'add' operation ('add_ln442', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442) [59]  (0.838 ns)
	'add' operation ('add_ln885_45') [260]  (0.785 ns)
	'add' operation ('add_ln229_91') [264]  (0 ns)
	'add' operation ('add_ln229_62') [265]  (0.675 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln452_4', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452) [266]  (0 ns)
	'add' operation ('add_ln452', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452) [267]  (0.838 ns)
	'add' operation ('add_ln885_53') [350]  (0.785 ns)
	'add' operation ('add_ln229_99') [353]  (0 ns)
	'add' operation ('add_ln229_73') [354]  (0.675 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	'add' operation ('add_ln885_57') [380]  (0.785 ns)
	'add' operation ('add_ln229_103') [384]  (0 ns)
	'add' operation ('add_ln229_77') [385]  (0.675 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln885_59') [392]  (0.785 ns)
	'add' operation ('add_ln229_105') [395]  (0 ns)
	'add' operation ('add_ln229_79') [396]  (0.675 ns)
	'icmp' operation ('icmp_ln1064') [397]  (0.676 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'validChecksumFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [398]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
