SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/round_robin_arbiter.sv
TOPLEVEL        = round_robin_arbiter
MODULE          = test_round_robin_arbiter
PYTHONPATH      = /src
HASH            = 5-enhanced-round-robin-arbiter-with-priority-handling-fairness-timeout-and-idle-mode-detection