ARM GAS  /tmp/ccayYrnS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sysclock.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemClock_Config,"ax",%progbits
  18              		.align	1
  19              		.global	SystemClock_Config
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SystemClock_Config:
  26              	.LFB123:
  27              		.file 1 "../../core/platform/octa/src/sysclock.c"
   1:../../core/platform/octa/src/sysclock.c **** #include "sysclock.h"
   2:../../core/platform/octa/src/sysclock.c **** /**
   3:../../core/platform/octa/src/sysclock.c ****   * @brief System Clock Configuration
   4:../../core/platform/octa/src/sysclock.c ****   * @retval None
   5:../../core/platform/octa/src/sysclock.c ****   */
   6:../../core/platform/octa/src/sysclock.c **** void SystemClock_Config(void)
   7:../../core/platform/octa/src/sysclock.c **** {
  28              		.loc 1 7 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 232
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 BBB0     		sub	sp, sp, #236
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 240
   8:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  39              		.loc 1 8 0
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 2AA8     		add	r0, sp, #168
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
   9:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  45              		.loc 1 9 0
  46 000e 0021     		movs	r1, #0
  47 0010 2491     		str	r1, [sp, #144]
  48 0012 2591     		str	r1, [sp, #148]
  49 0014 2691     		str	r1, [sp, #152]
ARM GAS  /tmp/ccayYrnS.s 			page 2


  50 0016 2791     		str	r1, [sp, #156]
  51 0018 2891     		str	r1, [sp, #160]
  10:../../core/platform/octa/src/sysclock.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  52              		.loc 1 10 0
  53 001a 8C22     		movs	r2, #140
  54 001c 01A8     		add	r0, sp, #4
  55 001e FFF7FEFF 		bl	memset
  56              	.LVL1:
  11:../../core/platform/octa/src/sysclock.c **** 
  12:../../core/platform/octa/src/sysclock.c ****   /**Initializes the CPU, AHB and APB busses clocks 
  13:../../core/platform/octa/src/sysclock.c ****   */
  14:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
  57              		.loc 1 14 0
  58 0022 1823     		movs	r3, #24
  59 0024 2993     		str	r3, [sp, #164]
  15:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  60              		.loc 1 15 0
  61 0026 0122     		movs	r2, #1
  62 0028 2E92     		str	r2, [sp, #184]
  16:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  63              		.loc 1 16 0
  64 002a 2F92     		str	r2, [sp, #188]
  17:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  18:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
  65              		.loc 1 18 0
  66 002c 9023     		movs	r3, #144
  67 002e 3193     		str	r3, [sp, #196]
  19:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  68              		.loc 1 19 0
  69 0030 0223     		movs	r3, #2
  70 0032 3393     		str	r3, [sp, #204]
  20:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  71              		.loc 1 20 0
  72 0034 3492     		str	r2, [sp, #208]
  21:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLM = 5;
  73              		.loc 1 21 0
  74 0036 0522     		movs	r2, #5
  75 0038 3592     		str	r2, [sp, #212]
  22:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLN = 71;
  76              		.loc 1 22 0
  77 003a 4722     		movs	r2, #71
  78 003c 3692     		str	r2, [sp, #216]
  23:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  79              		.loc 1 23 0
  80 003e 3793     		str	r3, [sp, #220]
  24:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  81              		.loc 1 24 0
  82 0040 3893     		str	r3, [sp, #224]
  25:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
  83              		.loc 1 25 0
  84 0042 0623     		movs	r3, #6
  85 0044 3993     		str	r3, [sp, #228]
  26:../../core/platform/octa/src/sysclock.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  86              		.loc 1 26 0
  87 0046 29A8     		add	r0, sp, #164
  88 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
  89              	.LVL2:
ARM GAS  /tmp/ccayYrnS.s 			page 3


  90 004c 28BB     		cbnz	r0, .L7
  91              	.L2:
  27:../../core/platform/octa/src/sysclock.c ****   {
  28:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  29:../../core/platform/octa/src/sysclock.c ****   }
  30:../../core/platform/octa/src/sysclock.c ****   /**Initializes the CPU, AHB and APB busses clocks 
  31:../../core/platform/octa/src/sysclock.c ****   */
  32:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  92              		.loc 1 32 0
  93 004e 0F23     		movs	r3, #15
  94 0050 2493     		str	r3, [sp, #144]
  33:../../core/platform/octa/src/sysclock.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  34:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  95              		.loc 1 34 0
  96 0052 0323     		movs	r3, #3
  97 0054 2593     		str	r3, [sp, #148]
  35:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
  98              		.loc 1 35 0
  99 0056 9023     		movs	r3, #144
 100 0058 2693     		str	r3, [sp, #152]
  36:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 101              		.loc 1 36 0
 102 005a 4FF48063 		mov	r3, #1024
 103 005e 2793     		str	r3, [sp, #156]
  37:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 104              		.loc 1 37 0
 105 0060 0021     		movs	r1, #0
 106 0062 2891     		str	r1, [sp, #160]
  38:../../core/platform/octa/src/sysclock.c **** 
  39:../../core/platform/octa/src/sysclock.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 107              		.loc 1 39 0
 108 0064 24A8     		add	r0, sp, #144
 109 0066 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 110              	.LVL3:
 111 006a C8B9     		cbnz	r0, .L8
 112              	.L3:
  40:../../core/platform/octa/src/sysclock.c ****   {
  41:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  42:../../core/platform/octa/src/sysclock.c ****   }
  43:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 113              		.loc 1 43 0
 114 006c 114B     		ldr	r3, .L11
 115 006e 0193     		str	r3, [sp, #4]
  44:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_LPUART1
  45:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
  46:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_I2C4;
  47:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 116              		.loc 1 47 0
 117 0070 0023     		movs	r3, #0
 118 0072 1093     		str	r3, [sp, #64]
  48:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 119              		.loc 1 48 0
 120 0074 1193     		str	r3, [sp, #68]
  49:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 121              		.loc 1 49 0
 122 0076 1393     		str	r3, [sp, #76]
  50:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
ARM GAS  /tmp/ccayYrnS.s 			page 4


 123              		.loc 1 50 0
 124 0078 1493     		str	r3, [sp, #80]
  51:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 125              		.loc 1 51 0
 126 007a 1593     		str	r3, [sp, #84]
  52:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 127              		.loc 1 52 0
 128 007c 1693     		str	r3, [sp, #88]
  53:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 129              		.loc 1 53 0
 130 007e 1793     		str	r3, [sp, #92]
  54:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 131              		.loc 1 54 0
 132 0080 1893     		str	r3, [sp, #96]
  55:../../core/platform/octa/src/sysclock.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 133              		.loc 1 55 0
 134 0082 01A8     		add	r0, sp, #4
 135 0084 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 136              	.LVL4:
 137 0088 68B9     		cbnz	r0, .L9
 138              	.L4:
  56:../../core/platform/octa/src/sysclock.c ****   {
  57:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  58:../../core/platform/octa/src/sysclock.c ****   }
  59:../../core/platform/octa/src/sysclock.c ****   /**Configure the main internal regulator output voltage 
  60:../../core/platform/octa/src/sysclock.c ****   */
  61:../../core/platform/octa/src/sysclock.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 139              		.loc 1 61 0
 140 008a 4FF40070 		mov	r0, #512
 141 008e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 142              	.LVL5:
 143 0092 58B9     		cbnz	r0, .L10
 144              	.L1:
  62:../../core/platform/octa/src/sysclock.c ****   {
  63:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  64:../../core/platform/octa/src/sysclock.c ****   }
  65:../../core/platform/octa/src/sysclock.c **** }...
 145              		.loc 1 65 0
 146 0094 3BB0     		add	sp, sp, #236
 147              	.LCFI2:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 4
 150              		@ sp needed
 151 0096 5DF804FB 		ldr	pc, [sp], #4
 152              	.L7:
 153              	.LCFI3:
 154              		.cfi_restore_state
 155              	.LBB2:
  28:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 156              		.loc 1 28 0
 157 009a FFF7FEFF 		bl	Error_Handler
 158              	.LVL6:
 159 009e D6E7     		b	.L2
 160              	.L8:
 161              	.LBE2:
 162              	.LBB3:
  41:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
ARM GAS  /tmp/ccayYrnS.s 			page 5


 163              		.loc 1 41 0
 164 00a0 FFF7FEFF 		bl	Error_Handler
 165              	.LVL7:
 166 00a4 E2E7     		b	.L3
 167              	.L9:
 168              	.LBE3:
 169              	.LBB4:
  57:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 170              		.loc 1 57 0
 171 00a6 FFF7FEFF 		bl	Error_Handler
 172              	.LVL8:
 173 00aa EEE7     		b	.L4
 174              	.L10:
 175              	.LBE4:
 176              	.LBB5:
  63:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 177              		.loc 1 63 0
 178 00ac FFF7FEFF 		bl	Error_Handler
 179              	.LVL9:
 180              	.LBE5:
 181              		.loc 1 65 0
 182 00b0 F0E7     		b	.L1
 183              	.L12:
 184 00b2 00BF     		.align	2
 185              	.L11:
 186 00b4 F6011000 		.word	1049078
 187              		.cfi_endproc
 188              	.LFE123:
 190              		.text
 191              	.Letext0:
 192              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 193              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 194              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 195              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 196              		.file 6 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 197              		.file 7 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 198              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 199              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 200              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 201              		.file 11 "<built-in>"
ARM GAS  /tmp/ccayYrnS.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sysclock.c
     /tmp/ccayYrnS.s:18     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccayYrnS.s:25     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccayYrnS.s:186    .text.SystemClock_Config:00000000000000b4 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
Error_Handler
