<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p689" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_689{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_689{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_689{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_689{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_689{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_689{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_689{left:70px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_689{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_689{left:70px;bottom:1000px;}
#ta_689{left:96px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_689{left:70px;bottom:977px;}
#tc_689{left:96px;bottom:981px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_689{left:70px;bottom:931px;letter-spacing:-0.09px;}
#te_689{left:156px;bottom:931px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tf_689{left:70px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_689{left:70px;bottom:890px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_689{left:70px;bottom:873px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#ti_689{left:70px;bottom:823px;letter-spacing:-0.1px;}
#tj_689{left:156px;bottom:823px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tk_689{left:70px;bottom:799px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_689{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_689{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_689{left:70px;bottom:741px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#to_689{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_689{left:70px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_689{left:70px;bottom:657px;letter-spacing:-0.09px;}
#tr_689{left:156px;bottom:657px;letter-spacing:-0.11px;}
#ts_689{left:70px;bottom:633px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#tt_689{left:70px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_689{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tv_689{left:70px;bottom:531px;letter-spacing:0.17px;}
#tw_689{left:151px;bottom:531px;letter-spacing:0.19px;word-spacing:0.04px;}
#tx_689{left:150px;bottom:505px;letter-spacing:0.22px;}
#ty_689{left:70px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tz_689{left:70px;bottom:464px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_689{left:70px;bottom:447px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_689{left:70px;bottom:430px;letter-spacing:-0.16px;word-spacing:-1.36px;}
#t12_689{left:70px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_689{left:70px;bottom:396px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#t14_689{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_689{left:70px;bottom:363px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_689{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_689{left:70px;bottom:322px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t18_689{left:70px;bottom:263px;letter-spacing:0.14px;}
#t19_689{left:152px;bottom:263px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_689{left:70px;bottom:239px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_689{left:70px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_689{left:70px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#t1d_689{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1e_689{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1f_689{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_689{left:70px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_689{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_689{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_689{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_689{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_689{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_689{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_689{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts689" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg689Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg689" style="-webkit-user-select: none;"><object width="935" height="1210" data="689/689.svg" type="image/svg+xml" id="pdf689" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_689" class="t s1_689">Vol. 3B </span><span id="t2_689" class="t s1_689">18-51 </span>
<span id="t3_689" class="t s2_689">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_689" class="t s3_689">18.18.8.1 </span><span id="t5_689" class="t s3_689">Monitoring Dynamic Configuration </span>
<span id="t6_689" class="t s4_689">Both the IA32_QM_EVTSEL and IA32_PQR_ASSOC registers are accessible and modifiable at any time during </span>
<span id="t7_689" class="t s4_689">execution using RDMSR/WRMSR unless otherwise noted. When writing to these MSRs a #GP(0) will be generated </span>
<span id="t8_689" class="t s4_689">if any of the following conditions occur: </span>
<span id="t9_689" class="t s5_689">• </span><span id="ta_689" class="t s4_689">A reserved bit is modified, </span>
<span id="tb_689" class="t s5_689">• </span><span id="tc_689" class="t s4_689">An RMID exceeding the maxRMID is used. </span>
<span id="td_689" class="t s3_689">18.18.8.2 </span><span id="te_689" class="t s3_689">Monitoring Operation With Power Saving Features </span>
<span id="tf_689" class="t s4_689">Note that some advanced power management features such as deep package C-states may shrink the L3 cache </span>
<span id="tg_689" class="t s4_689">and cause CMT occupancy count to be reduced. MBM bandwidth counts may increase due to flushing cached data </span>
<span id="th_689" class="t s4_689">out of L3. </span>
<span id="ti_689" class="t s3_689">18.18.8.3 </span><span id="tj_689" class="t s3_689">Monitoring Operation with Other Operating Modes </span>
<span id="tk_689" class="t s4_689">The states in IA32_PQR_ASSOC and monitoring counter are unmodified across an SMI delivery. Thus, the execu- </span>
<span id="tl_689" class="t s4_689">tion of SMM handler code and SMM handler’s data can manifest as spurious contribution in the monitored data. </span>
<span id="tm_689" class="t s4_689">It is possible for an SMM handler to minimize the impact on of spurious contribution in the QOS monitoring </span>
<span id="tn_689" class="t s4_689">counters by reserving a dedicated RMID for monitoring the SMM handler. Such an SMM handler can save the previ- </span>
<span id="to_689" class="t s4_689">ously configured QOS Monitoring state immediately upon entering SMM, and restoring the QOS monitoring state </span>
<span id="tp_689" class="t s4_689">back to the prev-SMM RMID upon exit. </span>
<span id="tq_689" class="t s3_689">18.18.8.4 </span><span id="tr_689" class="t s3_689">Monitoring Operation with RAS Features </span>
<span id="ts_689" class="t s4_689">In general, the Reliability, Availability, and Serviceability (RAS) features present in Intel Platforms are not expected </span>
<span id="tt_689" class="t s4_689">to significantly affect shared resource monitoring counts. In cases where software RAS features cause memory </span>
<span id="tu_689" class="t s4_689">copies or cache accesses, these may be tracked and may influence the shared resource monitoring counter values. </span>
<span id="tv_689" class="t s6_689">18.19 </span><span id="tw_689" class="t s6_689">INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) ALLOCATION </span>
<span id="tx_689" class="t s6_689">FEATURES </span>
<span id="ty_689" class="t s4_689">The Intel Resource Director Technology (Intel RDT) feature set provides a set of allocation (resource control) capa- </span>
<span id="tz_689" class="t s4_689">bilities including Cache Allocation Technology (CAT) and Code and Data Prioritization (CDP). The Intel Xeon </span>
<span id="t10_689" class="t s4_689">processor E5 v4 family (and a subset of communication-focused processors in the Intel Xeon E5 v3 family) intro- </span>
<span id="t11_689" class="t s4_689">duce capabilities to configure and make use of the Cache Allocation Technology (CAT) mechanisms on the L3 cache. </span>
<span id="t12_689" class="t s4_689">Certain Intel Atom processors also provide support for control over the L2 cache, with capabilities as described </span>
<span id="t13_689" class="t s4_689">below. The programming interface for Cache Allocation Technology and for the more general allocation capabilities </span>
<span id="t14_689" class="t s4_689">are described in the rest of this chapter. The CAT and CDP capabilities, where architecturally supported, may be </span>
<span id="t15_689" class="t s4_689">detected and enumerated in software using the CPUID instruction, as described in this chapter. </span>
<span id="t16_689" class="t s4_689">The Intel Xeon Scalable Processor Family introduces the Memory Bandwidth Allocation (MBA) feature which </span>
<span id="t17_689" class="t s4_689">provides indirect control over the memory bandwidth available to CPU cores, and is discussed later in this chapter. </span>
<span id="t18_689" class="t s7_689">18.19.1 </span><span id="t19_689" class="t s7_689">Introduction to Cache Allocation Technology (CAT) </span>
<span id="t1a_689" class="t s4_689">Cache Allocation Technology enables an Operating System (OS), Hypervisor /Virtual Machine Manager (VMM) or </span>
<span id="t1b_689" class="t s4_689">similar system service management agent to specify the amount of cache space into which an application can fill </span>
<span id="t1c_689" class="t s4_689">(as a hint to hardware - certain features such as power management may override CAT settings). Specialized user- </span>
<span id="t1d_689" class="t s4_689">level implementations with minimal OS support are also possible, though not necessarily recommended (see notes </span>
<span id="t1e_689" class="t s4_689">below for OS/Hypervisor with respect to ring 3 software and virtual guests). Depending on the processor family, L2 </span>
<span id="t1f_689" class="t s4_689">or L3 cache allocation capability may be provided, and the technology is designed to scale across multiple cache </span>
<span id="t1g_689" class="t s4_689">levels and technology generations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
