# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final project.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../final project.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" \
"../../../../final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_0/cordic_0_stub.vhdl" \
"../../../../final project.srcs/sources_1/imports/FYP-FINAL/Cordic_final/Polar_to_rect.vhd" \
"../../../../final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_1/cordic_1_stub.vhdl" \
"../../../../final project.srcs/sources_1/imports/FYP-FINAL/Cordic_final/Rect_to_polar.vhd" \

# Do not sort compile order
nosort
