=====
SETUP
-0.653
18.361
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_1_s0
18.361
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_2_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_12_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_8_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_9_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_11_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_13_s0
18.359
=====
SETUP
-0.650
18.359
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_17_s0
18.359
=====
SETUP
-0.649
18.358
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_4_s0
18.358
=====
SETUP
-0.646
18.355
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_14_s0
18.355
=====
SETUP
-0.646
18.355
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_15_s0
18.355
=====
SETUP
-0.645
18.353
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n587_s5
15.789
16.242
u_v9958/u_command/n587_s2
17.191
17.644
u_v9958/u_command/n587_s0
17.891
18.353
u_v9958/u_command/ff_sx_19_s1
18.353
=====
SETUP
-0.640
18.349
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/ff_next_state_1_s16
14.769
15.324
u_v9958/u_command/ff_next_state_1_s12
15.597
16.050
u_v9958/u_command/n3739_s124
16.724
17.095
u_v9958/u_command/n3739_s123
17.779
18.349
u_v9958/u_command/ff_next_state_2_s0
18.349
=====
SETUP
-0.634
18.343
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n587_s5
15.789
16.242
u_v9958/u_command/n591_s1
17.188
17.559
u_v9958/u_command/n591_s4
17.972
18.343
u_v9958/u_command/ff_sx_15_s1
18.343
=====
SETUP
-0.621
18.329
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_5_s0
18.329
=====
SETUP
-0.619
18.328
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.511
6.964
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.214
8.731
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.144
9.515
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.774
11.227
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_3_s15
12.213
12.464
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s14
12.883
13.400
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s7
14.068
14.439
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3
14.443
14.896
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s2
15.309
15.864
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.929
17.300
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
17.957
18.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
18.328
=====
SETUP
-0.617
18.326
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_10_s0
18.326
=====
SETUP
-0.616
18.325
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n587_s5
15.789
16.242
u_v9958/u_command/n588_s1
17.054
17.603
u_v9958/u_command/n588_s0
17.776
18.325
u_v9958/u_command/ff_sx_18_s1
18.325
=====
SETUP
-0.609
18.317
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_dx[1]_1_s
11.818
12.388
u_v9958/u_command/w_next_dx[2]_1_s
12.388
12.424
u_v9958/u_command/w_next_dx[3]_1_s
12.424
12.459
u_v9958/u_command/w_next_dx[4]_1_s
12.459
12.494
u_v9958/u_command/w_next_dx[5]_1_s
12.494
12.529
u_v9958/u_command/w_next_dx[6]_1_s
12.529
12.564
u_v9958/u_command/w_next_dx[7]_1_s
12.564
12.600
u_v9958/u_command/w_next_dx[8]_1_s
12.600
12.635
u_v9958/u_command/w_next_dx[9]_1_s
12.635
13.105
u_v9958/u_command/n587_s8
13.109
13.664
u_v9958/u_command/n3858_s19
14.808
15.179
u_v9958/u_command/ff_cache_vram_valid_s19
15.353
15.806
u_v9958/u_command/ff_cache_vram_write_s16
16.495
16.957
u_v9958/u_command/ff_cache_vram_address_17_s18
17.131
17.593
u_v9958/u_command/ff_cache_vram_address_3_s0
18.317
=====
SETUP
-0.590
18.299
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n2032_s9
15.955
16.326
u_v9958/u_command/ff_ny_10_s5
16.762
17.224
u_v9958/u_command/ff_ny_7_s3
17.226
17.775
u_v9958/u_command/ff_ny_0_s1
18.299
=====
SETUP
-0.590
18.299
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n2032_s9
15.955
16.326
u_v9958/u_command/ff_ny_10_s5
16.762
17.224
u_v9958/u_command/ff_ny_7_s3
17.226
17.775
u_v9958/u_command/ff_ny_2_s1
18.299
=====
SETUP
-0.582
18.291
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.225
8.678
u_v9958/u_command/w_next_0_s2
10.047
10.418
u_v9958/u_command/w_next_1_s3
10.925
11.296
u_v9958/u_command/w_next_sx[1]_1_s
12.089
12.659
u_v9958/u_command/w_next_sx[2]_1_s
12.659
12.694
u_v9958/u_command/w_next_sx[3]_1_s
12.694
12.730
u_v9958/u_command/w_next_sx[4]_1_s
12.730
12.765
u_v9958/u_command/w_next_sx[5]_1_s
12.765
12.800
u_v9958/u_command/w_next_sx[6]_1_s
12.800
12.835
u_v9958/u_command/w_next_sx[7]_1_s
12.835
12.870
u_v9958/u_command/w_next_sx[8]_1_s
12.870
12.906
u_v9958/u_command/w_next_sx[9]_1_s
12.906
13.376
u_v9958/u_command/n587_s7
13.550
14.067
u_v9958/u_command/n587_s12
14.874
15.245
u_v9958/u_command/n3859_s13
15.927
16.482
u_v9958/u_command/n3854_s11
17.171
17.720
u_v9958/u_command/n3854_s8
17.721
18.291
u_v9958/u_command/ff_state_5_s1
18.291
=====
SETUP
-0.582
18.291
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.511
6.964
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.214
8.731
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.144
9.515
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.774
11.227
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_3_s15
12.213
12.464
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s14
12.883
13.400
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s7
14.068
14.439
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3
14.443
14.896
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s2
15.309
15.864
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.929
17.300
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
17.742
18.291
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
18.291
=====
SETUP
-0.582
18.291
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.511
6.964
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.214
8.731
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.144
9.515
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.774
11.227
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_3_s15
12.213
12.464
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s14
12.883
13.400
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s7
14.068
14.439
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3
14.443
14.896
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s2
15.309
15.864
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.929
17.300
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6870_s1
17.742
18.291
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
18.291
=====
SETUP
-0.582
18.291
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.511
6.964
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.214
8.731
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
9.144
9.515
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.774
11.227
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_3_s15
12.213
12.464
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s14
12.883
13.400
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s7
14.068
14.439
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3
14.443
14.896
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s2
15.309
15.864
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.929
17.300
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6868_s1
17.742
18.291
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
18.291
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.544
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.077
5.670
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.670
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.213
5.806
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.806
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.809
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.809
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_10_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_31_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_15_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
