Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Feb  3 16:16:56 2025
| Host         : csews194 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sram_512_8_timing_summary_routed.rpt -pb sram_512_8_timing_summary_routed.pb -rpx sram_512_8_timing_summary_routed.rpx -warn_on_violation
| Design       : sram_512_8
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4096)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8192)
5. checking no_input_delay (17)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4096)
---------------------------
 There are 4096 register/latch pins with no clock driven by root clock pin: wen (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8192)
---------------------------------------------------
 There are 8192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8200          inf        0.000                      0                 8200           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8200 Endpoints
Min Delay          8200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add[6]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.227ns  (logic 4.941ns (18.147%)  route 22.286ns (81.853%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  add[6] (IN)
                         net (fo=0)                   0.000     0.000    add[6]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  add_IBUF[6]_inst/O
                         net (fo=1505, routed)       16.872    17.815    add_IBUF[6]
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.939 r  dout_OBUF[0]_inst_i_131/O
                         net (fo=1, routed)           0.000    17.939    dout_OBUF[0]_inst_i_131_n_0
    SLICE_X51Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    18.184 r  dout_OBUF[0]_inst_i_56/O
                         net (fo=1, routed)           0.000    18.184    dout_OBUF[0]_inst_i_56_n_0
    SLICE_X51Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    18.288 r  dout_OBUF[0]_inst_i_19/O
                         net (fo=1, routed)           1.752    20.040    dout_OBUF[0]_inst_i_19_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.316    20.356 r  dout_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    20.356    dout_OBUF[0]_inst_i_7_n_0
    SLICE_X35Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    20.573 r  dout_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.717    22.291    dout_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.299    22.590 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.944    24.534    dout_OBUF[0]
    Y9                   OBUF (Prop_obuf_I_O)         2.693    27.227 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.227    dout[0]
    Y9                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.071ns  (logic 4.983ns (18.409%)  route 22.087ns (81.591%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       17.086    18.118    add_IBUF[5]
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.242 r  dout_OBUF[1]_inst_i_139/O
                         net (fo=1, routed)           0.000    18.242    dout_OBUF[1]_inst_i_139_n_0
    SLICE_X39Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    18.487 r  dout_OBUF[1]_inst_i_60/O
                         net (fo=1, routed)           0.000    18.487    dout_OBUF[1]_inst_i_60_n_0
    SLICE_X39Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    18.591 r  dout_OBUF[1]_inst_i_21/O
                         net (fo=1, routed)           0.753    19.344    dout_OBUF[1]_inst_i_21_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.316    19.660 r  dout_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000    19.660    dout_OBUF[1]_inst_i_7_n_0
    SLICE_X39Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    19.877 r  dout_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           2.125    22.002    dout_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.299    22.301 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.123    24.424    dout_OBUF[1]
    Y6                   OBUF (Prop_obuf_I_O)         2.646    27.071 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.071    dout[1]
    Y6                                                                r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.999ns  (logic 5.015ns (18.576%)  route 21.984ns (81.424%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       17.348    18.380    add_IBUF[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.504 r  dout_OBUF[6]_inst_i_141/O
                         net (fo=1, routed)           0.000    18.504    dout_OBUF[6]_inst_i_141_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    18.721 r  dout_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.000    18.721    dout_OBUF[6]_inst_i_61_n_0
    SLICE_X40Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    18.815 r  dout_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.715    19.530    dout_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.316    19.846 r  dout_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    19.846    dout_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    20.060 r  dout_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.798    21.859    dout_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.297    22.156 r  dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.123    24.278    dout_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.721    26.999 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.999    dout[6]
    U7                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.954ns  (logic 5.011ns (18.591%)  route 21.943ns (81.409%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       16.986    18.019    add_IBUF[5]
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.143 r  dout_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000    18.143    dout_OBUF[2]_inst_i_110_n_0
    SLICE_X42Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    18.384 r  dout_OBUF[2]_inst_i_46/O
                         net (fo=1, routed)           0.000    18.384    dout_OBUF[2]_inst_i_46_n_0
    SLICE_X42Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    18.482 r  dout_OBUF[2]_inst_i_14/O
                         net (fo=1, routed)           1.198    19.680    dout_OBUF[2]_inst_i_14_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.319    19.999 r  dout_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    19.999    dout_OBUF[2]_inst_i_6_n_0
    SLICE_X35Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    20.237 r  dout_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.660    21.897    dout_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.298    22.195 r  dout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.098    24.293    dout_OBUF[2]
    Y7                   OBUF (Prop_obuf_I_O)         2.661    26.954 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.954    dout[2]
    Y7                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.854ns  (logic 4.983ns (18.554%)  route 21.872ns (81.446%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       17.067    18.099    add_IBUF[5]
    SLICE_X39Y18         LUT6 (Prop_lut6_I4_O)        0.124    18.223 r  dout_OBUF[4]_inst_i_138/O
                         net (fo=1, routed)           0.000    18.223    dout_OBUF[4]_inst_i_138_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.238    18.461 r  dout_OBUF[4]_inst_i_60/O
                         net (fo=1, routed)           0.000    18.461    dout_OBUF[4]_inst_i_60_n_0
    SLICE_X39Y18         MUXF8 (Prop_muxf8_I0_O)      0.104    18.565 r  dout_OBUF[4]_inst_i_21/O
                         net (fo=1, routed)           0.756    19.321    dout_OBUF[4]_inst_i_21_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.316    19.637 r  dout_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    19.637    dout_OBUF[4]_inst_i_7_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    19.854 r  dout_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.927    21.781    dout_OBUF[4]_inst_i_2_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.299    22.080 r  dout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.121    24.202    dout_OBUF[4]
    T9                   OBUF (Prop_obuf_I_O)         2.652    26.854 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.854    dout[4]
    T9                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.629ns  (logic 4.939ns (18.547%)  route 21.690ns (81.453%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       16.134    17.166    add_IBUF[5]
    SLICE_X27Y2          LUT6 (Prop_lut6_I4_O)        0.124    17.290 r  dout_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.000    17.290    dout_OBUF[3]_inst_i_120_n_0
    SLICE_X27Y2          MUXF7 (Prop_muxf7_I0_O)      0.212    17.502 r  dout_OBUF[3]_inst_i_51/O
                         net (fo=1, routed)           0.000    17.502    dout_OBUF[3]_inst_i_51_n_0
    SLICE_X27Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    17.596 r  dout_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.443    19.039    dout_OBUF[3]_inst_i_16_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.316    19.355 r  dout_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    19.355    dout_OBUF[3]_inst_i_6_n_0
    SLICE_X34Y10         MUXF7 (Prop_muxf7_I0_O)      0.209    19.564 r  dout_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           2.171    21.735    dout_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.297    22.032 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.942    23.974    dout_OBUF[3]
    U10                  OBUF (Prop_obuf_I_O)         2.655    26.629 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.629    dout[3]
    U10                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.559ns  (logic 4.960ns (18.674%)  route 21.600ns (81.326%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       16.582    17.614    add_IBUF[5]
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.738 r  dout_OBUF[7]_inst_i_111/O
                         net (fo=1, routed)           0.000    17.738    dout_OBUF[7]_inst_i_111_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245    17.983 r  dout_OBUF[7]_inst_i_46/O
                         net (fo=1, routed)           0.000    17.983    dout_OBUF[7]_inst_i_46_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    18.087 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.899    18.986    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.316    19.302 r  dout_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000    19.302    dout_OBUF[7]_inst_i_6_n_0
    SLICE_X32Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    19.511 r  dout_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.797    21.308    dout_OBUF[7]_inst_i_2_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.297    21.605 r  dout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.322    23.927    dout_OBUF[7]
    V5                   OBUF (Prop_obuf_I_O)         2.632    26.559 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    26.559    dout[7]
    V5                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.245ns  (logic 4.992ns (19.021%)  route 21.253ns (80.979%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       16.000    17.032    add_IBUF[5]
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  dout_OBUF[5]_inst_i_120/O
                         net (fo=1, routed)           0.000    17.156    dout_OBUF[5]_inst_i_120_n_0
    SLICE_X30Y6          MUXF7 (Prop_muxf7_I0_O)      0.209    17.365 r  dout_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.000    17.365    dout_OBUF[5]_inst_i_51_n_0
    SLICE_X30Y6          MUXF8 (Prop_muxf8_I1_O)      0.088    17.453 r  dout_OBUF[5]_inst_i_16/O
                         net (fo=1, routed)           1.132    18.585    dout_OBUF[5]_inst_i_16_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.319    18.904 r  dout_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    18.904    dout_OBUF[5]_inst_i_6_n_0
    SLICE_X34Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    19.113 r  dout_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.998    21.111    dout_OBUF[5]_inst_i_2_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.297    21.408 r  dout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.123    23.531    dout_OBUF[5]
    V7                   OBUF (Prop_obuf_I_O)         2.714    26.245 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.245    dout[5]
    V7                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            out_reg[3][21][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.802ns  (logic 1.156ns (5.838%)  route 18.646ns (94.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       17.116    18.148    add_IBUF[5]
    SLICE_X20Y2          LUT5 (Prop_lut5_I2_O)        0.124    18.272 r  out[3][21][7]_i_1/O
                         net (fo=8, routed)           1.530    19.802    out[3][21][7]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  out_reg[3][21][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add[5]
                            (input port)
  Destination:            out_reg[3][21][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.802ns  (logic 1.156ns (5.838%)  route 18.646ns (94.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  add[5] (IN)
                         net (fo=0)                   0.000     0.000    add[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  add_IBUF[5]_inst/O
                         net (fo=1505, routed)       17.116    18.148    add_IBUF[5]
    SLICE_X20Y2          LUT5 (Prop_lut5_I2_O)        0.124    18.272 r  out[3][21][7]_i_1/O
                         net (fo=8, routed)           1.530    19.802    out[3][21][7]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  out_reg[3][21][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            out_reg[5][16][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.253ns (43.004%)  route 0.335ns (56.996%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  din_IBUF[2]_inst/O
                         net (fo=512, routed)         0.335     0.589    din_IBUF[2]
    SLICE_X1Y16          FDRE                                         r  out_reg[5][16][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            out_reg[15][14][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.242ns (40.267%)  route 0.359ns (59.733%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    Y8                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  din_IBUF[7]_inst/O
                         net (fo=512, routed)         0.359     0.601    din_IBUF[7]
    SLICE_X1Y23          FDRE                                         r  out_reg[15][14][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            out_reg[2][16][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.230ns (36.940%)  route 0.392ns (63.060%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W9                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  din_IBUF[3]_inst/O
                         net (fo=512, routed)         0.392     0.621    din_IBUF[3]
    SLICE_X3Y15          FDRE                                         r  out_reg[2][16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            out_reg[10][16][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.230ns (35.884%)  route 0.410ns (64.116%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W9                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  din_IBUF[3]_inst/O
                         net (fo=512, routed)         0.410     0.640    din_IBUF[3]
    SLICE_X2Y14          FDRE                                         r  out_reg[10][16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            out_reg[12][14][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.253ns (38.485%)  route 0.405ns (61.515%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  din_IBUF[2]_inst/O
                         net (fo=512, routed)         0.405     0.658    din_IBUF[2]
    SLICE_X1Y18          FDRE                                         r  out_reg[12][14][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            out_reg[0][16][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.247ns (37.464%)  route 0.412ns (62.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  din_IBUF[4]_inst/O
                         net (fo=512, routed)         0.412     0.659    din_IBUF[4]
    SLICE_X1Y15          FDRE                                         r  out_reg[0][16][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            out_reg[10][16][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.247ns (36.661%)  route 0.427ns (63.339%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  din_IBUF[4]_inst/O
                         net (fo=512, routed)         0.427     0.674    din_IBUF[4]
    SLICE_X4Y14          FDRE                                         r  out_reg[10][16][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            out_reg[14][17][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.232ns (33.258%)  route 0.466ns (66.742%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF[1]_inst/O
                         net (fo=512, routed)         0.466     0.699    din_IBUF[1]
    SLICE_X1Y11          FDRE                                         r  out_reg[14][17][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            out_reg[14][16][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.230ns (32.794%)  route 0.470ns (67.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W9                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  din_IBUF[3]_inst/O
                         net (fo=512, routed)         0.470     0.700    din_IBUF[3]
    SLICE_X3Y14          FDRE                                         r  out_reg[14][16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            out_reg[11][16][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.253ns (35.927%)  route 0.451ns (64.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  din_IBUF[2]_inst/O
                         net (fo=512, routed)         0.451     0.704    din_IBUF[2]
    SLICE_X2Y17          FDRE                                         r  out_reg[11][16][2]/D
  -------------------------------------------------------------------    -------------------





