================================================================================ 
Commit: 79d98cda72b33b19029118e54b50831fc17bf626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:37 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5235_00

[Feature Description]
Update BIOS version to 5235_00

[Resolution]
Update BIOS version to 5235_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jun 7 16:33:28 2024 +0800
Change-Id: I928f1568233c0e874ceff9920b66b248cd39f444
Original commit hash: 4aa36327f2596ff8f4d4c3e95bf3439f5d11e208

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0f66725b529c1ed6b892d4d1e3760b8cf9b3b3ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:32 2024 +0800 
-------------------------------------------------------------------------------- 
The system can't work loading 100% after set Max Non-Turbo.

[Issue Description]
Read the wrong value of MaxNonTurboLimRatio cause system
can't work loading 100%.

[Resolution]
Reduce Code Complexity Risk

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
RaptorLake

Hsd-es-id: 15016008860
Original commit date: Tue May 7 14:33:16 2024 +0800
Change-Id: I302a177fcb108a4244882412640549d271f56aa6
Original commit hash: 498636ba30d510fab14f3a30abfa2e1e0fadc850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: 57955bd6b78a8bcd8898c976edd8d2c1f186d4cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:25 2024 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000127 update for RPL J0

[Feature Description]
Updated patch 0x00000127 for RPL B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15016200099
Original commit date: Thu Jun 6 13:50:24 2024 +0800
Change-Id: Ica97f0aee5703c1c610bf363003b3311bff2417a
Original commit hash: fb13deb8eb5bb536c171b8895a22b79c2e2577de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c5895867e57eb60a4f37e3bfbd788ec10b7cbab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:20 2024 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00004123 update for RPL J0

[Feature Description]
Updated patch 0x00004123 for RPL J0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15016200099
Original commit date: Thu Jun 6 13:48:23 2024 +0800
Change-Id: Ic16d2f5770ad07a993951f4bb2faadd7d5840301
Original commit hash: 2e78c198e0d6b1148bd48dd0778fab3b25e2011f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d7e616b10f7d6b4b636f4f045dda75015f4d7e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:14 2024 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000435 update for ADL L0

[Feature Description]
Updated patch 0x00000435 for ADLS L0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15016200099
Original commit date: Thu Jun 6 13:45:16 2024 +0800
Change-Id: I3f23f5789a0a05e91c517d3ca657d99a970922bd
Original commit hash: ec6cf2fed0939c52d5da2f593d962d5b979fdadd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 320761954fa4081009b686eb5b908b9e4a04544a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:09 2024 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000037 update for ADL C0

[Feature Description]
Updated patch 0x00000037 for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15016200099
Original commit date: Thu Jun 6 13:42:56 2024 +0800
Change-Id: Ide8b7fb69999f7ec3994c3ce08d55da57d025470
Original commit hash: 8ced44c7e6a1cf10d95a68d64d0b290571bda78d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 96e0880cf0be78a20e054a7c41ee02058ebf7df3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:26:04 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fix Network interface unable to detect when boot up RPL-S17

[Issue Description]
Network interface unable to detect when boot up RPL-S17

[Resolution]
Make sure LAN relative pcd is updated before Gpio initialize

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 14022465932
Original commit date: Thu May 30 00:22:38 2024 +0800
Change-Id: I5ba30a682140ba946da623a71e3946056e556040
Original commit hash: 04a59c440fb419330854ad316d49c6b3ed2b6f43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Include/Library/PlatformInitAdvancedPostMem.h
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemLib.inf

================================================================================ 
Commit: dfddfcc972fe532a046f47903ec724edbc2e8395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:52 2024 +0800 
-------------------------------------------------------------------------------- 
[CNV][RPL-R] Add WBEM UEFI variable

[Feature Description]
Add UEFI variable 3200MHz Bandwidth Enablement per MCC

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Refresh

Hsd-es-id: 15016074460
Original commit date: Fri May 24 20:50:21 2024 +0800
Change-Id: I485d086069faf960ef36c17349ed9c3cb7ea49a3
Original commit hash: 58c68ccb259b4339c2a1fdef5a1209c50db94536

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: c4b3205a6cd592add6cb60b06e4495b28ff869d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:45 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Refresh] RPL Refresh Camera DC2
[Feature Description]
Patch the RPL refresh camera DC2 patch table

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
U P

Hsd-es-id: 15015824450
Original commit date: Sun Apr 14 19:56:58 2024 -0700
Change-Id: I7db9e24424c2dcbdbd050a07768bb977278dd66d
Original commit hash: 7de163d0dbb728ffed361e2a12c8890138f08de3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: dddf8b621f17971b9c8c0ee36424a5fd93b3752e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:40 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-H Refresh] Set Enable UCSI by default

[Issue Description]
USBC Connector manager selection is disable

[Resolution]
Set Enable UCSI by default

Package/Module:AlderLakeBoardPkg/AlderLakePBoards

[Impacted Platform]
RPLP DDR5

Hsd-es-id: 16023867946
Original commit date: Thu Apr 18 14:53:43 2024 +0800
Change-Id: I55152eab76c60d64367d4d12a764441491752c6f
Original commit hash: daf87ae5c0b56b6cfb22661e31a1d4fc424cd676

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: dccc9e71cf9461fa1ff673b1401290ce7eca3d87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:34 2024 +0800 
-------------------------------------------------------------------------------- 
Fix _PLD issue

[Issue Description]
currently the _PLD of some Usb Ports return
wrong buffer length

[Resolution]
return the correct buffer length in _PLD method

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 15015750022
Original commit date: Mon Apr 1 15:23:19 2024 +0800
Change-Id: I0ea7027234c5bf56fa81158cc048c3a237f82387
Original commit hash: 0f7d390031d9669153131a950ea436b488b7a7c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlMLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS12Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlpDdr5MrRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplPxRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS14Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS19Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSHmpRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl

================================================================================ 
Commit: cde34ec92e6092f2a3cf8a288dd95122e4c62d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:26 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL] Both igfx and external graphics were set as primary
display after enabling Internal Graphics

[Issue Description]
Both igfx and external graphics were set as primary display when primary
display is external video controller and Internal Graphics was enabled.

[Resolution]
In that case, deleting additional igfx device path to avoid connecting
gfx device with COnOut variable.

Package/Module:
PlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15015571542
Original commit date: Tue Mar 5 15:01:22 2024 +0800
Change-Id: I812b253866e22e91af3bf9cead0cc6498860f6d6
Original commit hash: 97fb432de0738d9cb85b94642e89628e534ea493

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 2258b24bbb3c9b91313b9df8f1d51e45bb81b48c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:20 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.229

Hsd-es-id: N/A
Original commit date: Fri May 10 10:51:29 2024 -0700
Original commit hash: d55b595a8af24778f881082fcf0d6ca2e29bfe7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 887652478f01d432625f292fd1e6077bf9d8edef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:15 2024 +0800 
-------------------------------------------------------------------------------- 
improve RMT margin for specific dimm on RPL-Hx refresh

[Feature Description]
improve RMT margin for specific dimm on RPL-Hx refresh

Package/Module:

[Impacted Platform]
RPL-Hx refresh

Hsd-es-id: 15015267907
Original commit date: Thu Feb 1 10:14:56 2024 +0800
Change-Id: Ib177b117ec0712e7ee5a28eb842eb75a0fede089
Original commit hash: 82e9715b1131a7901a992723d48205591268e9de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d2413e686133115ede0e65c65d8487b606dd0b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:25:07 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.228

Hsd-es-id: N/A
Original commit date: Mon Apr 29 09:08:36 2024 -0700
Original commit hash: d30225faecfc6d72f8c408d754f1f8e883d1364e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee536ae5b7178d99e9b571e453d40ada53f985d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:57 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.227

Hsd-es-id: N/A
Original commit date: Tue Apr 9 18:05:22 2024 -0700
Original commit hash: f51bfc9a10e1d0bd6f8bbb3614aa14bb042ecc66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e11248defd39d6b7af45f433ed3a3005470beb09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:52 2024 +0800 
-------------------------------------------------------------------------------- 
Add MRC support for new CPUID

[Feature Description]
Add MRC support for new CPUID CPUID 0xD0670

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 16023617295
Original commit date: Mon Apr 1 18:56:17 2024 +0800
Change-Id: I3d7005bb46ecbdedf4b10877378404f4d504f548
Original commit hash: 817e3a75358bdb038921491244fa8d1a362afdd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 053f5091c76943f5908c5033ec456b915b69c27e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:46 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.226

Hsd-es-id: N/A
Original commit date: Fri Apr 5 22:15:27 2024 -0700
Original commit hash: b1e2bca59f40c789a4c0a4f0083c4caca20969b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a073ff0cee9cb1968e68af96f1837b500813c82c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:42 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-U] adjust read odt sweeping range for specific dram

[Feature Description]
adjust read odt sweeping range for specific dram by
changing
{OptRdDqOdt, {-8, 8}, {-8, 8}, {-8, 8}},
to
{OptRdDqOdt, {-3, 8}, {-3, 8}, {-3, 8}},
to solve LPDDR4X BSOD/MEMTEST ERROR issue

Package/Module: MRC

[Impacted Platform]
RPL-U

Hsd-es-id: 15014778407
Original commit date: Wed Nov 29 15:15:42 2023 +0800
Change-Id: I394f9a8e4da10a4f423b81d66f1ee1459bae0b65
Original commit hash: 1ddf4aab67332308ab4ac1dc7cf85e59a6d913ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9a6b5eaeed7e5f45b71f0209a098d5566e3864bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:33 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.225

Hsd-es-id: N/A
Original commit date: Thu Mar 28 18:59:43 2024 -0700
Original commit hash: d04f32e0b2dda021a4a58130ccc58ffcf0744ce2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c004b9a88aca29dc86fca2250293a22a50a71450 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:28 2024 +0800 
-------------------------------------------------------------------------------- 
5600 enabling

[Feature Description]
for specific dimm, mrc follows bellow setting:
DIMM ODT /// 1DPC 1R, 1DPC 2R
{{ 40, 0, 0, 40, 40 }, { 120, 0, 0, 40, 40 }}, // DIMM 0
{{ 40, 0, 0, 40, 40 }, { 120, 0, 0, 40, 40 }} // DIMM 1

DIMM DFE
TAP1: Mr129->Data8 = 89;
TAP2: Mr130->Data8 = 1;

RcompTarget
{ RdOdt, WrDS, WrDSCmd, WrDSCtl, WrDSClk } = { 55, 25, 30, 30, 27 };

TxEqCompCoeff
dqtx_cmn_txeqcompcoeff0 = 1
dqtx_cmn_txeqcompcoeff1 = 0
dqtx_cmn_txeqcompcoeff2 = 0

RxBias
rxbias_cmn_tailctl = 1
rxbias_cmn_biasicomp = 13
rxbias_cmn_vrefsel = 6

CTLE
dqrx_cmn_rxmctlecap = 0
dqrx_cmn_rxmctleeq = 0xe
dqrx_cmn_rxmctleres = 3

Package/Module: MRC

[Impacted Platform]
RPL refresh

Hsd-es-id: 15015105916
Original commit date: Fri Jan 12 16:44:08 2024 +0800
Change-Id: I5498e0befe601d43a6c9c6d9b35ab70a5e128916
Original commit hash: 3fa8b76c871ec47afe884f2a830864f280c156e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 08a754a8edfb22499b2bb8109bda5ec8dea0d1bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:21 2024 +0800 
-------------------------------------------------------------------------------- 
PD is not updating via Capsule method in RPL-H Refresh DDR5 Boards.

[Issue Description]
PD is not updating via Capsule method

[Resolution]
Enable the LPC I/O decoding for 0x6A0~0x6A7 as EC's extra I/O port

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPLH,RPLHx

Hsd-es-id: 16023938088,16024027471
Original commit date: Tue May 7 18:10:47 2024 +0800
Change-Id: Ib3b2e7493e9a9fea5814c2b940ea265bcbe97f8a
Original commit hash: ad696f1cb5eb7fec072ecebc3aef763c2bce431a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c41b2b4f7ebd97fc980893e81d0d11c0dbdf7495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:15 2024 +0800 
-------------------------------------------------------------------------------- 
Fixing the response to GET_BATTERY_INFORMATION primitive

[Issue Description]
GET_BATTERY_INFORMATION primitive was returning error.
The name of the battery participant was different
from the corresponding ACPI participant

[Resolution]
Fixed the mismatch between the value of the _UID
implemented in the battery ACPI object for OS.

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: 18037766669
Original commit date: Fri Apr 19 16:41:35 2024 -0700
Change-Id: Ic7f036cc3dfece110231dca9d3a2a66d42f0a408
Original commit hash: 5d487e3b12b247c8f49a1e0faddf8587a1fa3c45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/Bat1Real.asl

================================================================================ 
Commit: 7d4ab3f50470462214adb4af8393342a30c32f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:06 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5203_00

[Feature Description]
Update BIOS version to 5203_00

[Resolution]
Update BIOS version to 5203_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed May 15 09:36:17 2024 +0800
Change-Id: Ie460b8eba1040c678fbea6d650dce7ef9ddddf3b
Original commit hash: 3e5609987bbf092c887b68e49599cf29db055639

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc699f1bf0f7a5d5b19c934e4ba33fb78a45c8f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:24:00 2024 +0800 
-------------------------------------------------------------------------------- 
Revert to version 5134_00_217

Revert to version 5134_00_217

Hsd-es-id: N/A
Original commit date: Thu May 2 19:05:14 2024 +0800
Change-Id: Ib43c3b6593e4cb9952f82dad7ea8189cc5c18ae9
Original commit hash: 0ef047dff0fbe13fc10ce5b28b3076cefdbc4fe3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeFspBinPkg/Include/FspProducerDataHeader.h
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.fdf
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc
AlderLakePlatSamplePkg/EC/Asl/Bat1Real.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/AmtWifiProfileSyncProtocol.h
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.h
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersion.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersionFsp.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Include/Library/PlatformFspMultiPhaseLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 97580be26bd7120d01d729defef76ab9828311ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:43 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5173_00

[Feature Description]
Update BIOS version to 5173_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xE1
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Apr 24 14:33:52 2024 +0800
Change-Id: I88147e4871a63d087cb3df9e9b685b12cc30d6f9
Original commit hash: c3e85d7891ad21379eeb47041ed095240c77fc60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f8847ef0f71ad15735309c685f667e332b56586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:34 2024 +0800 
-------------------------------------------------------------------------------- 
Revert to 5045_00_207

[Feature Description]
Revert to 5045_00_207

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Apr 24 14:04:12 2024 +0800
Change-Id: I85180819019540e98b7c6fd8fb8791241ee5fb1e
Original commit hash: b49fed4c1b0fe0a9fbf9edd1ddf57b62c9fc01dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeFspBinPkg/Include/FspProducerDataHeader.h
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.fdf
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc
AlderLakePlatSamplePkg/EC/Asl/Bat1Real.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/WifiProfileSyncProtocol.h
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.h
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersion.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersionFsp.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Include/Library/PlatformFspMultiPhaseLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f09dfca5b8bd3a5b8e444ca7a0b77b3b0bdfecb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:18 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5134_00

[Feature Description]
Update BIOS version to 5134_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xDD
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Mar 28 20:59:14 2024 +0800
Change-Id: I8be8211737bd91578328d00091b7b598a1a1d777
Original commit hash: 242064fa86d35826e2b5fdf472b821da5d542f86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2bba84701b10200dc4a6c78bd422409f1f58f26a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:13 2024 +0800 
-------------------------------------------------------------------------------- 
BIOS support for new set of processor string names

[Feature Description]
Update BIOS to support new processor strings for the "Processor Family"
info of SMBIOS.

Package/Module:
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15015701788
Original commit date: Mon Mar 25 11:48:31 2024 +0800
Change-Id: Idbbfcc69c31cec74393b374d7eda4e0a0c3a0315
Original commit hash: 661858a2c618fe1e9b00f68f190e3ab0d453cbea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c

================================================================================ 
Commit: dc5767d848be616e08e78f15a689d6c88b0b46f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:09 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Refresh] RPL Refresh Camera GC

[Feature Description]
Patch the RPL refresh camera GC patch table

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
U P

Hsd-es-id: 15015613631
Original commit date: Tue Mar 12 01:32:22 2024 -0700
Change-Id: Ia44cc235e8d889ea54b5ab6790b40125f54aa7cd
Original commit hash: d5569a37499d5c7f0065b8e187ea55efa3bee46c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3367ef638f3b5c9958c0348a5e4ad68b919e4877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:23:01 2024 +0800 
-------------------------------------------------------------------------------- 
Backport FSP 2.4 from LNL/MTL to RPL

[Feature Description]
UEFI 2.9 Spec Support - Update for FSP 2.4

Package/Module:ClientOneSiliconPkg/Fsp,AlderLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15015667955
Original commit date: Wed Mar 20 18:25:09 2024 +0800
Change-Id: Ib0be3b1ef92903201085e7fa0eca895ce70de1a4
Original commit hash: 969feb94b7e2fddd67c5962bd60a2b0a76bddb5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/Include/FspProducerDataHeader.h
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.fdf
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Include/Library/PlatformFspMultiPhaseLib.h
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.c
ClientOneSiliconPkg/Library/BasePlatformFspMultiPhaseLib/BasePlatformFspMultiPhaseLib.inf

================================================================================ 
Commit: d91e9829de488bee66e1e67c474ef78712c8c7e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:54 2024 +0800 
-------------------------------------------------------------------------------- 
Rename WifiProfileSyncProtocol.h to AmtWifiProfileSyncProtocol.h

[Feature Description]
After update EDK2 to stable 2305, the file for
WifiProfileSyncProtocol.h has conflict. Need to rename
the name to avoid BIOS build issue.

Package/Module:
AlderLakeBoardPkg,
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15015642870
Original commit date: Fri Mar 15 14:17:41 2024 +0800
Change-Id: I29909e3f8be32ce1d169498137d63f59fc1b3447
Original commit hash: f278a52bad7106a76cdf31f87b4f0431a41fe708

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/AmtWifiProfileSyncProtocol.h
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b1ee672a51b274b8dc37aeee2399c7438200985a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:47 2024 +0800 
-------------------------------------------------------------------------------- 
Support EDK2 and EDK2Platform stable 2305

[Feature Description]
Update to support BIOS build after update
EDK2 and EDK2Platform stable 2305

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: 15015633942
Original commit date: Thu Mar 14 17:28:08 2024 +0800
Change-Id: I9f0a6a0e889ec339bfb1049b951123ab761513b6
Original commit hash: c0e05d832df9c1e4b2e1888f01fffe1c6151d614

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf

================================================================================ 
Commit: d3ba1cf03a1dc738c98e3b7a0360f37a330ab531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:39 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL] Call ME HiiBrowserData in RETRIEVE to comply with UEFI 2.9 spec.

[Feature Description]
Support the following UEFI spec change:
Ref UEFI_Spec_2_10_Agu29.pdf page 1694:
NOTE: EFI_FORM_BROWSER2_PROTOCOL.BrowserCallback() cannot be used with this
browser action because question values have not been retrieved yet.

Package/Module:
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15015531840
Original commit date: Thu Mar 14 10:13:43 2024 +0800
Change-Id: Ic96e2fe07d8bdbc2a16cec7758e203f8615ec820
Original commit hash: 24082669915145f799b595cb37991e27fbcb594c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 7833415295ffc3bbdf809add0e08f285eec27ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:33 2024 +0800 
-------------------------------------------------------------------------------- 
Update VTIO for not call HiiGetBrowserData in FORM_OPEN callback.

[Feature Description]
1. Support the following UEFI spec change:
Ref UEFI_Spec_2_10_Agu29.pdf page 1694:
NOTE: EFI_FORM_BROWSER2_PROTOCOL.BrowserCallback() cannot be used with this
browser action because question values have not been retrieved yet.

Remove HiiGetBrowserData() in EFI_BROWSER_ACTION_FORM_OPEN callback
function for VTIO setting of AcpiPath. Since HiiGetBrowserData() will call
BrowserCallback() at last.

Now use PlatformSetup.hfr for the default setting of VTIO AcpiPath, instead
of set it in EFI_BROWSER_ACTION_FORM_OPEN callback function.

2. Fix a bug about init value of VTIO AcpiPath length does not include the
NULL terminator.
3. Remove some endline space.

Package/Module:
AlderLakePlatSamplePkg/Vtio
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15015526498
Original commit date: Fri Jan 26 18:00:10 2024 +0800
Change-Id: I39dfc8bb22105ded7b03c3e8a4a1647f1f937ac8
Original commit hash: 6e39e859a222a01f78b0e67fe2991358d3eda090

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

================================================================================ 
Commit: 73bda4457cbfdf05311a014ecda114890e409f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:24 2024 +0800 
-------------------------------------------------------------------------------- 
Remove the browsercallback in FORM_OPEN

[Feature Description]
Platform BIOS need to ensure all POR Platform features are following
2.9 specification.

Package/Module:AlderLakePlatSamplePkg/Features

[Impacted Platform]
ALL.

Hsd-es-id: 15015590788
Original commit date: Thu Mar 7 15:27:38 2024 +0800
Change-Id: I3bbaa17651aeab7b1577b2e7b12b7c74b2641f1c
Original commit hash: 89d7be1d9cdbac591b4e17cdc5094b0e315e7ba3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

================================================================================ 
Commit: 06eb5e6adf04792e4acc0785befd03fe9f3a13d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:16 2024 +0800 
-------------------------------------------------------------------------------- 
Add _BTP support for battery participant

[Feature Description]
Add _BTP to support battery trip point. OS battery driver
can transfer next battery trip point thru _BTP and battery
participant need to generate a SCI if the capacity reach
the trip point.

Package/Module:
AlderLakeBoardPkg/DsdtNvs
AlderLakeBoardPkg/EC
AlderLakeBoardPkg/Bat1Real
AlderLakeBoardPkg/AcpiPlatform

[Impacted Platform]
U Refresh, H Refresh, P, U.

Hsd-es-id: 15015133692
Original commit date: Thu Jan 25 17:03:27 2024 +0800
Change-Id: Idcc2166cec0a988d1bab80689ecc234b59f2d66a
Original commit hash: 506e032e80a8413218982e8c72e690e6d8a0917d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/EC/Asl/Bat1Real.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 5351f8da6bf975dc71160f9bebec8c962980037c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:08 2024 +0800 
-------------------------------------------------------------------------------- 
Fixed-SMM Measurement is Coming as False in System Guard Environment

[Issue Description]
SMM Measurement is Coming as False in System Guard Environment
after Running Seclaunch.exe. PPAM logs report Page Table is not
Read Only.

[Resolution]
Code changed to sync DGR with EDK latest updates which make Page Table
as read only.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 16023404607
Original commit date: Fri Mar 1 10:39:27 2024 +0530
Change-Id: I46503224a0e56c99e07d5fed64e02d5401f34274
Original commit hash: 7bfabde34bc6269bede5cf37b160550a0a51d56c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: de4659e0120cbd9cff477c86d1c74236a0621265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:22:02 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5112_00

[Feature Description]
Update BIOS version to 5112_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xDA
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Mar 12 14:44:23 2024 +0800
Change-Id: Id8384bcf40a7458711c4af30ace32c9c7c61597c
Original commit hash: 79dc26a4ee731e28b34537232885509d137d61e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d8eb13faa4aab94f2de796b8c2a8eb1549ab00ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:56 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add dtbt support for RP24 to RP28

[Issue Description]
HLK test fail with BR in RP25

[Resolution]
Add dtbt support for RP24 to RP28

Package/Module:
AlderLakePlatSamplePkg/Features/Tbt

[Impacted Platform]
Default ALL

Hsd-es-id: 15015564810
Original commit date: Tue Mar 5 16:49:26 2024 +0800
Change-Id: I6c891f91bc43665b5cbe4e62f722001fa5348ad0
Original commit hash: 577e89d19fa51d514e19983a36751f4d3e1c7e06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: cfce435e56a487706678568a5481f6a9e0b653e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:50 2024 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x5101

[Feature Description]
Add uCode m_e0_b06a2_00005101.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15015472659
Original commit date: Mon Feb 19 10:07:24 2024 +0800
Change-Id: I0b37ad72f81f1e98160bc61ea33213779accd61d
Original commit hash: 9c5b18f8f5cb52e5ffc3010d5deba5ea7fb02d76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d1374d50d090a2f03a5c82ef571d90868c942fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:44 2024 +0800 
-------------------------------------------------------------------------------- 
Current Tcc Activation Offset Help message has spelling mistakes

[Issue Description]
Help message contains "temprature"

[Resolution]
Help message mistake modified from "temprature" to "temperature"

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16023423402
Original commit date: Thu Feb 29 20:15:41 2024 +0530
Change-Id: I4c0ff6d0bcf717151c6d8fbef61e0a8eb3fdbe77
Original commit hash: dd1897764e22346529e88cd76451debe578f5f00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 3e5c2b14b9d2afc67fd2028495b541b09c94025e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:38 2024 +0800 
-------------------------------------------------------------------------------- 
Align FspProducerDataTable name for RPL

[Issue Description]
The FspProducerData Structure table name is different between platforms

[Resolution]
Align the FspProducerData Structure table name between all platforms

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 16023415688
Original commit date: Mon Feb 26 14:34:12 2024 +0530
Change-Id: Ia513a93c88c1c900740b9e7c7c28d9fefa1e7f9a
Original commit hash: bd3f8670eb56c8540280c7e54be6ae15862371be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c

================================================================================ 
Commit: 528c9c33afe728f90a086b2916a37786360360c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:28 2024 +0800 
-------------------------------------------------------------------------------- 
Help Information is incorrect for Data On Delay Select Knobs

[Issue Description]
Help Information is displayed which is not required.

[Resolution]
Removed the Information which is not required

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16023379990
Original commit date: Fri Feb 23 17:09:39 2024 +0530
Change-Id: I25fa0568994a29cd6dfd86c890e7a498118953a3
Original commit hash: d43ab9cfcb7937351bc173c1f17d05e52aa19e80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 27a3d8a5155b5c582c95b6f6afc43532ee1e84eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:22 2024 +0800 
-------------------------------------------------------------------------------- 
Help Information is incorrect for some Audio Knobs

[Issue Description]
Help Information is displayed which is not required.

[Resolution]
Removed the Information which is not required

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16023379758
Original commit date: Fri Feb 23 16:59:17 2024 +0530
Change-Id: Ife4257ae6fb2e9efdc6286f6f9baf4ce1125d1e5
Original commit hash: 42b55c9cf423e9aac21d4e907e5fbb9190fc2e6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: bb6b6f55408a8ac516edcb11c4ce24c15b71bd5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:17 2024 +0800 
-------------------------------------------------------------------------------- 
Enable 8254 Clock Gate BIOS Knob Help message has spelling mistakes

[Issue Description]
Enable 8254 Clock Gate BIOS Knob Help message has spelling mistakes

[Resolution]
Corrected the spelling mistakes.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16023393315
Original commit date: Tue Feb 27 11:02:34 2024 +0530
Change-Id: I28bc50f8d1f6b7c5dd6da7f045699ee935b1d286
Original commit hash: b98b45197690561460efa8b19543c89c9c31fa20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 90b107ece4cfabd8e899c5e7f46afc54dc45ad80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:21:07 2024 +0800 
-------------------------------------------------------------------------------- 
Help Menu Information is missing for Enable/Disable Powermeter Knob.

[Issue Description]
BIOS Help message is not displaying for Enable PowerMeter BIOS Knob

[Resolution]
Double quotes (") was missing.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16023380954
Original commit date: Fri Feb 23 17:33:26 2024 +0530
Change-Id: I681c01cea0f01df9d51a0da293df876a4c9c4664
Original commit hash: f4c454c9e5324ed4bdddf296116f1f95edda50e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 52804f3e834fab9b8f5672a3087e5537d404726c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:49 2024 +0800 
-------------------------------------------------------------------------------- 
Change in Description of RTD3 Storage Setup Option

[Issue Description]
Bios menu path was added as
Intel Advanced -> ACPI settings -> PEP PCIe Storage

[Resolution]
Changed the bios menu path to
Intel Advanced -> ACPI settings -> PEP Constraints Configuration -> PEP PCIe Storage

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15015455982
Original commit date: Mon Feb 19 09:34:56 2024 +0530
Change-Id: I36216835ee94306c5b629874dca65f205c1f85d6
Original commit hash: 7f4270a953667b2ebf9a6f6bc1e6f3458ea65909

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: c22bdb2477d53385760a4695e9bf7469ea7891f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:36 2024 +0800 
-------------------------------------------------------------------------------- 
Help Menu Information is missing for some PEP Knobs.

[Issue Description]
BIOS message is not displaying for PEP PCIe WLAN,
PEP PCIe GFX & PEP PCIe Other

[Resolution]
Double quotes (") was missing.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15015456097
Original commit date: Mon Feb 19 11:01:01 2024 +0530
Change-Id: Id0a17da7141acc5c5fbb4cebd1a677c227ecbeb2
Original commit hash: 3485b2ac91a172773c017c78160e79a17c064c8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: d0390021af1365489a85e2be08393449f1a13ba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:30 2024 +0800 
-------------------------------------------------------------------------------- 
"Start Boot Option Menu Control" knob is printed twice

[Issue Description]
"Start Boot Option Menu Control" knob is printed twice
with same naming under Boot Maintenance Manager menu.

[Resolution]
Setting PCD (PcdFastBootEnable) bit properly.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15015461604
Original commit date: Mon Feb 19 11:14:35 2024 +0530
Change-Id: I7446df5847044f4da8c8aea17af76d224a8da04a
Original commit hash: bbb16491eb3e47fbcfc716397afa8c2e6523c8ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 8a880fde2467fbed1832e6d389adf25063134ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:25 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH] Avoid uninitialized value for CNVd cfg space.

[Issue Description]
Using uninitialized value.

[Resolution]
Initialized variables before used.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-Refresh

Hsd-es-id: 15015428938
Original commit date: Thu Feb 15 14:28:16 2024 +0800
Change-Id: I6fdb1d8ffd3280d82006a4a0e7871ce8706460ab
Original commit hash: e838b5090dacb1a6c0458d1262318037cda424b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 8a34eac29a2439488c6e989ac82603ea747384ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:20 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH] Reserves PCIe Cfg Space for PLDR

[Feature Description]
Left 4 register only (0x18C,0x198,0x19C,0x2B4)

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-Refresh

Hsd-es-id: 15014995555
Original commit date: Mon Feb 5 14:23:24 2024 +0800
Change-Id: Ia4febdcfcf64a858dbdbfc50f7e92c4149f6359c
Original commit hash: 790b5e175cb5ea82430c2654f6435bccfe158ca0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 6c6afb0cc1cc5bad7120dcc3516f6c63b9b40ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:12 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.224

Hsd-es-id: N/A
Original commit date: Mon Feb 26 17:27:20 2024 -0800
Original commit hash: 82969a6f6d5bb0be394433b0f601accfb19a0ba8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a03b5597778d313b89fa023b669daf7837d9036a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:08 2024 +0800 
-------------------------------------------------------------------------------- 
system kernel hang when running AC cycling test
with specific dimm module

[Feature Description]
relax tWRWRdr by 2 in case:
1. 1R and frequency >=4400
2. 2R and frequency >=4000

Package/Module: MRC

[Impacted Platform]
RPL-Hx refresh DDR5

Hsd-es-id: 15014898387
Original commit date: Thu Dec 14 15:14:55 2023 +0800
Change-Id: I80f4a7308fe62d4e5034f7f60463c4bd21933f82
Original commit hash: 3e127deaf4327a167af27cba77a7ee7b45375f72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3ab370d8c056974c14d594dc2484f9a119534189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:20:02 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.223

Hsd-es-id: N/A
Original commit date: Wed Feb 14 17:02:14 2024 -0800
Original commit hash: 863d5dfb2345320b619a48b7cfca7238c1cd5d25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d826bba0d7ed8c9e39c02778faf2867d164552e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:56 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 ECC DIMM runs 5600

[Feature Description]
DDR5 ECC DIMM runs 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 14021627146
Original commit date: Mon Feb 12 13:14:27 2024 +0800
Change-Id: I2d12d2d086a21a1d85ce43e54b2121ea2abe4299
Original commit hash: 78ab7a7cbd844fa2176bc3a493be519f81e83d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8d67be029c4a5da46991e4eaced066e2dde4033b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:48 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5063_00

[Feature Description]
Update BIOS version to 5063_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xD6
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Feb 7 08:28:41 2024 +0800
Change-Id: I64fd95413e6c4aef3bcc10fa17100e9ef80f112e
Original commit hash: e52d33d7eafbe0044d5fd5d3a36dc3d28d4541ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 53c285a6039cd1f302e58ff65299c554a975e630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:44 2024 +0800 
-------------------------------------------------------------------------------- 
Move ChasmFalls Telemetry code from Pei to Dxe to save FVPOSTMEMORY size

[Feature Description]
Move Telemetry code from Pei to Dxe to save FVPOSTMEMORY size

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
ADL/RPL

Hsd-es-id: 15015093668
Original commit date: Fri Jan 26 17:47:07 2024 +0800
Change-Id: I15fdadcfbd1ca9f0ca74b87c176e5ded514fdd93
Original commit hash: c80f6cbcdef287527f21e0ac1d96a4aee5290882

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.h
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersion.c
AlderLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersionFsp.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: dc675aecaa2f237f64442b650ede5d5104ba7840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:39 2024 +0800 
-------------------------------------------------------------------------------- 
Change PlatAdvancedInit*PostMem and SiPolicyPei drivers to libraries

[Feature Description]
This patch:
1. Change PlatformInitAdvancedPostMem drivers to NULL LibrariesClass.
2. Move SiliconPolicyPeiPostMem code to entry point of
PlatformInitPostMem.
3. Let PlatformInitPostMem driver consumes new libraries to reduce
size, Will save 8kb in FVPostMemory.

Package/Module:
BoardPkg PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15015100812
Original commit date: Mon Jan 8 11:02:52 2024 +0800
Change-Id: I65c49af3b2b1550e7f1fc5b064b705020c9611cf
Original commit hash: 407c36752b087e1eca81854041b546aec348e0c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.c
AlderLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemLib.inf

================================================================================ 
Commit: ad9d79fcaaa983b5c367593beed3192ce95e54cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:30 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH] Clean up no consumer libraries and functions - Decode the EC's extra I/O port

[Feature Description]
To remove the function -Decode the EC's extra I/O port

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RaptorLake

Hsd-es-id: 15015120390
Original commit date: Tue Jan 16 15:34:44 2024 +0800
Change-Id: I5156495cb28cca2dfd0a65346aefe3cf1f227d4b
Original commit hash: bfd2aec09c543eadee4464a56fb7771db3e38e90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1f2df8ed78048d52da26beba4f20d7d4f59a7052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:22 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.222

Hsd-es-id: N/A
Original commit date: Wed Jan 31 19:05:58 2024 -0800
Original commit hash: 0b4b7882bf40c27be5baab21893d9a1f56e99f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8e20321e306cebdfd27575d33d17302ec1be930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:17 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 mobile runs 5600

[Feature Description]
DDR5 mobile runs 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019419550
Original commit date: Fri Jan 5 02:28:31 2024 +0800
Change-Id: I25663edbda5b5829bb364be9f2f4d00ae4f76d34
Original commit hash: 3dccb1954bc9dff3e10e02a01ab85a09008e2150

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ce2c4cf8506a0e97d3025b26717a048dcd75ff4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:12 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.221

Hsd-es-id: N/A
Original commit date: Sun Jan 28 21:17:04 2024 -0800
Original commit hash: f4a6b2c64a855a2779645b4f293a07ed46b24920

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b84eca96a64991dd9107767e1bba126d3d02bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:07 2024 +0800 
-------------------------------------------------------------------------------- 
hPPR fail on Raptor Lake with one memory module

[Issue Description]
hPPR fails at M0C0 on RPL 2DPC board.

[Resolution]
Need set TxDqFifoRdEnTcwlDelay=4 for all types of DDR5 memory.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
RPL-P, RPL-S, ADL-S, ADL-P DDR5, SODIMM

Hsd-es-id: 15015221219
Original commit date: Thu Jan 25 09:53:13 2024 +0800
Change-Id: Ib8b5b90dae99726bee390a95a08b7de3d33592f9
Original commit hash: 045734dab669511f1af56b1346ca106d874c10a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: d2c3e0281327ff7003bb480e63168a119440b7ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 14:19:02 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.220

Hsd-es-id: N/A
Original commit date: Thu Jan 25 05:42:26 2024 -0800
Original commit hash: 3960fe2c59373ed6add2ceeeba53c4f11b6645dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
