// Seed: 2835381014
module module_0 (
    input  tri  id_0,
    inout  wand id_1,
    output wire id_2
    , id_4
);
  wire id_5;
  wire id_6;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5
  );
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  id_4 :
  assert property (@(id_2) id_2) $display(1, 1'b0, id_4, id_4 == 1);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2#(.id_3(1 !== 1)),
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      1
  );
  wire id_10;
  always if (id_8) @(posedge (1));
endmodule
