# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 10
attribute \top 1
attribute \src "dut.sv:1.1-28.10"
module \gate
  attribute \src "dut.sv:19.20-19.24"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:20.20-20.24"
  wire width 32 output 3 signed \fib1
  attribute \nosync 1
  attribute \src "dut.sv:14.24-14.25"
  wire width 32 signed \fib_wrap$func$dut.sv:25$1.o
  attribute \nosync 1
  attribute \src "dut.sv:14.24-14.25"
  wire width 32 signed \fib_wrap$func$dut.sv:26$3.o
  attribute \src "dut.sv:4.30-4.33"
  wire width 32 input 1 signed \off
  attribute \src "dut.sv:16.13-16.25"
  cell $add $add$dut.sv:16$9
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 1
    connect \Y \fib1
  end
  connect \fib0 \off
  connect \fib_wrap$func$dut.sv:25$1.o 32'x
  connect \fib_wrap$func$dut.sv:26$3.o 32'x
end
