[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of DAC8412FPCZ production of ANALOG DEVICES from the text: Quad, 12 -Bit DAC  \nVoltage Output with Readback  \nData Sheet  DAC8412 /DAC8413  \n \n FEATURES  \n+5 V to ±15 V operation  \nUnipolar or b ipolar operation  \nTrue voltage output  \nDouble -buffered inputs  \nReset to minimum  (DAC8413) or center scale (DAC8412)  \nFast bus access time  \nReadback  \n \nAPPLICATIONS  \nAutomatic test equipment  \nDigitally controlled  calibration  \nServo controls  \nProcess control equipment  \n FUNCTIONAL BLOCK DIA GRAM  \nDGND\nA0\nA1\nCS\nRESET\nLDAC12I/O\nPORT\nCONTROL\nLOGICDATA\nI/O\nR/WINPUT\nREG A\nINPUT\nREG B\nINPUT\nREG C\nINPUT\nREG DOUTPUT\nREG A\nOUTPUT\nREG B\nOUTPUT\nREG C\nOUTPUT\nREG DDAC A\nDAC B\nDAC C\nDAC DVLOGIC VDD VREFH\nVREFL VSSVOUTA\nVOUTB\nVOUTC\nVOUTD\n00274-001 \nFigure 1. \nGENERAL DESCRIPTION \nThe DAC8412/ DAC8413 are quad, 12- bit voltage output  \nDACs with readback capability. Built using a complementary \nBiCMOS process, these monolithic DACs offer the user very \nhigh package density.  \nOutput voltage swing is set by the two reference inputs V REFH \nand V REFL. By setting the V REFL input to 0  V and V REFH to a \npositive voltage, the DAC provides a unipolar positive output \nrange. A similar configuration with V REFH at 0 V and V REFL at a \nnegative voltage provides a unipolar negative output range. \nBipolar outputs are configured by connecting both V REFH and \nVREFL to nonzero voltages. This method of setting output voltage \nrange has advantages over other bipolar offsetting methods because it is not dependent on internal and external resistors \nwith different temperature coefficients.  \nDigital controls allow the user to load or read back data from any \nDAC, load any DAC , and t ransfer data to all DACs at one time.  \nAn active low \nRESET  loads all DAC output registers to midscale \nfor the DAC8412 and zero scale for the DAC8413.  \nThe DAC8412/DAC8413 are available in 28- lead plastic DIP , \n28-lead c eram i c  D I P,  28- lead PLCC , and 28-lead LCC packages.  They can be operated from a wide variety of supply and reference  \nvoltages with supplies ranging from single +5 V to ± 15 V , and \nreferences from +2.5 V to  ±10 V . Power dissi pation is less than \n330 mW with ±15 V supplies and o nly 60 mW with a +5 V supply.  \nFor MIL -STD -883 applications, contact your local A nalog \nDevices , Inc.  sales office for the DAC8412/DAC8413/883 data \nsheet , which specifies operation over the − 55°C to +125°C \ntemperature range. All 883 parts are also available on Standard \nMilitary Drawings 5962 -91 76401MXA through 76404M3A.  \nDIGITAL INPUT CODE (Decimal)0.500\n0.125\n512LINEARITY ERROR (LSB)0.375\n–0.125\n–0.250\n–0.375\n–0.5000.250\n0+125°C\n+25°C\n–55°C\nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = –55°C, +25°C, +125°C\n1024 1536 2046 2548 2560 3072 4096 0\n00274-002 \nFigure 2. INL vs. Code Over Temperature \n \nRev.  G Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analo g Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2000 –2013  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   \nDAC8412/DAC8413 Data Sheet\n \nRev. G | Page 2 of 20 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nFunctional Block Diagram .............................................................. 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\naRevision Hi story ............................................................................. 2 \xa0\nSpecifications ..................................................................................... 3 \xa0\nElectrical Characteristics ............................................................. 3 \xa0\nAbsolute Maximum Ratings ............................................................ 7 \xa0\nThermal Resistance ...................................................................... 7 \xa0\nESD Caution .................................................................................. 7 \xa0\nPin Configuration and Function Descriptions ............................. 8 \xa0\nTypical Performance Characteristics ............................................. 9 \xa0\nTheory of Operation ...................................................................... 14 \xa0Introduction ................................................................................ 14 \xa0\nDACs ............................................................................................ 14 \xa0\nGlitch ............................................................................................ 14 \xa0\nReference Inputs ......................................................................... 14 \xa0\nDigital I/O ................................................................................... 14 \xa0\nCoding ......................................................................................... 14 \xa0\nSupplies ........................................................................................ 15 \xa0\nAmplifiers .................................................................................... 15 \xa0\nReference Configurations .......................................................... 16 \xa0\nSingle +5 V Supply Operation .................................................. 17 \xa0\nOutline Dimensions ....................................................................... 18 \xa0\nOrdering Guide .......................................................................... 20 \xa0\n \nREVISION HISTORY \n4/13—Rev. F to Rev. G \nChanged Reference Low Input Current from 0 mA (min),  \n2 mA (typ), 2.75 mA (max) to −2 .75 mA (min), −2 mA (typ),  \n0 mA (max); Table 1 ......................................................................... 3 \nChanges to Reference Configurations Section ........................... 17 \n9/09—Rev. E to Rev. F \nUpdated Figure Numbering .............................................. Universal \nRemoved Figure 7 ............................................................................. 6 \nChanges to Ordering Guide .......................................................... 20 \n6/07—Rev. D to Rev. E \nUpdated Format .................................................................. Universal \nAdded CERDIP Package .................................................... Universal Changes to Specifications Section .................................................. 3 \nChanges to Absolute Maximum Ratings Section ......................... 7 \nUpdated Outline Dimensions ....................................................... 18 \nChanges to Ordering Guide .......................................................... 20 \n3/00—Rev. C to Rev. D \nData Sheet  DAC8412/DAC8413  \n \nRev. G | Page 3 of 20 SPECIFICATIONS \nELECTRICAL CHARACTER ISTIC S \nVDD = +15.0 V , V SS = −15.0 V , V LOGIC  = +5.0 V , V REFH = +10.0 V , V REFL = −10.0 V , −40°C ≤ TA ≤ +85°C, unless otherwise note d.1 \nTable 1.  \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nACCURACY        \nIntegral Nonlinearity Error  INL  E grade   ±0.25  ±0.5  LSB  \n  F grade    ±1  LSB  \nDifferential  Nonlinearity Error  DNL  Monotonic over temperature  −1    LSB  \nMin -Scale Error  VZSE  RL = 2 k Ω   ±2  LSB  \nFull-Scale Error  VFSE  RL = 2 k Ω    ±2  LSB  \nMin -Scale Temp erature C oefficient   TCV ZSE  RL = 2 k Ω   15   ppm/°C  \nFull-Scal e Temperature Coefficient  TCV FSE  RL = 2 k Ω   20   ppm/°C  \nLinearity Matching   Adjacent DAC Matching   ±1   LSB  \nREFERENCE        \nPositive Reference Input Voltage Range2    VREFL + 2.5   VDD − 2.5  V  \nNegative Reference Inp ut Voltage Range2   −10   VREFH − 2.5  V  \nReference High Input Current  IREFH   −2.75  +1.5  +2.75  mA  \nReference Low Input Current  IREFL   −2.75  −2  0 mA  \nLarge Signal Bandwidth  BW  −3 dB, V REFH = 0 V to 10 V p -p   160   kHz  \nAMPLIFIER CHARACTERISTICS        \nOutput Current  IOUT  RL = 2 k Ω, C L = 100 pF  –5   +5  mA  \nSettling Time  tS  To 0.01%, 10 V s tep, R L = 1 k Ω   10   μs  \nSlew Rate  SR  10% to 90%   2.2   V/μs  \nAnalog Crosstalk     72   dB  \nLOGIC CHARACTERISTICS        \nLogic Input High Voltage  VINH  TA = 25° C  2.4    V  \nLogic Input Low Voltage  VINL  TA = 25 °C    0.8  V  \nLogic Output High Voltage  VOH  IOH = 0.4 mA  2.4    V  \nLogic Output Low Voltage  VOL  IOL = −1.6 mA    0.4  V  \nLogic Input Current  IIN     1  μA  \nInput Capacitance  CIN    8   pF  \nDigital Feedthrough3  VREFH = 2.5 V, V REFL = 0 V   5   nV-sec  \nLOGIC TIMING CHARACTERISTICS3, 4       \nChip Select Write Pulse Width   tWCS   80    ns  \nWrite Setup  tWS  tWCS = 80 ns  0    ns  \nWrite Hold  tWH  tWCS = 80 ns  0    ns  \nAddress Setup  tAS   0    ns  \nAddress Hold  tAH   0    ns  \nLoad Setup  tLS   70    ns  \nLoad Hold  tLH   30    ns  \nWrite Data Setup  tWDS  tWCS = 80 ns  20    ns  \nWrite Data Hold  tWDH  tWCS = 80 ns  0    ns  \nLoad Data Pulse Width   tLDW   170    ns  \nReset Pulse Width   tRESET   140    ns  \nChip Select Read Pulse Width   tRCS   130    ns  \nRead Data Hold  tRDH  tRCS = 130 ns  0    ns  \nRead Data Setup  tRDS  tRCS = 130 ns  0    ns  \nData to High -Z  tDZ  CL = 10 pF    200  ns  \nChip Select to Data  tCSD  CL = 100 pF    160  ns  \nDAC8412/DAC8413  Data Sheet  \n \nRev. G | Page 4 of 20 Parameter  Symbol  Conditions  Min  Typ  Max  Unit  \nSUPPLY CHARACTERISTICS        \nPower Supply Sensitivity  PSS  14.25 V ≤ VDD ≤ 15.75 V    150  ppm/V  \nPositive Supply Current  IDD  VREFH = 2.5 V   8.5  12  mA  \nNegative Supply Current  ISS   −10  −6.5   mA  \nPower Dissipation  PDISS     330  mW  \n \n1 All supplies can be varied ± 5%, and operation is guaranteed. Device is tested with nominal supplies.  \n2 Operation is guaranteed over this reference range, but lin earity is neither tested nor guaranteed.  \n3 All parameters are guaranteed by design.  \n4 All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  \nVDD = V LOGIC  = +5.0 V ± 5%, V SS = 0.0 V , V REFH = +2.5 V , V REFL = 0.0 V , V SS = –5.0 V ±  5%, V REFL = −2.5 V , −40° C ≤ T A ≤ +85°C ,  \nunless otherwise note d.1 \nTable 2.  \nParameter  Symbol  Conditions  Min  Typ  Max  Units  \nACCURACY        \nIntegral Nonlinearity Error  INL  E grade   ±0.5  ±1  LSB  \n  F grade    ±2  LSB  \n  VSS = 0.0 V,  E grade2    ±2  LSB  \n  VSS = 0.0 V,  F grade2   ±4  LSB  \nDifferential Nonlinearity Error  DNL  Monotonic over temperature  –1    LSB  \nMin -Scale Error  VZSE  VSS = −5.0 V    ±4  LSB  \nFull-Scale Error  VFSE  VSS = −5.0 V    ±4  LSB  \nMin -Scale Error  VZSE  VSS = 0.0 V    ±8  LSB  \nFull-Scale Error  VFSE  VSS = 0.0 V    ±8  LSB  \nMin -Scale  Temperature Coefficient  TCV ZSE    100   ppm/° C  \nFull-Scale Temperature Coeffic ient  TCV FSE    100   ppm/° C  \nLinearity Matching   Adjacent DAC matching   ±1   LSB  \nREFERENCE        \nPositive Reference Input Voltage Range3    VREFL + 2.5   VDD − 2.5  V  \nNegative Reference Input Voltage Range   VSS = 0.0 V  0   VREFH − 2.5  V  \n  VSS = −5.0 V  –2.5   VREFH − 2.5  V  \nReference High Input Current  IREFH  Code 0x000  –1.0   +1.0  mA  \nLarge Signal Bandwidth  BW  −3 dB, V REFH = 0 V to 2.5 V p -p   450   kHz  \nAMPLIFIER CHARACTERISTICS        \nOutput Current  IOUT  RL = 2 k Ω, C L = 100 pF  –1.25   +1.25  mA  \nSettling Time  tS  To 0.01%, 2.5 V s tep, R L = 1 k Ω   7   μs  \nSlew Rate  SR  10% to 90%   2.2   V/μs  \nLOGIC CHARACTERISTICS        \nLogic Input High Voltage  VINH  TA = 25° C  2.4    V  \nLogic Input Low Voltage  VINL  TA = 25° C    0.8  V  \nLogic Output High Voltage  VOH  IOH = 0.4 mA  2.4    V  \nLogic Output Low Voltage  VOL  IOL = −1.6 mA    0.45  V  \nLogic Input Current  IIN     1  μA  \nInput Capacitance  CIN    8   pF  \nLOGIC TIMING CHARACTERISTICS4, 5       \nChip Select Write Pulse W idth   tWCS   150    ns  \nWrite Setup  tWS  tWCS = 150 ns  0    ns  \nWrite Hold  tWH  tWCS = 150 ns  0    ns  \nAddress Setup  tAS   0    ns  \nAddress Hold  tAH   0    ns  \nLoad Setup  tLS   70    ns  \nLoad Hold  tLH   50    ns  \nData Sheet DAC8412/DAC8413\n \nRev. G | Page 5 of 20 Parameter  Symbol  Conditions  Min  Typ  Max  Units  \nWrite Data Setup  tWDS  t WCS = 150 ns  20    ns  \nWrite Data Hold  tWDH  t WCS = 150 ns  0    ns  \nLoad Data Pulse Width  tLDW   180    ns  \nReset Pulse Width  tRESET   150    ns  \nChip Select Read Pulse Width  tRCS   170    ns  \nRead Data Hold  tRDH  t RCS = 170 ns  20    ns  \nRead Data Setup  tRDS  t RCS = 170 ns  0    ns  \nData to High-Z  tDZ  C L = 10 pF    200  ns  \nChip Select to Data  tCSD  C L = 100 pF    320  ns  \nSUPPLY CHARACTERISTICS        \nPower Supply Sensitivity  PSS    100   ppm/V  \nPositive Supply Current  IDD    7  12  mA  \nNegative Supply Current  ISS  V SS = −5.0 V  −10    mA  \nPower Dissipation  PDISS  V SS = 0 V   60   mW  \n  VSS = −5.0 V   110   mW  \n \n1 All supplies can be varied ±5%, and operation is guaranteed. Device is tested with V DD = 4.75 V.  \n2 For single-supply operation only (V REFL = 0.0 V, V SS = 0.0 V). Due to internal offset errors, INL and DNL are measured beginning at 0x005. \n3 Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed. \n4 All parameters are guaranteed by design.  \n5 All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. \n \n \n   \nCS\nA0/A1tRDS\ntRCStRDH\ntAS tAH\ntDZ\ntCSDR/W\nDATA\nOUTDATA VALIDHIGH-Z HIGH-Z\n00274-003 \nFigure 3. Data Output (Read Timing) A0/A1\nRESETLDACtWCS\nR/WCS\nDATA INtWS tWH\ntAStAH\ntLStLH\ntWDH tWDStLDW\ntRESET\n00274-004 \nFigure 4. Data Write (Input and Output Registers) Timing \n  \nDAC8412/DAC8413  Data Sheet  \n \nRev. G | Page 6 of 20 ADDRESS80ns\nDATA1\nVALIDDATA2\nVALIDDATA3\nVALIDDATA4\nVALIDR/WCS\nDATA INLDACADDRESS\nTWOADDRESS\nTHREEADDRESS\nFOURtWS\ntAS\ntLS\ntWDStWH\ntLH\ntWDH\n00274-005ADDRESS\nONE\n \nFigure 5. Single- Buffer Mode  \n CS\nR/W\nADDRES S\nLDAC\nDATAIN80ns\ntWS\ntAS\ntLStLH\ntLDWtWDHtWH\ntWDS\nDATA1\nVALI DDATA2\nVALI DDATA3\nVALI DDATA4\nVALI D\n00274-006ADDRESS\nONEADDRESS\nTWOADDRESS\nTHREEADDRESS\nFOUR\n \nFigure 6. Double- Buffer Mode  \n \nData Sheet  DAC8412/DAC8413  \n \nRev. G | Page 7 of 20 ABSOLUTE MAXIMUM RAT INGS  \nTA = +25 °C, unless otherwise noted . \nTable 3.  \nParameter  Rating  \nVSS to V DD −0.3 V, +33.0 V  \nVSS to V LOGIC −0.3 V, +33.0 V  \nVLOGIC to DGND  −0.3 V, +7.0 V  \nVSS to V REFL −0.3 V, +V SS − 2.0 V  \nVREFH to V DD +2.0 V, +33.0 V  \nVREFH to V REFL +2.0 V, V SS − VDD \nCurrent into Any VSS pin ±15 mA  \nDigital Input Voltage to DGND  −0.3 V, V LOGIC + 0.3 V  \nDigital O utput Voltage to DGND  −0.3 V, +7.0 V  \nOperating Temperature Range   \nEP , FP , FPC  −40°C to +85°C  \nAT, BT, BTC  −55°C to +125° C \nJunction Temperature  150° C \nStorage Temperatur e Range  −65°C to +150° C \nPower Dissipation Package  1000 mW  \nLead Temperature  JEDEC In dustry Standard  \nSoldering  J-STD -020  \n \nStresses above those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress \nrating only; functional operation of the device at these or any \nother conditions above those indica ted in the operational \nsection of this specification is not implied. Exposure to absolute \nmaximum rating conditions for extended periods may affect \ndevice reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst -case mounting conditions, that is, a \ndevice  in socket.  \nTable 4. Thermal Resistance  \nPackage Type  θJA θJC Unit  \n28-Lead Plastic DIP (PDIP)  48  22  °C/W  \n28-Terminal Ceramic Leadless Chip Carrier (LLC)  70  28  °C/W  \n28-Lead Plastic Leaded Chip Carrier (PLLC)  63  25  °C/W  \n28-Lead Ceramic Dual In -Line Package (CERDIP)  51 9 °C/W  \n \nESD CAUTION  \n \n \nDAC8412/DAC8413 Data Sheet\n \nRev. G | Page 8 of 20 PIN CONFIGURATION AND FU NCTION DESCRIPTIONS \nVREFH 1\nVOUTB2\nVOUTA 3\nVSS 4VREFL 28\nVOUTC27\nVOUTD 26\nVDD 25\nDGND 5\nRESET 6\nLDAC 7VLOGIC24\nCS23\nA022\nDB0 (LSB) 8 A121\nDB1 9 R/W20\nDB2 10 DB11 (MSB)19\nDB3 11 DB1018\nDB4 12 DB917\nDB5 13 DB816\nDB6 14 DB715\n00274-008DAC8412/\nDAC8413\nTOP VIEW\n(Not to Scale)\n 12 8 2 7 2 6 2 3 4\n5\n6\n7\n8\n9\n10\n1125\n24\n23\n22\n21\n20\n19DGND\nRESET\nLDAC\nDB0 (LSB)\nDB1\nDB2\nDB3VDD\nVLOGIC\nCS\nA0\nA1\nR/W\nDB11 (MSB)VSS\nVOUTA\nVOUTB\nVREFH\nVREFL\nVOUTC\nVOUTDDB4\nDB5\nDB6\nDB7\nDB8\nDB9\nDB10PIN 1\nINDENTFIER\n12 13 14 15 16 17 18\n00274-009DAC8412/\nDAC8413\nTOP VIEW\n(Not to Scale)\n00274-010DAC8412/\nDAC8413\nTOP VIEW\n(Not to Scale)5 DGND\n6 RESET\n7 LDAC\n8 DB0 (LSB)\n9 DB1\n10 DB2\n11 DB325VDD\n24VLOGIC\n23CS\n22A0\n21A1\n20R/W\n19DB11 (MSB)26VOUTD\n27VOUTC\n28VREFL\n1VREFH\n2VOUTB\n3VOUTA\n4VSS\n18\nDB1017\nDB916\nDB815\nDB714\nDB613\nDB512\nDB4\nFigure 7. PDIP/CERDIP Figure  8. PLCC Figure 9. LCC \nTable 5. Pin Function Descriptions \nPin Number Mnemonic  Description  \n1  VREFH  High-Side DAC Reference Input.  \n2  VOUTB  DAC B Output.  \n3  VOUTA  DAC A Output.  \n4  VSS  Lower Rail Power Supply.  \n5  DGND  Digital Ground.  \n6  RESET   Reset Input and Output Registers to all 0s, Enabled at Active Low.  \n7  LDAC   Load Data to DAC, Enabled at Active Low.  \n8  DB0  Data Bit 0, LSB.  \n9  DB1  Data Bit 1.  \n10  DB2  Data Bit 2.  \n11  DB3  Data Bit 3.  \n12  DB4  Data Bit 4.  \n13  DB5  Data Bit 5.  \n14  DB6  Data Bit 6.  \n15  DB7  Data Bit 7.  \n16  DB8  Data Bit 8.  \n17  DB9  Data Bit 9.  \n18  DB10  Data Bit 10.  \n19  DB11  Data Bit 11, MSB.  \n20  R/W   Active Low to Write Data to DAC. Active high to readback previous data at data bit pins with V LOGIC connected to 5 V.  \n21  A1  Address Bit 1.  \n22  A0  Address Bit 0.  \n23  CS  Chip Select, Enabled at Active Low.  \n24  VLOGIC  Voltage Supply for Readback Function. Can be open circuit if not used.  \n25  VDD  Upper Rail Power Supply.  \n26  VOUTD  DAC D Output.  \n27  VOUTC  DAC C Output.  \n28  VREFL  Low-Side DAC Reference Input.  \n \nData Sheet  DAC8412/DAC8413  \n \nRev. G | Page 9 of 20 TYPICAL PERFORMANCE CHA RACTERISTICS \n \n1\n–1\n60\n11 10 9 8 7 12MAXIMUM LINEARITY ERROR (LSB)\nVREFH  (V)VDD = +15V\nVSS = –15V\nVREFL  = –10V\nTA = 25°C\n00274-011 \nFigure 10. DNL vs. V REFH \n1\n–10\n3 2 1MAXIMUM LINEARITY ERROR (LSB)\nVREFH  (V)VDD = 5V\nVSS = 0V\nVREFL  = 0V\nTA = 25°C\n00274-014 \nFigure 11. INL vs. V REFH \n0.4\n–0.6\n1000–0.4\n00\n–0.20.2\n200\nT = HOURS OF OPERATION AT 125°C400 600 800FULL-SCALE ERROR (LSB)X+3σ\nX\nX–3σVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\n00274-015 \nFigure 12. Full- Scale Error vs. Time Accelerated by Burn -in 0\n–2–12\n1\n3 2 1MAXIMUM LINEARITY ERROR (LSB)\nVREFH  (V)VDD = 5V\nVSS = 0V\nVREFL  = 0V\nTA = 25°C\n00274-012 \nFigure 13. DNL v s. V REFH \n0.3\n0.10.2\n10 8 6 12MAXIMUM LINEARITY ERROR (LSB)\nVREFH  (V)VDD = +15V\nVSS = –15V\nVREFL  = 0V\nTA = 25°C\n00274-013 \nFigure 14. INL vs.V REFH \nX+3σ\nX\nX–3σ0.3\n–0.7\n1000–0.5\n0–0.1\n–0.30.1\n200\nT = HOURS OF OPERATION AT 125°C400 600 800ZERO-SCALE ERROR (LSB)VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\n00274-016 \nFigure 15. Zero -Scale Error vs. Time Accelerated by Burn -In \nDAC8412/DAC8413  Data Sheet  \n \nRev. G | Page 10 of 20 0.2\n–0.6–0.4\n–750\n–0.2\n0\nTEMPERATURE (°C)75 150FULL-SCALE ERROR (LSB)VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nDAC A\nDAC D\nDAC B\nDAC C\n00274-017 \nFigure 16. Full -Scale Error vs. Temperature \n0.2\n–0.6–0.4\n–750\n–0.2\n0\nTEMPERATURE (°C)75 150ZERO-SCALE ERROR (LSB)VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nDAC A\nDAC DDAC C\nDAC B\n00274-018 \nFigure 17. Zero -Scale Error vs. Temperature \nDIGITAL INPUT CODE (Decimal)0.37500\n0.08375\n0 512LINEARITY ERROR (LSB)0.26125\n–0.09375\n–0.18750\n–0.23125\n–0.375000.18750\n0\n1024 1536 2048 2560 3072 3584 4096VREFH  = 10V\nVREFL  = 0V\nTA = 25°C\n00274-019 \nFigure 18. C hannel -to-Channel Matching (V SUPPLY  = ±15 V)  1.00\n0.25LINEARITY ERROR (LSB)0.75\n–0.25\n–0.50\n–0.75\n–1.000.50\n0\nDIGITAL INPUT CODE (Decimal)0 512 1024 1536 2048 2560 3072 3584 4096VDD = 5V\nVSS = 0V\nVREFH  = 2.5V\nTA = 25°C\n00274-020 \nFigure 19. Channel -to-Channel Matching (V SUPPLY  = +5 V/GND)  \n13\n10\n4\n7 37IDD (mA)\nVREFH  (V)1 5 9 13VDD = +15V\nVSS = –15V\nVREFL  = –10V\n00274-021 \nFigure 20. IDD vs. V REFH (All DACs High ) \nDIGITAL INPUT CODE (Decimal)0.500\n0.125\n512LINEARITY ERROR (LSB)0.375\n–0.125\n–0.250\n–0.375\n–0.5000.250\n0\nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = –55°C, +25°C, +125°C\n1024 1536 2048 2560 3072 3584 4096 0\n00274-022 \nFigure 21. INL vs. Code  \nData Sheet DAC8412/DAC8413\n \nRev. G | Page 11 of 20 –580ns10V\nTRIG'D\n0V\n1µs/DIV 9.42µs1V/DIV\nEA\nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-026\nFigure 22. Positive Slew Rate \n–1.96µs15.5m V\n2mV/DIV\nTRIG'D\n–4.5mV\n2µs/DIV0\nINPUT\n–5V\n5V/DIV\n18.04µsVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-025 \nFigure 23. Settling Time (Negative) \nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n–1.96µs32.5m V\n5mV/DIV\nTRIG'D\n–17.5mV\n2µs/DIV5V\nINPUT\n0\n5V/DIV\n18.04µs1 LSB ERROR BAND\n00274-024 \nFigure 24. Settling Time (Positive) –580ns10V\nTRIG'D\n0V\n1µs/DIV 9.42µs1V/DI V\nEA\nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-027\nFigure 25. Negative Slew Rate \n2.0\n0.51.5\n–0.51.0\n0IVREFH  (mA)\nDIGITAL INPUT CODE (Decimal)511 1023 1535 2047 2559 3071 3583 4095 0VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-023\nFigure 26. I VREFH vs. Code \n0.61.0INL (LSB)\nLOAD RESISTANCE (k Ω)0.8\n0.4\n0.2\n0\n–0.2\n0.01 0.1 1 10 100VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-028\nFigure 27. INL vs. Load Resistance \nDAC8412/DAC8413  Data Sheet  \n \nRev. G | Page 12 of 20 812FULL-SCALE VOLTAGE (V)\nLOAD RESISTANCE (kΩ)10\n6\n4\n2\n0\n0.01 0.1 1 10 100VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-029 \nFigure 28. Output Swing vs. Load  Resistance  \n10M 10 100k 10k 1k 100–100\n–30\n–50\n–70GAIN (dB)\nFREQUENCY (Hz)1M 0VDD = +15V\nVSS = –15V\nVREFH  = 0 ±100mV\nVREFL  = –10V\nDATA BITS = +5V\n200mV p-p\n00274-030 \nFigure 29. Small Signal Response \nTEMPERATURE (°C)10\n–10\n150–62\n–26\n75 0POWER SUPPLY CURRENT (mA)VDD= +15V\nVSS= –15VIDD\nISS\n–75\n00274-031 \nFigure 30. Power Supply Current vs. Temperature 10 100k 10k 1k 1006080\n40\n20POWER SUPPLY REJECTION RATIO (dB)\nFREQUENCY (Hz)1M0100\n+PSRR:\nVDD = +15V ±1Vp\nVSS = –15V\n–PSRR:\nVDD = +15V\nVSS = –15V ±1V\nVREFH  = +10V\nALL DATA 0+PSRR\n–PSRR\n00274-032 \nFigure 31. PSRR vs. Frequency  \n0.1010NOISE DENSITY (µV)\nNOISE FREQUENCY (Hz)1\n0.01\n0.001\n1 10 100 1k 10kVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-033 \nFigure 32. Noise Density  vs. Noise Frequency  \n40\n–40\n25–20\n–30\n–25 –200\n–10102030\n20 15 10 5 0 –5 –10 –15VDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\nDATA = 0x000\nVOUT (V)IOUT (mA)+ISC\n–ISC\n00274-034 \nFigure 33. I OUT vs. V OUT \nData Sheet  DAC8412/DAC8413  \n \nRev. G | Page 13 of 20 \n20µV/DIV M 200µs A  CH1      12.9mV1CH1 MEAN\n66.19µV\nVDD = +15V\nVSS = –15V\nVREFH  = +10V\nVREFL  = –10V\nTA = 25°C\n00274-035 \nFigure 34. Broadband Noise  \n6 –6525\n15\n–5\n–15\n–2520\n10\n0\n–10\n–20\n–4 –2 0 2 4VDD = +15V\nVSS = 0V\nVREFH  = +10V\nVREFL  = 0V\nTA = 25°C\nDATA = 0x800\nVOUT (V)IOUT (mA)+ISC\n–ISC\n00274-036 \n \nFigure 35. I OUT vs. V OUT CH2      1.86V2\n11V 4µs\n1V10µs\nGLITCH AT DAC OUTPUT\nDEGLITCHER OUTPUT\n00274-037 \nFigure 36. Glitch and Deglitched R esults  \n \n \n \nDAC8412/DAC8413 Data Sheet\n \nRev. G | Page 14 of 20 THEORY OF OPERATION\nINTRODUCTION \nThe DAC8412/DAC8413 are quad, voltage output, 12-bit parallel \ninput DACs featuring a 12-bit data bus with readback capability. \nThe only differences between the DAC8412/DAC8413 are the reset functions. The DAC8412 resets to midscale (Code 0x800), and the DAC8413 resets to minimum scale (Code 0x000). \nThe ability to operate from a single 5 V supply is a unique \nfeature of these DACs. \nOperation of the DAC8412/DAC8413 can be viewed by \ndividing the system into three separate functional groups: the \ndigital I/O and logic, the digital-to-analog converters, and the \noutput amplifiers. \nDACS \nEach DAC is a voltage switched, high impedance (R = 50 kΩ), \nR-2R ladder configuration. Each 2R resistor is driven by a pair \nof switches that connect the resistor to either V REFH or V REFL. \nGLITCH \nWorst-case glitch occurs at the transition between Half-Scale \nDigital Code 1000 0000 0000 to half-scale minus 1 LSB, 0111 \n1111 1111. It can be measured at about 2 V μs (see Figure 36). \nFor demanding applications such as waveform generation or \nprecision instrumentation control, a deglitcher circuit can be implemented with a standard sample-and-hold circuit (see \nFigure 37). When CS\n is enabled by synchronizing the hold \nperiod to be longer than the glitch tradition, the output voltage \ncan be smoothed with minimum disturbance. A quad sample-and-hold amplifier, SMP04, has been used to illustrate the deglitching result (see Figure 36). \nS/HCS\nDACOUT 1DACOUTDACOUT\nDACOUT1\nS/H\nHSH S\n00274-038 \nFigure 37. Data Output (Read Timing) REFERENCE INPUTS \nAll four DACs share common reference high (V REFH) and reference \nlow (V REFL) inputs. The voltages applied to these reference inputs set \nthe output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the \nother reference and to the power supplies. The V\nREFL can be set at \nany voltage between V SS and V REFH − 2.5 V , and V REFH can be set to \nany value between +V DD − 2.5 V and V REFL + 2.5 V . Note that \nbecause of these restrictions, the DAC8412 references cannot be \ninverted (that is, V REFL cannot be greater than V REFH). \nIt is important to note that the DAC8412 V REFH input both sinks \nand sources current. In addition, the input current of both V REFH \nand V REFL are code-dependent. Many references have limited \ncurrent-sinking capability and must be buffered with an \namplifier to drive V REFH. The V REFL has no such special \nrequirements. \nIt is recommended that the reference inputs be bypassed with \n0.2 μF capacitors when operating with ±10 V references. This \nlimits the reference bandwidth. \nDIGITAL I/O \nSee Table 6 for the digital control logic truth table. Digital I/O \nconsists of a 12-bit bidirectional data bus, two registers select \ninputs, A0 and A1, a R/ W input, a RESET  input, a chip select ( CS), \nand a load DAC ( LDAC ) input. Control of the DACs and bus \ndirection is determined by these inputs as shown in Table 6. Digital \ndata bits are labeled with the MSB defined as Data Bit 11 and the LSB as Data Bit 0. All digital pins are TTL/CMOS compatible. \nSee Figure 38 for a simplified I/O logic diagram. The register \nselect inputs A0 and A1 select individual DAC registers A \n(Binary Code 00) through D (Binary Code 11). Decoding of the \nregisters is enabled by the CS\n input. When CS is high, no \ndecoding takes place, and neither the writing nor the reading of \nthe input registers is enabled. The loading of the second bank of \nregisters is controlled by the asynchronous LDAC  input. By \ntaking LDAC  low while CS is enabled, all output registers can \nbe updated simultaneously. Note that the t LDW required pulse \nwidth for updating all DACs is a minimum of 170 ns. \nThe R/ W input, when enabled by CS, controls the writing to \nand reading from the input register. \nCODING \nBoth DAC8412/DAC8413 use binary coding. The output \nvoltage can be calculated by \n4096) ( N V VV VREFL REFH\nREFL OUT\uf0b4\uf02d\uf02b \uf03d  \nwhere N is the digital code in decimal. \nData Sheet  DAC8412/DAC8413  \n \nRev. G | Page 15 of 20 RESET  \nThe RESET  function can be used either at power -up or at any \ntime d uring DAC  operation. The RESET  function is independent  \nof CS. This pin is active low  and sets the DAC output registers \nto either center code for the DAC8412, or zero cod e for the \nDAC8413. The reset -to-center code is  most useful when the \nDAC is configured for bipolar references and an output of 0  V \nafter reset is desired.  \nSUPPLIES  \nSupplies required are V SS, V DD, and V LOGIC . The V SS supply can  \nbe set between − 15 V and 0 V . V DD is the positive supply; its \noperating range is between 5 V and 15 V .  VLOGIC  is the digital output supply voltage for the readback \nfunction. It is normally connected to +5 V . This pin is a logic \nreference input only. It does not supply cu rrent to the device.  If \nthe readback function  is not being used , V LOGIC  can be left open -\ncircuit. While V LOGIC  does not supply current to the DAC8412, it \ndoes supply currents to the digital outputs when readback is used.  \nAMPLIFIERS  \nUnlike many voltage outp ut DACs, the DAC8412 features buffered  \nvoltage outputs. Each output is capable of both sourcing and sinking 5 mA at  ±10 V, eliminating the need for external \namplifiers when driving 500 pF or smaller capacitive load in most applications. These amplifiers ar e short -circuit protected.\n \nTable 6. DAC8412/DAC8413 Logic Table  \nA1  A0  R/W  CS  RS  LDAC  Input Register Output Register  Mode  DAC  \nL  L  L  L  H  L  Write   Write  Transparent  A  \nL  H  L  L  H  L  Write   Write   Transparent  B  \nH  L  L  L  H  L  Write   Write   Transparent  C  \nH  H  L  L  H  L  Write   Write   Transparent  D  \nL  L  L  L  H  H  Write   Hold   Write input   A  \nL  H  L  L  H  H  Write   Hold   Write i nput   B  \nH  L  L  L  H  H  Write   Hold   Write input   C  \nH  H  L  L  H  H  Write   Hold   Write input   D  \nL  L  H  L  H  H  Read   Hold   Read input   A  \nL  H  H  L  H  H  Read   Hold   Read input   B  \nH  L  H  L  H  H  Read   Hold   Read input   C  \nH  H  H  L  H  H  Read   Hold   Read input   D  \nX  X  X  H  H  L  Hold   Update all output registers   All  \nX  X  X  H  H  H  Hold   Hold   Hold   All  \nX  X  X  X  L  X  All registers reset to mid scale /zero -scale1  All  \nX  X  X  H   X  All registers latched to mid scale /zero -scale1  All  \n \n1 DAC8412 resets to midscale, and DAC8413 resets to zero scale. L = l ogic low; H = l ogic high; X  = don’t care. Input and o utput registers are transparent when asserted.  \n \nDAC8412/DAC8413 Data Sheet\n \nRev. G | Page 16 of 20 WRDB0\nWRDB1\nWRDB2\nWRDB3\nWRDB4\nWRDB5\nWRDB6WRDB7\nWRDB8\nWRDB9\nWRDB10RDDACBRDDACA\nWRDACA\nWRDACB\nRDDACC\nWRDACC\nRDDACD\nWRDACD\nREADBACKDATAIN_DB10\nREADOUTREADOUTBAR\nREADBACKDATAIN_DB11A1A0\nDGNDR/W\nDB11..DB0\nVLOGICCSDAC A\nDAC B\nDAC C\nDAC DWRDB11INPUT\nREGISTEROUTPUT\nREGISTER\nVREFLVOUTDVOUTCVOUTA\nVOUTB\nRESE TLDACVREFH VDD VSS\nREADBACK\nDATAOUT_DB11\n00274-039 \nFigure 38. Simplified I/O Logic Diagram \nCareful attention to grounding is important for accurate \noperation of the DAC8412. This is not because the DAC8412 is \nmore sensitive than other 12-bit DACs, but because with four \noutputs and two references, there is greater potential for ground loops. Because the DAC8412 has no analog ground, the ground \nmust be specified with respect to the reference.  \nREFERENCE CONFIGURATIONS \nOutput voltage ranges can be configured as either unipolar or \nbipolar, and within these choices, a wide variety of options \nexists. The unipolar configuration can be either positive or \nnegative voltage output, and the bipolar configuration can be \neither symmetrical or nonsymmetrical.  \nREF10+15V\nINPUT\nOUTPUT\nTRIM10kΩ0.2µF\n+10V OPERATION++15V\nOP400\n–15VVREFLVREFH\nDAC8412\nOR\nDAC84130.1µF\n//10µFVDD\nVSS\n00274-040 \nFigure 39. Unipolar +10 V Operation  +15V\n1µF0.2µF39kΩ\n6.2Ω\n6.2Ω\n0.2µF+15V\nGAIN\n100kΩBALANCE\n100kΩ\nAD688 FOR ±10V\nAD588 FOR ±5VVDD\nVSSVREFLVREFH\nDAC8412\nOR\nDAC84130.1µF\n//10µF\n–15V\n±5 OR ±10V OPERATION\n00274-041 \nFigure 40. Symmetrical Bipolar Operation  \nFigure 40 (symmetrical bipolar operation) shows the DAC8412 \nconfigured for ±10 V operation. See the AD688 data sheet for a \nfull explanation of reference operation. Adjustments may not be \nrequired for many applications since the AD688 is a very high \naccuracy reference. However, if additional adjustments are required, adjust the DAC8412 full scale first. Begin by loading the digital full-scale code (0xFFF), and then adjust the gain adjust potentiometer to attain a DAC output voltage of 9.9976 V . \nThen, adjust the balance adjust to set the center-scale output \nvoltage to 0.000 V . \nData Sheet DAC8412/DAC8413\n \nRev. G | Page 17 of 20 The 0.2 μF bypass capacitors shown at the reference inputs in \nFigure 40 should be used whenever ±10 V references are used. Applications with single references or references to ±5 V may not require the 0.2 μF bypassing. The 6.2 Ω resistor in series \nwith the output of the reference amplifier keeps the amplifier \nfrom oscillating with the capacitive load. This 6.2 Ω resistor has been found to be large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor does not exceed V\nBE. Assuming a minimum V BE of 0.6 V \nand a maximum current of 2.75 mA, then the resistor should be \nunder 200 Ω for the loading of a single DAC8412.  \nUsing two separate references is not recommended. Having two \nreferences can cause different drifts with time and temperature; \nwhereas with a single reference, most drifts track.  \nUnipolar positive full-scale operation can usually be set with a \nreference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 V full-scale output, the circuit can be configured as shown in \nFigure 41. In this configuration, the full-scale value is set first by \nadjusting the 10 kΩ resistor for a full-scale output of 9.9976 V .  \n10kΩ\n0.01µF\n10µF\n–15VGNDTRIM\nOUTPUT VOLTAGE\nREFERENCE0.2µF\nVREFLVREFH\nDAC8412\nOR\nDAC84130.1µF\n//10µF\nZERO TO –10V OPERATIONVDD\nVSS\n00274-042 \nFigure 41. Unipolar –10 V Operation  Figure 41 shows the DAC8412 configured for –10 V to 0 V \noperation. A –10 V full-scale output voltage reference is \nconnected directly to V REFL for the reference voltage.  \nSINGLE +5 V SUPPLY OPERATION \nFor operation with a 5 V supply, the reference voltage should be \nset between 1.0 V and 2.5 V for optimum linearity. Figure 42 \nshows a REF43 used to supply a 2.5 V reference voltage. The \nheadroom of the reference and DAC are both sufficient to support \na 5 V supply with ±5% tolerance. V DD and V LOGIC  should be \nconnected to the same supply. Separate bypassing to each pin \nshould also be used.  \n5V\nINPUT\nOUTPUT\nGNDTRIMREF43\nZERO TO 2.5V OPERATION\nSINGLE 5V SUPPLY10kΩ0.2µF\nVREFLVREFH\nDAC8412\nOR\nDAC84130.1µF\n//10µF10µF 0.01µF\nVDD\nVSS\n00274-043 \nFigure 42. +5 V Sing le-Supply Operation  \n  \n \nDAC8412/DAC8413 Data Sheet\n \nRev. G | Page 18 of 20 OUTLINE DIMENSIONS \n128\n5 1118\nBOTTON\nVIEW19 25\n26\n4 120.15 (3.81)\nREF0.075\n(1.91)\nREF\n0.028 (0.71)\n0.022 (0.56)0.300 (7.62)\nREF\n0.055 (1.40)\n0.045 (1.14)0.075 (1.91)\nREF0.020 (0.51)\nMIN\n0.05 (1.27)\n0.095 (2.41)\n0.075 (1.90)0.458 (11.63)0.442 (11.23)SQ0.458\n(11.63)\nMAX\nSQ0.100 (2.54)0.064 (1.63)\n0.088 (2.24)0.054 (1.37)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN\n022106-A \nFigure 43. 28-Terminal Cerami c Leadless Chip Carrier [LCC] \n(E-28-1) \nDimensions shown in inches and (millimeters) \n \n \nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.CORNER LEADS MAY BE CONFIGURED AS WHOLE LEADS.COMPLIANT TO JEDEC STANDARDS MS-011\n071006-A0.100 (2.54)\nBSC1.565 (39.75)\n1.380 (35.05)\n0.580 (14.73)0.485 (12.31)\n0.022 (0.56)0.014 (0.36)0.200 (5.08)0.115 (2.92)\n0.070 (1.78)\n0.050 (1.27)0.250 (6.35)\nMAX\nSEATING\nPLANE0.015\n(0.38)MIN\n0.005 (0.13)MIN0.700 (17.78)\nMAX0.015 (0.38)\n0.008 (0.20)0.625 (15.88)\n0.600 (15.24)\n0.015 (0.38)\nGAUGE\nPLANE0.195 (4.95)0.125 (3.17)28\n11 415\n \nFigure 44. 28-Lead Plastic Dual In-Line Package [PDIP] \nWide Body \n(N-28-2) \nDimensions shown in inches and (millimeters) \nData Sheet DAC8412/DAC8413\n \nRev. G | Page 19 of 20 COMPLIANT TO JEDEC STANDARDS MO-047-AB\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.4\n526\n25\n11\n1219\n18TOP VIEW\n(PINS DOWN)\nSQ0.456 (11.582)\n0.450 (11.430)0.050\n(1.27)BSC0.048 (1.22)\n0.042 (1.07)\n0.048 (1.22)\n0.042 (1.07)\n0.495 (12.57)\n0.485 (12.32)SQ0.021 (0.53)0.013 (0.33)\n0.430 (10.92)\n0.390 (9.91)0.032 (0.81)0.026 (0.66)\n0.120 (3.04)0.090 (2.29)0.056 (1.42)0.042 (1.07)0.020 (0.51)\nMIN0.180 (4.57)\n0.165 (4.19)\nBOTTOM\nVIEW\n(PINS UP)\n0.045 (1.14)\n0.025 (0.64)RPIN 1\n IDENTIFIER\n042508-A \nFigure 45. 28-Lead Plastic Leaded Chip Carrier [PLCC] \n(P-28) \nDimensions shown in inches and (millimeters) \n \n \nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.28\n11 415\n0.610 (15.49)\n0.500 (12.70)0.005 (0.13)\nMIN0.100 (2.54)\nMAX\n0.620 (15.75)\n0.590 (14.99)\n0.018 (0.46)0.008 (0.20)\nSEATING\nPLANE0.225(5.72)\nMAX 1.490 (37.85) MAX\n0.150 (3.81)MIN\n0.200 (5.08)\n0.125 (3.18)0.015 (0.38)\nMIN\n0.026 (0.66)\n0.014 (0.36)0.100\n(2.54)\nBSC0.070 (1.78)\n0.030 (0.76)15°\n0°PIN 1\n030106-A \nFigure 46. 28-Lead Ceramic Dual In-Line Package [CERDIP] \n(Q-28-2) \nDimensions shown in inches and (millimeters) \nDAC8412/DAC8413  Data Sheet  \n \nRev. G | Page 20 of 20 ORDERING GUIDE  \nMode l1 Notes  Temperature Range  INL Package Descriptio n Package Option  \nDAC8412AT/883C   −55°C to +125°C  ±0.75  28-Lead Ceramic Dual In -Line Package [CERDIP]  Q-28-2  \nDAC8412BT/883C   −55°C to +125°C  ±1.5 28-Lead Ceramic Dual In -Line Package [CERDIP]  Q-28-2  \nDAC8412BTC/883C   −55°C to +125°C  ±1.5 28-Terminal Ceramic Leadless Chip Carrier [LCC]  E-28-1 \nDAC8412EP  2 −40°C to +85°C  ±0.5 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8412EPZ  2 −40°C to +85°C  ±0.5 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8412FP  2 −40°C to +85°C  ±1 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8412FPC  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8412FPC -REEL  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8412FPCZ  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8412FPCZ -REEL  2 −40°C to +85°C  ±1 28-Lead Plastic Lea ded Chip Carrier [PLCC]  P-28 \nDAC8412FPZ  2 −40°C to +85°C  ±1 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8413AT/883C   −55°C to +125°C  ±0.75  28-Lead Ceramic Dual In -Line Package [CERDIP]  Q-28-2  \nDAC8413BT/883C   −55°C to +125°C  ±1.5 28-Lead Ceramic Dual In -Line Package [CERDIP]  Q-28-2  \nDAC8413BTC/883C   −55°C to +125°C  ±1.5 28-Terminal Ceramic Leadless Chip Carrier [LCC]  E-28-1  \nDAC8413EP  2 −40°C to +85°C  ±0.5 28-Lead Plastic Dual  In-Line Package [PDIP]  N-28- 2 \nDAC8413EPZ  2 −40°C to +85°C  ±0.5 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8413FP  2 −40°C to +85°C  ±1 28-Lead Plastic Dual In -Line Package [P DIP]  N-28- 2 \nDAC8413FPC  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8413FPC -REEL  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8413F PCZ  2 −40°C to +85°C  ±1 28-Lead Plastic Leaded Chip Carrier [PLCC]  P-28 \nDAC8413FPC -REEL  2 −40°C to +85°C  ±1 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \nDAC8413FPZ  2 −40°C to +85°C  ±1 28-Lead Plastic Dual In -Line Package [PDIP]  N-28- 2 \n \n1 Z = RoHS Compliant Part.  \n2 If burn -in is required, these models are available in CERDIP. Contact sales.  \n \n©2000 –2013  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D00274 -0-4/13(G)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 DAC8413AT/883C\xa0 5962-9176402MXA\xa0 DAC8412FPCZ\xa0 DAC8413FP\xa0 DAC8412EP\xa0 DAC8413FPCZ\xa0 5962-\n9176404MXA\xa0 DAC8412BTC/883C\xa0 DAC8413FPZ\xa0 DAC8413FPC\xa0 DAC8413EP\xa0 DAC8412BT/883C\xa0 5962-\n9176404M3A\xa0 5962-9176402M3A\xa0 DAC8412FPC\xa0 DAC8412FPCZ-REEL\xa0 DAC8412FP\xa0 DAC8412EPZ\xa0 DAC8413FPCZ-\nREEL\xa0 DAC8413BT/883C\xa0 5962-9176403MXA\xa0 DAC8413EPZ\xa0 DAC8413BTC/883C\xa0 DAC8412FPZ\xa0 DAC8412AT/883C\xa0\n5962-9176401MXA\n"}]
!==============================================================================!
### Component Summary: DAC8412FPCZ

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): +5 V to ±15 V
  - Reference Voltage (VREFH): +2.5 V to ±10 V
  - Reference Voltage (VREFL): -10 V to +2.5 V
- **Current Ratings**: 
  - Output Current: ±5 mA
  - Positive Supply Current (IDD): 8.5 mA (typical at VREFH = 2.5 V)
  - Negative Supply Current (ISS): -10 mA (typical at VSS = -5 V)
- **Power Consumption**: 
  - Power Dissipation: 60 mW (at +5 V supply), 330 mW (at ±15 V supply)
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - 28-Lead Plastic Leaded Chip Carrier (PLCC)
- **Special Features**: 
  - Quad, 12-bit DAC with readback capability
  - Unipolar or bipolar operation
  - True voltage output
  - Double-buffered inputs
  - Reset to minimum (DAC8413) or center scale (DAC8412)
  - Fast bus access time
- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The DAC8412FPCZ is a quad, 12-bit digital-to-analog converter (DAC) designed for high-performance applications. It features true voltage output with the ability to operate in both unipolar and bipolar modes. The device is built using a complementary BiCMOS process, which allows for high package density and efficient power consumption. The DAC8412 provides a reset function that sets the output to midscale, making it suitable for applications requiring precise control over output voltage levels.

#### Typical Applications:
The DAC8412FPCZ is commonly used in various applications, including:
- **Automatic Test Equipment**: For generating precise voltage levels during testing.
- **Digitally Controlled Calibration**: To adjust and calibrate equipment with high accuracy.
- **Servo Controls**: In systems requiring precise control of motor positions.
- **Process Control Equipment**: For managing and controlling industrial processes with high precision.

This DAC is ideal for applications that require high accuracy and flexibility in output voltage configurations, making it a versatile choice for engineers and designers in the field of electronics.