// Seed: 3428963630
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  assign id_4 = id_5;
  assign id_4 = 1;
  assign id_0 = "";
  type_11 id_6 (
      id_3,
      1,
      1'b0
  );
  logic id_7 = 1;
  logic id_8;
endmodule
