{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743027078026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:11:17 2025 " "Processing started: Wed Mar 26 17:11:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743027078026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743027078026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743027078026 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743027078734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743027079500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743027079500 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1743027079521 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1743027079521 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1743027082128 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743027082678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743027082708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743027099900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743027099900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.759 " "Worst-case setup slack is -26.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027099904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027099904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.759         -533035.716 iCLK  " "  -26.759         -533035.716 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027099904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027099904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.990 " "Worst-case hold slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 iCLK  " "    0.990               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027100120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027100129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027100137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027100166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027100166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.759 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.759" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102015 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027102015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -26.759 (VIOLATED) " "Path #1: Setup slack is -26.759 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      3.087  R        clock network delay " "     3.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     3.319      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q " "     3.319      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.347 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.666      0.347 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.791      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.488      2.697 FF    IC  IMem\|ram~44138\|datab " "     6.488      2.697 FF    IC  IMem\|ram~44138\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      0.393 FF  CELL  IMem\|ram~44138\|combout " "     6.881      0.393 FF  CELL  IMem\|ram~44138\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.156      0.275 FF    IC  IMem\|ram~44139\|dataa " "     7.156      0.275 FF    IC  IMem\|ram~44139\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.547      0.391 FR  CELL  IMem\|ram~44139\|combout " "     7.547      0.391 FR  CELL  IMem\|ram~44139\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.782      1.235 RR    IC  IMem\|ram~44142\|datac " "     8.782      1.235 RR    IC  IMem\|ram~44142\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.069      0.287 RR  CELL  IMem\|ram~44142\|combout " "     9.069      0.287 RR  CELL  IMem\|ram~44142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.272      0.203 RR    IC  IMem\|ram~44145\|datad " "     9.272      0.203 RR    IC  IMem\|ram~44145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.411      0.139 RF  CELL  IMem\|ram~44145\|combout " "     9.411      0.139 RF  CELL  IMem\|ram~44145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.810      0.399 FF    IC  IMem\|ram~44146\|datac " "     9.810      0.399 FF    IC  IMem\|ram~44146\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.091      0.281 FF  CELL  IMem\|ram~44146\|combout " "    10.091      0.281 FF  CELL  IMem\|ram~44146\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.437      2.346 FF    IC  IMem\|ram~44189\|datac " "    12.437      2.346 FF    IC  IMem\|ram~44189\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.718      0.281 FF  CELL  IMem\|ram~44189\|combout " "    12.718      0.281 FF  CELL  IMem\|ram~44189\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.947      0.229 FF    IC  IMem\|ram~44232\|datad " "    12.947      0.229 FF    IC  IMem\|ram~44232\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.097      0.150 FR  CELL  IMem\|ram~44232\|combout " "    13.097      0.150 FR  CELL  IMem\|ram~44232\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.300      0.203 RR    IC  IMem\|ram~44233\|datad " "    13.300      0.203 RR    IC  IMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.455      0.155 RR  CELL  IMem\|ram~44233\|combout " "    13.455      0.155 RR  CELL  IMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.659      0.204 RR    IC  IMem\|ram~44404\|datad " "    13.659      0.204 RR    IC  IMem\|ram~44404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.814      0.155 RR  CELL  IMem\|ram~44404\|combout " "    13.814      0.155 RR  CELL  IMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.710      3.896 RR    IC  MainRegister\|g_mux1\|Mux25~4\|datac " "    17.710      3.896 RR    IC  MainRegister\|g_mux1\|Mux25~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.995      0.285 RR  CELL  MainRegister\|g_mux1\|Mux25~4\|combout " "    17.995      0.285 RR  CELL  MainRegister\|g_mux1\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.198      0.203 RR    IC  MainRegister\|g_mux1\|Mux25~5\|datac " "    18.198      0.203 RR    IC  MainRegister\|g_mux1\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.485      0.287 RR  CELL  MainRegister\|g_mux1\|Mux25~5\|combout " "    18.485      0.287 RR  CELL  MainRegister\|g_mux1\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.096      5.611 RR    IC  MainRegister\|g_mux1\|Mux25~6\|datac " "    24.096      5.611 RR    IC  MainRegister\|g_mux1\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.383      0.287 RR  CELL  MainRegister\|g_mux1\|Mux25~6\|combout " "    24.383      0.287 RR  CELL  MainRegister\|g_mux1\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.587      0.204 RR    IC  MainRegister\|g_mux1\|Mux25~9\|datad " "    24.587      0.204 RR    IC  MainRegister\|g_mux1\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.726      0.139 RF  CELL  MainRegister\|g_mux1\|Mux25~9\|combout " "    24.726      0.139 RF  CELL  MainRegister\|g_mux1\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.001      0.275 FF    IC  MainRegister\|g_mux1\|Mux25~19\|dataa " "    25.001      0.275 FF    IC  MainRegister\|g_mux1\|Mux25~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.425      0.424 FF  CELL  MainRegister\|g_mux1\|Mux25~19\|combout " "    25.425      0.424 FF  CELL  MainRegister\|g_mux1\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.905      1.480 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac " "    26.905      1.480 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.186      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    27.186      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.973      0.787 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad " "    27.973      0.787 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.098      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout " "    28.098      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.330      0.232 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac " "    28.330      0.232 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.611      0.281 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout " "    28.611      0.281 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.837      0.226 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad " "    28.837      0.226 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.987      0.150 FR  CELL  MainALU\|g_bigmux\|Mux24~11\|combout " "    28.987      0.150 FR  CELL  MainALU\|g_bigmux\|Mux24~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.192      0.205 RR    IC  MainALU\|g_bigmux\|Mux24~12\|datad " "    29.192      0.205 RR    IC  MainALU\|g_bigmux\|Mux24~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.347      0.155 RR  CELL  MainALU\|g_bigmux\|Mux24~12\|combout " "    29.347      0.155 RR  CELL  MainALU\|g_bigmux\|Mux24~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.552      0.205 RR    IC  MainALU\|g_bigmux\|Mux24~13\|datad " "    29.552      0.205 RR    IC  MainALU\|g_bigmux\|Mux24~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.691      0.139 RF  CELL  MainALU\|g_bigmux\|Mux24~13\|combout " "    29.691      0.139 RF  CELL  MainALU\|g_bigmux\|Mux24~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.919      0.228 FF    IC  MainALU\|g_bigmux\|Mux24~14\|datad " "    29.919      0.228 FF    IC  MainALU\|g_bigmux\|Mux24~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.044      0.125 FF  CELL  MainALU\|g_bigmux\|Mux24~14\|combout " "    30.044      0.125 FF  CELL  MainALU\|g_bigmux\|Mux24~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.121      2.077 FF    IC  DMem\|ram~42111\|dataa " "    32.121      2.077 FF    IC  DMem\|ram~42111\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.545      0.424 FF  CELL  DMem\|ram~42111\|combout " "    32.545      0.424 FF  CELL  DMem\|ram~42111\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.773      0.228 FF    IC  DMem\|ram~42112\|datad " "    32.773      0.228 FF    IC  DMem\|ram~42112\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.898      0.125 FF  CELL  DMem\|ram~42112\|combout " "    32.898      0.125 FF  CELL  DMem\|ram~42112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.435      9.537 FF    IC  DMem\|ram~42120\|datab " "    42.435      9.537 FF    IC  DMem\|ram~42120\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.860      0.425 FF  CELL  DMem\|ram~42120\|combout " "    42.860      0.425 FF  CELL  DMem\|ram~42120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.092      0.232 FF    IC  DMem\|ram~42131\|datac " "    43.092      0.232 FF    IC  DMem\|ram~42131\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.373      0.281 FF  CELL  DMem\|ram~42131\|combout " "    43.373      0.281 FF  CELL  DMem\|ram~42131\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.650      0.277 FF    IC  DMem\|ram~42142\|dataa " "    43.650      0.277 FF    IC  DMem\|ram~42142\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.054      0.404 FF  CELL  DMem\|ram~42142\|combout " "    44.054      0.404 FF  CELL  DMem\|ram~42142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.465      0.411 FF    IC  DMem\|ram~42143\|datab " "    44.465      0.411 FF    IC  DMem\|ram~42143\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.869      0.404 FF  CELL  DMem\|ram~42143\|combout " "    44.869      0.404 FF  CELL  DMem\|ram~42143\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.096      0.227 FF    IC  DMem\|ram~42186\|datad " "    45.096      0.227 FF    IC  DMem\|ram~42186\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.221      0.125 FF  CELL  DMem\|ram~42186\|combout " "    45.221      0.125 FF  CELL  DMem\|ram~42186\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.490      0.269 FF    IC  DMem\|ram~42187\|datab " "    45.490      0.269 FF    IC  DMem\|ram~42187\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.894      0.404 FF  CELL  DMem\|ram~42187\|combout " "    45.894      0.404 FF  CELL  DMem\|ram~42187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.123      0.229 FF    IC  DMem\|ram~42358\|datad " "    46.123      0.229 FF    IC  DMem\|ram~42358\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.248      0.125 FF  CELL  DMem\|ram~42358\|combout " "    46.248      0.125 FF  CELL  DMem\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.033      0.785 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac " "    47.033      0.785 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.314      0.281 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout " "    47.314      0.281 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.540      0.226 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad " "    47.540      0.226 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.690      0.150 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout " "    47.690      0.150 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.890      0.200 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac " "    47.890      0.200 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.177      0.287 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout " "    48.177      0.287 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.756      1.579 RR    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata " "    49.756      1.579 RR    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.162      0.406 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    50.162      0.406 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.397      3.397  R        clock network delay " "    23.397      3.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405      0.008           clock pessimism removed " "    23.405      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.385     -0.020           clock uncertainty " "    23.385     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.403      0.018     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    23.403      0.018     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    50.162 " "Data Arrival Time  :    50.162" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.403 " "Data Required Time :    23.403" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -26.759 (VIOLATED) " "Slack              :   -26.759 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027102016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.990 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.990" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027102262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.990  " "Path #1: Hold slack is 0.990 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431      3.431  R        clock network delay " "     3.431      3.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     3.663      0.232     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q " "     3.663      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.307 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab " "     3.970      0.307 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.301      0.331 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     4.301      0.331 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.197 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad " "     4.498      0.197 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.631      0.133 RF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout " "     4.631      0.133 RF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.631      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d " "     4.631      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.076 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     4.707      0.076 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.563      3.563  R        clock network delay " "     3.563      3.563  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531     -0.032           clock pessimism removed " "     3.531     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.000           clock uncertainty " "     3.531      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.717      0.186      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     3.717      0.186      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.707 " "Data Arrival Time  :     4.707" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.717 " "Data Required Time :     3.717" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.990  " "Slack              :     0.990 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027102262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027102262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743027102264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743027102351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743027105921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743027108269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743027108269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.066 " "Worst-case setup slack is -23.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.066         -438737.143 iCLK  " "  -23.066         -438737.143 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027108273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.900 " "Worst-case hold slack is 0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 iCLK  " "    0.900               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027108481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027108485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027108489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027108518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027108518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.066 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027110309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -23.066 (VIOLATED) " "Path #1: Setup slack is -23.066 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      2.798  R        clock network delay " "     2.798      2.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     3.011      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q " "     3.011      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      0.314 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.325      0.314 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.110 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.435      0.110 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.862      2.427 FF    IC  IMem\|ram~44138\|datab " "     5.862      2.427 FF    IC  IMem\|ram~44138\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.211      0.349 FF  CELL  IMem\|ram~44138\|combout " "     6.211      0.349 FF  CELL  IMem\|ram~44138\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.459      0.248 FF    IC  IMem\|ram~44139\|dataa " "     6.459      0.248 FF    IC  IMem\|ram~44139\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.808      0.349 FR  CELL  IMem\|ram~44139\|combout " "     6.808      0.349 FR  CELL  IMem\|ram~44139\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.963      1.155 RR    IC  IMem\|ram~44142\|datac " "     7.963      1.155 RR    IC  IMem\|ram~44142\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.228      0.265 RR  CELL  IMem\|ram~44142\|combout " "     8.228      0.265 RR  CELL  IMem\|ram~44142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.415      0.187 RR    IC  IMem\|ram~44145\|datad " "     8.415      0.187 RR    IC  IMem\|ram~44145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.559      0.144 RR  CELL  IMem\|ram~44145\|combout " "     8.559      0.144 RR  CELL  IMem\|ram~44145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.934      0.375 RR    IC  IMem\|ram~44146\|datac " "     8.934      0.375 RR    IC  IMem\|ram~44146\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.197      0.263 RR  CELL  IMem\|ram~44146\|combout " "     9.197      0.263 RR  CELL  IMem\|ram~44146\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.298      2.101 RR    IC  IMem\|ram~44189\|datac " "    11.298      2.101 RR    IC  IMem\|ram~44189\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.563      0.265 RR  CELL  IMem\|ram~44189\|combout " "    11.563      0.265 RR  CELL  IMem\|ram~44189\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.752      0.189 RR    IC  IMem\|ram~44232\|datad " "    11.752      0.189 RR    IC  IMem\|ram~44232\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.896      0.144 RR  CELL  IMem\|ram~44232\|combout " "    11.896      0.144 RR  CELL  IMem\|ram~44232\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.083      0.187 RR    IC  IMem\|ram~44233\|datad " "    12.083      0.187 RR    IC  IMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.227      0.144 RR  CELL  IMem\|ram~44233\|combout " "    12.227      0.144 RR  CELL  IMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.415      0.188 RR    IC  IMem\|ram~44404\|datad " "    12.415      0.188 RR    IC  IMem\|ram~44404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.559      0.144 RR  CELL  IMem\|ram~44404\|combout " "    12.559      0.144 RR  CELL  IMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.199      3.640 RR    IC  MainRegister\|g_mux1\|Mux25~4\|datac " "    16.199      3.640 RR    IC  MainRegister\|g_mux1\|Mux25~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.462      0.263 RR  CELL  MainRegister\|g_mux1\|Mux25~4\|combout " "    16.462      0.263 RR  CELL  MainRegister\|g_mux1\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.648      0.186 RR    IC  MainRegister\|g_mux1\|Mux25~5\|datac " "    16.648      0.186 RR    IC  MainRegister\|g_mux1\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.913      0.265 RR  CELL  MainRegister\|g_mux1\|Mux25~5\|combout " "    16.913      0.265 RR  CELL  MainRegister\|g_mux1\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.147      5.234 RR    IC  MainRegister\|g_mux1\|Mux25~6\|datac " "    22.147      5.234 RR    IC  MainRegister\|g_mux1\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.412      0.265 RR  CELL  MainRegister\|g_mux1\|Mux25~6\|combout " "    22.412      0.265 RR  CELL  MainRegister\|g_mux1\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.600      0.188 RR    IC  MainRegister\|g_mux1\|Mux25~9\|datad " "    22.600      0.188 RR    IC  MainRegister\|g_mux1\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.744      0.144 RR  CELL  MainRegister\|g_mux1\|Mux25~9\|combout " "    22.744      0.144 RR  CELL  MainRegister\|g_mux1\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.962      0.218 RR    IC  MainRegister\|g_mux1\|Mux25~19\|dataa " "    22.962      0.218 RR    IC  MainRegister\|g_mux1\|Mux25~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.320      0.358 RR  CELL  MainRegister\|g_mux1\|Mux25~19\|combout " "    23.320      0.358 RR  CELL  MainRegister\|g_mux1\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.674      1.354 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac " "    24.674      1.354 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.939      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    24.939      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.674      0.735 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad " "    25.674      0.735 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.799      0.125 RF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout " "    25.799      0.125 RF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.011      0.212 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac " "    26.011      0.212 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.263      0.252 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout " "    26.263      0.252 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.469      0.206 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad " "    26.469      0.206 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.603      0.134 FR  CELL  MainALU\|g_bigmux\|Mux24~11\|combout " "    26.603      0.134 FR  CELL  MainALU\|g_bigmux\|Mux24~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.792      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~12\|datad " "    26.792      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.936      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~12\|combout " "    26.936      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.125      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~13\|datad " "    27.125      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.269      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~13\|combout " "    27.269      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.458      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~14\|datad " "    27.458      0.189 RR    IC  MainALU\|g_bigmux\|Mux24~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.602      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~14\|combout " "    27.602      0.144 RR  CELL  MainALU\|g_bigmux\|Mux24~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.459      1.857 RR    IC  DMem\|ram~42111\|dataa " "    29.459      1.857 RR    IC  DMem\|ram~42111\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.824      0.365 RF  CELL  DMem\|ram~42111\|combout " "    29.824      0.365 RF  CELL  DMem\|ram~42111\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.031      0.207 FF    IC  DMem\|ram~42112\|datad " "    30.031      0.207 FF    IC  DMem\|ram~42112\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.165      0.134 FR  CELL  DMem\|ram~42112\|combout " "    30.165      0.134 FR  CELL  DMem\|ram~42112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.120      8.955 RR    IC  DMem\|ram~42120\|datab " "    39.120      8.955 RR    IC  DMem\|ram~42120\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.484      0.364 RR  CELL  DMem\|ram~42120\|combout " "    39.484      0.364 RR  CELL  DMem\|ram~42120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.668      0.184 RR    IC  DMem\|ram~42131\|datac " "    39.668      0.184 RR    IC  DMem\|ram~42131\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.933      0.265 RR  CELL  DMem\|ram~42131\|combout " "    39.933      0.265 RR  CELL  DMem\|ram~42131\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.152      0.219 RR    IC  DMem\|ram~42142\|dataa " "    40.152      0.219 RR    IC  DMem\|ram~42142\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.532      0.380 RR  CELL  DMem\|ram~42142\|combout " "    40.532      0.380 RR  CELL  DMem\|ram~42142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.907      0.375 RR    IC  DMem\|ram~42143\|datab " "    40.907      0.375 RR    IC  DMem\|ram~42143\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.288      0.381 RR  CELL  DMem\|ram~42143\|combout " "    41.288      0.381 RR  CELL  DMem\|ram~42143\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.476      0.188 RR    IC  DMem\|ram~42186\|datad " "    41.476      0.188 RR    IC  DMem\|ram~42186\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.620      0.144 RR  CELL  DMem\|ram~42186\|combout " "    41.620      0.144 RR  CELL  DMem\|ram~42186\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.838      0.218 RR    IC  DMem\|ram~42187\|datab " "    41.838      0.218 RR    IC  DMem\|ram~42187\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.219      0.381 RR  CELL  DMem\|ram~42187\|combout " "    42.219      0.381 RR  CELL  DMem\|ram~42187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.408      0.189 RR    IC  DMem\|ram~42358\|datad " "    42.408      0.189 RR    IC  DMem\|ram~42358\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.552      0.144 RR  CELL  DMem\|ram~42358\|combout " "    42.552      0.144 RR  CELL  DMem\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.272      0.720 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac " "    43.272      0.720 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.537      0.265 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout " "    43.537      0.265 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.724      0.187 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad " "    43.724      0.187 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.868      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout " "    43.868      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.051      0.183 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac " "    44.051      0.183 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.316      0.265 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout " "    44.316      0.265 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.789      1.473 RR    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata " "    45.789      1.473 RR    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.159      0.370 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    46.159      0.370 RR  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.087      3.087  R        clock network delay " "    23.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.094      0.007           clock pessimism removed " "    23.094      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.074     -0.020           clock uncertainty " "    23.074     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.093      0.019     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    23.093      0.019     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    46.159 " "Data Arrival Time  :    46.159" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.093 " "Data Required Time :    23.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -23.066 (VIOLATED) " "Slack              :   -23.066 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027110310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.900 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.900" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027110555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.900  " "Path #1: Hold slack is 0.900 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.122      3.122  R        clock network delay " "     3.122      3.122  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     3.335      0.213     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q " "     3.335      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.282 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab " "     3.617      0.282 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      0.300 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     3.917      0.300 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.098      0.181 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad " "     4.098      0.181 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.218      0.120 RF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout " "     4.218      0.120 RF  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.218      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d " "     4.218      0.000 FF    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      0.065 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     4.283      0.065 FF  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.240      3.240  R        clock network delay " "     3.240      3.240  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212     -0.028           clock pessimism removed " "     3.212     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.000           clock uncertainty " "     3.212      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      0.171      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     3.383      0.171      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.283 " "Data Arrival Time  :     4.283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.383 " "Data Required Time :     3.383" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.900  " "Slack              :     0.900 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027110555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027110555 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743027110557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743027111828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743027111828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.672 " "Worst-case setup slack is -4.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027111832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027111832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.672           -1952.225 iCLK  " "   -4.672           -1952.225 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027111832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027111832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 iCLK  " "    0.452               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027112040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027112045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743027112049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743027112079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743027112079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.672 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.672" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027113874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.672 (VIOLATED) " "Path #1: Setup slack is -4.672 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      1.642  R        clock network delay " "     1.642      1.642  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     1.747      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q " "     1.747      0.000 FF  CELL  Fetch\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.164 FF    IC  s_IMemAddr\[7\]~4\|datad " "     1.911      0.164 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     1.974      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.496      1.522 FF    IC  IMem\|ram~44138\|datab " "     3.496      1.522 FF    IC  IMem\|ram~44138\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.193 FF  CELL  IMem\|ram~44138\|combout " "     3.689      0.193 FF  CELL  IMem\|ram~44138\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.822      0.133 FF    IC  IMem\|ram~44139\|dataa " "     3.822      0.133 FF    IC  IMem\|ram~44139\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.026      0.204 FF  CELL  IMem\|ram~44139\|combout " "     4.026      0.204 FF  CELL  IMem\|ram~44139\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.681      0.655 FF    IC  IMem\|ram~44142\|datac " "     4.681      0.655 FF    IC  IMem\|ram~44142\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.814      0.133 FF  CELL  IMem\|ram~44142\|combout " "     4.814      0.133 FF  CELL  IMem\|ram~44142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.921      0.107 FF    IC  IMem\|ram~44145\|datad " "     4.921      0.107 FF    IC  IMem\|ram~44145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.984      0.063 FF  CELL  IMem\|ram~44145\|combout " "     4.984      0.063 FF  CELL  IMem\|ram~44145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.185      0.201 FF    IC  IMem\|ram~44146\|datac " "     5.185      0.201 FF    IC  IMem\|ram~44146\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.318      0.133 FF  CELL  IMem\|ram~44146\|combout " "     5.318      0.133 FF  CELL  IMem\|ram~44146\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.630      1.312 FF    IC  IMem\|ram~44189\|datac " "     6.630      1.312 FF    IC  IMem\|ram~44189\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.763      0.133 FF  CELL  IMem\|ram~44189\|combout " "     6.763      0.133 FF  CELL  IMem\|ram~44189\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.873      0.110 FF    IC  IMem\|ram~44232\|datad " "     6.873      0.110 FF    IC  IMem\|ram~44232\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.936      0.063 FF  CELL  IMem\|ram~44232\|combout " "     6.936      0.063 FF  CELL  IMem\|ram~44232\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.043      0.107 FF    IC  IMem\|ram~44233\|datad " "     7.043      0.107 FF    IC  IMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.106      0.063 FF  CELL  IMem\|ram~44233\|combout " "     7.106      0.063 FF  CELL  IMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.213      0.107 FF    IC  IMem\|ram~44404\|datad " "     7.213      0.107 FF    IC  IMem\|ram~44404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.276      0.063 FF  CELL  IMem\|ram~44404\|combout " "     7.276      0.063 FF  CELL  IMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.425      2.149 FF    IC  MainRegister\|g_mux1\|Mux25~4\|datac " "     9.425      2.149 FF    IC  MainRegister\|g_mux1\|Mux25~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.558      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~4\|combout " "     9.558      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.670      0.112 FF    IC  MainRegister\|g_mux1\|Mux25~5\|datac " "     9.670      0.112 FF    IC  MainRegister\|g_mux1\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.803      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~5\|combout " "     9.803      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.761      2.958 FF    IC  MainRegister\|g_mux1\|Mux25~6\|datac " "    12.761      2.958 FF    IC  MainRegister\|g_mux1\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.894      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~6\|combout " "    12.894      0.133 FF  CELL  MainRegister\|g_mux1\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.001      0.107 FF    IC  MainRegister\|g_mux1\|Mux25~9\|datad " "    13.001      0.107 FF    IC  MainRegister\|g_mux1\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      0.063 FF  CELL  MainRegister\|g_mux1\|Mux25~9\|combout " "    13.064      0.063 FF  CELL  MainRegister\|g_mux1\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.197      0.133 FF    IC  MainRegister\|g_mux1\|Mux25~19\|dataa " "    13.197      0.133 FF    IC  MainRegister\|g_mux1\|Mux25~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.401      0.204 FF  CELL  MainRegister\|g_mux1\|Mux25~19\|combout " "    13.401      0.204 FF  CELL  MainRegister\|g_mux1\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.220      0.819 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac " "    14.220      0.819 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.353      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    14.353      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.777      0.424 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad " "    14.777      0.424 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.840      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout " "    14.840      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|G_xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.949      0.109 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac " "    14.949      0.109 FF    IC  MainALU\|g_bigmux\|Mux24~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.082      0.133 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout " "    15.082      0.133 FF  CELL  MainALU\|g_bigmux\|Mux24~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad " "    15.190      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.253      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~11\|combout " "    15.253      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.361      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~12\|datad " "    15.361      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.424      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~12\|combout " "    15.424      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.533      0.109 FF    IC  MainALU\|g_bigmux\|Mux24~13\|datad " "    15.533      0.109 FF    IC  MainALU\|g_bigmux\|Mux24~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.596      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~13\|combout " "    15.596      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.704      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~14\|datad " "    15.704      0.108 FF    IC  MainALU\|g_bigmux\|Mux24~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.767      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~14\|combout " "    15.767      0.063 FF  CELL  MainALU\|g_bigmux\|Mux24~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.914      1.147 FF    IC  DMem\|ram~42111\|dataa " "    16.914      1.147 FF    IC  DMem\|ram~42111\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.118      0.204 FF  CELL  DMem\|ram~42111\|combout " "    17.118      0.204 FF  CELL  DMem\|ram~42111\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.226      0.108 FF    IC  DMem\|ram~42112\|datad " "    17.226      0.108 FF    IC  DMem\|ram~42112\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.289      0.063 FF  CELL  DMem\|ram~42112\|combout " "    17.289      0.063 FF  CELL  DMem\|ram~42112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.631      5.342 FF    IC  DMem\|ram~42120\|datab " "    22.631      5.342 FF    IC  DMem\|ram~42120\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.838      0.207 FF  CELL  DMem\|ram~42120\|combout " "    22.838      0.207 FF  CELL  DMem\|ram~42120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.948      0.110 FF    IC  DMem\|ram~42131\|datac " "    22.948      0.110 FF    IC  DMem\|ram~42131\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.081      0.133 FF  CELL  DMem\|ram~42131\|combout " "    23.081      0.133 FF  CELL  DMem\|ram~42131\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.216      0.135 FF    IC  DMem\|ram~42142\|dataa " "    23.216      0.135 FF    IC  DMem\|ram~42142\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.409      0.193 FF  CELL  DMem\|ram~42142\|combout " "    23.409      0.193 FF  CELL  DMem\|ram~42142\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.617      0.208 FF    IC  DMem\|ram~42143\|datab " "    23.617      0.208 FF    IC  DMem\|ram~42143\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.809      0.192 FF  CELL  DMem\|ram~42143\|combout " "    23.809      0.192 FF  CELL  DMem\|ram~42143\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.917      0.108 FF    IC  DMem\|ram~42186\|datad " "    23.917      0.108 FF    IC  DMem\|ram~42186\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.980      0.063 FF  CELL  DMem\|ram~42186\|combout " "    23.980      0.063 FF  CELL  DMem\|ram~42186\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.111      0.131 FF    IC  DMem\|ram~42187\|datab " "    24.111      0.131 FF    IC  DMem\|ram~42187\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.303      0.192 FF  CELL  DMem\|ram~42187\|combout " "    24.303      0.192 FF  CELL  DMem\|ram~42187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.413      0.110 FF    IC  DMem\|ram~42358\|datad " "    24.413      0.110 FF    IC  DMem\|ram~42358\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.476      0.063 FF  CELL  DMem\|ram~42358\|combout " "    24.476      0.063 FF  CELL  DMem\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.904      0.428 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac " "    24.904      0.428 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.037      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout " "    25.037      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.143      0.106 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad " "    25.143      0.106 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.206      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout " "    25.206      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.315      0.109 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac " "    25.315      0.109 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.448      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout " "    25.448      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:9:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.286      0.838 FF    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata " "    26.286      0.838 FF    IC  MainRegister\|\\g_reg:5:g_regOther:g_regi\|\\NBit_DFF:9:dffi\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.461      0.175 FF  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    26.461      0.175 FF  CELL  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.797      1.797  R        clock network delay " "    21.797      1.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      0.005           clock pessimism removed " "    21.802      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.782     -0.020           clock uncertainty " "    21.782     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.789      0.007     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    21.789      0.007     uTsu  MIP_REG:MainRegister\|N_Reg:\\g_reg:5:g_regOther:g_regi\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.461 " "Data Arrival Time  :    26.461" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.789 " "Data Required Time :    21.789" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.672 (VIOLATED) " "Slack              :    -4.672 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027113876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027113876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.452 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.452" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027114119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.452  " "Path #1: Hold slack is 0.452 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "From Node    : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "To Node      : Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      1.803  R        clock network delay " "     1.803      1.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.908      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     1.908      0.105     uTco  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.908      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q " "     1.908      0.000 RR  CELL  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.143 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab " "     2.051      0.143 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.206      0.155 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     2.206      0.155 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.294      0.088 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad " "     2.294      0.088 RR    IC  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      0.065 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout " "     2.359      0.065 RR  CELL  Fetch\|g_pcMux\|\\G_NBit_MUX:15:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      0.000 RR    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d " "     2.359      0.000 RR    IC  Fetch\|g_pc\|\\NBit_DFF:15:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.031 RR  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     2.390      0.031 RR  CELL  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      1.874  R        clock network delay " "     1.874      1.874  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854     -0.020           clock pessimism removed " "     1.854     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000           clock uncertainty " "     1.854      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.938      0.084      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q " "     1.938      0.084      uTh  Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:15:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.390 " "Data Arrival Time  :     2.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.938 " "Data Required Time :     1.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.452  " "Slack              :     0.452 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1743027114119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743027114119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743027140352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743027167916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3254 " "Peak virtual memory: 3254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743027169952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:12:49 2025 " "Processing ended: Wed Mar 26 17:12:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743027169952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743027169952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743027169952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743027169952 ""}
