

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_reg_optimization                    7 # Optimization to be applied (default=6 which is none)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_latency_clear                    1 # Opcode latencies for CLEAR INSTRUCTIONDefault 1
-ptx_opcode_initiation_clear                    1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
0fbb49c3210ada62dd2f0d2fdc453b0d  /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall > _cuobjdump_complete_output_AQmzwt"
Parsing file _cuobjdump_complete_output_AQmzwt
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6kernelv : hostFun 0x0x4023c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "d_unique" from 0x100 to 0x5880 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "d_common" from 0x5880 to 0x5a88 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "d_common_change" from 0x5a90 to 0x5aa0 (global memory space) 3
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43780_30_non_const_par_max_coo33748" from 0x0 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43779_32_non_const_par_max_val34272" from 0x280 to 0x48c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43772_32_non_const_in_final_sum" from 0x48c to 0x490 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43778_32_non_const_denomT" from 0x490 to 0x494 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936" from 0x500 to 0x2da4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340" from 0x2e00 to 0x2ecc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544" from 0x2f00 to 0x2fcc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43773_32_non_const_in_sqr_final_sum" from 0x2fcc to 0x2fd0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6kernelv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6kernelv'...
GPGPU-Sim PTX: Finding dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6kernelv'...
GPGPU-Sim PTX: reconvergence points for _Z6kernelv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:1077) @%p2 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:1093) @%p16 bra BB_1_5; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:1116) mov.s32 %r35, %r14; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:1119) @%p37 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x218 (_1.ptx:1146) @%p59 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (_1.ptx:1151) ld.global.s32 %r60, [%r48]; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:1171) @%p77 bra BB_1_7; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2f0 (_1.ptx:1176) @!%p79 bra BB_1_231; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x398 (_1.ptx:1198) @%p90 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x448 (_1.ptx:1222) @%p106 bra BB_1_15; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:1227) add.s32 %r107, %r56, %r86; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4c8 (_1.ptx:1240) @%p116 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x520 (_1.ptx:1252) @%p121 bra BB_1_21; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5c0 (_1.ptx:1274) @%p135 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_1.ptx:1279) sub.s32 %r136, %r52, %r57; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x640 (_1.ptx:1292) @%p145 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x670 (_1.ptx:1299) @!%p147 bra BB_1_35; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x730 (_1.ptx:1325) @%p168 bra BB_1_25; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:1330) add.s32 %r169, %r166, %r158; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:1341) @%p179 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x838 (_1.ptx:1362) @!%p193 bra BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x938 (_1.ptx:1396) @%p221 bra BB_1_29; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x950 (_1.ptx:1400) @%p222 bra BB_1_27; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x968 (_1.ptx:1405) bra.uni BB_1_222; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x998 (_1.ptx:1413) @!%p225 bra BB_1_47; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xa48 (_1.ptx:1437) @%p242 bra BB_1_40; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (_1.ptx:1442) setp.ge.s32 %p243, %r235, %r56; 
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xa68 (_1.ptx:1443) @%p243 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa88 (_1.ptx:1448) @%p245 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xaa8 (_1.ptx:1453) @%p248 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xac8 (_1.ptx:1458) @%p251 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xb20 (_1.ptx:1470) bra.uni BB_1_46; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xb50 (_1.ptx:1478) @%p223 bra BB_1_23; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb88 (_1.ptx:1488) @%p262 bra BB_1_38; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xbb0 (_1.ptx:1494) @!%p264 bra BB_1_53; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xc30 (_1.ptx:1512) @%p278 bra BB_1_52; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xca8 (_1.ptx:1529) @%p287 bra BB_1_51; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xcc8 (_1.ptx:1534) @%p288 bra BB_1_49; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xcf0 (_1.ptx:1540) @!%p290 bra BB_1_58; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xdb0 (_1.ptx:1566) @%p307 bra BB_1_57; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc8 (_1.ptx:1571) add.s32 %r308, %r56, %r302; 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xe30 (_1.ptx:1584) @%p317 bra BB_1_55; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xe58 (_1.ptx:1590) @!%p319 bra BB_1_64; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf18 (_1.ptx:1616) @%p336 bra BB_1_62; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:1621) add.s32 %r337, %r56, %r331; 
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xf98 (_1.ptx:1634) @%p346 bra BB_1_60; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xfc0 (_1.ptx:1642) @!%p319 bra BB_1_68; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1078 (_1.ptx:1667) @%p359 bra BB_1_67; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1098 (_1.ptx:1672) @!%p360 bra BB_1_74; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1686) @%p370 bra BB_1_73; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1170 (_1.ptx:1703) @%p378 bra BB_1_72; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1188 (_1.ptx:1707) @%p379 bra BB_1_70; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x11b0 (_1.ptx:1713) @!%p381 bra BB_1_79; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1268 (_1.ptx:1738) @%p398 bra BB_1_78; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (_1.ptx:1743) add.s32 %r399, %r56, %r393; 
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x12e8 (_1.ptx:1756) @%p408 bra BB_1_76; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1310 (_1.ptx:1762) @!%p410 bra BB_1_84; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x13c8 (_1.ptx:1787) @%p427 bra BB_1_83; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e0 (_1.ptx:1792) add.s32 %r428, %r56, %r422; 
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1448 (_1.ptx:1805) @%p437 bra BB_1_81; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1460 (_1.ptx:1809) @!%p410 bra BB_1_87; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1518 (_1.ptx:1834) @%p450 bra BB_1_86; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1540 (_1.ptx:1840) @%p452 bra BB_1_90; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1864) @%p466 bra BB_1_89; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1608 (_1.ptx:1868) @!%p225 bra BB_1_101; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1892) @%p477 bra BB_1_94; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_1.ptx:1897) setp.ge.s32 %p478, %r235, %r56; 
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x16d8 (_1.ptx:1898) @%p478 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x16f8 (_1.ptx:1903) @%p481 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1718 (_1.ptx:1908) @%p483 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1738 (_1.ptx:1913) @%p486 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1790 (_1.ptx:1925) bra.uni BB_1_100; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1933) @%p497 bra BB_1_92; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1937) @!%p264 bra BB_1_107; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1858 (_1.ptx:1955) @%p507 bra BB_1_106; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x18d0 (_1.ptx:1972) @%p514 bra BB_1_105; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x18f0 (_1.ptx:1977) @%p515 bra BB_1_103; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1908 (_1.ptx:1981) @!%p290 bra BB_1_112; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x19c8 (_1.ptx:2007) @%p527 bra BB_1_111; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (_1.ptx:2012) add.s32 %r528, %r56, %r302; 
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1a48 (_1.ptx:2025) @%p537 bra BB_1_109; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1a60 (_1.ptx:2029) @!%p319 bra BB_1_117; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1b18 (_1.ptx:2054) @%p549 bra BB_1_116; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:2059) add.s32 %r550, %r56, %r331; 
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1b98 (_1.ptx:2072) @%p559 bra BB_1_114; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:2076) @!%p319 bra BB_1_120; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1c68 (_1.ptx:2101) @%p572 bra BB_1_119; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1c78 (_1.ptx:2104) @!%p360 bra BB_1_126; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1cd8 (_1.ptx:2118) @%p581 bra BB_1_125; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1d50 (_1.ptx:2135) @%p587 bra BB_1_124; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1d68 (_1.ptx:2139) @%p588 bra BB_1_122; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1d80 (_1.ptx:2143) @!%p381 bra BB_1_131; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1e38 (_1.ptx:2168) @%p600 bra BB_1_130; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_1.ptx:2173) add.s32 %r601, %r56, %r393; 
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1eb8 (_1.ptx:2186) @%p610 bra BB_1_128; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1ed0 (_1.ptx:2190) @!%p410 bra BB_1_136; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1f88 (_1.ptx:2215) @%p624 bra BB_1_135; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (_1.ptx:2220) add.s32 %r625, %r56, %r422; 
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2008 (_1.ptx:2233) @%p634 bra BB_1_133; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x2020 (_1.ptx:2237) @!%p410 bra BB_1_139; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x20d8 (_1.ptx:2262) @%p647 bra BB_1_138; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x20f0 (_1.ptx:2266) @!%p410 bra BB_1_142; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x21e8 (_1.ptx:2299) @%p666 bra BB_1_141; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2210 (_1.ptx:2305) @%p668 bra BB_1_145; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x22b8 (_1.ptx:2328) @%p682 bra BB_1_144; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x22d8 (_1.ptx:2333) @%p683 bra BB_1_153; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x2358 (_1.ptx:2351) @!%p693 bra BB_1_151; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x23d0 (_1.ptx:2368) @%p706 bra BB_1_149; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2408 (_1.ptx:2378) @%p707 bra BB_1_147; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x2438 (_1.ptx:2385) @%p709 bra BB_1_161; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x24c0 (_1.ptx:2404) @!%p721 bra BB_1_159; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2540 (_1.ptx:2422) @%p735 bra BB_1_157; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x2580 (_1.ptx:2433) @%p736 bra BB_1_155; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x25a8 (_1.ptx:2439) @!%p738 bra BB_1_167; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x25c8 (_1.ptx:2444) @%p741 bra BB_1_166; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x2618 (_1.ptx:2456) @%p746 bra BB_1_164; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (_1.ptx:2458) st.shared.f32 [__cuda_local_var_43772_32_non_const_in_final_sum], %r739; 
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2628 (_1.ptx:2459) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x2640 (_1.ptx:2463) @%p748 bra BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x2668 (_1.ptx:2469) @%p751 bra BB_1_172; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x26b8 (_1.ptx:2481) @%p756 bra BB_1_170; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (_1.ptx:2483) st.shared.f32 [__cuda_local_var_43773_32_non_const_in_sqr_final_sum], %r749; 
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x26c8 (_1.ptx:2484) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x26d8 (_1.ptx:2487) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2492) @!%p738 bra BB_1_230; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2778 (_1.ptx:2511) @!%p410 bra BB_1_178; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2820 (_1.ptx:2534) @%p780 bra BB_1_177; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x2838 (_1.ptx:2538) @!%p147 bra BB_1_181; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2918 (_1.ptx:2568) @%p794 bra BB_1_180; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2930 (_1.ptx:2572) @!%p410 bra BB_1_184; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x29e8 (_1.ptx:2597) @%p807 bra BB_1_183; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2622) @%p827 bra BB_1_187; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2b68 (_1.ptx:2648) @%p845 bra BB_1_186; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2b90 (_1.ptx:2654) @%p847 bra BB_1_201; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2682) @%p866 bra BB_1_191; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c78 (_1.ptx:2687) add.s32 %r867, %r166, %r860; 
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2cd0 (_1.ptx:2698) @%p876 bra BB_1_198; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2d68 (_1.ptx:2719) @!%p892 bra BB_1_196; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2e00 (_1.ptx:2740) @%p908 bra BB_1_195; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2e18 (_1.ptx:2744) @%p909 bra BB_1_193; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2e30 (_1.ptx:2749) bra.uni BB_1_175; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2e58 (_1.ptx:2756) @%p913 bra BB_1_210; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2ef8 (_1.ptx:2778) @!%p925 bra BB_1_209; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2f60 (_1.ptx:2793) @!%p942 bra BB_1_208; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f78 (_1.ptx:2798) add.s32 %r933, %r933, 1; 
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2f90 (_1.ptx:2801) @%p943 bra BB_1_206; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2809) @%p944 bra BB_1_204; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2fe8 (_1.ptx:2814) @!%p738 bra BB_1_221; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b8 (_1.ptx:2886) bar.sync 0; 
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3000 (_1.ptx:2818) @%p946 bra BB_1_217; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3050 (_1.ptx:2830) @!%p954 bra BB_1_215; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3078 (_1.ptx:2837) add.s32 %r732, %r732, 1; 
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3098 (_1.ptx:2841) @%p956 bra BB_1_213; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x30e8 (_1.ptx:2854) @%p912 bra BB_1_189; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3130 (_1.ptx:2866) @%p962 bra BB_1_220; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_1.ptx:2871) sub.s32 %r963, %r84, %r808; 
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3248 (_1.ptx:2905) @%p990 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x3330 (_1.ptx:2935) @%p1005 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3400 (_1.ptx:2963) @%p1020 bra BB_1_227; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3418 (_1.ptx:2968) ld.global.f32 %r1021, [%r677]; 
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x34c8 (_1.ptx:2990) @%p1039 bra BB_1_225; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z6kernelv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6kernelv'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lju8v2"
Running: cat _ptx_lju8v2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HTtJvB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HTtJvB --output-file  /dev/null 2> _ptx_lju8v2info"
GPGPU-Sim PTX: Kernel '_Z6kernelv' : regs=28, lmem=0, smem=11872, cmem=22980
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lju8v2 _ptx2_HTtJvB _ptx_lju8v2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c10; deviceAddress = d_common_change; deviceName = d_common_change
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16 bytes
GPGPU-Sim PTX registering constant d_common_change (16 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c20; deviceAddress = d_common; deviceName = d_common
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 520 bytes
GPGPU-Sim PTX registering constant d_common (520 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628e40; deviceAddress = d_unique; deviceName = d_unique
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 22400 bytes
GPGPU-Sim PTX registering constant d_unique (22400 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c20
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 520 bytes  to  symbol d_common+0 @0x5880 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628e40
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 22400 bytes  to  symbol d_unique+0 @0x100 ...
frame progress: GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c10
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16 bytes  to  symbol d_common_change+0 @0x5a90 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x4023c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6kernelv' to stream 0, gridDim= (140,1,1) blockDim = (128,1,1) 
kernel '_Z6kernelv' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 5, limited by: shmem
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 8960 (ipc=17.9) sim_rate=8960 (inst/sec) elapsed = 0:0:00:01 / Thu Feb 11 17:31:25 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 419179 (ipc=167.7) sim_rate=209589 (inst/sec) elapsed = 0:0:00:02 / Thu Feb 11 17:31:26 2016
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 830740 (ipc=207.7) sim_rate=276913 (inst/sec) elapsed = 0:0:00:03 / Thu Feb 11 17:31:27 2016
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1349398 (ipc=245.3) sim_rate=337349 (inst/sec) elapsed = 0:0:00:04 / Thu Feb 11 17:31:28 2016
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1937053 (ipc=276.7) sim_rate=387410 (inst/sec) elapsed = 0:0:00:05 / Thu Feb 11 17:31:29 2016
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2498155 (ipc=293.9) sim_rate=416359 (inst/sec) elapsed = 0:0:00:06 / Thu Feb 11 17:31:30 2016
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2907679 (ipc=306.1) sim_rate=415382 (inst/sec) elapsed = 0:0:00:07 / Thu Feb 11 17:31:31 2016
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3432984 (ipc=312.1) sim_rate=429123 (inst/sec) elapsed = 0:0:00:08 / Thu Feb 11 17:31:32 2016
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4052037 (ipc=324.2) sim_rate=450226 (inst/sec) elapsed = 0:0:00:09 / Thu Feb 11 17:31:33 2016
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4455560 (ipc=330.0) sim_rate=445556 (inst/sec) elapsed = 0:0:00:10 / Thu Feb 11 17:31:34 2016
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5051796 (ipc=336.8) sim_rate=459254 (inst/sec) elapsed = 0:0:00:11 / Thu Feb 11 17:31:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15842,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15843,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15855,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15856,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15856,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15857,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15858,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15859,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15859,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15860,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15862,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15868,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15869,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15956,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15957,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15960,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15961,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15961,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15961,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15962,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15962,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15968,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15969,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15972,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15973,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15984,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15985,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15992,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15993,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15993,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15994,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15999,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16000,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16008,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16009,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16026,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16027,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16043,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16045,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16143,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16144,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16149,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16150,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16204,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16247,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16248,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16273,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16274,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16335,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16336,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16343,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16410,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16411,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16453,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16454,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5593627 (ipc=339.0) sim_rate=466135 (inst/sec) elapsed = 0:0:00:12 / Thu Feb 11 17:31:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16543,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16547,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16660,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16661,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16717,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16718,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16742,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16743,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16775,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16776,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16828,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16829,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16849,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(16850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16875,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16876,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16946,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16947,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16978,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16979,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16984,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(16985,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16991,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16991,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16992,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16992,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17011,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17012,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17013,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17014,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17031,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17032,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17033,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17034,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17043,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17055,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17056,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17058,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(17059,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17064,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17064,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17065,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17065,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17070,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17070,0), 3 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17071,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17072,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17080,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17084,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17084,0), 3 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17085,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17086,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17089,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17090,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17113,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17119,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17133,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17134,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17137,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17138,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17361,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17362,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17439,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17440,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6095203 (ipc=348.3) sim_rate=468861 (inst/sec) elapsed = 0:0:00:13 / Thu Feb 11 17:31:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17547,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17548,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17605,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17606,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17759,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17760,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17913,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17914,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6890660 (ipc=362.7) sim_rate=492190 (inst/sec) elapsed = 0:0:00:14 / Thu Feb 11 17:31:38 2016
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7420023 (ipc=371.0) sim_rate=494668 (inst/sec) elapsed = 0:0:00:15 / Thu Feb 11 17:31:39 2016
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7938845 (ipc=378.0) sim_rate=496177 (inst/sec) elapsed = 0:0:00:16 / Thu Feb 11 17:31:40 2016
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8680515 (ipc=385.8) sim_rate=510618 (inst/sec) elapsed = 0:0:00:17 / Thu Feb 11 17:31:41 2016
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 9159111 (ipc=389.7) sim_rate=508839 (inst/sec) elapsed = 0:0:00:18 / Thu Feb 11 17:31:42 2016
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9870855 (ipc=394.8) sim_rate=519518 (inst/sec) elapsed = 0:0:00:19 / Thu Feb 11 17:31:43 2016
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 10339817 (ipc=397.7) sim_rate=516990 (inst/sec) elapsed = 0:0:00:20 / Thu Feb 11 17:31:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26539,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26539,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26556,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26642,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26660,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26740,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26882,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26890,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26967,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26993,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26999,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27141,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27148,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27149,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27156,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27166,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27195,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27212,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27247,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27249,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10999302 (ipc=400.0) sim_rate=523776 (inst/sec) elapsed = 0:0:00:21 / Thu Feb 11 17:31:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27641,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27646,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27651,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27689,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27776,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27796,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27868,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27951,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28154,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28161,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28163,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28181,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28187,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28202,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28214,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28237,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28540,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28577,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28588,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28604,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28623,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28641,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28647,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28672,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28680,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28683,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28690,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28695,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28697,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28700,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28715,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28722,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28724,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28728,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28730,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28747,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28751,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28754,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28757,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: GPU detected kernel '_Z6kernelv' finished on shader 2.
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 28770
gpu_sim_insn = 11316760
gpu_ipc =     393.3528
gpu_tot_sim_cycle = 28770
gpu_tot_sim_insn = 11316760
gpu_tot_ipc =     393.3528
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11988
gpu_stall_icnt2sh    = 49545
gpu_total_sim_rate=538893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 202696
	L1I_total_cache_misses = 1796
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5455, Miss = 2314, Miss_rate = 0.424, Pending_hits = 909, Reservation_fails = 3636
	L1D_cache_core[1]: Access = 5385, Miss = 2536, Miss_rate = 0.471, Pending_hits = 946, Reservation_fails = 3100
	L1D_cache_core[2]: Access = 5414, Miss = 2840, Miss_rate = 0.525, Pending_hits = 745, Reservation_fails = 3140
	L1D_cache_core[3]: Access = 5454, Miss = 2460, Miss_rate = 0.451, Pending_hits = 922, Reservation_fails = 6868
	L1D_cache_core[4]: Access = 5362, Miss = 2796, Miss_rate = 0.521, Pending_hits = 731, Reservation_fails = 3641
	L1D_cache_core[5]: Access = 5398, Miss = 2821, Miss_rate = 0.523, Pending_hits = 702, Reservation_fails = 2694
	L1D_cache_core[6]: Access = 5424, Miss = 2682, Miss_rate = 0.494, Pending_hits = 728, Reservation_fails = 3188
	L1D_cache_core[7]: Access = 5347, Miss = 2600, Miss_rate = 0.486, Pending_hits = 877, Reservation_fails = 2961
	L1D_cache_core[8]: Access = 5379, Miss = 2782, Miss_rate = 0.517, Pending_hits = 733, Reservation_fails = 3159
	L1D_cache_core[9]: Access = 5457, Miss = 2894, Miss_rate = 0.530, Pending_hits = 685, Reservation_fails = 4013
	L1D_cache_core[10]: Access = 5455, Miss = 2321, Miss_rate = 0.425, Pending_hits = 1108, Reservation_fails = 4699
	L1D_cache_core[11]: Access = 5339, Miss = 2408, Miss_rate = 0.451, Pending_hits = 1082, Reservation_fails = 2280
	L1D_cache_core[12]: Access = 5328, Miss = 2559, Miss_rate = 0.480, Pending_hits = 904, Reservation_fails = 2758
	L1D_cache_core[13]: Access = 5452, Miss = 2313, Miss_rate = 0.424, Pending_hits = 987, Reservation_fails = 4164
	L1D_total_cache_accesses = 75649
	L1D_total_cache_misses = 36326
	L1D_total_cache_miss_rate = 0.4802
	L1D_total_cache_pending_hits = 12059
	L1D_total_cache_reservation_fails = 50301
	L1D_cache_data_port_util = 0.068
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 6440
	L1C_total_cache_misses = 1724
	L1C_total_cache_miss_rate = 0.2677
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 13065
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25450
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4716
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1724
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 13065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 200900
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1796
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
1605, 1563, 1518, 1530, 1604, 1556, 1510, 1532, 1605, 1565, 1516, 1540, 1603, 1564, 1526, 1525, 1604, 1564, 1516, 1532, 
gpgpu_n_tot_thrd_icount = 12015360
gpgpu_n_tot_w_icount = 375480
gpgpu_n_stall_shd_mem = 92535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13596
gpgpu_n_mem_write_global = 22730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 252
gpgpu_n_load_insn  = 1092700
gpgpu_n_store_insn = 364420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 180040
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 13065
gpgpu_stall_shd_mem[c_mem][bk_conf] = 13065
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117059	W0_Idle:62637	W0_Scoreboard:1097411	W1:17080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3920	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:354480
Stall[0]:  10241 Stall[1]:  6859 Stall[2]:  8704 Stall[3]:  12207 Stall[4]:  8902 Stall[5]:  6189 Stall[6]:  7377 Stall[7]:  5767 Stall[8]:  9114 Stall[9]:  9324 Stall[10]:  10433 Stall[11]:  6191 Stall[12]:  6617 Stall[13]:  9134 
traffic_breakdown_coretomem[CONST_ACC_R] = 2016 {8:252,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 108768 {8:13596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2146000 {40:6020,72:5740,136:10970,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 18144 {72:252,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1849056 {136:13596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 181840 {8:22730,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmrqlatency = 251 
maxdqlatency = 0 
maxmflatency = 853 
averagemflatency = 298 
max_icnt2mem_latency = 391 
max_icnt2sh_latency = 28769 
mrq_lat_table:13937 	1180 	1375 	4841 	6212 	4387 	1752 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11101 	24608 	869 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7471 	8541 	8710 	8938 	2622 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3133 	8034 	2619 	62 	0 	0 	0 	14 	656 	3310 	6884 	11866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        13        14        11        12        16        17        12        13        16        15        15        11        15        18        16 
dram[1]:        11        12        16        17        14        21        13        14        15        17        19        19        11        12        14        12 
dram[2]:        13        14        20        17        16        17        12        13        16        21        20        17        12        15        13        12 
dram[3]:        13        13        22        17        22        16        11        14        17        13        13        16        10        15        18        14 
dram[4]:        12        12        12        21        21        14        14        21        15        15        17        21        15        11        13        15 
dram[5]:        13        10        10        48        30        16        12        18        17        12        16        16        16        13        11        15 
maximum service time to same row:
dram[0]:      1943      3146      3457      3024      2080      3369      2037      2086      3023      3149      3095      3021      3040      3149      3657      3001 
dram[1]:      1395      3099      3011      3025      2226      3223      2117      2083      3034      3023      3579      3054      3438      3056      3679      3003 
dram[2]:      2334      3341      3416      3028      1793      3037      2068      2077      3389      3049      3349      3059      3154      3061      3644      3640 
dram[3]:      3041      3087      3011      3368      3564      2108      2359      2333      3383      3054      3354      3082      3091      3563      3096      3032 
dram[4]:      3682      3025      3017      3394      2979      2408      2065      2053      3822      3077      3163      3087      3166      3035      3039      3029 
dram[5]:      3685      3028      3015      5075      4888      2017      2046      2071      3139      3025      3139      3092      3524      3033      3044      3359 
average row accesses per activate:
dram[0]:  3.115385  4.666667  4.156250  3.072727  3.500000  4.338461  4.371795  3.137405  3.292683  5.666667  4.265823  3.031496  3.157025  4.036585  5.151515  3.657143 
dram[1]:  3.264463  4.116279  3.821918  3.282828  3.919540  4.397059  3.862069  3.061538  3.549550  4.214286  3.555556  3.175000  3.400000  3.466019  4.246913  3.820000 
dram[2]:  3.611111  3.934783  3.340909  3.158416  3.811765  3.947368  3.227273  3.379310  3.850000  4.708861  3.729167  3.647059  3.656566  3.739583  4.149426  3.988889 
dram[3]:  3.514286  3.422018  3.111111  3.725000  4.426471  3.767442  3.292035  3.495146  3.572815  3.418182  3.381818  3.933333  3.639175  3.693069  3.884211  4.000000 
dram[4]:  4.555555  3.843137  2.946429  4.000000  4.852459  3.440000  3.338983  4.119048  4.116279  3.444444  3.380531  4.708333  3.931035  3.336283  3.550459  4.533333 
dram[5]:  4.120482  3.442478  2.905172  5.153846  4.813560  3.524752  2.765517  4.750000  4.985714  3.162791  3.270492  4.547945  4.630137  2.751773  3.296610  4.269231 
average row locality = 33915/9198 = 3.687215
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       149       115       168       187       127       148       210       188       145       139       182       174       140       134       176 
dram[1]:       183       154       124       165       181       132       153       205       181       151       150       173       167       150       143       167 
dram[2]:       178       157       133       155       163       142       164       192       175       157       158       164       160       161       152       150 
dram[3]:       167       170       148       140       147       158       180       175       163       168       168       155       154       166       162       145 
dram[4]:       157       180       164       123       133       180       194       157       152       182       178       144       144       174       176       140 
dram[5]:       149       183       167       116       124       191       209       144       145       190       187       139       136       179       182       134 
total reads: 15428
bank skew: 210/115 = 1.83
chip skew: 2579/2561 = 1.01
number of total write accesses:
dram[0]:       218       201       151       170       156       155       193       201       217       212       198       203       208       191       206       208 
dram[1]:       212       200       155       160       160       167       183       193       213       203       202       208       207       207       201       215 
dram[2]:       212       205       161       164       161       158       191       200       210       215       200       208       202       198       209       209 
dram[3]:       202       203       160       158       154       166       192       185       205       208       204       199       199       207       207       203 
dram[4]:       212       212       166       157       163       164       200       189       202       221       204       195       198       203       211       200 
dram[5]:       193       206       170       152       160       165       192       179       204       218       212       193       202       209       207       199 
total reads: 18487
bank skew: 221/151 = 1.46
chip skew: 3103/3052 = 1.02
average mf latency per bank:
dram[0]:        281       270       404       373       460       438       403       376       312       271       246       301       272       260       254       288
dram[1]:        267       259       423       368       401       432       426       368       296       278       264       284       263       262       260       264
dram[2]:        259       255       447       343       377       439       419       359       297       285       274       272       260       270       264       260
dram[3]:        260       287       534       322       349       479       473       355       289       298       289       271       261       281       286       258
dram[4]:        264       279       496       293       298       483       457       301       282       318       298       260       255       280       289       249
dram[5]:        266       291       491       310       303       487       457       346       276       338       295       251       243       284       296       252
maximum mf latency per bank:
dram[0]:        641       563       568       632       563       591       612       568       556       668       550       614       628       725       561       598
dram[1]:        601       581       560       565       605       644       580       614       619       584       746       668       545       669       649       724
dram[2]:        579       559       575       580       564       565       671       582       575       676       563       618       507       601       504       584
dram[3]:        656       624       601       609       618       624       598       734       611       632       711       622       715       661       646       674
dram[4]:        615       538       609       638       567       501       631       579       564       560       656       587       616       607       643       545
dram[5]:        559       682       641       739       545       546       670       599       617       600       853       623       686       699       715       558

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38254 n_act=1518 n_pre=1502 n_req=5657 n_rd=5138 n_write=4681 bw_util=0.3844
n_activity=42876 dram_eff=0.458
bk0: 374a 40020i bk1: 298a 41765i bk2: 230a 43959i bk3: 336a 41843i bk4: 374a 42131i bk5: 254a 43959i bk6: 296a 42512i bk7: 420a 39265i bk8: 376a 39423i bk9: 290a 41575i bk10: 278a 42096i bk11: 364a 39703i bk12: 348a 40306i bk13: 280a 41357i bk14: 268a 41314i bk15: 352a 39817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38165 n_act=1561 n_pre=1545 n_req=5665 n_rd=5158 n_write=4664 bw_util=0.3845
n_activity=43428 dram_eff=0.4523
bk0: 366a 40152i bk1: 308a 41644i bk2: 248a 43266i bk3: 330a 42370i bk4: 362a 41900i bk5: 264a 43032i bk6: 306a 42076i bk7: 410a 39905i bk8: 362a 40330i bk9: 302a 41711i bk10: 300a 40794i bk11: 346a 40419i bk12: 334a 40852i bk13: 300a 40982i bk14: 286a 41457i bk15: 334a 40463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.23737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38223 n_act=1527 n_pre=1511 n_req=5664 n_rd=5122 n_write=4710 bw_util=0.3849
n_activity=43293 dram_eff=0.4542
bk0: 356a 40572i bk1: 314a 41224i bk2: 266a 43265i bk3: 310a 42575i bk4: 326a 42325i bk5: 284a 42903i bk6: 328a 41366i bk7: 384a 39608i bk8: 350a 40345i bk9: 314a 41625i bk10: 316a 41312i bk11: 328a 40673i bk12: 320a 41126i bk13: 322a 41152i bk14: 304a 41198i bk15: 300a 40706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38245 n_act=1558 n_pre=1542 n_req=5618 n_rd=5132 n_write=4616 bw_util=0.3816
n_activity=42469 dram_eff=0.4591
bk0: 334a 41253i bk1: 340a 40646i bk2: 296a 43287i bk3: 280a 43194i bk4: 294a 43011i bk5: 316a 42102i bk6: 360a 40360i bk7: 350a 40554i bk8: 326a 40825i bk9: 336a 40965i bk10: 336a 40441i bk11: 310a 41163i bk12: 308a 41073i bk13: 332a 39994i bk14: 324a 40486i bk15: 290a 40699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38226
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38262 n_act=1502 n_pre=1486 n_req=5675 n_rd=5156 n_write=4687 bw_util=0.3853
n_activity=43352 dram_eff=0.4541
bk0: 314a 41713i bk1: 360a 41157i bk2: 328a 42105i bk3: 246a 43687i bk4: 266a 43592i bk5: 360a 42020i bk6: 388a 40074i bk7: 314a 42068i bk8: 304a 41769i bk9: 364a 40014i bk10: 356a 40252i bk11: 288a 42018i bk12: 288a 41978i bk13: 348a 40463i bk14: 352a 39761i bk15: 280a 41656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3368
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51093 n_nop=38244 n_act=1543 n_pre=1527 n_req=5636 n_rd=5150 n_write=4629 bw_util=0.3828
n_activity=42808 dram_eff=0.4569
bk0: 298a 41373i bk1: 366a 41180i bk2: 334a 42034i bk3: 232a 44040i bk4: 248a 43495i bk5: 382a 41479i bk6: 418a 39184i bk7: 288a 42124i bk8: 290a 42211i bk9: 380a 39892i bk10: 374a 39803i bk11: 278a 42140i bk12: 272a 41796i bk13: 358a 40000i bk14: 364a 39872i bk15: 268a 41572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.29877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3127, Miss = 1272, Miss_rate = 0.407, Pending_hits = 739, Reservation_fails = 507
L2_cache_bank[1]: Access = 3067, Miss = 1297, Miss_rate = 0.423, Pending_hits = 667, Reservation_fails = 212
L2_cache_bank[2]: Access = 3065, Miss = 1282, Miss_rate = 0.418, Pending_hits = 715, Reservation_fails = 334
L2_cache_bank[3]: Access = 2992, Miss = 1297, Miss_rate = 0.433, Pending_hits = 649, Reservation_fails = 38
L2_cache_bank[4]: Access = 3110, Miss = 1283, Miss_rate = 0.413, Pending_hits = 740, Reservation_fails = 147
L2_cache_bank[5]: Access = 2950, Miss = 1278, Miss_rate = 0.433, Pending_hits = 687, Reservation_fails = 53
L2_cache_bank[6]: Access = 3146, Miss = 1289, Miss_rate = 0.410, Pending_hits = 682, Reservation_fails = 146
L2_cache_bank[7]: Access = 2976, Miss = 1277, Miss_rate = 0.429, Pending_hits = 660, Reservation_fails = 26
L2_cache_bank[8]: Access = 3139, Miss = 1298, Miss_rate = 0.414, Pending_hits = 746, Reservation_fails = 228
L2_cache_bank[9]: Access = 2985, Miss = 1280, Miss_rate = 0.429, Pending_hits = 675, Reservation_fails = 45
L2_cache_bank[10]: Access = 3120, Miss = 1299, Miss_rate = 0.416, Pending_hits = 695, Reservation_fails = 170
L2_cache_bank[11]: Access = 3041, Miss = 1276, Miss_rate = 0.420, Pending_hits = 689, Reservation_fails = 151
L2_total_cache_accesses = 36718
L2_total_cache_misses = 15428
L2_total_cache_miss_rate = 0.4202
L2_total_cache_pending_hits = 8344
L2_total_cache_reservation_fails = 2057
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1217
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 489
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=92166
icnt_total_pkts_simt_to_mem=98098
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6534
	minimum = 6
	maximum = 373
Network latency average = 18.4185
	minimum = 6
	maximum = 371
Slowest packet = 3492
Flit latency average = 15.956
	minimum = 6
	maximum = 367
Slowest flit = 8592
Fragmentation average = 0.066929
	minimum = 0
	maximum = 270
Injected packet rate average = 0.0981738
	minimum = 0.0813695 (at node 13)
	maximum = 0.10935 (at node 20)
Accepted packet rate average = 0.0981738
	minimum = 0.0813695 (at node 13)
	maximum = 0.10935 (at node 20)
Injected flit rate average = 0.254357
	minimum = 0.223914 (at node 11)
	maximum = 0.282169 (at node 20)
Accepted flit rate average= 0.254357
	minimum = 0.176051 (at node 13)
	maximum = 0.287313 (at node 20)
Injected packet length average = 2.59088
Accepted packet length average = 2.59088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6534 (1 samples)
	minimum = 6 (1 samples)
	maximum = 373 (1 samples)
Network latency average = 18.4185 (1 samples)
	minimum = 6 (1 samples)
	maximum = 371 (1 samples)
Flit latency average = 15.956 (1 samples)
	minimum = 6 (1 samples)
	maximum = 367 (1 samples)
Fragmentation average = 0.066929 (1 samples)
	minimum = 0 (1 samples)
	maximum = 270 (1 samples)
Injected packet rate average = 0.0981738 (1 samples)
	minimum = 0.0813695 (1 samples)
	maximum = 0.10935 (1 samples)
Accepted packet rate average = 0.0981738 (1 samples)
	minimum = 0.0813695 (1 samples)
	maximum = 0.10935 (1 samples)
Injected flit rate average = 0.254357 (1 samples)
	minimum = 0.223914 (1 samples)
	maximum = 0.282169 (1 samples)
Accepted flit rate average = 0.254357 (1 samples)
	minimum = 0.176051 (1 samples)
	maximum = 0.287313 (1 samples)
Injected packet size average = 2.59088 (1 samples)
Accepted packet size average = 2.59088 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 538893 (inst/sec)
gpgpu_simulation_rate = 1370 (cycle/sec)
0 
