Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Lab4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Lab4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../finallab" "ipcore_dir" "../../finallab/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/brg.vhd" in Library work.
Entity <brg> compiled.
Entity <brg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/SerialRX.vhd" in Library work.
Entity <SerialRX> compiled.
Entity <SerialRX> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/SerialTx2.vhd" in Library work.
Entity <SerialTx> compiled.
Entity <SerialTx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/bram_hlsm.vhd" in Library work.
Entity <bram_hlsm> compiled.
Entity <bram_hlsm> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/ipcore_dir/lab5_mem_BN.vhd" in Library work.
Entity <lab5_mem_BN> compiled.
Entity <lab5_mem_BN> (Architecture <lab5_mem_BN_a>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <logic>) compiled.
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/Lab4.vhd" in Library work.
Entity <Lab4> compiled.
Entity <Lab4> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Lab4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <brg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SerialRX> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SerialTx> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bram_hlsm> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Lab4> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/Lab4.vhd" line 168: Instantiating black box module <mux7seg>.
WARNING:Xst:2211 - "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/Lab4.vhd" line 204: Instantiating black box module <lab5_mem_BN>.
Entity <Lab4> analyzed. Unit <Lab4> generated.

Analyzing Entity <brg> in library <work> (Architecture <Behavioral>).
Entity <brg> analyzed. Unit <brg> generated.

Analyzing Entity <SerialRX> in library <work> (Architecture <Behavioral>).
Entity <SerialRX> analyzed. Unit <SerialRX> generated.

Analyzing Entity <SerialTx> in library <work> (Architecture <Behavioral>).
Entity <SerialTx> analyzed. Unit <SerialTx> generated.

Analyzing Entity <bram_hlsm> in library <work> (Architecture <Behavioral>).
Entity <bram_hlsm> analyzed. Unit <bram_hlsm> generated.

Analyzing Entity <debounce> in library <work> (Architecture <logic>).
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <brg>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/brg.vhd".
    Found 1-bit register for signal <br_tick16>.
    Found 4-bit up counter for signal <brcount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <brg> synthesized.


Synthesizing Unit <SerialRX>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/SerialRX.vhd".
WARNING:Xst:646 - Signal <shreg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk25                     (rising_edge)        |
    | Power Up State     | off                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit up counter for signal <br_count>.
    Found 8-bit register for signal <preg>.
    Found 1-bit register for signal <SB_SAMPLE_COUNT>.
    Found 1-bit register for signal <SB_STOPBIT>.
    Found 4-bit up counter for signal <shift_count>.
    Found 10-bit register for signal <shreg>.
    Found 1-bit register for signal <SyncReg1>.
    Found 1-bit register for signal <SyncReg2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <SerialRX> synthesized.


Synthesizing Unit <SerialTx>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/SerialTx2.vhd".
INFO:Xst:1799 - State ssync is never reached in FSM <curr_state>.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk25                     (rising_edge)        |
    | Power Up State     | sidle                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <br_cnt>.
    Found 4-bit down counter for signal <tx_ctr>.
    Found 10-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <SerialTx> synthesized.


Synthesizing Unit <bram_hlsm>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/bram_hlsm.vhd".
    Found finite state machine <FSM_2> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | CLK25                     (rising_edge)        |
    | Power Up State     | hold                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit comparator greater for signal <PS$cmp_gt0000> created at line 190.
    Found 1-bit register for signal <R_TC>.
    Found 5-bit register for signal <RADDR>.
    Found 5-bit comparator equal for signal <RADDR$cmp_eq0000> created at line 259.
    Found 5-bit addsub for signal <RADDR$share0000>.
    Found 1-bit register for signal <W_TC>.
    Found 5-bit up counter for signal <WADDR>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <bram_hlsm> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/debounce.vhd".
    Found 1-bit register for signal <db_out>.
    Found 19-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <Lab4>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/finallab/Lab4.vhd".
Unit <Lab4> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit addsub                                          : 1
# Counters                                             : 7
 19-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
# Registers                                            : 22
 1-bit register                                        : 18
 10-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <BRAM_CNT/PS/FSM> on signal <PS[1:12]> with one-hot encoding.
---------------------------
 State     | Encoding
---------------------------
 hold      | 000000000001
 bwrite    | 000000000100
 wr_wait   | 000000010000
 full      | 000000001000
 pre_dump  | 000000000010
 pre_fifo  | 000000100000
 fifo_dump | 000010000000
 fifo_wait | 000100000000
 pre_lifo  | 010000000000
 lifo_dump | 000001000000
 lifo_wait | 100000000000
 empty     | 001000000000
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U3/curr_state/FSM> on signal <curr_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 sidle  | 000
 ssync  | unreached
 sload  | 001
 swait  | 011
 sshift | 110
 sdone  | 010
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/curr_state/FSM> on signal <curr_state[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 off    | 00
 count  | 01
 shift  | 11
 output | 10
--------------------
Reading core <../../finallab/mux7seg.ngc>.
Reading core <../../finallab/ipcore_dir/lab5_mem_BN.ngc>.
Loading core <mux7seg> for timing and area information for instance <segmux>.
Loading core <lab5_mem_BN> for timing and area information for instance <BRAM>.
WARNING:Xst:2677 - Node <shreg_0> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <shreg_0> of sequential type is unconnected in block <SerialRX>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 1
 5-bit addsub                                          : 1
# Counters                                             : 7
 19-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 2
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <debounce_dump/counter_out_6> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_7> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_8> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_9> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_10> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_11> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_12> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_13> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_14> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_15> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_16> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_17> of sequential type is unconnected in block <Lab4>.
WARNING:Xst:2677 - Node <debounce_dump/counter_out_18> of sequential type is unconnected in block <Lab4>.

Optimizing unit <Lab4> ...

Optimizing unit <SerialRX> ...

Optimizing unit <SerialTx> ...

Optimizing unit <bram_hlsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab4, actual ratio is 10.

Final Macro Processing ...

Processing Unit <Lab4> :
	Found 2-bit shift register for signal <U2/SyncReg2>.
Unit <Lab4> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab4.ngr
Top Level Output File Name         : Lab4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 255
#      GND                         : 3
#      INV                         : 10
#      LUT1                        : 20
#      LUT2                        : 26
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 30
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 89
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 20
#      MUXF5                       : 19
#      VCC                         : 3
#      XORCY                       : 22
# FlipFlops/Latches                : 108
#      FD                          : 28
#      FDE                         : 29
#      FDR                         : 5
#      FDRE                        : 32
#      FDRSE                       : 4
#      FDS                         : 7
#      FDSE                        : 3
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      103  out of    960    10%  
 Number of Slice Flip Flops:            108  out of   1920     5%  
 Number of 4 input LUTs:                189  out of   1920     9%  
    Number used as logic:               188
    Number used as Shift registers:       1
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk25                              | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.827ns (Maximum Frequency: 113.289MHz)
   Minimum input arrival time before clock: 7.962ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk25'
  Clock period: 8.827ns (frequency: 113.289MHz)
  Total number of paths / destination ports: 1459 / 245
-------------------------------------------------------------------------
Delay:               8.827ns (Levels of Logic = 7)
  Source:            BRAM_CNT/RADDR_2 (FF)
  Destination:       BRAM_CNT/RADDR_4 (FF)
  Source Clock:      Clk25 rising
  Destination Clock: Clk25 rising

  Data Path: BRAM_CNT/RADDR_2 to BRAM_CNT/RADDR_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.932  BRAM_CNT/RADDR_2 (BRAM_CNT/RADDR_2)
     LUT4:I0->O            1   0.704   0.424  BRAM_CNT/RADDR_cmp_eq0000562 (BRAM_CNT/RADDR_cmp_eq0000562)
     LUT4:I3->O           11   0.704   0.937  BRAM_CNT/RADDR_cmp_eq0000578 (BRAM_CNT/RADDR_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.000  BRAM_CNT/RADDR_mux0001<1>1_G (N77)
     MUXF5:I1->O           3   0.321   0.535  BRAM_CNT/RADDR_mux0001<1>1 (BRAM_CNT/RADDR_mux0001<1>)
     LUT4:I3->O            2   0.704   0.451  BRAM_CNT/RADDR_mux0000<0>_SW1_SW0 (N61)
     LUT4_L:I3->LO         1   0.704   0.104  BRAM_CNT/RADDR_mux0000<0>_SW1 (N57)
     LUT4:I3->O            1   0.704   0.000  BRAM_CNT/RADDR_mux0000<0> (BRAM_CNT/RADDR_mux0000<0>)
     FDE:D                     0.308          BRAM_CNT/RADDR_4
    ----------------------------------------
    Total                      8.827ns (5.444ns logic, 3.383ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk25'
  Total number of paths / destination ports: 39 / 15
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 6)
  Source:            ORDERSWITCH (PAD)
  Destination:       BRAM_CNT/RADDR_4 (FF)
  Destination Clock: Clk25 rising

  Data Path: ORDERSWITCH to BRAM_CNT/RADDR_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  ORDERSWITCH_IBUF (ORDERSWITCH_IBUF)
     LUT4:I0->O            1   0.704   0.424  BRAM_CNT/PS_cmp_eq0000_SW1 (N69)
     LUT4:I3->O            4   0.704   0.762  BRAM_CNT/RADDR_mux0001<0>1 (BRAM_CNT/RADDR_mux0001<0>)
     LUT4:I0->O            2   0.704   0.451  BRAM_CNT/RADDR_mux0000<0>_SW1_SW0 (N61)
     LUT4_L:I3->LO         1   0.704   0.104  BRAM_CNT/RADDR_mux0000<0>_SW1 (N57)
     LUT4:I3->O            1   0.704   0.000  BRAM_CNT/RADDR_mux0000<0> (BRAM_CNT/RADDR_mux0000<0>)
     FDE:D                     0.308          BRAM_CNT/RADDR_4
    ----------------------------------------
    Total                      7.962ns (5.046ns logic, 2.916ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk25'
  Total number of paths / destination ports: 155 / 14
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 5)
  Source:            segmux/adcount_0 (FF)
  Destination:       seg<0> (PAD)
  Source Clock:      Clk25 rising

  Data Path: segmux/adcount_0 to seg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.591   1.175  adcount_0 (adcount<0>)
     LUT3:I0->O            1   0.704   0.000  Mmux_muxy_3 (Mmux_muxy_3)
     MUXF5:I1->O           7   0.321   0.883  Mmux_muxy_2_f5 (muxy<0>)
     LUT4:I0->O            1   0.704   0.420  seg<0>1 (seg<0>)
     end scope: 'segmux'
     OBUF:I->O                 3.272          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.71 secs
 
--> 

Total memory usage is 273008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

