Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : test_cam

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" into library work
Parsing module <test_cam>.
Analyzing Verilog file "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/VGA_driver.v" into library work
Parsing module <VGA_Driver640x480>.
Analyzing Verilog file "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" into library work
Parsing module <clk24_25_nexys4>.
Analyzing Verilog file "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/buffer_ram_dp.v" into library work
Parsing module <buffer_ram_dp>.
Analyzing Verilog file "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" into library work
Parsing module <cam_read>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 84: Port LOCKED is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 140: Port rst is not connected to this instance

Elaborating module <test_cam>.
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 82: Assignment to clk32M ignored, since the identifier is never used

Elaborating module <clk24_25_nexys4>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=12.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=48.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=50,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 132: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 134: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 136: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 137: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 138: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 139: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 140: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 141: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 142: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 143: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 155: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 156: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 162: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 165: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v" Line 166: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <buffer_ram_dp(AW=15,DW=8)>.

Elaborating module <VGA_Driver640x480>.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/VGA_driver.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/VGA_driver.v" Line 74: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <cam_read>.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 50: Signal <FSM_state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 66: Signal <href> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 66: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 74: Signal <vsync> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 76: Signal <pixel_half> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 77: Signal <pixel_half> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 78: Signal <px_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 81: Signal <mem_px_addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 81: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v" Line 82: Signal <px_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 146: Size mismatch in connection of port <mem_px_addr>. Formal port size is 16-bit while actual signal size is 15-bit.
WARNING:HDLCompiler:413 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 163: Result of 18-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:552 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" Line 140: Input port rst is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_cam>.
    Related source file is "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v".
        CAM_SCREEN_X = 160
        CAM_SCREEN_Y = 120
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'cam_read', is tied to GND.
INFO:Xst:3210 - "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/test_cam.v" line 84: Output port <LOCKED> of the instance <clk25_24> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0024> created at line 163.
    Found 9x8-bit multiplier for signal <n0030> created at line 163.
    Found 10-bit comparator greater for signal <GND_1_o_VGA_posX[9]_LessThan_4_o> created at line 159
    Found 9-bit comparator greater for signal <GND_1_o_VGA_posY[8]_LessThan_5_o> created at line 159
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <test_cam> synthesized.

Synthesizing Unit <clk24_25_nexys4>.
    Related source file is "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/clk24_25_nexys4.v".
    Summary:
	no macro.
Unit <clk24_25_nexys4> synthesized.

Synthesizing Unit <buffer_ram_dp>.
    Related source file is "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/buffer_ram_dp.v".
        AW = 15
        DW = 8
        imageFILE = "image.mem"
    Found 32768x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer_ram_dp> synthesized.

Synthesizing Unit <VGA_Driver640x480>.
    Related source file is "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/VGA_driver.v".
    Found 9-bit register for signal <countY>.
    Found 10-bit register for signal <countX>.
    Found 9-bit adder for signal <countY[8]_GND_6_o_add_10_OUT> created at line 70.
    Found 10-bit adder for signal <countX[9]_GND_6_o_add_11_OUT> created at line 74.
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_3_o> created at line 52
    Found 10-bit comparator lessequal for signal <n0004> created at line 54
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_6_o> created at line 54
    Found 9-bit comparator lessequal for signal <n0009> created at line 55
    Found 9-bit comparator greater for signal <countY[8]_PWR_6_o_LessThan_8_o> created at line 55
    Found 10-bit comparator greater for signal <n0014> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_Driver640x480> synthesized.

Synthesizing Unit <cam_read>.
    Related source file is "/home/juandcarrillo/Documents/GitHub/work01-camara-grupo-2/hw/src/cam_read.v".
        AW = 16
WARNING:Xst:647 - Input <px_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <mem_px_addr[15]_GND_7_o_add_8_OUT> created at line 81.
WARNING:Xst:737 - Found 1-bit latch for signal <px_wr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_px_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pixel_half>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 Latch(s).
	inferred   2 Multiplexer(s).
Unit <cam_read> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 3
 10-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 20
 1-bit latch                                           : 20
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <mem_px_data_7> (without init value) has a constant value of 1 in block <cam_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_px_data_4> (without init value) has a constant value of 0 in block <cam_read>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <VGA_Driver640x480>.
The following registers are absorbed into counter <countX>: 1 register on signal <countX>.
The following registers are absorbed into counter <countY>: 1 register on signal <countY>.
Unit <VGA_Driver640x480> synthesized (advanced).

Synthesizing (advanced) Unit <buffer_ram_dp>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_w>         | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_r>         | rise     |
    |     addrB          | connected to signal <addr_out>      |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <buffer_ram_dp> synthesized (advanced).

Synthesizing (advanced) Unit <test_cam>.
	Multiplier <Mmult_n0030> in block <test_cam> and adder/subtractor <Madd_n0024_Madd> in block <test_cam> are combined into a MAC<Maddsub_n0030>.
Unit <test_cam> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port block RAM                       : 1
# MACs                                                 : 1
 9x8-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mem_px_data_7> (without init value) has a constant value of 1 in block <cam_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_px_data_4> (without init value) has a constant value of 0 in block <cam_read>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <test_cam> ...

Optimizing unit <cam_read> ...

Optimizing unit <VGA_Driver640x480> ...
WARNING:Xst:2677 - Node <cam_read/mem_px_addr_15> of sequential type is unconnected in block <test_cam>.
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram1>, <DP_RAM/Mram_ram2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram1>, <DP_RAM/Mram_ram3> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram1>, <DP_RAM/Mram_ram4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram1>, <DP_RAM/Mram_ram5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram6>, <DP_RAM/Mram_ram7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <DP_RAM/Mram_ram6>, <DP_RAM/Mram_ram8> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block test_cam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 181
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 30
#      LUT3                        : 1
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 5
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 36
#      FDR                         : 10
#      FDRE                        : 9
#      LD                          : 15
#      LDC                         : 1
#      LDE                         : 1
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 22
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 17
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  126800     0%  
 Number of Slice LUTs:                   80  out of  63400     0%  
    Number used as Logic:                80  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     81
   Number with an unused Flip Flop:      45  out of     81    55%  
   Number with an unused LUT:             1  out of     81     1%  
   Number of fully used LUT-FF pairs:    35  out of     81    43%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  22  out of    210    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)          | Load  |
---------------------------------------------------------------------------------+--------------------------------+-------+
cam_read/FSM_state_GND_7_o_Mux_15_o(cam_read/Mmux_FSM_state_GND_7_o_Mux_15_o11:O)| NONE(*)(cam_read/mem_px_addr_0)| 15    |
CAM_pclk                                                                         | IBUF+BUFG                      | 3     |
cam_read/FSM_state(cam_read/GND_7_o_GND_7_o_mux_2_OUT<0>1:O)                     | NONE(*)(cam_read/pixel_half)   | 1     |
clk25_24/clkout0                                                                 | BUFG                           | 21    |
---------------------------------------------------------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.647ns (Maximum Frequency: 377.843MHz)
   Minimum input arrival time before clock: 1.188ns
   Maximum output required time after clock: 1.744ns
   Maximum combinational path delay: 0.322ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cam_read/FSM_state_GND_7_o_Mux_15_o'
  Clock period: 1.896ns (frequency: 527.398MHz)
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Delay:               1.896ns (Levels of Logic = 16)
  Source:            cam_read/mem_px_addr_0 (LATCH)
  Destination:       cam_read/mem_px_addr_14 (LATCH)
  Source Clock:      cam_read/FSM_state_GND_7_o_Mux_15_o falling
  Destination Clock: cam_read/FSM_state_GND_7_o_Mux_15_o falling

  Data Path: cam_read/mem_px_addr_0 to cam_read/mem_px_addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.289  cam_read/mem_px_addr_0 (cam_read/mem_px_addr_0)
     INV:I->O              1   0.113   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_lut<0>_INV_0 (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<0> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<1> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<2> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<3> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<4> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<5> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<6> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<7> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<8> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<9> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<10> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<11> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<12> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<12>)
     MUXCY:CI->O           0   0.023   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<13> (cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_cy<13>)
     XORCY:CI->O           1   0.370   0.000  cam_read/Madd_mem_px_addr[15]_GND_7_o_add_8_OUT_xor<14> (cam_read/mem_px_addr[15]_GND_7_o_add_8_OUT<14>)
     LD:D                     -0.028          cam_read/mem_px_addr_14
    ----------------------------------------
    Total                      1.896ns (1.607ns logic, 0.289ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cam_read/FSM_state'
  Clock period: 1.153ns (frequency: 867.002MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.153ns (Levels of Logic = 1)
  Source:            cam_read/pixel_half (LATCH)
  Destination:       cam_read/pixel_half (LATCH)
  Source Clock:      cam_read/FSM_state falling
  Destination Clock: cam_read/FSM_state falling

  Data Path: cam_read/pixel_half to cam_read/pixel_half
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.472   0.289  cam_read/pixel_half (cam_read/pixel_half)
     INV:I->O              1   0.113   0.279  cam_read/GND_7_o_GND_7_o_equal_8_o1_INV_0 (cam_read/GND_7_o_GND_7_o_equal_8_o)
     LDE:D                    -0.028          cam_read/pixel_half
    ----------------------------------------
    Total                      1.153ns (0.585ns logic, 0.568ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_24/clkout0'
  Clock period: 2.647ns (frequency: 377.843MHz)
  Total number of paths / destination ports: 290 / 38
-------------------------------------------------------------------------
Delay:               2.647ns (Levels of Logic = 3)
  Source:            VGA640x480/countX_3 (FF)
  Destination:       VGA640x480/countX_0 (FF)
  Source Clock:      clk25_24/clkout0 rising
  Destination Clock: clk25_24/clkout0 rising

  Data Path: VGA640x480/countX_3 to VGA640x480/countX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.693  VGA640x480/countX_3 (VGA640x480/countX_3)
     LUT5:I0->O            1   0.097   0.295  VGA640x480/Mcount_countX_val21 (VGA640x480/Mcount_countX_val21)
     LUT6:I5->O           10   0.097   0.337  VGA640x480/Mcount_countX_val22 (VGA640x480/Mcount_countX_val2)
     LUT2:I1->O           10   0.097   0.321  VGA640x480/Mcount_countX_val1 (VGA640x480/Mcount_countX_val)
     FDR:R                     0.349          VGA640x480/countX_0
    ----------------------------------------
    Total                      2.647ns (1.001ns logic, 1.646ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAM_pclk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.115ns (Levels of Logic = 2)
  Source:            CAM_vsync (PAD)
  Destination:       cam_read/px_wr (LATCH)
  Destination Clock: CAM_pclk falling

  Data Path: CAM_vsync to cam_read/px_wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  CAM_vsync_IBUF (CAM_vsync_IBUF)
     LUT2:I0->O            1   0.097   0.279  cam_read/FSM_state_inv1 (cam_read/FSM_state_inv)
     LDC:CLR                   0.349          cam_read/px_wr
    ----------------------------------------
    Total                      1.115ns (0.447ns logic, 0.668ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cam_read/FSM_state'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.379ns (Levels of Logic = 1)
  Source:            CAM_pclk (PAD)
  Destination:       cam_read/pixel_half (LATCH)
  Destination Clock: cam_read/FSM_state falling

  Data Path: CAM_pclk to cam_read/pixel_half
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  CAM_pclk_IBUF (CAM_pclk_IBUF)
     LDE:GE                    0.095          cam_read/pixel_half
    ----------------------------------------
    Total                      0.379ns (0.096ns logic, 0.283ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              1.188ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       VGA640x480/countX_0 (FF)
  Destination Clock: clk25_24/clkout0 rising

  Data Path: rst to VGA640x480/countX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.421  rst_IBUF (rst_IBUF)
     LUT2:I0->O           10   0.097   0.321  VGA640x480/Mcount_countX_val1 (VGA640x480/Mcount_countX_val)
     FDR:R                     0.349          VGA640x480/countX_0
    ----------------------------------------
    Total                      1.188ns (0.447ns logic, 0.741ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Offset:              1.744ns (Levels of Logic = 3)
  Source:            VGA640x480/countY_6 (FF)
  Destination:       VGA_Vsync_n (PAD)
  Source Clock:      clk25_24/clkout0 rising

  Data Path: VGA640x480/countY_6 to VGA_Vsync_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.361   0.530  VGA640x480/countY_6 (VGA640x480/countY_6)
     LUT3:I0->O            1   0.097   0.379  VGA640x480/Vsync_n_SW0 (N6)
     LUT6:I4->O            1   0.097   0.279  VGA640x480/Vsync_n (VGA_Vsync_n_OBUF)
     OBUF:I->O                 0.000          VGA_Vsync_n_OBUF (VGA_Vsync_n)
    ----------------------------------------
    Total                      1.744ns (0.555ns logic, 1.189ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.322ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk25_24/mmcm_adv_inst:RST (PAD)

  Data Path: rst to clk25_24/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.321  rst_IBUF (rst_IBUF)
    MMCME2_ADV:RST             0.000          clk25_24/mmcm_adv_inst
    ----------------------------------------
    Total                      0.322ns (0.001ns logic, 0.321ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAM_pclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
cam_read/FSM_state|         |         |    0.761|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cam_read/FSM_state
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
cam_read/FSM_state|         |         |    1.153|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cam_read/FSM_state_GND_7_o_Mux_15_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
cam_read/FSM_state_GND_7_o_Mux_15_o|         |         |    1.896|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25_24/clkout0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk25_24/clkout0|    2.647|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 11.26 secs
 
--> 


Total memory usage is 506672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :    9 (   0 filtered)

