
Miniscope-v4-wire-free.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000056fc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000056fc  000056fc  000156fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000038  20000000  00005704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bkupram      00000000  47000000  47000000  00020038  2**0
                  CONTENTS
  4 .qspi         00000000  04000000  04000000  00020038  2**0
                  CONTENTS
  5 .bss          00028ba4  20000040  00005750  00020040  2**4
                  ALLOC
  6 .stack        00010004  20028be4  0002e2f4  00020040  2**0
                  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  8 .comment      00000059  00000000  00000000  00020066  2**0
                  CONTENTS, READONLY
  9 .debug_info   00044ec4  00000000  00000000  000200bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000591c  00000000  00000000  00064f83  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00019693  00000000  00000000  0006a89f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001440  00000000  00000000  00083f32  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000014f0  00000000  00000000  00085372  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00032f17  00000000  00000000  00086862  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001f17a  00000000  00000000  000b9779  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00100b3d  00000000  00000000  000d88f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  000035b4  00000000  00000000  001d9430  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e8 8b 03 20 e9 02 00 00 e5 02 00 00 e5 02 00 00     ... ............
      10:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      2c:	e5 02 00 00 e5 02 00 00 00 00 00 00 e5 02 00 00     ................
      3c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      4c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      5c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      6c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      7c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 79 1f 00 00     ............y...
      8c:	85 1f 00 00 e5 02 00 00 91 1f 00 00 e5 02 00 00     ................
      9c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 9d 1f 00 00     ................
      ac:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      bc:	19 1d 00 00 25 1d 00 00 31 1d 00 00 3d 1d 00 00     ....%...1...=...
      cc:	49 1d 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     I...............
      dc:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      f4:	f5 21 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     .!..............
     104:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     114:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     124:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     134:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     144:	e5 02 00 00 f1 2c 00 00 05 2d 00 00 19 2d 00 00     .....,...-...-..
     154:	2d 2d 00 00 00 00 00 00 00 00 00 00 00 00 00 00     --..............
	...
     180:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     190:	00 00 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1a0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1b0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1c0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1d0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1e0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 ed 32 00 00     .............2..
     1f0:	01 33 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     .3..............
     200:	e5 02 00 00 00 00 00 00 00 00 00 00 e5 02 00 00     ................
     210:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     220:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     230:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     240:	e5 02 00 00 c9 21 00 00 e5 02 00 00 e5 02 00 00     .....!..........
     250:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000040 	.word	0x20000040
     280:	00000000 	.word	0x00000000
     284:	00005704 	.word	0x00005704

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00005704 	.word	0x00005704
     2c4:	20000044 	.word	0x20000044
     2c8:	00005704 	.word	0x00005704
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	sd_mmc_stack_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	000009e5 	.word	0x000009e5
     2e0:	00004f65 	.word	0x00004f65

000002e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2e4:	e7fe      	b.n	2e4 <Dummy_Handler>
	...

000002e8 <Reset_Handler>:
{
     2e8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2ea:	4b15      	ldr	r3, [pc, #84]	; (340 <Reset_Handler+0x58>)
     2ec:	4a15      	ldr	r2, [pc, #84]	; (344 <Reset_Handler+0x5c>)
     2ee:	429a      	cmp	r2, r3
     2f0:	d009      	beq.n	306 <Reset_Handler+0x1e>
     2f2:	4b13      	ldr	r3, [pc, #76]	; (340 <Reset_Handler+0x58>)
     2f4:	4a13      	ldr	r2, [pc, #76]	; (344 <Reset_Handler+0x5c>)
     2f6:	e003      	b.n	300 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     2f8:	6811      	ldr	r1, [r2, #0]
     2fa:	6019      	str	r1, [r3, #0]
     2fc:	3304      	adds	r3, #4
     2fe:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     300:	4911      	ldr	r1, [pc, #68]	; (348 <Reset_Handler+0x60>)
     302:	428b      	cmp	r3, r1
     304:	d3f8      	bcc.n	2f8 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     306:	4b11      	ldr	r3, [pc, #68]	; (34c <Reset_Handler+0x64>)
     308:	e002      	b.n	310 <Reset_Handler+0x28>
                *pDest++ = 0;
     30a:	2200      	movs	r2, #0
     30c:	601a      	str	r2, [r3, #0]
     30e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4a0f      	ldr	r2, [pc, #60]	; (350 <Reset_Handler+0x68>)
     312:	4293      	cmp	r3, r2
     314:	d3f9      	bcc.n	30a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     316:	4b0f      	ldr	r3, [pc, #60]	; (354 <Reset_Handler+0x6c>)
     318:	4a0f      	ldr	r2, [pc, #60]	; (358 <Reset_Handler+0x70>)
     31a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     31e:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     320:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     324:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     328:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     32c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     330:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     334:	4b09      	ldr	r3, [pc, #36]	; (35c <Reset_Handler+0x74>)
     336:	4798      	blx	r3
        main();
     338:	4b09      	ldr	r3, [pc, #36]	; (360 <Reset_Handler+0x78>)
     33a:	4798      	blx	r3
     33c:	e7fe      	b.n	33c <Reset_Handler+0x54>
     33e:	bf00      	nop
     340:	20000000 	.word	0x20000000
     344:	00005704 	.word	0x00005704
     348:	20000038 	.word	0x20000038
     34c:	20000040 	.word	0x20000040
     350:	20028be4 	.word	0x20028be4
     354:	e000ed00 	.word	0xe000ed00
     358:	00000000 	.word	0x00000000
     35c:	00005291 	.word	0x00005291
     360:	00004045 	.word	0x00004045

00000364 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     364:	b508      	push	{r3, lr}
}

static inline void hri_mclk_set_APBAMASK_TC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
     366:	4a08      	ldr	r2, [pc, #32]	; (388 <TIMER_0_init+0x24>)
     368:	6953      	ldr	r3, [r2, #20]
     36a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     36e:	6153      	str	r3, [r2, #20]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     370:	2240      	movs	r2, #64	; 0x40
     372:	4b06      	ldr	r3, [pc, #24]	; (38c <TIMER_0_init+0x28>)
     374:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC1, _tc_get_timer());
     378:	4b05      	ldr	r3, [pc, #20]	; (390 <TIMER_0_init+0x2c>)
     37a:	4798      	blx	r3
     37c:	4602      	mov	r2, r0
     37e:	4905      	ldr	r1, [pc, #20]	; (394 <TIMER_0_init+0x30>)
     380:	4805      	ldr	r0, [pc, #20]	; (398 <TIMER_0_init+0x34>)
     382:	4b06      	ldr	r3, [pc, #24]	; (39c <TIMER_0_init+0x38>)
     384:	4798      	blx	r3
     386:	bd08      	pop	{r3, pc}
     388:	40000800 	.word	0x40000800
     38c:	40001c00 	.word	0x40001c00
     390:	000032a9 	.word	0x000032a9
     394:	40003c00 	.word	0x40003c00
     398:	20000738 	.word	0x20000738
     39c:	00001361 	.word	0x00001361

000003a0 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3a0:	4b0c      	ldr	r3, [pc, #48]	; (3d4 <ADC_0_PORT_init+0x34>)
     3a2:	2204      	movs	r2, #4
     3a4:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3a6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3aa:	629a      	str	r2, [r3, #40]	; 0x28
     3ac:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3b0:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3b2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     3b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3c2:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     3c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     3ca:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
     3d2:	4770      	bx	lr
     3d4:	41008000 	.word	0x41008000

000003d8 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     3d8:	4a04      	ldr	r2, [pc, #16]	; (3ec <ADC_0_CLOCK_init+0x14>)
     3da:	6a13      	ldr	r3, [r2, #32]
     3dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     3e0:	6213      	str	r3, [r2, #32]
     3e2:	2240      	movs	r2, #64	; 0x40
     3e4:	4b02      	ldr	r3, [pc, #8]	; (3f0 <ADC_0_CLOCK_init+0x18>)
     3e6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     3ea:	4770      	bx	lr
     3ec:	40000800 	.word	0x40000800
     3f0:	40001c00 	.word	0x40001c00

000003f4 <ADC_0_init>:
{
     3f4:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     3f6:	4b05      	ldr	r3, [pc, #20]	; (40c <ADC_0_init+0x18>)
     3f8:	4798      	blx	r3
	ADC_0_PORT_init();
     3fa:	4b05      	ldr	r3, [pc, #20]	; (410 <ADC_0_init+0x1c>)
     3fc:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     3fe:	2200      	movs	r2, #0
     400:	4904      	ldr	r1, [pc, #16]	; (414 <ADC_0_init+0x20>)
     402:	4805      	ldr	r0, [pc, #20]	; (418 <ADC_0_init+0x24>)
     404:	4b05      	ldr	r3, [pc, #20]	; (41c <ADC_0_init+0x28>)
     406:	4798      	blx	r3
     408:	bd08      	pop	{r3, pc}
     40a:	bf00      	nop
     40c:	000003d9 	.word	0x000003d9
     410:	000003a1 	.word	0x000003a1
     414:	43001c00 	.word	0x43001c00
     418:	200006c8 	.word	0x200006c8
     41c:	00000c41 	.word	0x00000c41

00000420 <EXTERNAL_IRQ_0_init>:
{
     420:	b508      	push	{r3, lr}
     422:	2240      	movs	r2, #64	; 0x40
     424:	4b3f      	ldr	r3, [pc, #252]	; (524 <EXTERNAL_IRQ_0_init+0x104>)
     426:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     42a:	4a3f      	ldr	r2, [pc, #252]	; (528 <EXTERNAL_IRQ_0_init+0x108>)
     42c:	6953      	ldr	r3, [r2, #20]
     42e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     432:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     434:	4b3d      	ldr	r3, [pc, #244]	; (52c <EXTERNAL_IRQ_0_init+0x10c>)
     436:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
     43a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     43e:	493c      	ldr	r1, [pc, #240]	; (530 <EXTERNAL_IRQ_0_init+0x110>)
     440:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     444:	4a3b      	ldr	r2, [pc, #236]	; (534 <EXTERNAL_IRQ_0_init+0x114>)
     446:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     44a:	f893 20d6 	ldrb.w	r2, [r3, #214]	; 0xd6
     44e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     452:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     456:	f893 20d6 	ldrb.w	r2, [r3, #214]	; 0xd6
	tmp &= ~PORT_PINCFG_PMUXEN;
     45a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     45e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     462:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     466:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     46a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     46e:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     472:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
     476:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     47a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     47e:	4a2e      	ldr	r2, [pc, #184]	; (538 <EXTERNAL_IRQ_0_init+0x118>)
     480:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     484:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
     488:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     48c:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     490:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
     494:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     498:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     49c:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4a0:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     4a4:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4a8:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     4b0:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4b2:	6299      	str	r1, [r3, #40]	; 0x28
     4b4:	4a21      	ldr	r2, [pc, #132]	; (53c <EXTERNAL_IRQ_0_init+0x11c>)
     4b6:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     4b8:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     4bc:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     4c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4c4:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     4c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4cc:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4d4:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     4d8:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     4e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4e8:	4a15      	ldr	r2, [pc, #84]	; (540 <EXTERNAL_IRQ_0_init+0x120>)
     4ea:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     4ee:	4a15      	ldr	r2, [pc, #84]	; (544 <EXTERNAL_IRQ_0_init+0x124>)
     4f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     4f4:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
     4f8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     4fc:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     500:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     504:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     508:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     50c:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     510:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     514:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     518:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	ext_irq_init();
     51c:	4b0a      	ldr	r3, [pc, #40]	; (548 <EXTERNAL_IRQ_0_init+0x128>)
     51e:	4798      	blx	r3
     520:	bd08      	pop	{r3, pc}
     522:	bf00      	nop
     524:	40001c00 	.word	0x40001c00
     528:	40000800 	.word	0x40000800
     52c:	41008000 	.word	0x41008000
     530:	40020000 	.word	0x40020000
     534:	c0020040 	.word	0xc0020040
     538:	c0020080 	.word	0xc0020080
     53c:	c0020200 	.word	0xc0020200
     540:	40024000 	.word	0x40024000
     544:	c0020000 	.word	0xc0020000
     548:	00000e39 	.word	0x00000e39

0000054c <CAMERA_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     54c:	4b58      	ldr	r3, [pc, #352]	; (6b0 <CAMERA_0_PORT_init+0x164>)
     54e:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
	tmp &= ~PORT_PINCFG_PMUXEN;
     552:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     556:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     55a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     55e:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     562:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     566:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     56a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     56e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     572:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     576:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     57a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     57e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     582:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     586:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     58a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     58e:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     596:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     59a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     59e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     5a2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     5a6:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ae:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5b6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5ba:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5be:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c2:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5c6:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ce:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     5d2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5d6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5da:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5de:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     5e2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     5e6:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     602:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     606:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     60e:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     612:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     616:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     61a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     61e:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     622:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     626:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     62a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     62e:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     632:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     636:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     63a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     63e:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     642:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     646:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     64a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     64e:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     652:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     656:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     65a:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     65e:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     662:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     666:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     66a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     66e:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
	tmp &= ~PORT_PINCFG_PMUXEN;
     672:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     676:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     67a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     67e:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     682:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     686:	f042 020a 	orr.w	r2, r2, #10
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     68a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     68e:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
	tmp &= ~PORT_PINCFG_PMUXEN;
     692:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     696:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     69a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     69e:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     6a2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     6a6:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6aa:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
     6ae:	4770      	bx	lr
     6b0:	41008000 	.word	0x41008000

000006b4 <CAMERA_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_PCC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_PCC;
     6b4:	4a02      	ldr	r2, [pc, #8]	; (6c0 <CAMERA_0_CLOCK_init+0xc>)
     6b6:	6a13      	ldr	r3, [r2, #32]
     6b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     6bc:	6213      	str	r3, [r2, #32]
     6be:	4770      	bx	lr
     6c0:	40000800 	.word	0x40000800

000006c4 <CAMERA_0_init>:
{
     6c4:	b508      	push	{r3, lr}
	CAMERA_0_CLOCK_init();
     6c6:	4b04      	ldr	r3, [pc, #16]	; (6d8 <CAMERA_0_init+0x14>)
     6c8:	4798      	blx	r3
	camera_async_init(&CAMERA_0, PCC);
     6ca:	4904      	ldr	r1, [pc, #16]	; (6dc <CAMERA_0_init+0x18>)
     6cc:	4804      	ldr	r0, [pc, #16]	; (6e0 <CAMERA_0_init+0x1c>)
     6ce:	4b05      	ldr	r3, [pc, #20]	; (6e4 <CAMERA_0_init+0x20>)
     6d0:	4798      	blx	r3
	CAMERA_0_PORT_init();
     6d2:	4b05      	ldr	r3, [pc, #20]	; (6e8 <CAMERA_0_init+0x24>)
     6d4:	4798      	blx	r3
     6d6:	bd08      	pop	{r3, pc}
     6d8:	000006b5 	.word	0x000006b5
     6dc:	43002c00 	.word	0x43002c00
     6e0:	200006b4 	.word	0x200006b4
     6e4:	00000d65 	.word	0x00000d65
     6e8:	0000054d 	.word	0x0000054d

000006ec <USART_0_CLOCK_init>:
     6ec:	4b06      	ldr	r3, [pc, #24]	; (708 <USART_0_CLOCK_init+0x1c>)
     6ee:	2240      	movs	r2, #64	; 0x40
     6f0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     6f4:	2243      	movs	r2, #67	; 0x43
     6f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     6fa:	4a04      	ldr	r2, [pc, #16]	; (70c <USART_0_CLOCK_init+0x20>)
     6fc:	6a13      	ldr	r3, [r2, #32]
     6fe:	f043 0302 	orr.w	r3, r3, #2
     702:	6213      	str	r3, [r2, #32]
     704:	4770      	bx	lr
     706:	bf00      	nop
     708:	40001c00 	.word	0x40001c00
     70c:	40000800 	.word	0x40000800

00000710 <USART_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     710:	4b10      	ldr	r3, [pc, #64]	; (754 <USART_0_PORT_init+0x44>)
     712:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     716:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     71a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     71e:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     722:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     726:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     72a:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     72e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     732:	f893 20d1 	ldrb.w	r2, [r3, #209]	; 0xd1
	tmp &= ~PORT_PINCFG_PMUXEN;
     736:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     73a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     73e:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     742:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     746:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     74a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     74e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
     752:	4770      	bx	lr
     754:	41008000 	.word	0x41008000

00000758 <USART_0_init>:
{
     758:	b510      	push	{r4, lr}
     75a:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     75c:	4b06      	ldr	r3, [pc, #24]	; (778 <USART_0_init+0x20>)
     75e:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM5, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     760:	2300      	movs	r3, #0
     762:	9300      	str	r3, [sp, #0]
     764:	2310      	movs	r3, #16
     766:	4a05      	ldr	r2, [pc, #20]	; (77c <USART_0_init+0x24>)
     768:	4905      	ldr	r1, [pc, #20]	; (780 <USART_0_init+0x28>)
     76a:	4806      	ldr	r0, [pc, #24]	; (784 <USART_0_init+0x2c>)
     76c:	4c06      	ldr	r4, [pc, #24]	; (788 <USART_0_init+0x30>)
     76e:	47a0      	blx	r4
	USART_0_PORT_init();
     770:	4b06      	ldr	r3, [pc, #24]	; (78c <USART_0_init+0x34>)
     772:	4798      	blx	r3
}
     774:	b002      	add	sp, #8
     776:	bd10      	pop	{r4, pc}
     778:	000006ed 	.word	0x000006ed
     77c:	2000005c 	.word	0x2000005c
     780:	43000400 	.word	0x43000400
     784:	200006cc 	.word	0x200006cc
     788:	000015dd 	.word	0x000015dd
     78c:	00000711 	.word	0x00000711

00000790 <IO_BUS_PORT_init>:
{
     790:	b470      	push	{r4, r5, r6}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     792:	4b5b      	ldr	r3, [pc, #364]	; (900 <IO_BUS_PORT_init+0x170>)
     794:	f44f 6500 	mov.w	r5, #2048	; 0x800
     798:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     79c:	4e59      	ldr	r6, [pc, #356]	; (904 <IO_BUS_PORT_init+0x174>)
     79e:	f8c3 60a8 	str.w	r6, [r3, #168]	; 0xa8
     7a2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     7a6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     7aa:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     7ae:	f893 10cb 	ldrb.w	r1, [r3, #203]	; 0xcb
     7b2:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     7b6:	f883 10cb 	strb.w	r1, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7ba:	f893 10cb 	ldrb.w	r1, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     7be:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7c2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7c6:	f883 10cb 	strb.w	r1, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7ca:	f893 10b5 	ldrb.w	r1, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7ce:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     7d2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7d6:	f883 10b5 	strb.w	r1, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     7da:	f44f 7180 	mov.w	r1, #256	; 0x100
     7de:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     7e0:	4849      	ldr	r0, [pc, #292]	; (908 <IO_BUS_PORT_init+0x178>)
     7e2:	6298      	str	r0, [r3, #40]	; 0x28
     7e4:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     7e6:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     7e8:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
     7ec:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     7f0:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7f4:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     7f8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7fc:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     800:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     804:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     808:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     80c:	f041 0108 	orr.w	r1, r1, #8
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     810:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     814:	f44f 7100 	mov.w	r1, #512	; 0x200
     818:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     81a:	f500 7080 	add.w	r0, r0, #256	; 0x100
     81e:	6298      	str	r0, [r3, #40]	; 0x28
     820:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     822:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     824:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
     828:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     82c:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     830:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     834:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     838:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     83c:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     840:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     844:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     848:	f041 0180 	orr.w	r1, r1, #128	; 0x80
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     84c:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     850:	f44f 6080 	mov.w	r0, #1024	; 0x400
     854:	6098      	str	r0, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     856:	4c2d      	ldr	r4, [pc, #180]	; (90c <IO_BUS_PORT_init+0x17c>)
     858:	629c      	str	r4, [r3, #40]	; 0x28
     85a:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     85c:	6158      	str	r0, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     85e:	f893 104a 	ldrb.w	r1, [r3, #74]	; 0x4a
     862:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     866:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     86a:	f893 104a 	ldrb.w	r1, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     87e:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     882:	f041 0108 	orr.w	r1, r1, #8
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     88a:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     88c:	629e      	str	r6, [r3, #40]	; 0x28
     88e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     890:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     892:	f893 104b 	ldrb.w	r1, [r3, #75]	; 0x4b
     896:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     89a:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     89e:	f893 104b 	ldrb.w	r1, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     8a2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8a6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8aa:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8ae:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     8b2:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     8b6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8ba:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8be:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8c2:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     8c6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8ca:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     8ce:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     8d2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     8d6:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8da:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     8de:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8e2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8e6:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8ea:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     8ee:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8f2:	f042 0208 	orr.w	r2, r2, #8
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8f6:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
}
     8fa:	bc70      	pop	{r4, r5, r6}
     8fc:	4770      	bx	lr
     8fe:	bf00      	nop
     900:	41008000 	.word	0x41008000
     904:	40000800 	.word	0x40000800
     908:	40000100 	.word	0x40000100
     90c:	40000400 	.word	0x40000400

00000910 <IO_BUS_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_SDHC0;
     910:	4a05      	ldr	r2, [pc, #20]	; (928 <IO_BUS_CLOCK_init+0x18>)
     912:	6913      	ldr	r3, [r2, #16]
     914:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     918:	6113      	str	r3, [r2, #16]
     91a:	4b04      	ldr	r3, [pc, #16]	; (92c <IO_BUS_CLOCK_init+0x1c>)
     91c:	2240      	movs	r2, #64	; 0x40
     91e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
     922:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
     926:	4770      	bx	lr
     928:	40000800 	.word	0x40000800
     92c:	40001c00 	.word	0x40001c00

00000930 <IO_BUS_init>:
{
     930:	b508      	push	{r3, lr}
	IO_BUS_CLOCK_init();
     932:	4b05      	ldr	r3, [pc, #20]	; (948 <IO_BUS_init+0x18>)
     934:	4798      	blx	r3
	mci_sync_init(&IO_BUS, SDHC0);
     936:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
     93a:	4804      	ldr	r0, [pc, #16]	; (94c <IO_BUS_init+0x1c>)
     93c:	4b04      	ldr	r3, [pc, #16]	; (950 <IO_BUS_init+0x20>)
     93e:	4798      	blx	r3
	IO_BUS_PORT_init();
     940:	4b04      	ldr	r3, [pc, #16]	; (954 <IO_BUS_init+0x24>)
     942:	4798      	blx	r3
     944:	bd08      	pop	{r3, pc}
     946:	bf00      	nop
     948:	00000911 	.word	0x00000911
     94c:	20000720 	.word	0x20000720
     950:	00000f3d 	.word	0x00000f3d
     954:	00000791 	.word	0x00000791

00000958 <delay_driver_init>:
{
     958:	b508      	push	{r3, lr}
	delay_init(SysTick);
     95a:	4802      	ldr	r0, [pc, #8]	; (964 <delay_driver_init+0xc>)
     95c:	4b02      	ldr	r3, [pc, #8]	; (968 <delay_driver_init+0x10>)
     95e:	4798      	blx	r3
     960:	bd08      	pop	{r3, pc}
     962:	bf00      	nop
     964:	e000e010 	.word	0xe000e010
     968:	00000da1 	.word	0x00000da1

0000096c <PWM_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     96c:	4a08      	ldr	r2, [pc, #32]	; (990 <PWM_0_PORT_init+0x24>)
     96e:	f892 30de 	ldrb.w	r3, [r2, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     972:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     976:	f043 0301 	orr.w	r3, r3, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     97a:	f882 30de 	strb.w	r3, [r2, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     97e:	f892 30bf 	ldrb.w	r3, [r2, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     982:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     986:	f043 0304 	orr.w	r3, r3, #4
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     98a:	f882 30bf 	strb.w	r3, [r2, #191]	; 0xbf
     98e:	4770      	bx	lr
     990:	41008000 	.word	0x41008000

00000994 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     994:	4a04      	ldr	r2, [pc, #16]	; (9a8 <PWM_0_CLOCK_init+0x14>)
     996:	6953      	ldr	r3, [r2, #20]
     998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     99c:	6153      	str	r3, [r2, #20]
     99e:	2240      	movs	r2, #64	; 0x40
     9a0:	4b02      	ldr	r3, [pc, #8]	; (9ac <PWM_0_CLOCK_init+0x18>)
     9a2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
     9a6:	4770      	bx	lr
     9a8:	40000800 	.word	0x40000800
     9ac:	40001c00 	.word	0x40001c00

000009b0 <PWM_0_init>:
{
     9b0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
     9b2:	4b06      	ldr	r3, [pc, #24]	; (9cc <PWM_0_init+0x1c>)
     9b4:	4798      	blx	r3
	PWM_0_PORT_init();
     9b6:	4b06      	ldr	r3, [pc, #24]	; (9d0 <PWM_0_init+0x20>)
     9b8:	4798      	blx	r3
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
     9ba:	4b06      	ldr	r3, [pc, #24]	; (9d4 <PWM_0_init+0x24>)
     9bc:	4798      	blx	r3
     9be:	4602      	mov	r2, r0
     9c0:	4905      	ldr	r1, [pc, #20]	; (9d8 <PWM_0_init+0x28>)
     9c2:	4806      	ldr	r0, [pc, #24]	; (9dc <PWM_0_init+0x2c>)
     9c4:	4b06      	ldr	r3, [pc, #24]	; (9e0 <PWM_0_init+0x30>)
     9c6:	4798      	blx	r3
     9c8:	bd08      	pop	{r3, pc}
     9ca:	bf00      	nop
     9cc:	00000995 	.word	0x00000995
     9d0:	0000096d 	.word	0x0000096d
     9d4:	000032ad 	.word	0x000032ad
     9d8:	40003800 	.word	0x40003800
     9dc:	20000698 	.word	0x20000698
     9e0:	000011f9 	.word	0x000011f9

000009e4 <system_init>:
}

void system_init(void)
{
     9e4:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     9e6:	4b88      	ldr	r3, [pc, #544]	; (c08 <system_init+0x224>)
     9e8:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     9ea:	4b88      	ldr	r3, [pc, #544]	; (c0c <system_init+0x228>)
     9ec:	2210      	movs	r2, #16
     9ee:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     9f0:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     9f2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     9f6:	629a      	str	r2, [r3, #40]	; 0x28
     9f8:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     9fc:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9fe:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     a02:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a06:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a0a:	2520      	movs	r5, #32
     a0c:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a0e:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a10:	497f      	ldr	r1, [pc, #508]	; (c10 <system_init+0x22c>)
     a12:	6299      	str	r1, [r3, #40]	; 0x28
     a14:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a16:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     a1a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a1e:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     a22:	2140      	movs	r1, #64	; 0x40
     a24:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a26:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     a2a:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     a2e:	6299      	str	r1, [r3, #40]	; 0x28
     a30:	4878      	ldr	r0, [pc, #480]	; (c14 <system_init+0x230>)
     a32:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     a34:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
     a38:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     a3c:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a40:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
     a44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a48:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     a4c:	2180      	movs	r1, #128	; 0x80
     a4e:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a50:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     a54:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     a58:	6299      	str	r1, [r3, #40]	; 0x28
     a5a:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     a5c:	f893 1047 	ldrb.w	r1, [r3, #71]	; 0x47
     a60:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     a64:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a68:	f893 1047 	ldrb.w	r1, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     a6c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a70:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     a78:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a7a:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a7c:	4c66      	ldr	r4, [pc, #408]	; (c18 <system_init+0x234>)
     a7e:	629c      	str	r4, [r3, #40]	; 0x28
     a80:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a82:	f893 604f 	ldrb.w	r6, [r3, #79]	; 0x4f
	tmp &= ~PORT_PINCFG_PMUXEN;
     a86:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a8a:	f883 604f 	strb.w	r6, [r3, #79]	; 0x4f
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a8e:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
     a92:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a94:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a96:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
     a9a:	629e      	str	r6, [r3, #40]	; 0x28
     a9c:	4e5f      	ldr	r6, [pc, #380]	; (c1c <system_init+0x238>)
     a9e:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aa0:	f893 6058 	ldrb.w	r6, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     aa4:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aa8:	f883 6058 	strb.w	r6, [r3, #88]	; 0x58
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     aac:	2601      	movs	r6, #1
     aae:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ab2:	f8c3 6088 	str.w	r6, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ab6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
     aba:	f8c3 60a8 	str.w	r6, [r3, #168]	; 0xa8
     abe:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ac2:	f893 60c0 	ldrb.w	r6, [r3, #192]	; 0xc0
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac6:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 60c0 	strb.w	r6, [r3, #192]	; 0xc0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ace:	2602      	movs	r6, #2
     ad0:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ad4:	f8c3 6088 	str.w	r6, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ad8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
     adc:	f8c3 60a8 	str.w	r6, [r3, #168]	; 0xa8
     ae0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ae4:	f893 60c1 	ldrb.w	r6, [r3, #193]	; 0xc1
	tmp &= ~PORT_PINCFG_PMUXEN;
     ae8:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aec:	f883 60c1 	strb.w	r6, [r3, #193]	; 0xc1
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     af0:	2604      	movs	r6, #4
     af2:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     af6:	f8c3 6088 	str.w	r6, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     afa:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
     afe:	f8c3 60a8 	str.w	r6, [r3, #168]	; 0xa8
     b02:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b06:	f893 60c2 	ldrb.w	r6, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
     b0a:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b0e:	f883 60c2 	strb.w	r6, [r3, #194]	; 0xc2
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     b12:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b16:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
     b1a:	f505 3500 	add.w	r5, r5, #131072	; 0x20000
     b1e:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
     b22:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b26:	f893 00c5 	ldrb.w	r0, [r3, #197]	; 0xc5
     b2a:	f000 00fb 	and.w	r0, r0, #251	; 0xfb
     b2e:	f883 00c5 	strb.w	r0, [r3, #197]	; 0xc5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b32:	f893 00c5 	ldrb.w	r0, [r3, #197]	; 0xc5
	tmp &= ~PORT_PINCFG_PMUXEN;
     b36:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b3a:	f883 00c5 	strb.w	r0, [r3, #197]	; 0xc5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b3e:	f44f 7000 	mov.w	r0, #512	; 0x200
     b42:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b46:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b4a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
     b4e:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     b52:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b56:	f893 00c9 	ldrb.w	r0, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     b5a:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b5e:	f883 00c9 	strb.w	r0, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     b62:	f44f 5080 	mov.w	r0, #4096	; 0x1000
     b66:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b6a:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b6e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
     b72:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     b76:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b7a:	f893 00cc 	ldrb.w	r0, [r3, #204]	; 0xcc
	tmp &= ~PORT_PINCFG_PMUXEN;
     b7e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b82:	f883 00cc 	strb.w	r0, [r3, #204]	; 0xcc
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b86:	f44f 5000 	mov.w	r0, #8192	; 0x2000
     b8a:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b8e:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b92:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
     b96:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     b9a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b9e:	f893 00cd 	ldrb.w	r0, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ba6:	f883 00cd 	strb.w	r0, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     baa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bae:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     bb2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     bb6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     bba:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
     bbe:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     bc2:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bc6:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     bca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     bce:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bd2:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bd6:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     bda:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     bde:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     be2:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      GPIO_PIN_FUNCTION_M);

	ADC_0_init();
     be6:	4b0e      	ldr	r3, [pc, #56]	; (c20 <system_init+0x23c>)
     be8:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
     bea:	4b0e      	ldr	r3, [pc, #56]	; (c24 <system_init+0x240>)
     bec:	4798      	blx	r3

	CAMERA_0_init();
     bee:	4b0e      	ldr	r3, [pc, #56]	; (c28 <system_init+0x244>)
     bf0:	4798      	blx	r3

	USART_0_init();
     bf2:	4b0e      	ldr	r3, [pc, #56]	; (c2c <system_init+0x248>)
     bf4:	4798      	blx	r3

	IO_BUS_init();
     bf6:	4b0e      	ldr	r3, [pc, #56]	; (c30 <system_init+0x24c>)
     bf8:	4798      	blx	r3

	delay_driver_init();
     bfa:	4b0e      	ldr	r3, [pc, #56]	; (c34 <system_init+0x250>)
     bfc:	4798      	blx	r3

	PWM_0_init();
     bfe:	4b0e      	ldr	r3, [pc, #56]	; (c38 <system_init+0x254>)
     c00:	4798      	blx	r3

	TIMER_0_init();
     c02:	4b0e      	ldr	r3, [pc, #56]	; (c3c <system_init+0x258>)
     c04:	4798      	blx	r3
     c06:	bd70      	pop	{r4, r5, r6, pc}
     c08:	00001a79 	.word	0x00001a79
     c0c:	41008000 	.word	0x41008000
     c10:	40000020 	.word	0x40000020
     c14:	c0020000 	.word	0xc0020000
     c18:	40008000 	.word	0x40008000
     c1c:	c0000100 	.word	0xc0000100
     c20:	000003f5 	.word	0x000003f5
     c24:	00000421 	.word	0x00000421
     c28:	000006c5 	.word	0x000006c5
     c2c:	00000759 	.word	0x00000759
     c30:	00000931 	.word	0x00000931
     c34:	00000959 	.word	0x00000959
     c38:	000009b1 	.word	0x000009b1
     c3c:	00000365 	.word	0x00000365

00000c40 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     c40:	b538      	push	{r3, r4, r5, lr}
     c42:	460c      	mov	r4, r1
	ASSERT(descr && hw);
     c44:	4605      	mov	r5, r0
     c46:	b160      	cbz	r0, c62 <adc_sync_init+0x22>
     c48:	b149      	cbz	r1, c5e <adc_sync_init+0x1e>
     c4a:	2001      	movs	r0, #1
     c4c:	2239      	movs	r2, #57	; 0x39
     c4e:	4906      	ldr	r1, [pc, #24]	; (c68 <adc_sync_init+0x28>)
     c50:	4b06      	ldr	r3, [pc, #24]	; (c6c <adc_sync_init+0x2c>)
     c52:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     c54:	4621      	mov	r1, r4
     c56:	4628      	mov	r0, r5
     c58:	4b05      	ldr	r3, [pc, #20]	; (c70 <adc_sync_init+0x30>)
     c5a:	4798      	blx	r3
}
     c5c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
     c5e:	2000      	movs	r0, #0
     c60:	e7f4      	b.n	c4c <adc_sync_init+0xc>
     c62:	2000      	movs	r0, #0
     c64:	e7f2      	b.n	c4c <adc_sync_init+0xc>
     c66:	bf00      	nop
     c68:	000052e8 	.word	0x000052e8
     c6c:	00001671 	.word	0x00001671
     c70:	000019a1 	.word	0x000019a1

00000c74 <adc_sync_enable_channel>:

/**
 * \brief Enable ADC
 */
int32_t adc_sync_enable_channel(struct adc_sync_descriptor *const descr, const uint8_t channel)
{
     c74:	b538      	push	{r3, r4, r5, lr}
     c76:	460d      	mov	r5, r1
	ASSERT(descr);
     c78:	4604      	mov	r4, r0
     c7a:	224e      	movs	r2, #78	; 0x4e
     c7c:	4905      	ldr	r1, [pc, #20]	; (c94 <adc_sync_enable_channel+0x20>)
     c7e:	3000      	adds	r0, #0
     c80:	bf18      	it	ne
     c82:	2001      	movne	r0, #1
     c84:	4b04      	ldr	r3, [pc, #16]	; (c98 <adc_sync_enable_channel+0x24>)
     c86:	4798      	blx	r3
	_adc_sync_enable_channel(&descr->device, channel);
     c88:	4629      	mov	r1, r5
     c8a:	4620      	mov	r0, r4
     c8c:	4b03      	ldr	r3, [pc, #12]	; (c9c <adc_sync_enable_channel+0x28>)
     c8e:	4798      	blx	r3

	return ERR_NONE;
}
     c90:	2000      	movs	r0, #0
     c92:	bd38      	pop	{r3, r4, r5, pc}
     c94:	000052e8 	.word	0x000052e8
     c98:	00001671 	.word	0x00001671
     c9c:	000019d9 	.word	0x000019d9

00000ca0 <adc_sync_read_channel>:
/*
 * \brief Read data from ADC
 */
int32_t adc_sync_read_channel(struct adc_sync_descriptor *const descr, const uint8_t channel, uint8_t *const buffer,
                              const uint16_t length)
{
     ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     ca4:	460d      	mov	r5, r1
     ca6:	4690      	mov	r8, r2
     ca8:	4699      	mov	r9, r3
	uint8_t  data_size;
	uint16_t offset = 0;

	ASSERT(descr && buffer && length);
     caa:	4607      	mov	r7, r0
     cac:	b1c8      	cbz	r0, ce2 <adc_sync_read_channel+0x42>
     cae:	b1d2      	cbz	r2, ce6 <adc_sync_read_channel+0x46>
     cb0:	b9db      	cbnz	r3, cea <adc_sync_read_channel+0x4a>
     cb2:	2000      	movs	r0, #0
     cb4:	f8df a084 	ldr.w	sl, [pc, #132]	; d3c <adc_sync_read_channel+0x9c>
     cb8:	2267      	movs	r2, #103	; 0x67
     cba:	4651      	mov	r1, sl
     cbc:	4e1a      	ldr	r6, [pc, #104]	; (d28 <adc_sync_read_channel+0x88>)
     cbe:	47b0      	blx	r6
	data_size = _adc_sync_get_data_size(&descr->device);
     cc0:	463c      	mov	r4, r7
     cc2:	4638      	mov	r0, r7
     cc4:	4b19      	ldr	r3, [pc, #100]	; (d2c <adc_sync_read_channel+0x8c>)
     cc6:	4798      	blx	r3
     cc8:	4607      	mov	r7, r0
	ASSERT(!(length % data_size));
     cca:	fb99 f0f0 	sdiv	r0, r9, r0
     cce:	fb07 9010 	mls	r0, r7, r0, r9
     cd2:	2269      	movs	r2, #105	; 0x69
     cd4:	4651      	mov	r1, sl
     cd6:	fab0 f080 	clz	r0, r0
     cda:	0940      	lsrs	r0, r0, #5
     cdc:	47b0      	blx	r6
	uint16_t offset = 0;
     cde:	2600      	movs	r6, #0
     ce0:	e009      	b.n	cf6 <adc_sync_read_channel+0x56>
	ASSERT(descr && buffer && length);
     ce2:	2000      	movs	r0, #0
     ce4:	e7e6      	b.n	cb4 <adc_sync_read_channel+0x14>
     ce6:	2000      	movs	r0, #0
     ce8:	e7e4      	b.n	cb4 <adc_sync_read_channel+0x14>
     cea:	2001      	movs	r0, #1
     cec:	e7e2      	b.n	cb4 <adc_sync_read_channel+0x14>
		result         = _adc_sync_read_channel_data(&descr->device, channel);
		buffer[offset] = result;
		if (1 < data_size) {
			buffer[offset + 1] = result >> 8;
		}
		offset += data_size;
     cee:	443e      	add	r6, r7
     cf0:	b2b6      	uxth	r6, r6
	} while (offset < length);
     cf2:	45b1      	cmp	r9, r6
     cf4:	d915      	bls.n	d22 <adc_sync_read_channel+0x82>
		_adc_sync_convert(&descr->device);
     cf6:	4620      	mov	r0, r4
     cf8:	4b0d      	ldr	r3, [pc, #52]	; (d30 <adc_sync_read_channel+0x90>)
     cfa:	4798      	blx	r3
		while (!_adc_sync_is_channel_conversion_done(&descr->device, channel))
     cfc:	4629      	mov	r1, r5
     cfe:	4620      	mov	r0, r4
     d00:	4b0c      	ldr	r3, [pc, #48]	; (d34 <adc_sync_read_channel+0x94>)
     d02:	4798      	blx	r3
     d04:	2800      	cmp	r0, #0
     d06:	d0f9      	beq.n	cfc <adc_sync_read_channel+0x5c>
		result         = _adc_sync_read_channel_data(&descr->device, channel);
     d08:	4629      	mov	r1, r5
     d0a:	4620      	mov	r0, r4
     d0c:	4b0a      	ldr	r3, [pc, #40]	; (d38 <adc_sync_read_channel+0x98>)
     d0e:	4798      	blx	r3
		buffer[offset] = result;
     d10:	f808 0006 	strb.w	r0, [r8, r6]
		if (1 < data_size) {
     d14:	2f01      	cmp	r7, #1
     d16:	d9ea      	bls.n	cee <adc_sync_read_channel+0x4e>
			buffer[offset + 1] = result >> 8;
     d18:	1c73      	adds	r3, r6, #1
     d1a:	0a00      	lsrs	r0, r0, #8
     d1c:	f808 0003 	strb.w	r0, [r8, r3]
     d20:	e7e5      	b.n	cee <adc_sync_read_channel+0x4e>

	return offset;
}
     d22:	4630      	mov	r0, r6
     d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     d28:	00001671 	.word	0x00001671
     d2c:	000019ef 	.word	0x000019ef
     d30:	00001a0f 	.word	0x00001a0f
     d34:	00001a03 	.word	0x00001a03
     d38:	00001a25 	.word	0x00001a25
     d3c:	000052e8 	.word	0x000052e8

00000d40 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     d40:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     d44:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     d46:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d48:	f3bf 8f5f 	dmb	sy
     d4c:	4770      	bx	lr

00000d4e <atomic_leave_critical>:
     d4e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     d52:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     d54:	f383 8810 	msr	PRIMASK, r3
     d58:	4770      	bx	lr

00000d5a <camera_async_capture_done>:
 */

#include "hal_camera_async.h"

static void camera_async_capture_done(struct _camera_async_device *device, uint32_t ch)
{
     d5a:	b508      	push	{r3, lr}
	struct camera_async_descriptor *const descr = CONTAINER_OF(device, struct camera_async_descriptor, device);

	if (descr->capture_done) {
     d5c:	6903      	ldr	r3, [r0, #16]
     d5e:	b103      	cbz	r3, d62 <camera_async_capture_done+0x8>
		descr->capture_done(descr, ch);
     d60:	4798      	blx	r3
     d62:	bd08      	pop	{r3, pc}

00000d64 <camera_async_init>:

/**
 * \brief Initialize the camera sensor HAL instance and hardware.
 */
int32_t camera_async_init(struct camera_async_descriptor *const descr, void *const hw)
{
     d64:	b538      	push	{r3, r4, r5, lr}
     d66:	460d      	mov	r5, r1
	ASSERT(descr && hw);
     d68:	4604      	mov	r4, r0
     d6a:	b178      	cbz	r0, d8c <camera_async_init+0x28>
     d6c:	b161      	cbz	r1, d88 <camera_async_init+0x24>
     d6e:	2001      	movs	r0, #1
     d70:	2232      	movs	r2, #50	; 0x32
     d72:	4907      	ldr	r1, [pc, #28]	; (d90 <camera_async_init+0x2c>)
     d74:	4b07      	ldr	r3, [pc, #28]	; (d94 <camera_async_init+0x30>)
     d76:	4798      	blx	r3

	_camera_async_init(&descr->device, hw);
     d78:	4629      	mov	r1, r5
     d7a:	4620      	mov	r0, r4
     d7c:	4b06      	ldr	r3, [pc, #24]	; (d98 <camera_async_init+0x34>)
     d7e:	4798      	blx	r3

	descr->device.capture_done = camera_async_capture_done;
     d80:	4b06      	ldr	r3, [pc, #24]	; (d9c <camera_async_init+0x38>)
     d82:	6023      	str	r3, [r4, #0]

	return ERR_NONE;
}
     d84:	2000      	movs	r0, #0
     d86:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
     d88:	2000      	movs	r0, #0
     d8a:	e7f1      	b.n	d70 <camera_async_init+0xc>
     d8c:	2000      	movs	r0, #0
     d8e:	e7ef      	b.n	d70 <camera_async_init+0xc>
     d90:	00005304 	.word	0x00005304
     d94:	00001671 	.word	0x00001671
     d98:	00002191 	.word	0x00002191
     d9c:	00000d5b 	.word	0x00000d5b

00000da0 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     da0:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
     da2:	4b02      	ldr	r3, [pc, #8]	; (dac <delay_init+0xc>)
     da4:	6018      	str	r0, [r3, #0]
     da6:	4b02      	ldr	r3, [pc, #8]	; (db0 <delay_init+0x10>)
     da8:	4798      	blx	r3
     daa:	bd08      	pop	{r3, pc}
     dac:	2000006c 	.word	0x2000006c
     db0:	00002d55 	.word	0x00002d55

00000db4 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     db4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     db6:	4b04      	ldr	r3, [pc, #16]	; (dc8 <delay_us+0x14>)
     db8:	681c      	ldr	r4, [r3, #0]
     dba:	4b04      	ldr	r3, [pc, #16]	; (dcc <delay_us+0x18>)
     dbc:	4798      	blx	r3
     dbe:	4601      	mov	r1, r0
     dc0:	4620      	mov	r0, r4
     dc2:	4b03      	ldr	r3, [pc, #12]	; (dd0 <delay_us+0x1c>)
     dc4:	4798      	blx	r3
     dc6:	bd10      	pop	{r4, pc}
     dc8:	2000006c 	.word	0x2000006c
     dcc:	00001a4d 	.word	0x00001a4d
     dd0:	00002d61 	.word	0x00002d61

00000dd4 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     dd4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     dd6:	4b04      	ldr	r3, [pc, #16]	; (de8 <delay_ms+0x14>)
     dd8:	681c      	ldr	r4, [r3, #0]
     dda:	4b04      	ldr	r3, [pc, #16]	; (dec <delay_ms+0x18>)
     ddc:	4798      	blx	r3
     dde:	4601      	mov	r1, r0
     de0:	4620      	mov	r0, r4
     de2:	4b03      	ldr	r3, [pc, #12]	; (df0 <delay_ms+0x1c>)
     de4:	4798      	blx	r3
     de6:	bd10      	pop	{r4, pc}
     de8:	2000006c 	.word	0x2000006c
     dec:	00001a69 	.word	0x00001a69
     df0:	00002d61 	.word	0x00002d61

00000df4 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
     df4:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
     df6:	2504      	movs	r5, #4
     df8:	2400      	movs	r4, #0

	while (upper >= lower) {
     dfa:	e007      	b.n	e0c <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
     dfc:	4a0d      	ldr	r2, [pc, #52]	; (e34 <process_ext_irq+0x40>)
     dfe:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
     e02:	b1b3      	cbz	r3, e32 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
     e04:	4798      	blx	r3
     e06:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
     e08:	3a01      	subs	r2, #1
     e0a:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
     e0c:	42ac      	cmp	r4, r5
     e0e:	d810      	bhi.n	e32 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
     e10:	192b      	adds	r3, r5, r4
     e12:	105b      	asrs	r3, r3, #1
     e14:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
     e16:	2a03      	cmp	r2, #3
     e18:	d80b      	bhi.n	e32 <process_ext_irq+0x3e>
     e1a:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
     e1c:	4905      	ldr	r1, [pc, #20]	; (e34 <process_ext_irq+0x40>)
     e1e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
     e22:	6849      	ldr	r1, [r1, #4]
     e24:	4281      	cmp	r1, r0
     e26:	d0e9      	beq.n	dfc <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
     e28:	4281      	cmp	r1, r0
     e2a:	d2ed      	bcs.n	e08 <process_ext_irq+0x14>
			lower = middle + 1;
     e2c:	3201      	adds	r2, #1
     e2e:	b2d4      	uxtb	r4, r2
     e30:	e7ec      	b.n	e0c <process_ext_irq+0x18>
     e32:	bd38      	pop	{r3, r4, r5, pc}
     e34:	20000070 	.word	0x20000070

00000e38 <ext_irq_init>:
{
     e38:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     e3a:	2300      	movs	r3, #0
     e3c:	e00a      	b.n	e54 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
     e3e:	4a08      	ldr	r2, [pc, #32]	; (e60 <ext_irq_init+0x28>)
     e40:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
     e44:	f04f 30ff 	mov.w	r0, #4294967295
     e48:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
     e4a:	2100      	movs	r1, #0
     e4c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     e50:	3301      	adds	r3, #1
     e52:	b29b      	uxth	r3, r3
     e54:	2b03      	cmp	r3, #3
     e56:	d9f2      	bls.n	e3e <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
     e58:	4802      	ldr	r0, [pc, #8]	; (e64 <ext_irq_init+0x2c>)
     e5a:	4b03      	ldr	r3, [pc, #12]	; (e68 <ext_irq_init+0x30>)
     e5c:	4798      	blx	r3
}
     e5e:	bd08      	pop	{r3, pc}
     e60:	20000070 	.word	0x20000070
     e64:	00000df5 	.word	0x00000df5
     e68:	00001e19 	.word	0x00001e19

00000e6c <ext_irq_register>:
{
     e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e6e:	b083      	sub	sp, #12
     e70:	4604      	mov	r4, r0
	uint8_t i = 0, j = 0;
     e72:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
     e74:	2b03      	cmp	r3, #3
     e76:	d80e      	bhi.n	e96 <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
     e78:	4618      	mov	r0, r3
     e7a:	4a2e      	ldr	r2, [pc, #184]	; (f34 <ext_irq_register+0xc8>)
     e7c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
     e80:	6852      	ldr	r2, [r2, #4]
     e82:	42a2      	cmp	r2, r4
     e84:	d002      	beq.n	e8c <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
     e86:	3301      	adds	r3, #1
     e88:	b2db      	uxtb	r3, r3
     e8a:	e7f3      	b.n	e74 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
     e8c:	4b29      	ldr	r3, [pc, #164]	; (f34 <ext_irq_register+0xc8>)
     e8e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
     e92:	2701      	movs	r7, #1
			break;
     e94:	e000      	b.n	e98 <ext_irq_register+0x2c>
	bool    found = false;
     e96:	2700      	movs	r7, #0
	if (NULL == cb) {
     e98:	b159      	cbz	r1, eb2 <ext_irq_register+0x46>
	if (!found) {
     e9a:	2f00      	cmp	r7, #0
     e9c:	d13d      	bne.n	f1a <ext_irq_register+0xae>
     e9e:	2300      	movs	r3, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     ea0:	2b03      	cmp	r3, #3
     ea2:	d813      	bhi.n	ecc <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
     ea4:	4a23      	ldr	r2, [pc, #140]	; (f34 <ext_irq_register+0xc8>)
     ea6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
     eaa:	b142      	cbz	r2, ebe <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
     eac:	3301      	adds	r3, #1
     eae:	b2db      	uxtb	r3, r3
     eb0:	e7f6      	b.n	ea0 <ext_irq_register+0x34>
		if (!found) {
     eb2:	2f00      	cmp	r7, #0
     eb4:	d038      	beq.n	f28 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
     eb6:	4620      	mov	r0, r4
     eb8:	4b1f      	ldr	r3, [pc, #124]	; (f38 <ext_irq_register+0xcc>)
     eba:	4798      	blx	r3
     ebc:	e032      	b.n	f24 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
     ebe:	4a1d      	ldr	r2, [pc, #116]	; (f34 <ext_irq_register+0xc8>)
     ec0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				ext_irqs[i].pin = pin;
     ec4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
     ec8:	6054      	str	r4, [r2, #4]
				found           = true;
     eca:	2701      	movs	r7, #1
     ecc:	2200      	movs	r2, #0
     ece:	e001      	b.n	ed4 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
     ed0:	3201      	adds	r2, #1
     ed2:	b2d2      	uxtb	r2, r2
     ed4:	2a03      	cmp	r2, #3
     ed6:	d820      	bhi.n	f1a <ext_irq_register+0xae>
     ed8:	2b03      	cmp	r3, #3
     eda:	d81e      	bhi.n	f1a <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
     edc:	469e      	mov	lr, r3
     ede:	4915      	ldr	r1, [pc, #84]	; (f34 <ext_irq_register+0xc8>)
     ee0:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
     ee4:	6840      	ldr	r0, [r0, #4]
     ee6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
     eea:	6849      	ldr	r1, [r1, #4]
     eec:	4288      	cmp	r0, r1
     eee:	d2ef      	bcs.n	ed0 <ext_irq_register+0x64>
     ef0:	f1b1 3fff 	cmp.w	r1, #4294967295
     ef4:	d0ec      	beq.n	ed0 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
     ef6:	4e0f      	ldr	r6, [pc, #60]	; (f34 <ext_irq_register+0xc8>)
     ef8:	eb06 05c2 	add.w	r5, r6, r2, lsl #3
     efc:	e895 0003 	ldmia.w	r5, {r0, r1}
     f00:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
     f04:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
     f08:	e896 0003 	ldmia.w	r6, {r0, r1}
     f0c:	e885 0003 	stmia.w	r5, {r0, r1}
				ext_irqs[i] = tmp;
     f10:	e89d 0003 	ldmia.w	sp, {r0, r1}
     f14:	e886 0003 	stmia.w	r6, {r0, r1}
     f18:	e7da      	b.n	ed0 <ext_irq_register+0x64>
	if (!found) {
     f1a:	b147      	cbz	r7, f2e <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
     f1c:	2101      	movs	r1, #1
     f1e:	4620      	mov	r0, r4
     f20:	4b05      	ldr	r3, [pc, #20]	; (f38 <ext_irq_register+0xcc>)
     f22:	4798      	blx	r3
}
     f24:	b003      	add	sp, #12
     f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
     f28:	f06f 000c 	mvn.w	r0, #12
     f2c:	e7fa      	b.n	f24 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
     f2e:	f06f 000c 	mvn.w	r0, #12
     f32:	e7f7      	b.n	f24 <ext_irq_register+0xb8>
     f34:	20000070 	.word	0x20000070
     f38:	00001f21 	.word	0x00001f21

00000f3c <mci_sync_init>:

/**
 *  \brief Initialize MCI low level driver.
 */
int32_t mci_sync_init(struct mci_sync_desc *mci, void *hw)
{
     f3c:	b538      	push	{r3, r4, r5, lr}
     f3e:	460c      	mov	r4, r1
	ASSERT(mci && hw);
     f40:	4605      	mov	r5, r0
     f42:	b160      	cbz	r0, f5e <mci_sync_init+0x22>
     f44:	b149      	cbz	r1, f5a <mci_sync_init+0x1e>
     f46:	2001      	movs	r0, #1
     f48:	2231      	movs	r2, #49	; 0x31
     f4a:	4906      	ldr	r1, [pc, #24]	; (f64 <mci_sync_init+0x28>)
     f4c:	4b06      	ldr	r3, [pc, #24]	; (f68 <mci_sync_init+0x2c>)
     f4e:	4798      	blx	r3
	return _mci_sync_init(&mci->device, hw);
     f50:	4621      	mov	r1, r4
     f52:	4628      	mov	r0, r5
     f54:	4b05      	ldr	r3, [pc, #20]	; (f6c <mci_sync_init+0x30>)
     f56:	4798      	blx	r3
}
     f58:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(mci && hw);
     f5a:	2000      	movs	r0, #0
     f5c:	e7f4      	b.n	f48 <mci_sync_init+0xc>
     f5e:	2000      	movs	r0, #0
     f60:	e7f2      	b.n	f48 <mci_sync_init+0xc>
     f62:	bf00      	nop
     f64:	00005324 	.word	0x00005324
     f68:	00001671 	.word	0x00001671
     f6c:	0000244d 	.word	0x0000244d

00000f70 <mci_sync_select_device>:
/**
 *  \brief Select a device and initialize it
 */
int32_t mci_sync_select_device(struct mci_sync_desc *mci, uint8_t slot, uint32_t clock, uint8_t bus_width,
                               bool high_speed)
{
     f70:	b5f0      	push	{r4, r5, r6, r7, lr}
     f72:	b083      	sub	sp, #12
     f74:	460d      	mov	r5, r1
     f76:	4616      	mov	r6, r2
     f78:	461f      	mov	r7, r3
	ASSERT(mci);
     f7a:	4604      	mov	r4, r0
     f7c:	2244      	movs	r2, #68	; 0x44
     f7e:	4908      	ldr	r1, [pc, #32]	; (fa0 <mci_sync_select_device+0x30>)
     f80:	3000      	adds	r0, #0
     f82:	bf18      	it	ne
     f84:	2001      	movne	r0, #1
     f86:	4b07      	ldr	r3, [pc, #28]	; (fa4 <mci_sync_select_device+0x34>)
     f88:	4798      	blx	r3
	return _mci_sync_select_device(&mci->device, slot, clock, bus_width, high_speed);
     f8a:	f89d 3020 	ldrb.w	r3, [sp, #32]
     f8e:	9300      	str	r3, [sp, #0]
     f90:	463b      	mov	r3, r7
     f92:	4632      	mov	r2, r6
     f94:	4629      	mov	r1, r5
     f96:	4620      	mov	r0, r4
     f98:	4c03      	ldr	r4, [pc, #12]	; (fa8 <mci_sync_select_device+0x38>)
     f9a:	47a0      	blx	r4
}
     f9c:	b003      	add	sp, #12
     f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fa0:	00005324 	.word	0x00005324
     fa4:	00001671 	.word	0x00001671
     fa8:	000024b5 	.word	0x000024b5

00000fac <mci_sync_deselect_device>:

/**
 *  \brief Deselect a device by an assigned slot
 */
int32_t mci_sync_deselect_device(struct mci_sync_desc *mci, uint8_t slot)
{
     fac:	b538      	push	{r3, r4, r5, lr}
     fae:	460d      	mov	r5, r1
	ASSERT(mci);
     fb0:	4604      	mov	r4, r0
     fb2:	224d      	movs	r2, #77	; 0x4d
     fb4:	4905      	ldr	r1, [pc, #20]	; (fcc <mci_sync_deselect_device+0x20>)
     fb6:	3000      	adds	r0, #0
     fb8:	bf18      	it	ne
     fba:	2001      	movne	r0, #1
     fbc:	4b04      	ldr	r3, [pc, #16]	; (fd0 <mci_sync_deselect_device+0x24>)
     fbe:	4798      	blx	r3
	return _mci_sync_deselect_device(&mci->device, slot);
     fc0:	4629      	mov	r1, r5
     fc2:	4620      	mov	r0, r4
     fc4:	4b03      	ldr	r3, [pc, #12]	; (fd4 <mci_sync_deselect_device+0x28>)
     fc6:	4798      	blx	r3
}
     fc8:	bd38      	pop	{r3, r4, r5, pc}
     fca:	bf00      	nop
     fcc:	00005324 	.word	0x00005324
     fd0:	00001671 	.word	0x00001671
     fd4:	00002549 	.word	0x00002549

00000fd8 <mci_sync_get_bus_width>:

/**
 *  \brief Get the maximum bus width of a device by a selected slot
 */
uint8_t mci_sync_get_bus_width(struct mci_sync_desc *mci, uint8_t slot)
{
     fd8:	b538      	push	{r3, r4, r5, lr}
     fda:	460d      	mov	r5, r1
	ASSERT(mci);
     fdc:	4604      	mov	r4, r0
     fde:	2256      	movs	r2, #86	; 0x56
     fe0:	4905      	ldr	r1, [pc, #20]	; (ff8 <mci_sync_get_bus_width+0x20>)
     fe2:	3000      	adds	r0, #0
     fe4:	bf18      	it	ne
     fe6:	2001      	movne	r0, #1
     fe8:	4b04      	ldr	r3, [pc, #16]	; (ffc <mci_sync_get_bus_width+0x24>)
     fea:	4798      	blx	r3
	return _mci_sync_get_bus_width(&mci->device, slot);
     fec:	4629      	mov	r1, r5
     fee:	4620      	mov	r0, r4
     ff0:	4b03      	ldr	r3, [pc, #12]	; (1000 <mci_sync_get_bus_width+0x28>)
     ff2:	4798      	blx	r3
}
     ff4:	bd38      	pop	{r3, r4, r5, pc}
     ff6:	bf00      	nop
     ff8:	00005324 	.word	0x00005324
     ffc:	00001671 	.word	0x00001671
    1000:	0000254d 	.word	0x0000254d

00001004 <mci_sync_is_high_speed_capable>:
/**
 *  \brief Get the high speed capability of the device.
 *
 */
bool mci_sync_is_high_speed_capable(struct mci_sync_desc *mci)
{
    1004:	b510      	push	{r4, lr}
	ASSERT(mci);
    1006:	4604      	mov	r4, r0
    1008:	2260      	movs	r2, #96	; 0x60
    100a:	4905      	ldr	r1, [pc, #20]	; (1020 <mci_sync_is_high_speed_capable+0x1c>)
    100c:	3000      	adds	r0, #0
    100e:	bf18      	it	ne
    1010:	2001      	movne	r0, #1
    1012:	4b04      	ldr	r3, [pc, #16]	; (1024 <mci_sync_is_high_speed_capable+0x20>)
    1014:	4798      	blx	r3
	return _mci_sync_is_high_speed_capable(&mci->device);
    1016:	4620      	mov	r0, r4
    1018:	4b03      	ldr	r3, [pc, #12]	; (1028 <mci_sync_is_high_speed_capable+0x24>)
    101a:	4798      	blx	r3
}
    101c:	bd10      	pop	{r4, pc}
    101e:	bf00      	nop
    1020:	00005324 	.word	0x00005324
    1024:	00001671 	.word	0x00001671
    1028:	00002557 	.word	0x00002557

0000102c <mci_sync_send_clock>:

/**
 *  \brief Send 74 clock cycles on the line.
 */
void mci_sync_send_clock(struct mci_sync_desc *mci)
{
    102c:	b510      	push	{r4, lr}
	ASSERT(mci);
    102e:	4604      	mov	r4, r0
    1030:	2269      	movs	r2, #105	; 0x69
    1032:	4905      	ldr	r1, [pc, #20]	; (1048 <mci_sync_send_clock+0x1c>)
    1034:	3000      	adds	r0, #0
    1036:	bf18      	it	ne
    1038:	2001      	movne	r0, #1
    103a:	4b04      	ldr	r3, [pc, #16]	; (104c <mci_sync_send_clock+0x20>)
    103c:	4798      	blx	r3
	_mci_sync_send_clock(&mci->device);
    103e:	4620      	mov	r0, r4
    1040:	4b03      	ldr	r3, [pc, #12]	; (1050 <mci_sync_send_clock+0x24>)
    1042:	4798      	blx	r3
    1044:	bd10      	pop	{r4, pc}
    1046:	bf00      	nop
    1048:	00005324 	.word	0x00005324
    104c:	00001671 	.word	0x00001671
    1050:	00002561 	.word	0x00002561

00001054 <mci_sync_send_cmd>:

/**
 *  \brief Send a command on the selected slot
 */
bool mci_sync_send_cmd(struct mci_sync_desc *mci, uint32_t cmd, uint32_t arg)
{
    1054:	b570      	push	{r4, r5, r6, lr}
    1056:	460d      	mov	r5, r1
    1058:	4616      	mov	r6, r2
	ASSERT(mci);
    105a:	4604      	mov	r4, r0
    105c:	2272      	movs	r2, #114	; 0x72
    105e:	4906      	ldr	r1, [pc, #24]	; (1078 <mci_sync_send_cmd+0x24>)
    1060:	3000      	adds	r0, #0
    1062:	bf18      	it	ne
    1064:	2001      	movne	r0, #1
    1066:	4b05      	ldr	r3, [pc, #20]	; (107c <mci_sync_send_cmd+0x28>)
    1068:	4798      	blx	r3
	return _mci_sync_send_cmd(&mci->device, cmd, arg);
    106a:	4632      	mov	r2, r6
    106c:	4629      	mov	r1, r5
    106e:	4620      	mov	r0, r4
    1070:	4b03      	ldr	r3, [pc, #12]	; (1080 <mci_sync_send_cmd+0x2c>)
    1072:	4798      	blx	r3
}
    1074:	bd70      	pop	{r4, r5, r6, pc}
    1076:	bf00      	nop
    1078:	00005324 	.word	0x00005324
    107c:	00001671 	.word	0x00001671
    1080:	00002599 	.word	0x00002599

00001084 <mci_sync_get_response>:

/**
 *  \brief Get 32 bits response of the last command.
 */
uint32_t mci_sync_get_response(struct mci_sync_desc *mci)
{
    1084:	b510      	push	{r4, lr}
	ASSERT(mci);
    1086:	4604      	mov	r4, r0
    1088:	227b      	movs	r2, #123	; 0x7b
    108a:	4905      	ldr	r1, [pc, #20]	; (10a0 <mci_sync_get_response+0x1c>)
    108c:	3000      	adds	r0, #0
    108e:	bf18      	it	ne
    1090:	2001      	movne	r0, #1
    1092:	4b04      	ldr	r3, [pc, #16]	; (10a4 <mci_sync_get_response+0x20>)
    1094:	4798      	blx	r3
	return _mci_sync_get_response(&mci->device);
    1096:	4620      	mov	r0, r4
    1098:	4b03      	ldr	r3, [pc, #12]	; (10a8 <mci_sync_get_response+0x24>)
    109a:	4798      	blx	r3
}
    109c:	bd10      	pop	{r4, pc}
    109e:	bf00      	nop
    10a0:	00005324 	.word	0x00005324
    10a4:	00001671 	.word	0x00001671
    10a8:	000025f1 	.word	0x000025f1

000010ac <mci_sync_get_response_128>:

/**
 *  \brief Get 128 bits response of the last command.
 */
void mci_sync_get_response_128(struct mci_sync_desc *mci, uint8_t *response)
{
    10ac:	b538      	push	{r3, r4, r5, lr}
    10ae:	460c      	mov	r4, r1
	ASSERT(mci && response);
    10b0:	4605      	mov	r5, r0
    10b2:	b160      	cbz	r0, 10ce <mci_sync_get_response_128+0x22>
    10b4:	b149      	cbz	r1, 10ca <mci_sync_get_response_128+0x1e>
    10b6:	2001      	movs	r0, #1
    10b8:	2284      	movs	r2, #132	; 0x84
    10ba:	4906      	ldr	r1, [pc, #24]	; (10d4 <mci_sync_get_response_128+0x28>)
    10bc:	4b06      	ldr	r3, [pc, #24]	; (10d8 <mci_sync_get_response_128+0x2c>)
    10be:	4798      	blx	r3
	_mci_sync_get_response_128(&mci->device, response);
    10c0:	4621      	mov	r1, r4
    10c2:	4628      	mov	r0, r5
    10c4:	4b05      	ldr	r3, [pc, #20]	; (10dc <mci_sync_get_response_128+0x30>)
    10c6:	4798      	blx	r3
    10c8:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(mci && response);
    10ca:	2000      	movs	r0, #0
    10cc:	e7f4      	b.n	10b8 <mci_sync_get_response_128+0xc>
    10ce:	2000      	movs	r0, #0
    10d0:	e7f2      	b.n	10b8 <mci_sync_get_response_128+0xc>
    10d2:	bf00      	nop
    10d4:	00005324 	.word	0x00005324
    10d8:	00001671 	.word	0x00001671
    10dc:	0000261d 	.word	0x0000261d

000010e0 <mci_sync_adtc_start>:
 *         An ADTC (Addressed Data Transfer Commands)
 *         command is used for read/write access.
 */
bool mci_sync_adtc_start(struct mci_sync_desc *mci, uint32_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block,
                         bool access_block)
{
    10e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e2:	b083      	sub	sp, #12
    10e4:	460d      	mov	r5, r1
    10e6:	4616      	mov	r6, r2
    10e8:	461f      	mov	r7, r3
	ASSERT(mci);
    10ea:	4604      	mov	r4, r0
    10ec:	2290      	movs	r2, #144	; 0x90
    10ee:	490a      	ldr	r1, [pc, #40]	; (1118 <mci_sync_adtc_start+0x38>)
    10f0:	3000      	adds	r0, #0
    10f2:	bf18      	it	ne
    10f4:	2001      	movne	r0, #1
    10f6:	4b09      	ldr	r3, [pc, #36]	; (111c <mci_sync_adtc_start+0x3c>)
    10f8:	4798      	blx	r3
	return _mci_sync_adtc_start(&mci->device, cmd, arg, block_size, nb_block, access_block);
    10fa:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    10fe:	9301      	str	r3, [sp, #4]
    1100:	f8bd 3020 	ldrh.w	r3, [sp, #32]
    1104:	9300      	str	r3, [sp, #0]
    1106:	463b      	mov	r3, r7
    1108:	4632      	mov	r2, r6
    110a:	4629      	mov	r1, r5
    110c:	4620      	mov	r0, r4
    110e:	4c04      	ldr	r4, [pc, #16]	; (1120 <mci_sync_adtc_start+0x40>)
    1110:	47a0      	blx	r4
}
    1112:	b003      	add	sp, #12
    1114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1116:	bf00      	nop
    1118:	00005324 	.word	0x00005324
    111c:	00001671 	.word	0x00001671
    1120:	00002675 	.word	0x00002675

00001124 <mci_sync_start_read_blocks>:
/**
 *  \brief Start a read blocks transfer on the line
 *  Note: The driver will use the DMA available to speed up the transfer.
 */
bool mci_sync_start_read_blocks(struct mci_sync_desc *mci, void *dst, uint16_t nb_block)
{
    1124:	b570      	push	{r4, r5, r6, lr}
    1126:	460c      	mov	r4, r1
    1128:	4616      	mov	r6, r2
	ASSERT(mci && dst);
    112a:	4605      	mov	r5, r0
    112c:	b168      	cbz	r0, 114a <mci_sync_start_read_blocks+0x26>
    112e:	b151      	cbz	r1, 1146 <mci_sync_start_read_blocks+0x22>
    1130:	2001      	movs	r0, #1
    1132:	22b5      	movs	r2, #181	; 0xb5
    1134:	4906      	ldr	r1, [pc, #24]	; (1150 <mci_sync_start_read_blocks+0x2c>)
    1136:	4b07      	ldr	r3, [pc, #28]	; (1154 <mci_sync_start_read_blocks+0x30>)
    1138:	4798      	blx	r3
	return _mci_sync_start_read_blocks(&mci->device, dst, nb_block);
    113a:	4632      	mov	r2, r6
    113c:	4621      	mov	r1, r4
    113e:	4628      	mov	r0, r5
    1140:	4b05      	ldr	r3, [pc, #20]	; (1158 <mci_sync_start_read_blocks+0x34>)
    1142:	4798      	blx	r3
}
    1144:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(mci && dst);
    1146:	2000      	movs	r0, #0
    1148:	e7f3      	b.n	1132 <mci_sync_start_read_blocks+0xe>
    114a:	2000      	movs	r0, #0
    114c:	e7f1      	b.n	1132 <mci_sync_start_read_blocks+0xe>
    114e:	bf00      	nop
    1150:	00005324 	.word	0x00005324
    1154:	00001671 	.word	0x00001671
    1158:	000028e1 	.word	0x000028e1

0000115c <mci_sync_start_write_blocks>:

/**
 *  \brief Start a write blocks transfer on the line
 */
bool mci_sync_start_write_blocks(struct mci_sync_desc *mci, const void *src, uint16_t nb_block)
{
    115c:	b570      	push	{r4, r5, r6, lr}
    115e:	460c      	mov	r4, r1
    1160:	4616      	mov	r6, r2
	ASSERT(mci && src);
    1162:	4605      	mov	r5, r0
    1164:	b168      	cbz	r0, 1182 <mci_sync_start_write_blocks+0x26>
    1166:	b151      	cbz	r1, 117e <mci_sync_start_write_blocks+0x22>
    1168:	2001      	movs	r0, #1
    116a:	22be      	movs	r2, #190	; 0xbe
    116c:	4906      	ldr	r1, [pc, #24]	; (1188 <mci_sync_start_write_blocks+0x2c>)
    116e:	4b07      	ldr	r3, [pc, #28]	; (118c <mci_sync_start_write_blocks+0x30>)
    1170:	4798      	blx	r3
	return _mci_sync_start_write_blocks(&mci->device, src, nb_block);
    1172:	4632      	mov	r2, r6
    1174:	4621      	mov	r1, r4
    1176:	4628      	mov	r0, r5
    1178:	4b05      	ldr	r3, [pc, #20]	; (1190 <mci_sync_start_write_blocks+0x34>)
    117a:	4798      	blx	r3
}
    117c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(mci && src);
    117e:	2000      	movs	r0, #0
    1180:	e7f3      	b.n	116a <mci_sync_start_write_blocks+0xe>
    1182:	2000      	movs	r0, #0
    1184:	e7f1      	b.n	116a <mci_sync_start_write_blocks+0xe>
    1186:	bf00      	nop
    1188:	00005324 	.word	0x00005324
    118c:	00001671 	.word	0x00001671
    1190:	00002961 	.word	0x00002961

00001194 <mci_sync_wait_end_of_read_blocks>:

/**
 *  \brief Wait the end of transfer initiated by mci_start_read_blocks()
 */
bool mci_sync_wait_end_of_read_blocks(struct mci_sync_desc *mci)
{
    1194:	b510      	push	{r4, lr}
	ASSERT(mci);
    1196:	4604      	mov	r4, r0
    1198:	22c7      	movs	r2, #199	; 0xc7
    119a:	4905      	ldr	r1, [pc, #20]	; (11b0 <mci_sync_wait_end_of_read_blocks+0x1c>)
    119c:	3000      	adds	r0, #0
    119e:	bf18      	it	ne
    11a0:	2001      	movne	r0, #1
    11a2:	4b04      	ldr	r3, [pc, #16]	; (11b4 <mci_sync_wait_end_of_read_blocks+0x20>)
    11a4:	4798      	blx	r3
	return _mci_sync_wait_end_of_read_blocks(&mci->device);
    11a6:	4620      	mov	r0, r4
    11a8:	4b03      	ldr	r3, [pc, #12]	; (11b8 <mci_sync_wait_end_of_read_blocks+0x24>)
    11aa:	4798      	blx	r3
}
    11ac:	bd10      	pop	{r4, pc}
    11ae:	bf00      	nop
    11b0:	00005324 	.word	0x00005324
    11b4:	00001671 	.word	0x00001671
    11b8:	000029e1 	.word	0x000029e1

000011bc <mci_sync_wait_end_of_write_blocks>:

/**
 *  \brief Wait the end of transfer initiated by mci_start_write_blocks()
 */
bool mci_sync_wait_end_of_write_blocks(struct mci_sync_desc *mci)
{
    11bc:	b510      	push	{r4, lr}
	ASSERT(mci);
    11be:	4604      	mov	r4, r0
    11c0:	22d0      	movs	r2, #208	; 0xd0
    11c2:	4905      	ldr	r1, [pc, #20]	; (11d8 <mci_sync_wait_end_of_write_blocks+0x1c>)
    11c4:	3000      	adds	r0, #0
    11c6:	bf18      	it	ne
    11c8:	2001      	movne	r0, #1
    11ca:	4b04      	ldr	r3, [pc, #16]	; (11dc <mci_sync_wait_end_of_write_blocks+0x20>)
    11cc:	4798      	blx	r3
	return _mci_sync_wait_end_of_write_blocks(&mci->device);
    11ce:	4620      	mov	r0, r4
    11d0:	4b03      	ldr	r3, [pc, #12]	; (11e0 <mci_sync_wait_end_of_write_blocks+0x24>)
    11d2:	4798      	blx	r3
}
    11d4:	bd10      	pop	{r4, pc}
    11d6:	bf00      	nop
    11d8:	00005324 	.word	0x00005324
    11dc:	00001671 	.word	0x00001671
    11e0:	00002a09 	.word	0x00002a09

000011e4 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    11e4:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    11e6:	6943      	ldr	r3, [r0, #20]
    11e8:	b103      	cbz	r3, 11ec <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    11ea:	4798      	blx	r3
    11ec:	bd08      	pop	{r3, pc}

000011ee <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    11ee:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    11f0:	6983      	ldr	r3, [r0, #24]
    11f2:	b103      	cbz	r3, 11f6 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    11f4:	4798      	blx	r3
    11f6:	bd08      	pop	{r3, pc}

000011f8 <pwm_init>:
{
    11f8:	b538      	push	{r3, r4, r5, lr}
    11fa:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    11fc:	4604      	mov	r4, r0
    11fe:	b188      	cbz	r0, 1224 <pwm_init+0x2c>
    1200:	b171      	cbz	r1, 1220 <pwm_init+0x28>
    1202:	2001      	movs	r0, #1
    1204:	2233      	movs	r2, #51	; 0x33
    1206:	4908      	ldr	r1, [pc, #32]	; (1228 <pwm_init+0x30>)
    1208:	4b08      	ldr	r3, [pc, #32]	; (122c <pwm_init+0x34>)
    120a:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    120c:	4629      	mov	r1, r5
    120e:	4620      	mov	r0, r4
    1210:	4b07      	ldr	r3, [pc, #28]	; (1230 <pwm_init+0x38>)
    1212:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    1214:	4b07      	ldr	r3, [pc, #28]	; (1234 <pwm_init+0x3c>)
    1216:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    1218:	4b07      	ldr	r3, [pc, #28]	; (1238 <pwm_init+0x40>)
    121a:	6063      	str	r3, [r4, #4]
}
    121c:	2000      	movs	r0, #0
    121e:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1220:	2000      	movs	r0, #0
    1222:	e7ef      	b.n	1204 <pwm_init+0xc>
    1224:	2000      	movs	r0, #0
    1226:	e7ed      	b.n	1204 <pwm_init+0xc>
    1228:	00005340 	.word	0x00005340
    122c:	00001671 	.word	0x00001671
    1230:	0000305d 	.word	0x0000305d
    1234:	000011e5 	.word	0x000011e5
    1238:	000011ef 	.word	0x000011ef

0000123c <pwm_enable>:
{
    123c:	b510      	push	{r4, lr}
	ASSERT(descr);
    123e:	4604      	mov	r4, r0
    1240:	224a      	movs	r2, #74	; 0x4a
    1242:	4909      	ldr	r1, [pc, #36]	; (1268 <pwm_enable+0x2c>)
    1244:	3000      	adds	r0, #0
    1246:	bf18      	it	ne
    1248:	2001      	movne	r0, #1
    124a:	4b08      	ldr	r3, [pc, #32]	; (126c <pwm_enable+0x30>)
    124c:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
    124e:	4620      	mov	r0, r4
    1250:	4b07      	ldr	r3, [pc, #28]	; (1270 <pwm_enable+0x34>)
    1252:	4798      	blx	r3
    1254:	b920      	cbnz	r0, 1260 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
    1256:	4620      	mov	r0, r4
    1258:	4b06      	ldr	r3, [pc, #24]	; (1274 <pwm_enable+0x38>)
    125a:	4798      	blx	r3
	return ERR_NONE;
    125c:	2000      	movs	r0, #0
    125e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    1260:	f06f 0010 	mvn.w	r0, #16
}
    1264:	bd10      	pop	{r4, pc}
    1266:	bf00      	nop
    1268:	00005340 	.word	0x00005340
    126c:	00001671 	.word	0x00001671
    1270:	00003297 	.word	0x00003297
    1274:	000031f1 	.word	0x000031f1

00001278 <pwm_set_parameters>:
{
    1278:	b570      	push	{r4, r5, r6, lr}
    127a:	460d      	mov	r5, r1
    127c:	4616      	mov	r6, r2
	ASSERT(descr);
    127e:	4604      	mov	r4, r0
    1280:	227c      	movs	r2, #124	; 0x7c
    1282:	4906      	ldr	r1, [pc, #24]	; (129c <pwm_set_parameters+0x24>)
    1284:	3000      	adds	r0, #0
    1286:	bf18      	it	ne
    1288:	2001      	movne	r0, #1
    128a:	4b05      	ldr	r3, [pc, #20]	; (12a0 <pwm_set_parameters+0x28>)
    128c:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
    128e:	4632      	mov	r2, r6
    1290:	4629      	mov	r1, r5
    1292:	4620      	mov	r0, r4
    1294:	4b03      	ldr	r3, [pc, #12]	; (12a4 <pwm_set_parameters+0x2c>)
    1296:	4798      	blx	r3
}
    1298:	2000      	movs	r0, #0
    129a:	bd70      	pop	{r4, r5, r6, pc}
    129c:	00005340 	.word	0x00005340
    12a0:	00001671 	.word	0x00001671
    12a4:	00003205 	.word	0x00003205

000012a8 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    12a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    12aa:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    12ac:	b117      	cbz	r7, 12b4 <timer_add_timer_task+0xc>
    12ae:	463c      	mov	r4, r7
    12b0:	2600      	movs	r6, #0
    12b2:	e00b      	b.n	12cc <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
    12b4:	4b0e      	ldr	r3, [pc, #56]	; (12f0 <timer_add_timer_task+0x48>)
    12b6:	4798      	blx	r3
		return;
    12b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    12ba:	68a5      	ldr	r5, [r4, #8]
    12bc:	442b      	add	r3, r5
    12be:	1a9b      	subs	r3, r3, r2
    12c0:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
    12c2:	688d      	ldr	r5, [r1, #8]
    12c4:	42ab      	cmp	r3, r5
    12c6:	d209      	bcs.n	12dc <timer_add_timer_task+0x34>
			break;
		prev = it;
    12c8:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    12ca:	6824      	ldr	r4, [r4, #0]
    12cc:	b134      	cbz	r4, 12dc <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
    12ce:	6863      	ldr	r3, [r4, #4]
    12d0:	4293      	cmp	r3, r2
    12d2:	d8f2      	bhi.n	12ba <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
    12d4:	68a5      	ldr	r5, [r4, #8]
    12d6:	1a9b      	subs	r3, r3, r2
    12d8:	442b      	add	r3, r5
    12da:	e7f2      	b.n	12c2 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
    12dc:	42bc      	cmp	r4, r7
    12de:	d003      	beq.n	12e8 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    12e0:	4630      	mov	r0, r6
    12e2:	4b04      	ldr	r3, [pc, #16]	; (12f4 <timer_add_timer_task+0x4c>)
    12e4:	4798      	blx	r3
    12e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    12e8:	4b01      	ldr	r3, [pc, #4]	; (12f0 <timer_add_timer_task+0x48>)
    12ea:	4798      	blx	r3
    12ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    12ee:	bf00      	nop
    12f0:	0000168d 	.word	0x0000168d
    12f4:	000016b9 	.word	0x000016b9

000012f8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    12f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12fa:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    12fc:	6906      	ldr	r6, [r0, #16]
    12fe:	3601      	adds	r6, #1
    1300:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1302:	7e03      	ldrb	r3, [r0, #24]
    1304:	f013 0f01 	tst.w	r3, #1
    1308:	d105      	bne.n	1316 <timer_process_counted+0x1e>
    130a:	7e03      	ldrb	r3, [r0, #24]
    130c:	f013 0f02 	tst.w	r3, #2
    1310:	d101      	bne.n	1316 <timer_process_counted+0x1e>
    1312:	4605      	mov	r5, r0
    1314:	e009      	b.n	132a <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1316:	7e03      	ldrb	r3, [r0, #24]
    1318:	f043 0302 	orr.w	r3, r3, #2
    131c:	7603      	strb	r3, [r0, #24]
		return;
    131e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1320:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1322:	68e3      	ldr	r3, [r4, #12]
    1324:	4620      	mov	r0, r4
    1326:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1328:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    132a:	b19c      	cbz	r4, 1354 <timer_process_counted+0x5c>
    132c:	6863      	ldr	r3, [r4, #4]
    132e:	1af3      	subs	r3, r6, r3
    1330:	68a2      	ldr	r2, [r4, #8]
    1332:	4293      	cmp	r3, r2
    1334:	d30e      	bcc.n	1354 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    1336:	f105 0714 	add.w	r7, r5, #20
    133a:	4638      	mov	r0, r7
    133c:	4b06      	ldr	r3, [pc, #24]	; (1358 <timer_process_counted+0x60>)
    133e:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1340:	7c23      	ldrb	r3, [r4, #16]
    1342:	2b01      	cmp	r3, #1
    1344:	d1ec      	bne.n	1320 <timer_process_counted+0x28>
			tmp->time_label = time;
    1346:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1348:	4632      	mov	r2, r6
    134a:	4621      	mov	r1, r4
    134c:	4638      	mov	r0, r7
    134e:	4b03      	ldr	r3, [pc, #12]	; (135c <timer_process_counted+0x64>)
    1350:	4798      	blx	r3
    1352:	e7e5      	b.n	1320 <timer_process_counted+0x28>
    1354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1356:	bf00      	nop
    1358:	000016c1 	.word	0x000016c1
    135c:	000012a9 	.word	0x000012a9

00001360 <timer_init>:
{
    1360:	b538      	push	{r3, r4, r5, lr}
    1362:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1364:	4604      	mov	r4, r0
    1366:	b180      	cbz	r0, 138a <timer_init+0x2a>
    1368:	b169      	cbz	r1, 1386 <timer_init+0x26>
    136a:	2001      	movs	r0, #1
    136c:	223b      	movs	r2, #59	; 0x3b
    136e:	4908      	ldr	r1, [pc, #32]	; (1390 <timer_init+0x30>)
    1370:	4b08      	ldr	r3, [pc, #32]	; (1394 <timer_init+0x34>)
    1372:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1374:	4629      	mov	r1, r5
    1376:	4620      	mov	r0, r4
    1378:	4b07      	ldr	r3, [pc, #28]	; (1398 <timer_init+0x38>)
    137a:	4798      	blx	r3
	descr->time                           = 0;
    137c:	2000      	movs	r0, #0
    137e:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1380:	4b06      	ldr	r3, [pc, #24]	; (139c <timer_init+0x3c>)
    1382:	6023      	str	r3, [r4, #0]
}
    1384:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1386:	2000      	movs	r0, #0
    1388:	e7f0      	b.n	136c <timer_init+0xc>
    138a:	2000      	movs	r0, #0
    138c:	e7ee      	b.n	136c <timer_init+0xc>
    138e:	bf00      	nop
    1390:	00005358 	.word	0x00005358
    1394:	00001671 	.word	0x00001671
    1398:	00002e89 	.word	0x00002e89
    139c:	000012f9 	.word	0x000012f9

000013a0 <timer_start>:
{
    13a0:	b510      	push	{r4, lr}
	ASSERT(descr);
    13a2:	4604      	mov	r4, r0
    13a4:	2253      	movs	r2, #83	; 0x53
    13a6:	4909      	ldr	r1, [pc, #36]	; (13cc <timer_start+0x2c>)
    13a8:	3000      	adds	r0, #0
    13aa:	bf18      	it	ne
    13ac:	2001      	movne	r0, #1
    13ae:	4b08      	ldr	r3, [pc, #32]	; (13d0 <timer_start+0x30>)
    13b0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
    13b2:	4620      	mov	r0, r4
    13b4:	4b07      	ldr	r3, [pc, #28]	; (13d4 <timer_start+0x34>)
    13b6:	4798      	blx	r3
    13b8:	b920      	cbnz	r0, 13c4 <timer_start+0x24>
	_timer_start(&descr->device);
    13ba:	4620      	mov	r0, r4
    13bc:	4b06      	ldr	r3, [pc, #24]	; (13d8 <timer_start+0x38>)
    13be:	4798      	blx	r3
	return ERR_NONE;
    13c0:	2000      	movs	r0, #0
    13c2:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    13c4:	f06f 0010 	mvn.w	r0, #16
}
    13c8:	bd10      	pop	{r4, pc}
    13ca:	bf00      	nop
    13cc:	00005358 	.word	0x00005358
    13d0:	00001671 	.word	0x00001671
    13d4:	00003285 	.word	0x00003285
    13d8:	000031dd 	.word	0x000031dd

000013dc <timer_add_task>:
{
    13dc:	b570      	push	{r4, r5, r6, lr}
    13de:	b082      	sub	sp, #8
    13e0:	460d      	mov	r5, r1
	ASSERT(descr && task);
    13e2:	4604      	mov	r4, r0
    13e4:	b320      	cbz	r0, 1430 <timer_add_task+0x54>
    13e6:	b309      	cbz	r1, 142c <timer_add_task+0x50>
    13e8:	2001      	movs	r0, #1
    13ea:	227a      	movs	r2, #122	; 0x7a
    13ec:	491f      	ldr	r1, [pc, #124]	; (146c <timer_add_task+0x90>)
    13ee:	4b20      	ldr	r3, [pc, #128]	; (1470 <timer_add_task+0x94>)
    13f0:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    13f2:	7e23      	ldrb	r3, [r4, #24]
    13f4:	f043 0301 	orr.w	r3, r3, #1
    13f8:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
    13fa:	f104 0614 	add.w	r6, r4, #20
    13fe:	4629      	mov	r1, r5
    1400:	4630      	mov	r0, r6
    1402:	4b1c      	ldr	r3, [pc, #112]	; (1474 <timer_add_task+0x98>)
    1404:	4798      	blx	r3
    1406:	b9a8      	cbnz	r0, 1434 <timer_add_task+0x58>
	task->time_label = descr->time;
    1408:	6923      	ldr	r3, [r4, #16]
    140a:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    140c:	6922      	ldr	r2, [r4, #16]
    140e:	4629      	mov	r1, r5
    1410:	4630      	mov	r0, r6
    1412:	4b19      	ldr	r3, [pc, #100]	; (1478 <timer_add_task+0x9c>)
    1414:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1416:	7e23      	ldrb	r3, [r4, #24]
    1418:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    141c:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    141e:	7e23      	ldrb	r3, [r4, #24]
    1420:	f013 0f02 	tst.w	r3, #2
    1424:	d112      	bne.n	144c <timer_add_task+0x70>
	return ERR_NONE;
    1426:	2000      	movs	r0, #0
}
    1428:	b002      	add	sp, #8
    142a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task);
    142c:	2000      	movs	r0, #0
    142e:	e7dc      	b.n	13ea <timer_add_task+0xe>
    1430:	2000      	movs	r0, #0
    1432:	e7da      	b.n	13ea <timer_add_task+0xe>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1434:	7e23      	ldrb	r3, [r4, #24]
    1436:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    143a:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
    143c:	227f      	movs	r2, #127	; 0x7f
    143e:	490b      	ldr	r1, [pc, #44]	; (146c <timer_add_task+0x90>)
    1440:	2000      	movs	r0, #0
    1442:	4b0b      	ldr	r3, [pc, #44]	; (1470 <timer_add_task+0x94>)
    1444:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    1446:	f06f 0011 	mvn.w	r0, #17
    144a:	e7ed      	b.n	1428 <timer_add_task+0x4c>
		CRITICAL_SECTION_ENTER()
    144c:	a801      	add	r0, sp, #4
    144e:	4b0b      	ldr	r3, [pc, #44]	; (147c <timer_add_task+0xa0>)
    1450:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    1452:	7e23      	ldrb	r3, [r4, #24]
    1454:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    1458:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
    145a:	4620      	mov	r0, r4
    145c:	4b08      	ldr	r3, [pc, #32]	; (1480 <timer_add_task+0xa4>)
    145e:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    1460:	a801      	add	r0, sp, #4
    1462:	4b08      	ldr	r3, [pc, #32]	; (1484 <timer_add_task+0xa8>)
    1464:	4798      	blx	r3
	return ERR_NONE;
    1466:	2000      	movs	r0, #0
    1468:	e7de      	b.n	1428 <timer_add_task+0x4c>
    146a:	bf00      	nop
    146c:	00005358 	.word	0x00005358
    1470:	00001671 	.word	0x00001671
    1474:	00001677 	.word	0x00001677
    1478:	000012a9 	.word	0x000012a9
    147c:	00000d41 	.word	0x00000d41
    1480:	000032b1 	.word	0x000032b1
    1484:	00000d4f 	.word	0x00000d4f

00001488 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1488:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    148a:	2300      	movs	r3, #0
    148c:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    148e:	69c3      	ldr	r3, [r0, #28]
    1490:	b11b      	cbz	r3, 149a <usart_transmission_complete+0x12>
    1492:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    1496:	4610      	mov	r0, r2
    1498:	4798      	blx	r3
    149a:	bd08      	pop	{r3, pc}

0000149c <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    149c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    149e:	2300      	movs	r3, #0
    14a0:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    14a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
    14a4:	b11b      	cbz	r3, 14ae <usart_error+0x12>
    14a6:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    14aa:	4610      	mov	r0, r2
    14ac:	4798      	blx	r3
    14ae:	bd08      	pop	{r3, pc}

000014b0 <usart_fill_rx_buffer>:
{
    14b0:	b538      	push	{r3, r4, r5, lr}
    14b2:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    14b4:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    14b8:	302c      	adds	r0, #44	; 0x2c
    14ba:	4b03      	ldr	r3, [pc, #12]	; (14c8 <usart_fill_rx_buffer+0x18>)
    14bc:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    14be:	6a23      	ldr	r3, [r4, #32]
    14c0:	b10b      	cbz	r3, 14c6 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    14c2:	4628      	mov	r0, r5
    14c4:	4798      	blx	r3
    14c6:	bd38      	pop	{r3, r4, r5, pc}
    14c8:	0000175d 	.word	0x0000175d

000014cc <usart_async_write>:
{
    14cc:	b570      	push	{r4, r5, r6, lr}
    14ce:	460e      	mov	r6, r1
    14d0:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    14d2:	4604      	mov	r4, r0
    14d4:	b1d8      	cbz	r0, 150e <usart_async_write+0x42>
    14d6:	b1e1      	cbz	r1, 1512 <usart_async_write+0x46>
    14d8:	b9ea      	cbnz	r2, 1516 <usart_async_write+0x4a>
    14da:	2000      	movs	r0, #0
    14dc:	f240 123b 	movw	r2, #315	; 0x13b
    14e0:	490f      	ldr	r1, [pc, #60]	; (1520 <usart_async_write+0x54>)
    14e2:	4b10      	ldr	r3, [pc, #64]	; (1524 <usart_async_write+0x58>)
    14e4:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    14e6:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    14ea:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    14ee:	429a      	cmp	r2, r3
    14f0:	d113      	bne.n	151a <usart_async_write+0x4e>
	descr->tx_buffer        = (uint8_t *)buf;
    14f2:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    14f4:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    14f8:	2300      	movs	r3, #0
    14fa:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    14fe:	2301      	movs	r3, #1
    1500:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1502:	f104 0008 	add.w	r0, r4, #8
    1506:	4b08      	ldr	r3, [pc, #32]	; (1528 <usart_async_write+0x5c>)
    1508:	4798      	blx	r3
	return (int32_t)length;
    150a:	4628      	mov	r0, r5
    150c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    150e:	2000      	movs	r0, #0
    1510:	e7e4      	b.n	14dc <usart_async_write+0x10>
    1512:	2000      	movs	r0, #0
    1514:	e7e2      	b.n	14dc <usart_async_write+0x10>
    1516:	2001      	movs	r0, #1
    1518:	e7e0      	b.n	14dc <usart_async_write+0x10>
		return ERR_NO_RESOURCE;
    151a:	f06f 001b 	mvn.w	r0, #27
}
    151e:	bd70      	pop	{r4, r5, r6, pc}
    1520:	00005370 	.word	0x00005370
    1524:	00001671 	.word	0x00001671
    1528:	00002cdf 	.word	0x00002cdf

0000152c <usart_process_byte_sent>:
{
    152c:	b510      	push	{r4, lr}
    152e:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    1530:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    1532:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    1536:	4293      	cmp	r3, r2
    1538:	d009      	beq.n	154e <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    153a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    153c:	1c59      	adds	r1, r3, #1
    153e:	8781      	strh	r1, [r0, #60]	; 0x3c
    1540:	5cd1      	ldrb	r1, [r2, r3]
    1542:	4b04      	ldr	r3, [pc, #16]	; (1554 <usart_process_byte_sent+0x28>)
    1544:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1546:	4620      	mov	r0, r4
    1548:	4b03      	ldr	r3, [pc, #12]	; (1558 <usart_process_byte_sent+0x2c>)
    154a:	4798      	blx	r3
    154c:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    154e:	4b03      	ldr	r3, [pc, #12]	; (155c <usart_process_byte_sent+0x30>)
    1550:	4798      	blx	r3
    1552:	bd10      	pop	{r4, pc}
    1554:	00002cd9 	.word	0x00002cd9
    1558:	00002cdf 	.word	0x00002cdf
    155c:	00002ce7 	.word	0x00002ce7

00001560 <usart_async_read>:
{
    1560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1564:	b082      	sub	sp, #8
    1566:	4688      	mov	r8, r1
    1568:	4616      	mov	r6, r2
	ASSERT(descr && buf && length);
    156a:	4605      	mov	r5, r0
    156c:	b1a0      	cbz	r0, 1598 <usart_async_read+0x38>
    156e:	b1a9      	cbz	r1, 159c <usart_async_read+0x3c>
    1570:	b9b2      	cbnz	r2, 15a0 <usart_async_read+0x40>
    1572:	2000      	movs	r0, #0
    1574:	f44f 72ac 	mov.w	r2, #344	; 0x158
    1578:	4912      	ldr	r1, [pc, #72]	; (15c4 <usart_async_read+0x64>)
    157a:	4b13      	ldr	r3, [pc, #76]	; (15c8 <usart_async_read+0x68>)
    157c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    157e:	a801      	add	r0, sp, #4
    1580:	4b12      	ldr	r3, [pc, #72]	; (15cc <usart_async_read+0x6c>)
    1582:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1584:	3534      	adds	r5, #52	; 0x34
    1586:	4628      	mov	r0, r5
    1588:	4b11      	ldr	r3, [pc, #68]	; (15d0 <usart_async_read+0x70>)
    158a:	4798      	blx	r3
    158c:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    158e:	a801      	add	r0, sp, #4
    1590:	4b10      	ldr	r3, [pc, #64]	; (15d4 <usart_async_read+0x74>)
    1592:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1594:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
    1596:	e00b      	b.n	15b0 <usart_async_read+0x50>
	ASSERT(descr && buf && length);
    1598:	2000      	movs	r0, #0
    159a:	e7eb      	b.n	1574 <usart_async_read+0x14>
    159c:	2000      	movs	r0, #0
    159e:	e7e9      	b.n	1574 <usart_async_read+0x14>
    15a0:	2001      	movs	r0, #1
    15a2:	e7e7      	b.n	1574 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    15a4:	3401      	adds	r4, #1
    15a6:	b2a4      	uxth	r4, r4
    15a8:	4441      	add	r1, r8
    15aa:	4628      	mov	r0, r5
    15ac:	4b0a      	ldr	r3, [pc, #40]	; (15d8 <usart_async_read+0x78>)
    15ae:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    15b0:	4621      	mov	r1, r4
    15b2:	42a7      	cmp	r7, r4
    15b4:	d901      	bls.n	15ba <usart_async_read+0x5a>
    15b6:	42b4      	cmp	r4, r6
    15b8:	d3f4      	bcc.n	15a4 <usart_async_read+0x44>
}
    15ba:	4620      	mov	r0, r4
    15bc:	b002      	add	sp, #8
    15be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    15c2:	bf00      	nop
    15c4:	00005370 	.word	0x00005370
    15c8:	00001671 	.word	0x00001671
    15cc:	00000d41 	.word	0x00000d41
    15d0:	0000179d 	.word	0x0000179d
    15d4:	00000d4f 	.word	0x00000d4f
    15d8:	00001715 	.word	0x00001715

000015dc <usart_async_init>:
{
    15dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15de:	460d      	mov	r5, r1
    15e0:	4616      	mov	r6, r2
    15e2:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    15e4:	4604      	mov	r4, r0
    15e6:	b318      	cbz	r0, 1630 <usart_async_init+0x54>
    15e8:	b321      	cbz	r1, 1634 <usart_async_init+0x58>
    15ea:	b32a      	cbz	r2, 1638 <usart_async_init+0x5c>
    15ec:	bb33      	cbnz	r3, 163c <usart_async_init+0x60>
    15ee:	2000      	movs	r0, #0
    15f0:	223a      	movs	r2, #58	; 0x3a
    15f2:	4915      	ldr	r1, [pc, #84]	; (1648 <usart_async_init+0x6c>)
    15f4:	4b15      	ldr	r3, [pc, #84]	; (164c <usart_async_init+0x70>)
    15f6:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    15f8:	463a      	mov	r2, r7
    15fa:	4631      	mov	r1, r6
    15fc:	f104 0034 	add.w	r0, r4, #52	; 0x34
    1600:	4b13      	ldr	r3, [pc, #76]	; (1650 <usart_async_init+0x74>)
    1602:	4798      	blx	r3
    1604:	b9e0      	cbnz	r0, 1640 <usart_async_init+0x64>
	init_status = _usart_async_init(&descr->device, hw);
    1606:	4629      	mov	r1, r5
    1608:	f104 0008 	add.w	r0, r4, #8
    160c:	4b11      	ldr	r3, [pc, #68]	; (1654 <usart_async_init+0x78>)
    160e:	4798      	blx	r3
	if (init_status) {
    1610:	4603      	mov	r3, r0
    1612:	b958      	cbnz	r0, 162c <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    1614:	4a10      	ldr	r2, [pc, #64]	; (1658 <usart_async_init+0x7c>)
    1616:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    1618:	4a10      	ldr	r2, [pc, #64]	; (165c <usart_async_init+0x80>)
    161a:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    161c:	4a10      	ldr	r2, [pc, #64]	; (1660 <usart_async_init+0x84>)
    161e:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1620:	4a10      	ldr	r2, [pc, #64]	; (1664 <usart_async_init+0x88>)
    1622:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1624:	4a10      	ldr	r2, [pc, #64]	; (1668 <usart_async_init+0x8c>)
    1626:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1628:	4a10      	ldr	r2, [pc, #64]	; (166c <usart_async_init+0x90>)
    162a:	6162      	str	r2, [r4, #20]
}
    162c:	4618      	mov	r0, r3
    162e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1630:	2000      	movs	r0, #0
    1632:	e7dd      	b.n	15f0 <usart_async_init+0x14>
    1634:	2000      	movs	r0, #0
    1636:	e7db      	b.n	15f0 <usart_async_init+0x14>
    1638:	2000      	movs	r0, #0
    163a:	e7d9      	b.n	15f0 <usart_async_init+0x14>
    163c:	2001      	movs	r0, #1
    163e:	e7d7      	b.n	15f0 <usart_async_init+0x14>
		return ERR_INVALID_ARG;
    1640:	f06f 030c 	mvn.w	r3, #12
    1644:	e7f2      	b.n	162c <usart_async_init+0x50>
    1646:	bf00      	nop
    1648:	00005370 	.word	0x00005370
    164c:	00001671 	.word	0x00001671
    1650:	000016d1 	.word	0x000016d1
    1654:	00002c55 	.word	0x00002c55
    1658:	00001561 	.word	0x00001561
    165c:	000014cd 	.word	0x000014cd
    1660:	0000152d 	.word	0x0000152d
    1664:	000014b1 	.word	0x000014b1
    1668:	00001489 	.word	0x00001489
    166c:	0000149d 	.word	0x0000149d

00001670 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    1670:	b900      	cbnz	r0, 1674 <assert+0x4>
		__asm("BKPT #0");
    1672:	be00      	bkpt	0x0000
    1674:	4770      	bx	lr

00001676 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1676:	6803      	ldr	r3, [r0, #0]
    1678:	b11b      	cbz	r3, 1682 <is_list_element+0xc>
		if (it == element) {
    167a:	428b      	cmp	r3, r1
    167c:	d003      	beq.n	1686 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    167e:	681b      	ldr	r3, [r3, #0]
    1680:	e7fa      	b.n	1678 <is_list_element+0x2>
			return true;
		}
	}

	return false;
    1682:	2000      	movs	r0, #0
    1684:	4770      	bx	lr
			return true;
    1686:	2001      	movs	r0, #1
}
    1688:	4770      	bx	lr
	...

0000168c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    168c:	b538      	push	{r3, r4, r5, lr}
    168e:	4604      	mov	r4, r0
    1690:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    1692:	4b06      	ldr	r3, [pc, #24]	; (16ac <list_insert_as_head+0x20>)
    1694:	4798      	blx	r3
    1696:	f080 0001 	eor.w	r0, r0, #1
    169a:	2239      	movs	r2, #57	; 0x39
    169c:	4904      	ldr	r1, [pc, #16]	; (16b0 <list_insert_as_head+0x24>)
    169e:	b2c0      	uxtb	r0, r0
    16a0:	4b04      	ldr	r3, [pc, #16]	; (16b4 <list_insert_as_head+0x28>)
    16a2:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    16a4:	6823      	ldr	r3, [r4, #0]
    16a6:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    16a8:	6025      	str	r5, [r4, #0]
    16aa:	bd38      	pop	{r3, r4, r5, pc}
    16ac:	00001677 	.word	0x00001677
    16b0:	00005390 	.word	0x00005390
    16b4:	00001671 	.word	0x00001671

000016b8 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    16b8:	6803      	ldr	r3, [r0, #0]
    16ba:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    16bc:	6001      	str	r1, [r0, #0]
    16be:	4770      	bx	lr

000016c0 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    16c0:	6803      	ldr	r3, [r0, #0]
    16c2:	b11b      	cbz	r3, 16cc <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    16c4:	681a      	ldr	r2, [r3, #0]
    16c6:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    16c8:	4618      	mov	r0, r3
    16ca:	4770      	bx	lr
	}

	return NULL;
    16cc:	2000      	movs	r0, #0
}
    16ce:	4770      	bx	lr

000016d0 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    16d0:	b570      	push	{r4, r5, r6, lr}
    16d2:	460e      	mov	r6, r1
    16d4:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    16d6:	4604      	mov	r4, r0
    16d8:	b178      	cbz	r0, 16fa <ringbuffer_init+0x2a>
    16da:	b181      	cbz	r1, 16fe <ringbuffer_init+0x2e>
    16dc:	b98a      	cbnz	r2, 1702 <ringbuffer_init+0x32>
    16de:	2000      	movs	r0, #0
    16e0:	2228      	movs	r2, #40	; 0x28
    16e2:	490a      	ldr	r1, [pc, #40]	; (170c <ringbuffer_init+0x3c>)
    16e4:	4b0a      	ldr	r3, [pc, #40]	; (1710 <ringbuffer_init+0x40>)
    16e6:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    16e8:	1e6b      	subs	r3, r5, #1
    16ea:	421d      	tst	r5, r3
    16ec:	d10b      	bne.n	1706 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    16ee:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    16f0:	2000      	movs	r0, #0
    16f2:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    16f4:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    16f6:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    16f8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    16fa:	2000      	movs	r0, #0
    16fc:	e7f0      	b.n	16e0 <ringbuffer_init+0x10>
    16fe:	2000      	movs	r0, #0
    1700:	e7ee      	b.n	16e0 <ringbuffer_init+0x10>
    1702:	2001      	movs	r0, #1
    1704:	e7ec      	b.n	16e0 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    1706:	f06f 000c 	mvn.w	r0, #12
}
    170a:	bd70      	pop	{r4, r5, r6, pc}
    170c:	000053b0 	.word	0x000053b0
    1710:	00001671 	.word	0x00001671

00001714 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1714:	b538      	push	{r3, r4, r5, lr}
    1716:	460d      	mov	r5, r1
	ASSERT(rb && data);
    1718:	4604      	mov	r4, r0
    171a:	b1a8      	cbz	r0, 1748 <ringbuffer_get+0x34>
    171c:	b191      	cbz	r1, 1744 <ringbuffer_get+0x30>
    171e:	2001      	movs	r0, #1
    1720:	2240      	movs	r2, #64	; 0x40
    1722:	490c      	ldr	r1, [pc, #48]	; (1754 <ringbuffer_get+0x40>)
    1724:	4b0c      	ldr	r3, [pc, #48]	; (1758 <ringbuffer_get+0x44>)
    1726:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    1728:	68e2      	ldr	r2, [r4, #12]
    172a:	68a3      	ldr	r3, [r4, #8]
    172c:	429a      	cmp	r2, r3
    172e:	d00d      	beq.n	174c <ringbuffer_get+0x38>
		*data = rb->buf[rb->read_index & rb->size];
    1730:	6822      	ldr	r2, [r4, #0]
    1732:	6861      	ldr	r1, [r4, #4]
    1734:	400b      	ands	r3, r1
    1736:	5cd3      	ldrb	r3, [r2, r3]
    1738:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    173a:	68a3      	ldr	r3, [r4, #8]
    173c:	3301      	adds	r3, #1
    173e:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    1740:	2000      	movs	r0, #0
    1742:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(rb && data);
    1744:	2000      	movs	r0, #0
    1746:	e7eb      	b.n	1720 <ringbuffer_get+0xc>
    1748:	2000      	movs	r0, #0
    174a:	e7e9      	b.n	1720 <ringbuffer_get+0xc>
	}

	return ERR_NOT_FOUND;
    174c:	f06f 0009 	mvn.w	r0, #9
}
    1750:	bd38      	pop	{r3, r4, r5, pc}
    1752:	bf00      	nop
    1754:	000053b0 	.word	0x000053b0
    1758:	00001671 	.word	0x00001671

0000175c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    175c:	b538      	push	{r3, r4, r5, lr}
    175e:	460d      	mov	r5, r1
	ASSERT(rb);
    1760:	4604      	mov	r4, r0
    1762:	2251      	movs	r2, #81	; 0x51
    1764:	490b      	ldr	r1, [pc, #44]	; (1794 <ringbuffer_put+0x38>)
    1766:	3000      	adds	r0, #0
    1768:	bf18      	it	ne
    176a:	2001      	movne	r0, #1
    176c:	4b0a      	ldr	r3, [pc, #40]	; (1798 <ringbuffer_put+0x3c>)
    176e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    1770:	6822      	ldr	r2, [r4, #0]
    1772:	68e3      	ldr	r3, [r4, #12]
    1774:	6861      	ldr	r1, [r4, #4]
    1776:	400b      	ands	r3, r1
    1778:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    177a:	68e3      	ldr	r3, [r4, #12]
    177c:	68a2      	ldr	r2, [r4, #8]
    177e:	1a9a      	subs	r2, r3, r2
    1780:	6861      	ldr	r1, [r4, #4]
    1782:	428a      	cmp	r2, r1
    1784:	d901      	bls.n	178a <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    1786:	1a59      	subs	r1, r3, r1
    1788:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    178a:	3301      	adds	r3, #1
    178c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    178e:	2000      	movs	r0, #0
    1790:	bd38      	pop	{r3, r4, r5, pc}
    1792:	bf00      	nop
    1794:	000053b0 	.word	0x000053b0
    1798:	00001671 	.word	0x00001671

0000179c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    179c:	b510      	push	{r4, lr}
	ASSERT(rb);
    179e:	4604      	mov	r4, r0
    17a0:	2267      	movs	r2, #103	; 0x67
    17a2:	4905      	ldr	r1, [pc, #20]	; (17b8 <ringbuffer_num+0x1c>)
    17a4:	3000      	adds	r0, #0
    17a6:	bf18      	it	ne
    17a8:	2001      	movne	r0, #1
    17aa:	4b04      	ldr	r3, [pc, #16]	; (17bc <ringbuffer_num+0x20>)
    17ac:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    17ae:	68e0      	ldr	r0, [r4, #12]
    17b0:	68a3      	ldr	r3, [r4, #8]
}
    17b2:	1ac0      	subs	r0, r0, r3
    17b4:	bd10      	pop	{r4, pc}
    17b6:	bf00      	nop
    17b8:	000053b0 	.word	0x000053b0
    17bc:	00001671 	.word	0x00001671

000017c0 <_adc_get_hardware_index>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    17c0:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    17c4:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
}
    17c8:	f3c0 2087 	ubfx	r0, r0, #10, #8
    17cc:	4770      	bx	lr
	...

000017d0 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
    17d0:	b410      	push	{r4}
	uint16_t calib_reg = 0;
	if (hw == ADC0) {
    17d2:	4b60      	ldr	r3, [pc, #384]	; (1954 <_adc_init+0x184>)
    17d4:	4298      	cmp	r0, r3
    17d6:	f000 809c 	beq.w	1912 <_adc_init+0x142>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
	} else if (hw == ADC1) {
    17da:	4b5f      	ldr	r3, [pc, #380]	; (1958 <_adc_init+0x188>)
    17dc:	4298      	cmp	r0, r3
    17de:	f000 80a8 	beq.w	1932 <_adc_init+0x162>
	uint16_t calib_reg = 0;
    17e2:	2200      	movs	r2, #0
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    17e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
	}

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    17e6:	f013 0f01 	tst.w	r3, #1
    17ea:	d11b      	bne.n	1824 <_adc_init+0x54>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    17ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
    17ee:	f013 0f03 	tst.w	r3, #3
    17f2:	d1fb      	bne.n	17ec <_adc_init+0x1c>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    17f4:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    17f6:	f013 0f02 	tst.w	r3, #2
    17fa:	d00d      	beq.n	1818 <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    17fc:	8803      	ldrh	r3, [r0, #0]
    17fe:	b29b      	uxth	r3, r3
    1800:	f023 0302 	bic.w	r3, r3, #2
    1804:	b29b      	uxth	r3, r3
    1806:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1808:	6b03      	ldr	r3, [r0, #48]	; 0x30
    180a:	f013 0f03 	tst.w	r3, #3
    180e:	d1fb      	bne.n	1808 <_adc_init+0x38>
    1810:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1812:	f013 0f02 	tst.w	r3, #2
    1816:	d1fb      	bne.n	1810 <_adc_init+0x40>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    1818:	2301      	movs	r3, #1
    181a:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    181c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    181e:	f013 0f03 	tst.w	r3, #3
    1822:	d1fb      	bne.n	181c <_adc_init+0x4c>
    1824:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1826:	f013 0f01 	tst.w	r3, #1
    182a:	d1fb      	bne.n	1824 <_adc_init+0x54>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
    182c:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    1830:	2316      	movs	r3, #22
    1832:	4a4a      	ldr	r2, [pc, #296]	; (195c <_adc_init+0x18c>)
    1834:	fb03 2301 	mla	r3, r3, r1, r2
    1838:	889b      	ldrh	r3, [r3, #4]
	((Adc *)hw)->CTRLB.reg = data;
    183a:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    183c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    183e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    1842:	2b00      	cmp	r3, #0
    1844:	d1fa      	bne.n	183c <_adc_init+0x6c>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    1846:	2316      	movs	r3, #22
    1848:	4a44      	ldr	r2, [pc, #272]	; (195c <_adc_init+0x18c>)
    184a:	fb03 2301 	mla	r3, r3, r1, r2
    184e:	799b      	ldrb	r3, [r3, #6]
	((Adc *)hw)->REFCTRL.reg = data;
    1850:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1852:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1854:	f3c3 030b 	ubfx	r3, r3, #0, #12
    1858:	2b00      	cmp	r3, #0
    185a:	d1fa      	bne.n	1852 <_adc_init+0x82>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    185c:	2316      	movs	r3, #22
    185e:	4a3f      	ldr	r2, [pc, #252]	; (195c <_adc_init+0x18c>)
    1860:	fb03 2301 	mla	r3, r3, r1, r2
    1864:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    1866:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    1868:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    186a:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    186c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    186e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    1872:	2b00      	cmp	r3, #0
    1874:	d1fa      	bne.n	186c <_adc_init+0x9c>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    1876:	2316      	movs	r3, #22
    1878:	4a38      	ldr	r2, [pc, #224]	; (195c <_adc_init+0x18c>)
    187a:	fb03 2301 	mla	r3, r3, r1, r2
    187e:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
    1880:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1882:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1884:	f3c3 030b 	ubfx	r3, r3, #0, #12
    1888:	2b00      	cmp	r3, #0
    188a:	d1fa      	bne.n	1882 <_adc_init+0xb2>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    188c:	2316      	movs	r3, #22
    188e:	4a33      	ldr	r2, [pc, #204]	; (195c <_adc_init+0x18c>)
    1890:	fb03 2301 	mla	r3, r3, r1, r2
    1894:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
    1896:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1898:	6b03      	ldr	r3, [r0, #48]	; 0x30
    189a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    189e:	2b00      	cmp	r3, #0
    18a0:	d1fa      	bne.n	1898 <_adc_init+0xc8>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    18a2:	2316      	movs	r3, #22
    18a4:	4a2d      	ldr	r2, [pc, #180]	; (195c <_adc_init+0x18c>)
    18a6:	fb03 2301 	mla	r3, r3, r1, r2
    18aa:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
    18ac:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    18ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
    18b0:	f013 0f80 	tst.w	r3, #128	; 0x80
    18b4:	d1fb      	bne.n	18ae <_adc_init+0xde>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    18b6:	2316      	movs	r3, #22
    18b8:	4a28      	ldr	r2, [pc, #160]	; (195c <_adc_init+0x18c>)
    18ba:	fb03 2301 	mla	r3, r3, r1, r2
    18be:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
    18c0:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    18c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    18c4:	f413 7f80 	tst.w	r3, #256	; 0x100
    18c8:	d1fb      	bne.n	18c2 <_adc_init+0xf2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    18ca:	2316      	movs	r3, #22
    18cc:	4a23      	ldr	r2, [pc, #140]	; (195c <_adc_init+0x18c>)
    18ce:	fb03 2301 	mla	r3, r3, r1, r2
    18d2:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
    18d4:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    18d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    18d8:	f413 7f00 	tst.w	r3, #512	; 0x200
    18dc:	d1fb      	bne.n	18d6 <_adc_init+0x106>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    18de:	2316      	movs	r3, #22
    18e0:	4a1e      	ldr	r2, [pc, #120]	; (195c <_adc_init+0x18c>)
    18e2:	fb03 2301 	mla	r3, r3, r1, r2
    18e6:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
    18e8:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    18ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
    18ec:	f413 6f80 	tst.w	r3, #1024	; 0x400
    18f0:	d1fb      	bne.n	18ea <_adc_init+0x11a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    18f2:	2216      	movs	r2, #22
    18f4:	4b19      	ldr	r3, [pc, #100]	; (195c <_adc_init+0x18c>)
    18f6:	fb02 3101 	mla	r1, r2, r1, r3
    18fa:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    18fc:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    18fe:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    1900:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1902:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1904:	f013 0f03 	tst.w	r3, #3
    1908:	d1fb      	bne.n	1902 <_adc_init+0x132>

	return ERR_NONE;
}
    190a:	2000      	movs	r0, #0
    190c:	f85d 4b04 	ldr.w	r4, [sp], #4
    1910:	4770      	bx	lr
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    1912:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    1916:	681b      	ldr	r3, [r3, #0]
    1918:	095a      	lsrs	r2, r3, #5
    191a:	0212      	lsls	r2, r2, #8
    191c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
    1920:	0a1c      	lsrs	r4, r3, #8
    1922:	0124      	lsls	r4, r4, #4
    1924:	f004 0470 	and.w	r4, r4, #112	; 0x70
    1928:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
    192a:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    192e:	431a      	orrs	r2, r3
    1930:	e758      	b.n	17e4 <_adc_init+0x14>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    1932:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    1936:	681b      	ldr	r3, [r3, #0]
    1938:	0cda      	lsrs	r2, r3, #19
    193a:	0212      	lsls	r2, r2, #8
    193c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
    1940:	0d9c      	lsrs	r4, r3, #22
    1942:	0124      	lsls	r4, r4, #4
    1944:	f004 0470 	and.w	r4, r4, #112	; 0x70
    1948:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
    194a:	f3c3 4302 	ubfx	r3, r3, #16, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    194e:	431a      	orrs	r2, r3
    1950:	e748      	b.n	17e4 <_adc_init+0x14>
    1952:	bf00      	nop
    1954:	43001c00 	.word	0x43001c00
    1958:	43002000 	.word	0x43002000
    195c:	000053d4 	.word	0x000053d4

00001960 <_adc_get_regs>:
{
    1960:	b508      	push	{r3, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
    1962:	4b0b      	ldr	r3, [pc, #44]	; (1990 <_adc_get_regs+0x30>)
    1964:	4798      	blx	r3
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    1966:	2300      	movs	r3, #0
    1968:	b13b      	cbz	r3, 197a <_adc_get_regs+0x1a>
	ASSERT(false);
    196a:	2288      	movs	r2, #136	; 0x88
    196c:	4909      	ldr	r1, [pc, #36]	; (1994 <_adc_get_regs+0x34>)
    196e:	2000      	movs	r0, #0
    1970:	4b09      	ldr	r3, [pc, #36]	; (1998 <_adc_get_regs+0x38>)
    1972:	4798      	blx	r3
	return 0;
    1974:	2300      	movs	r3, #0
}
    1976:	4618      	mov	r0, r3
    1978:	bd08      	pop	{r3, pc}
		if (_adcs[i].number == n) {
    197a:	2216      	movs	r2, #22
    197c:	fb02 f203 	mul.w	r2, r2, r3
    1980:	4906      	ldr	r1, [pc, #24]	; (199c <_adc_get_regs+0x3c>)
    1982:	5c8a      	ldrb	r2, [r1, r2]
    1984:	4290      	cmp	r0, r2
    1986:	d0f6      	beq.n	1976 <_adc_get_regs+0x16>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    1988:	3301      	adds	r3, #1
    198a:	b2db      	uxtb	r3, r3
    198c:	e7ec      	b.n	1968 <_adc_get_regs+0x8>
    198e:	bf00      	nop
    1990:	000017c1 	.word	0x000017c1
    1994:	000053ec 	.word	0x000053ec
    1998:	00001671 	.word	0x00001671
    199c:	000053d4 	.word	0x000053d4

000019a0 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    19a0:	b538      	push	{r3, r4, r5, lr}
    19a2:	460c      	mov	r4, r1
	ASSERT(device);
    19a4:	4605      	mov	r5, r0
    19a6:	22d9      	movs	r2, #217	; 0xd9
    19a8:	4907      	ldr	r1, [pc, #28]	; (19c8 <_adc_sync_init+0x28>)
    19aa:	3000      	adds	r0, #0
    19ac:	bf18      	it	ne
    19ae:	2001      	movne	r0, #1
    19b0:	4b06      	ldr	r3, [pc, #24]	; (19cc <_adc_sync_init+0x2c>)
    19b2:	4798      	blx	r3

	device->hw = hw;
    19b4:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    19b6:	4620      	mov	r0, r4
    19b8:	4b05      	ldr	r3, [pc, #20]	; (19d0 <_adc_sync_init+0x30>)
    19ba:	4798      	blx	r3
    19bc:	4601      	mov	r1, r0
    19be:	4620      	mov	r0, r4
    19c0:	4b04      	ldr	r3, [pc, #16]	; (19d4 <_adc_sync_init+0x34>)
    19c2:	4798      	blx	r3
}
    19c4:	bd38      	pop	{r3, r4, r5, pc}
    19c6:	bf00      	nop
    19c8:	000053ec 	.word	0x000053ec
    19cc:	00001671 	.word	0x00001671
    19d0:	00001961 	.word	0x00001961
    19d4:	000017d1 	.word	0x000017d1

000019d8 <_adc_sync_enable_channel>:
 */
void _adc_sync_enable_channel(struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    19d8:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    19da:	8813      	ldrh	r3, [r2, #0]
    19dc:	b29b      	uxth	r3, r3
    19de:	f043 0302 	orr.w	r3, r3, #2
    19e2:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    19e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    19e6:	f013 0f03 	tst.w	r3, #3
    19ea:	d1fb      	bne.n	19e4 <_adc_sync_enable_channel+0xc>
}
    19ec:	4770      	bx	lr

000019ee <_adc_sync_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_sync_get_data_size(const struct _adc_sync_device *const device)
{
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    19ee:	6803      	ldr	r3, [r0, #0]
	tmp = ((Adc *)hw)->CTRLB.reg;
    19f0:	88db      	ldrh	r3, [r3, #6]
	tmp = (tmp & ADC_CTRLB_RESSEL_Msk) >> ADC_CTRLB_RESSEL_Pos;
    19f2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    19f6:	2b03      	cmp	r3, #3
    19f8:	d001      	beq.n	19fe <_adc_sync_get_data_size+0x10>
    19fa:	2002      	movs	r0, #2
}
    19fc:	4770      	bx	lr
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    19fe:	2001      	movs	r0, #1
    1a00:	4770      	bx	lr

00001a02 <_adc_sync_is_channel_conversion_done>:
 */
bool _adc_sync_is_channel_conversion_done(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_get_interrupt_RESRDY_bit(device->hw);
    1a02:	6803      	ldr	r3, [r0, #0]
	return (((Adc *)hw)->INTFLAG.reg & ADC_INTFLAG_RESRDY) >> ADC_INTFLAG_RESRDY_Pos;
    1a04:	f893 002e 	ldrb.w	r0, [r3, #46]	; 0x2e
}
    1a08:	f000 0001 	and.w	r0, r0, #1
    1a0c:	4770      	bx	lr

00001a0e <_adc_sync_convert>:
/**
 * \brief Make conversion
 */
void _adc_sync_convert(struct _adc_sync_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
    1a0e:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    1a10:	7d13      	ldrb	r3, [r2, #20]
    1a12:	f043 0302 	orr.w	r3, r3, #2
    1a16:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1a18:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1a1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    1a1e:	2b00      	cmp	r3, #0
    1a20:	d1fa      	bne.n	1a18 <_adc_sync_convert+0xa>
}
    1a22:	4770      	bx	lr

00001a24 <_adc_sync_read_channel_data>:
 */
uint16_t _adc_sync_read_channel_data(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_read_RESULT_reg(device->hw);
    1a24:	6803      	ldr	r3, [r0, #0]
	return ((Adc *)hw)->RESULT.reg;
    1a26:	f8b3 0040 	ldrh.w	r0, [r3, #64]	; 0x40
}
    1a2a:	b280      	uxth	r0, r0
    1a2c:	4770      	bx	lr
	...

00001a30 <_irq_set>:
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a30:	0943      	lsrs	r3, r0, #5
    1a32:	f000 001f 	and.w	r0, r0, #31
    1a36:	2201      	movs	r2, #1
    1a38:	fa02 f000 	lsl.w	r0, r2, r0
    1a3c:	3340      	adds	r3, #64	; 0x40
    1a3e:	4a02      	ldr	r2, [pc, #8]	; (1a48 <_irq_set+0x18>)
    1a40:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1a44:	4770      	bx	lr
    1a46:	bf00      	nop
    1a48:	e000e100 	.word	0xe000e100

00001a4c <_get_cycles_for_us>:
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
	case 8:
		return (us * (freq / 100000) - 1) / 10 + 1;
    1a4c:	f44f 7316 	mov.w	r3, #600	; 0x258
    1a50:	fb03 f000 	mul.w	r0, r3, r0
    1a54:	3801      	subs	r0, #1
    1a56:	4b03      	ldr	r3, [pc, #12]	; (1a64 <_get_cycles_for_us+0x18>)
    1a58:	fba3 3000 	umull	r3, r0, r3, r0
    1a5c:	08c0      	lsrs	r0, r0, #3
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    1a5e:	3001      	adds	r0, #1
    1a60:	4770      	bx	lr
    1a62:	bf00      	nop
    1a64:	cccccccd 	.word	0xcccccccd

00001a68 <_get_cycles_for_ms>:
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
	case 8:
		return (ms * (freq / 100000)) * 100;
    1a68:	f44f 7316 	mov.w	r3, #600	; 0x258
    1a6c:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    1a70:	2364      	movs	r3, #100	; 0x64
    1a72:	fb03 f000 	mul.w	r0, r3, r0
    1a76:	4770      	bx	lr

00001a78 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1a78:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1a7a:	4a0d      	ldr	r2, [pc, #52]	; (1ab0 <_init_chip+0x38>)
    1a7c:	8813      	ldrh	r3, [r2, #0]
    1a7e:	b29b      	uxth	r3, r3
    1a80:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    1a82:	4b0c      	ldr	r3, [pc, #48]	; (1ab4 <_init_chip+0x3c>)
    1a84:	4798      	blx	r3
	_oscctrl_init_sources();
    1a86:	4b0c      	ldr	r3, [pc, #48]	; (1ab8 <_init_chip+0x40>)
    1a88:	4798      	blx	r3
	_mclk_init();
    1a8a:	4b0c      	ldr	r3, [pc, #48]	; (1abc <_init_chip+0x44>)
    1a8c:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    1a8e:	200c      	movs	r0, #12
    1a90:	4c0b      	ldr	r4, [pc, #44]	; (1ac0 <_init_chip+0x48>)
    1a92:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    1a94:	4b0b      	ldr	r3, [pc, #44]	; (1ac4 <_init_chip+0x4c>)
    1a96:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    1a98:	f640 70f3 	movw	r0, #4083	; 0xff3
    1a9c:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    1a9e:	4a0a      	ldr	r2, [pc, #40]	; (1ac8 <_init_chip+0x50>)
    1aa0:	6913      	ldr	r3, [r2, #16]
    1aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1aa6:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    1aa8:	4b08      	ldr	r3, [pc, #32]	; (1acc <_init_chip+0x54>)
    1aaa:	4798      	blx	r3
    1aac:	bd10      	pop	{r4, pc}
    1aae:	bf00      	nop
    1ab0:	41004000 	.word	0x41004000
    1ab4:	0000202d 	.word	0x0000202d
    1ab8:	0000204d 	.word	0x0000204d
    1abc:	00002021 	.word	0x00002021
    1ac0:	00001fa9 	.word	0x00001fa9
    1ac4:	00002051 	.word	0x00002051
    1ac8:	40000800 	.word	0x40000800
    1acc:	00001b39 	.word	0x00001b39

00001ad0 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    1ad0:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    1ad2:	4a17      	ldr	r2, [pc, #92]	; (1b30 <_dmac_handler+0x60>)
    1ad4:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    1ad6:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    1ada:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    1ade:	0088      	lsls	r0, r1, #2
    1ae0:	4914      	ldr	r1, [pc, #80]	; (1b34 <_dmac_handler+0x64>)
    1ae2:	4408      	add	r0, r1
	tmp = ((Dmac *)hw)->INTPEND.reg;
    1ae4:	8c12      	ldrh	r2, [r2, #32]

	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
    1ae6:	f412 7f80 	tst.w	r2, #256	; 0x100
    1aea:	d105      	bne.n	1af8 <_dmac_handler+0x28>
	tmp = ((Dmac *)hw)->INTPEND.reg;
    1aec:	4a10      	ldr	r2, [pc, #64]	; (1b30 <_dmac_handler+0x60>)
    1aee:	8c12      	ldrh	r2, [r2, #32]
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
    1af0:	f412 7f00 	tst.w	r2, #512	; 0x200
    1af4:	d10b      	bne.n	1b0e <_dmac_handler+0x3e>
    1af6:	bd08      	pop	{r3, pc}
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
}

static inline void hri_dmac_clear_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    1af8:	011a      	lsls	r2, r3, #4
    1afa:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1afe:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1b02:	2101      	movs	r1, #1
    1b04:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    1b08:	6843      	ldr	r3, [r0, #4]
    1b0a:	4798      	blx	r3
    1b0c:	bd08      	pop	{r3, pc}
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    1b0e:	011a      	lsls	r2, r3, #4
    1b10:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1b14:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1b18:	2102      	movs	r1, #2
    1b1a:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    1b1e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b22:	fa03 f201 	lsl.w	r2, r3, r1
    1b26:	4b03      	ldr	r3, [pc, #12]	; (1b34 <_dmac_handler+0x64>)
    1b28:	589b      	ldr	r3, [r3, r2]
    1b2a:	4798      	blx	r3
	}
}
    1b2c:	e7e3      	b.n	1af6 <_dmac_handler+0x26>
    1b2e:	bf00      	nop
    1b30:	4100a000 	.word	0x4100a000
    1b34:	20000090 	.word	0x20000090

00001b38 <_dma_init>:
{
    1b38:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    1b3a:	4a3c      	ldr	r2, [pc, #240]	; (1c2c <_dma_init+0xf4>)
    1b3c:	8813      	ldrh	r3, [r2, #0]
    1b3e:	b29b      	uxth	r3, r3
    1b40:	f023 0302 	bic.w	r3, r3, #2
    1b44:	b29b      	uxth	r3, r3
    1b46:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    1b48:	8853      	ldrh	r3, [r2, #2]
    1b4a:	b29b      	uxth	r3, r3
    1b4c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    1b50:	b29b      	uxth	r3, r3
    1b52:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    1b54:	8813      	ldrh	r3, [r2, #0]
    1b56:	b29b      	uxth	r3, r3
    1b58:	f043 0301 	orr.w	r3, r3, #1
    1b5c:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    1b5e:	4b33      	ldr	r3, [pc, #204]	; (1c2c <_dma_init+0xf4>)
    1b60:	881b      	ldrh	r3, [r3, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    1b62:	f013 0f01 	tst.w	r3, #1
    1b66:	d1fa      	bne.n	1b5e <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    1b68:	4a30      	ldr	r2, [pc, #192]	; (1c2c <_dma_init+0xf4>)
    1b6a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    1b6e:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    1b70:	7b53      	ldrb	r3, [r2, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    1b72:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    1b76:	7353      	strb	r3, [r2, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    1b78:	2300      	movs	r3, #0
    1b7a:	6153      	str	r3, [r2, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    1b7c:	492c      	ldr	r1, [pc, #176]	; (1c30 <_dma_init+0xf8>)
	((Dmac *)hw)->BASEADDR.reg = data;
    1b7e:	6351      	str	r1, [r2, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    1b80:	492c      	ldr	r1, [pc, #176]	; (1c34 <_dma_init+0xfc>)
	((Dmac *)hw)->WRBADDR.reg = data;
    1b82:	6391      	str	r1, [r2, #56]	; 0x38
	for (i = 0; i < DMAC_CH_NUM; i++) {
    1b84:	e016      	b.n	1bb4 <_dma_init+0x7c>
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    1b86:	4a2c      	ldr	r2, [pc, #176]	; (1c38 <_dma_init+0x100>)
    1b88:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    1b8c:	4c27      	ldr	r4, [pc, #156]	; (1c2c <_dma_init+0xf4>)
    1b8e:	1d19      	adds	r1, r3, #4
    1b90:	0109      	lsls	r1, r1, #4
    1b92:	1860      	adds	r0, r4, r1
    1b94:	5065      	str	r5, [r4, r1]
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    1b96:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    1b9a:	7911      	ldrb	r1, [r2, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    1b9c:	7141      	strb	r1, [r0, #5]
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    1b9e:	7951      	ldrb	r1, [r2, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    1ba0:	7181      	strb	r1, [r0, #6]
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    1ba2:	88d4      	ldrh	r4, [r2, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    1ba4:	4922      	ldr	r1, [pc, #136]	; (1c30 <_dma_init+0xf8>)
    1ba6:	011a      	lsls	r2, r3, #4
    1ba8:	1888      	adds	r0, r1, r2
    1baa:	528c      	strh	r4, [r1, r2]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    1bac:	2200      	movs	r2, #0
    1bae:	60c2      	str	r2, [r0, #12]
	for (i = 0; i < DMAC_CH_NUM; i++) {
    1bb0:	3301      	adds	r3, #1
    1bb2:	b2db      	uxtb	r3, r3
    1bb4:	2b1f      	cmp	r3, #31
    1bb6:	d9e6      	bls.n	1b86 <_dma_init+0x4e>
    1bb8:	2300      	movs	r3, #0
    1bba:	e00a      	b.n	1bd2 <_dma_init+0x9a>
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    1bbc:	f103 011f 	add.w	r1, r3, #31
    1bc0:	b20a      	sxth	r2, r1
  if ((int32_t)(IRQn) >= 0)
    1bc2:	2a00      	cmp	r2, #0
    1bc4:	da10      	bge.n	1be8 <_dma_init+0xb0>
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1bc6:	2a00      	cmp	r2, #0
    1bc8:	da1c      	bge.n	1c04 <_dma_init+0xcc>
  if ((int32_t)(IRQn) >= 0)
    1bca:	2a00      	cmp	r2, #0
    1bcc:	da24      	bge.n	1c18 <_dma_init+0xe0>
	for (i = 0; i < 5; i++) {
    1bce:	3301      	adds	r3, #1
    1bd0:	b2db      	uxtb	r3, r3
    1bd2:	2b04      	cmp	r3, #4
    1bd4:	d9f2      	bls.n	1bbc <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    1bd6:	4a15      	ldr	r2, [pc, #84]	; (1c2c <_dma_init+0xf4>)
    1bd8:	8813      	ldrh	r3, [r2, #0]
    1bda:	b29b      	uxth	r3, r3
    1bdc:	f043 0302 	orr.w	r3, r3, #2
    1be0:	8013      	strh	r3, [r2, #0]
}
    1be2:	2000      	movs	r0, #0
    1be4:	bc30      	pop	{r4, r5}
    1be6:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1be8:	0950      	lsrs	r0, r2, #5
    1bea:	f001 051f 	and.w	r5, r1, #31
    1bee:	2401      	movs	r4, #1
    1bf0:	40ac      	lsls	r4, r5
    1bf2:	3020      	adds	r0, #32
    1bf4:	4d11      	ldr	r5, [pc, #68]	; (1c3c <_dma_init+0x104>)
    1bf6:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1bfa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1bfe:	f3bf 8f6f 	isb	sy
    1c02:	e7e0      	b.n	1bc6 <_dma_init+0x8e>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c04:	0950      	lsrs	r0, r2, #5
    1c06:	f001 051f 	and.w	r5, r1, #31
    1c0a:	2401      	movs	r4, #1
    1c0c:	40ac      	lsls	r4, r5
    1c0e:	3060      	adds	r0, #96	; 0x60
    1c10:	4d0a      	ldr	r5, [pc, #40]	; (1c3c <_dma_init+0x104>)
    1c12:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
    1c16:	e7d8      	b.n	1bca <_dma_init+0x92>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c18:	0952      	lsrs	r2, r2, #5
    1c1a:	f001 011f 	and.w	r1, r1, #31
    1c1e:	2001      	movs	r0, #1
    1c20:	fa00 f101 	lsl.w	r1, r0, r1
    1c24:	4805      	ldr	r0, [pc, #20]	; (1c3c <_dma_init+0x104>)
    1c26:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
    1c2a:	e7d0      	b.n	1bce <_dma_init+0x96>
    1c2c:	4100a000 	.word	0x4100a000
    1c30:	20000760 	.word	0x20000760
    1c34:	20000960 	.word	0x20000960
    1c38:	00005404 	.word	0x00005404
    1c3c:	e000e100 	.word	0xe000e100

00001c40 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    1c40:	4b02      	ldr	r3, [pc, #8]	; (1c4c <_dma_set_destination_address+0xc>)
    1c42:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    1c46:	6081      	str	r1, [r0, #8]
}
    1c48:	2000      	movs	r0, #0
    1c4a:	4770      	bx	lr
    1c4c:	20000760 	.word	0x20000760

00001c50 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    1c50:	4b02      	ldr	r3, [pc, #8]	; (1c5c <_dma_set_source_address+0xc>)
    1c52:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    1c56:	6041      	str	r1, [r0, #4]
}
    1c58:	2000      	movs	r0, #0
    1c5a:	4770      	bx	lr
    1c5c:	20000760 	.word	0x20000760

00001c60 <_dma_set_DESCADDR>:
	_descriptor_section[channel].DESCADDR.reg = src;
    1c60:	4b02      	ldr	r3, [pc, #8]	; (1c6c <_dma_set_DESCADDR+0xc>)
    1c62:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    1c66:	60c1      	str	r1, [r0, #12]
}
    1c68:	2000      	movs	r0, #0
    1c6a:	4770      	bx	lr
    1c6c:	20000760 	.word	0x20000760

00001c70 <_dma_set_data_amount>:
{
    1c70:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    1c72:	4c14      	ldr	r4, [pc, #80]	; (1cc4 <_dma_set_data_amount+0x54>)
    1c74:	0102      	lsls	r2, r0, #4
    1c76:	18a3      	adds	r3, r4, r2
    1c78:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    1c7a:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    1c7c:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    1c80:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    1c82:	f412 6f00 	tst.w	r2, #2048	; 0x800
    1c86:	d006      	beq.n	1c96 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    1c88:	fa01 f403 	lsl.w	r4, r1, r3
    1c8c:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    1c8e:	4a0d      	ldr	r2, [pc, #52]	; (1cc4 <_dma_set_data_amount+0x54>)
    1c90:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    1c94:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    1c96:	4c0b      	ldr	r4, [pc, #44]	; (1cc4 <_dma_set_data_amount+0x54>)
    1c98:	0102      	lsls	r2, r0, #4
    1c9a:	18a5      	adds	r5, r4, r2
    1c9c:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    1c9e:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    1ca0:	f412 6f80 	tst.w	r2, #1024	; 0x400
    1ca4:	d005      	beq.n	1cb2 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    1ca6:	fa01 f303 	lsl.w	r3, r1, r3
    1caa:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    1cac:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    1cb0:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    1cb2:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    1cb4:	4b03      	ldr	r3, [pc, #12]	; (1cc4 <_dma_set_data_amount+0x54>)
    1cb6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    1cba:	8041      	strh	r1, [r0, #2]
}
    1cbc:	2000      	movs	r0, #0
    1cbe:	bc30      	pop	{r4, r5}
    1cc0:	4770      	bx	lr
    1cc2:	bf00      	nop
    1cc4:	20000760 	.word	0x20000760

00001cc8 <_dma_enable_transaction>:
{
    1cc8:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    1cca:	4c0c      	ldr	r4, [pc, #48]	; (1cfc <_dma_enable_transaction+0x34>)
    1ccc:	0102      	lsls	r2, r0, #4
    1cce:	5aa3      	ldrh	r3, [r4, r2]
    1cd0:	b29b      	uxth	r3, r3
    1cd2:	f043 0301 	orr.w	r3, r3, #1
    1cd6:	52a3      	strh	r3, [r4, r2]
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    1cd8:	4c09      	ldr	r4, [pc, #36]	; (1d00 <_dma_enable_transaction+0x38>)
    1cda:	1d03      	adds	r3, r0, #4
    1cdc:	011b      	lsls	r3, r3, #4
    1cde:	58e2      	ldr	r2, [r4, r3]
    1ce0:	f042 0202 	orr.w	r2, r2, #2
    1ce4:	50e2      	str	r2, [r4, r3]
	if (software_trigger) {
    1ce6:	b129      	cbz	r1, 1cf4 <_dma_enable_transaction+0x2c>
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    1ce8:	2301      	movs	r3, #1
    1cea:	fa03 f000 	lsl.w	r0, r3, r0
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    1cee:	6922      	ldr	r2, [r4, #16]
    1cf0:	4310      	orrs	r0, r2
    1cf2:	6120      	str	r0, [r4, #16]
}
    1cf4:	2000      	movs	r0, #0
    1cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
    1cfa:	4770      	bx	lr
    1cfc:	20000760 	.word	0x20000760
    1d00:	4100a000 	.word	0x4100a000

00001d04 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    1d04:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1d08:	008a      	lsls	r2, r1, #2
    1d0a:	4b02      	ldr	r3, [pc, #8]	; (1d14 <_dma_get_channel_resource+0x10>)
    1d0c:	4413      	add	r3, r2
    1d0e:	6003      	str	r3, [r0, #0]
}
    1d10:	2000      	movs	r0, #0
    1d12:	4770      	bx	lr
    1d14:	20000090 	.word	0x20000090

00001d18 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    1d18:	b508      	push	{r3, lr}
	_dmac_handler();
    1d1a:	4b01      	ldr	r3, [pc, #4]	; (1d20 <DMAC_0_Handler+0x8>)
    1d1c:	4798      	blx	r3
    1d1e:	bd08      	pop	{r3, pc}
    1d20:	00001ad1 	.word	0x00001ad1

00001d24 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    1d24:	b508      	push	{r3, lr}
	_dmac_handler();
    1d26:	4b01      	ldr	r3, [pc, #4]	; (1d2c <DMAC_1_Handler+0x8>)
    1d28:	4798      	blx	r3
    1d2a:	bd08      	pop	{r3, pc}
    1d2c:	00001ad1 	.word	0x00001ad1

00001d30 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    1d30:	b508      	push	{r3, lr}
	_dmac_handler();
    1d32:	4b01      	ldr	r3, [pc, #4]	; (1d38 <DMAC_2_Handler+0x8>)
    1d34:	4798      	blx	r3
    1d36:	bd08      	pop	{r3, pc}
    1d38:	00001ad1 	.word	0x00001ad1

00001d3c <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    1d3c:	b508      	push	{r3, lr}
	_dmac_handler();
    1d3e:	4b01      	ldr	r3, [pc, #4]	; (1d44 <DMAC_3_Handler+0x8>)
    1d40:	4798      	blx	r3
    1d42:	bd08      	pop	{r3, pc}
    1d44:	00001ad1 	.word	0x00001ad1

00001d48 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    1d48:	b508      	push	{r3, lr}
	_dmac_handler();
    1d4a:	4b01      	ldr	r3, [pc, #4]	; (1d50 <DMAC_4_Handler+0x8>)
    1d4c:	4798      	blx	r3
    1d4e:	bd08      	pop	{r3, pc}
    1d50:	00001ad1 	.word	0x00001ad1

00001d54 <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    1d54:	b570      	push	{r4, r5, r6, lr}
    1d56:	b082      	sub	sp, #8
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
    1d58:	4b2a      	ldr	r3, [pc, #168]	; (1e04 <_ext_irq_handler+0xb0>)
    1d5a:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    1d5c:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    1d5e:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
    1d60:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
    1d62:	4b29      	ldr	r3, [pc, #164]	; (1e08 <_ext_irq_handler+0xb4>)
    1d64:	6818      	ldr	r0, [r3, #0]
    1d66:	22f4      	movs	r2, #244	; 0xf4
    1d68:	4928      	ldr	r1, [pc, #160]	; (1e0c <_ext_irq_handler+0xb8>)
    1d6a:	3000      	adds	r0, #0
    1d6c:	bf18      	it	ne
    1d6e:	2001      	movne	r0, #1
    1d70:	4b27      	ldr	r3, [pc, #156]	; (1e10 <_ext_irq_handler+0xbc>)
    1d72:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
    1d74:	f04f 35ff 	mov.w	r5, #4294967295

	while (flags) {
    1d78:	e035      	b.n	1de6 <_ext_irq_handler+0x92>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
    1d7a:	4b26      	ldr	r3, [pc, #152]	; (1e14 <_ext_irq_handler+0xc0>)
    1d7c:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
    1d80:	6875      	ldr	r5, [r6, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    1d82:	f1b5 3fff 	cmp.w	r5, #4294967295
    1d86:	d003      	beq.n	1d90 <_ext_irq_handler+0x3c>
				callback(pin);
    1d88:	4b1f      	ldr	r3, [pc, #124]	; (1e08 <_ext_irq_handler+0xb4>)
    1d8a:	681b      	ldr	r3, [r3, #0]
    1d8c:	4628      	mov	r0, r5
    1d8e:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    1d90:	2301      	movs	r3, #1
    1d92:	40a3      	lsls	r3, r4
    1d94:	9c01      	ldr	r4, [sp, #4]
    1d96:	ea24 0403 	bic.w	r4, r4, r3
    1d9a:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    1d9c:	9b01      	ldr	r3, [sp, #4]
    1d9e:	fa93 f4a3 	rbit	r4, r3
    1da2:	fab4 f484 	clz	r4, r4
    1da6:	b90b      	cbnz	r3, 1dac <_ext_irq_handler+0x58>
    1da8:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    1dac:	f1b4 3fff 	cmp.w	r4, #4294967295
    1db0:	d014      	beq.n	1ddc <_ext_irq_handler+0x88>
    1db2:	2004      	movs	r0, #4
    1db4:	2100      	movs	r1, #0
    1db6:	e001      	b.n	1dbc <_ext_irq_handler+0x68>
					upper = middle - 1;
    1db8:	3b01      	subs	r3, #1
    1dba:	b2d8      	uxtb	r0, r3
			while (upper >= lower) {
    1dbc:	4281      	cmp	r1, r0
    1dbe:	d8e0      	bhi.n	1d82 <_ext_irq_handler+0x2e>
				middle = (upper + lower) >> 1;
    1dc0:	1843      	adds	r3, r0, r1
    1dc2:	f3c3 0347 	ubfx	r3, r3, #1, #8
    1dc6:	461e      	mov	r6, r3
				if (_map[middle].extint == pos) {
    1dc8:	4a12      	ldr	r2, [pc, #72]	; (1e14 <_ext_irq_handler+0xc0>)
    1dca:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    1dce:	42a2      	cmp	r2, r4
    1dd0:	d0d3      	beq.n	1d7a <_ext_irq_handler+0x26>
				if (_map[middle].extint < pos) {
    1dd2:	42a2      	cmp	r2, r4
    1dd4:	daf0      	bge.n	1db8 <_ext_irq_handler+0x64>
					lower = middle + 1;
    1dd6:	3301      	adds	r3, #1
    1dd8:	b2d9      	uxtb	r1, r3
    1dda:	e7ef      	b.n	1dbc <_ext_irq_handler+0x68>
	return ((Eic *)hw)->INTFLAG.reg;
    1ddc:	4b09      	ldr	r3, [pc, #36]	; (1e04 <_ext_irq_handler+0xb0>)
    1dde:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    1de0:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    1de2:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
    1de4:	615a      	str	r2, [r3, #20]
	while (flags) {
    1de6:	9b01      	ldr	r3, [sp, #4]
    1de8:	b14b      	cbz	r3, 1dfe <_ext_irq_handler+0xaa>
		pos = ffs(flags) - 1;
    1dea:	9b01      	ldr	r3, [sp, #4]
    1dec:	fa93 f4a3 	rbit	r4, r3
    1df0:	fab4 f484 	clz	r4, r4
    1df4:	2b00      	cmp	r3, #0
    1df6:	d1d9      	bne.n	1dac <_ext_irq_handler+0x58>
    1df8:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    1dfc:	e7d6      	b.n	1dac <_ext_irq_handler+0x58>
	}
}
    1dfe:	b002      	add	sp, #8
    1e00:	bd70      	pop	{r4, r5, r6, pc}
    1e02:	bf00      	nop
    1e04:	40002800 	.word	0x40002800
    1e08:	20000210 	.word	0x20000210
    1e0c:	00005524 	.word	0x00005524
    1e10:	00001671 	.word	0x00001671
    1e14:	00005504 	.word	0x00005504

00001e18 <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    1e18:	4b3d      	ldr	r3, [pc, #244]	; (1f10 <_ext_irq_init+0xf8>)
    1e1a:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    1e1c:	f013 0f01 	tst.w	r3, #1
    1e20:	d120      	bne.n	1e64 <_ext_irq_init+0x4c>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e22:	4b3b      	ldr	r3, [pc, #236]	; (1f10 <_ext_irq_init+0xf8>)
    1e24:	685b      	ldr	r3, [r3, #4]
    1e26:	f013 0f03 	tst.w	r3, #3
    1e2a:	d1fa      	bne.n	1e22 <_ext_irq_init+0xa>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    1e2c:	4b38      	ldr	r3, [pc, #224]	; (1f10 <_ext_irq_init+0xf8>)
    1e2e:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    1e30:	f013 0f02 	tst.w	r3, #2
    1e34:	d00e      	beq.n	1e54 <_ext_irq_init+0x3c>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    1e36:	4a36      	ldr	r2, [pc, #216]	; (1f10 <_ext_irq_init+0xf8>)
    1e38:	7813      	ldrb	r3, [r2, #0]
    1e3a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    1e3e:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e40:	4b33      	ldr	r3, [pc, #204]	; (1f10 <_ext_irq_init+0xf8>)
    1e42:	685b      	ldr	r3, [r3, #4]
    1e44:	f013 0f03 	tst.w	r3, #3
    1e48:	d1fa      	bne.n	1e40 <_ext_irq_init+0x28>
    1e4a:	4b31      	ldr	r3, [pc, #196]	; (1f10 <_ext_irq_init+0xf8>)
    1e4c:	685b      	ldr	r3, [r3, #4]
    1e4e:	f013 0f02 	tst.w	r3, #2
    1e52:	d1fa      	bne.n	1e4a <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    1e54:	2201      	movs	r2, #1
    1e56:	4b2e      	ldr	r3, [pc, #184]	; (1f10 <_ext_irq_init+0xf8>)
    1e58:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e5a:	4b2d      	ldr	r3, [pc, #180]	; (1f10 <_ext_irq_init+0xf8>)
    1e5c:	685b      	ldr	r3, [r3, #4]
    1e5e:	f013 0f03 	tst.w	r3, #3
    1e62:	d1fa      	bne.n	1e5a <_ext_irq_init+0x42>
    1e64:	4b2a      	ldr	r3, [pc, #168]	; (1f10 <_ext_irq_init+0xf8>)
    1e66:	685b      	ldr	r3, [r3, #4]
    1e68:	f013 0f01 	tst.w	r3, #1
    1e6c:	d1fa      	bne.n	1e64 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    1e6e:	4a28      	ldr	r2, [pc, #160]	; (1f10 <_ext_irq_init+0xf8>)
    1e70:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    1e72:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
    1e76:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1e78:	4b25      	ldr	r3, [pc, #148]	; (1f10 <_ext_irq_init+0xf8>)
    1e7a:	685b      	ldr	r3, [r3, #4]
    1e7c:	f013 0f03 	tst.w	r3, #3
    1e80:	d1fa      	bne.n	1e78 <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    1e82:	4b23      	ldr	r3, [pc, #140]	; (1f10 <_ext_irq_init+0xf8>)
    1e84:	2200      	movs	r2, #0
    1e86:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    1e88:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    1e8a:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    1e8c:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    1e8e:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    1e90:	f04f 423b 	mov.w	r2, #3137339392	; 0xbb000000
    1e94:	61da      	str	r2, [r3, #28]
    1e96:	4a1f      	ldr	r2, [pc, #124]	; (1f14 <_ext_irq_init+0xfc>)
    1e98:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    1e9a:	781a      	ldrb	r2, [r3, #0]
    1e9c:	f042 0202 	orr.w	r2, r2, #2
    1ea0:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1ea2:	4b1b      	ldr	r3, [pc, #108]	; (1f10 <_ext_irq_init+0xf8>)
    1ea4:	685b      	ldr	r3, [r3, #4]
    1ea6:	f013 0f03 	tst.w	r3, #3
    1eaa:	d1fa      	bne.n	1ea2 <_ext_irq_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1eac:	4b1a      	ldr	r3, [pc, #104]	; (1f18 <_ext_irq_init+0x100>)
    1eae:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    1eb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    1eb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1eba:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ebe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ec2:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ec4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    1ec8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    1ecc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ed0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ed4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ed8:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1eda:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    1ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    1ee2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ee6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1eea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1eee:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ef0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    1ef4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    1ef8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1efc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1f00:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1f04:	601a      	str	r2, [r3, #0]
	callback = cb;
    1f06:	4b05      	ldr	r3, [pc, #20]	; (1f1c <_ext_irq_init+0x104>)
    1f08:	6018      	str	r0, [r3, #0]
}
    1f0a:	2000      	movs	r0, #0
    1f0c:	4770      	bx	lr
    1f0e:	bf00      	nop
    1f10:	40002800 	.word	0x40002800
    1f14:	0a0000b0 	.word	0x0a0000b0
    1f18:	e000e100 	.word	0xe000e100
    1f1c:	20000210 	.word	0x20000210

00001f20 <_ext_irq_enable>:
{
    1f20:	b410      	push	{r4}
	uint8_t i      = 0;
    1f22:	2300      	movs	r3, #0
	for (; i < ARRAY_SIZE(_map); i++) {
    1f24:	2b03      	cmp	r3, #3
    1f26:	d80d      	bhi.n	1f44 <_ext_irq_enable+0x24>
		if (_map[i].pin == pin) {
    1f28:	461c      	mov	r4, r3
    1f2a:	4a11      	ldr	r2, [pc, #68]	; (1f70 <_ext_irq_enable+0x50>)
    1f2c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    1f30:	6852      	ldr	r2, [r2, #4]
    1f32:	4282      	cmp	r2, r0
    1f34:	d002      	beq.n	1f3c <_ext_irq_enable+0x1c>
	for (; i < ARRAY_SIZE(_map); i++) {
    1f36:	3301      	adds	r3, #1
    1f38:	b2db      	uxtb	r3, r3
    1f3a:	e7f3      	b.n	1f24 <_ext_irq_enable+0x4>
			extint = _map[i].extint;
    1f3c:	4b0c      	ldr	r3, [pc, #48]	; (1f70 <_ext_irq_enable+0x50>)
    1f3e:	f813 2034 	ldrb.w	r2, [r3, r4, lsl #3]
			break;
    1f42:	e000      	b.n	1f46 <_ext_irq_enable+0x26>
	uint8_t extint = INVALID_EXTINT_NUMBER;
    1f44:	22ff      	movs	r2, #255	; 0xff
	if (INVALID_EXTINT_NUMBER == extint) {
    1f46:	2aff      	cmp	r2, #255	; 0xff
    1f48:	d00f      	beq.n	1f6a <_ext_irq_enable+0x4a>
	if (enable) {
    1f4a:	b941      	cbnz	r1, 1f5e <_ext_irq_enable+0x3e>
		hri_eic_clear_INTEN_reg(EIC, 1ul << extint);
    1f4c:	2301      	movs	r3, #1
    1f4e:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENCLR.reg = mask;
    1f50:	4a08      	ldr	r2, [pc, #32]	; (1f74 <_ext_irq_enable+0x54>)
    1f52:	60d3      	str	r3, [r2, #12]
	((Eic *)hw)->INTFLAG.reg = mask;
    1f54:	6153      	str	r3, [r2, #20]
	return ERR_NONE;
    1f56:	2000      	movs	r0, #0
}
    1f58:	f85d 4b04 	ldr.w	r4, [sp], #4
    1f5c:	4770      	bx	lr
		hri_eic_set_INTEN_reg(EIC, 1ul << extint);
    1f5e:	2301      	movs	r3, #1
    1f60:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENSET.reg = mask;
    1f62:	4a04      	ldr	r2, [pc, #16]	; (1f74 <_ext_irq_enable+0x54>)
    1f64:	6113      	str	r3, [r2, #16]
	return ERR_NONE;
    1f66:	2000      	movs	r0, #0
    1f68:	e7f6      	b.n	1f58 <_ext_irq_enable+0x38>
		return -1;
    1f6a:	f04f 30ff 	mov.w	r0, #4294967295
    1f6e:	e7f3      	b.n	1f58 <_ext_irq_enable+0x38>
    1f70:	00005504 	.word	0x00005504
    1f74:	40002800 	.word	0x40002800

00001f78 <EIC_6_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_6_Handler(void)
{
    1f78:	b508      	push	{r3, lr}
	_ext_irq_handler();
    1f7a:	4b01      	ldr	r3, [pc, #4]	; (1f80 <EIC_6_Handler+0x8>)
    1f7c:	4798      	blx	r3
    1f7e:	bd08      	pop	{r3, pc}
    1f80:	00001d55 	.word	0x00001d55

00001f84 <EIC_7_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_7_Handler(void)
{
    1f84:	b508      	push	{r3, lr}
	_ext_irq_handler();
    1f86:	4b01      	ldr	r3, [pc, #4]	; (1f8c <EIC_7_Handler+0x8>)
    1f88:	4798      	blx	r3
    1f8a:	bd08      	pop	{r3, pc}
    1f8c:	00001d55 	.word	0x00001d55

00001f90 <EIC_9_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_9_Handler(void)
{
    1f90:	b508      	push	{r3, lr}
	_ext_irq_handler();
    1f92:	4b01      	ldr	r3, [pc, #4]	; (1f98 <EIC_9_Handler+0x8>)
    1f94:	4798      	blx	r3
    1f96:	bd08      	pop	{r3, pc}
    1f98:	00001d55 	.word	0x00001d55

00001f9c <EIC_14_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_14_Handler(void)
{
    1f9c:	b508      	push	{r3, lr}
	_ext_irq_handler();
    1f9e:	4b01      	ldr	r3, [pc, #4]	; (1fa4 <EIC_14_Handler+0x8>)
    1fa0:	4798      	blx	r3
    1fa2:	bd08      	pop	{r3, pc}
    1fa4:	00001d55 	.word	0x00001d55

00001fa8 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1fa8:	f010 0f01 	tst.w	r0, #1
    1fac:	d008      	beq.n	1fc0 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1fae:	4a17      	ldr	r2, [pc, #92]	; (200c <_gclk_init_generators_by_fref+0x64>)
    1fb0:	4b17      	ldr	r3, [pc, #92]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fb2:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    1fb4:	4b16      	ldr	r3, [pc, #88]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fb6:	685a      	ldr	r2, [r3, #4]
    1fb8:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    1fbc:	421a      	tst	r2, r3
    1fbe:	d1f9      	bne.n	1fb4 <_gclk_init_generators_by_fref+0xc>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    1fc0:	f010 0f02 	tst.w	r0, #2
    1fc4:	d008      	beq.n	1fd8 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1fc6:	4a13      	ldr	r2, [pc, #76]	; (2014 <_gclk_init_generators_by_fref+0x6c>)
    1fc8:	4b11      	ldr	r3, [pc, #68]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fca:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    1fcc:	4b10      	ldr	r3, [pc, #64]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fce:	685a      	ldr	r2, [r3, #4]
    1fd0:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    1fd4:	421a      	tst	r2, r3
    1fd6:	d1f9      	bne.n	1fcc <_gclk_init_generators_by_fref+0x24>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    1fd8:	f010 0f04 	tst.w	r0, #4
    1fdc:	d008      	beq.n	1ff0 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1fde:	4a0e      	ldr	r2, [pc, #56]	; (2018 <_gclk_init_generators_by_fref+0x70>)
    1fe0:	4b0b      	ldr	r3, [pc, #44]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fe2:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    1fe4:	4b0a      	ldr	r3, [pc, #40]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1fe6:	685a      	ldr	r2, [r3, #4]
    1fe8:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    1fec:	421a      	tst	r2, r3
    1fee:	d1f9      	bne.n	1fe4 <_gclk_init_generators_by_fref+0x3c>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    1ff0:	f010 0f08 	tst.w	r0, #8
    1ff4:	d008      	beq.n	2008 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1ff6:	4a09      	ldr	r2, [pc, #36]	; (201c <_gclk_init_generators_by_fref+0x74>)
    1ff8:	4b05      	ldr	r3, [pc, #20]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1ffa:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    1ffc:	4b04      	ldr	r3, [pc, #16]	; (2010 <_gclk_init_generators_by_fref+0x68>)
    1ffe:	685a      	ldr	r2, [r3, #4]
    2000:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2004:	421a      	tst	r2, r3
    2006:	d1f9      	bne.n	1ffc <_gclk_init_generators_by_fref+0x54>
    2008:	4770      	bx	lr
    200a:	bf00      	nop
    200c:	00020107 	.word	0x00020107
    2010:	40001c00 	.word	0x40001c00
    2014:	00020b07 	.word	0x00020b07
    2018:	00010105 	.word	0x00010105
    201c:	00100106 	.word	0x00100106

00002020 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2020:	2201      	movs	r2, #1
    2022:	4b01      	ldr	r3, [pc, #4]	; (2028 <_mclk_init+0x8>)
    2024:	715a      	strb	r2, [r3, #5]
    2026:	4770      	bx	lr
    2028:	40000800 	.word	0x40000800

0000202c <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    202c:	4b06      	ldr	r3, [pc, #24]	; (2048 <_osc32kctrl_init_sources+0x1c>)
    202e:	f242 228e 	movw	r2, #8846	; 0x228e
    2032:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2034:	2200      	movs	r2, #0
    2036:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2038:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    203a:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    203c:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2040:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2042:	2201      	movs	r2, #1
    2044:	741a      	strb	r2, [r3, #16]
    2046:	4770      	bx	lr
    2048:	40001400 	.word	0x40001400

0000204c <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    204c:	4770      	bx	lr
	...

00002050 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2050:	4a49      	ldr	r2, [pc, #292]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    2052:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2054:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2058:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    205c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    205e:	4b46      	ldr	r3, [pc, #280]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    2060:	685a      	ldr	r2, [r3, #4]
    2062:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2066:	421a      	tst	r2, r3
    2068:	d1f9      	bne.n	205e <_oscctrl_init_referenced_generators+0xe>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    206a:	4b43      	ldr	r3, [pc, #268]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    206c:	685b      	ldr	r3, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    206e:	f013 0f04 	tst.w	r3, #4
    2072:	d1fa      	bne.n	206a <_oscctrl_init_referenced_generators+0x1a>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2074:	4b41      	ldr	r3, [pc, #260]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2076:	2200      	movs	r2, #0
    2078:	771a      	strb	r2, [r3, #28]
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    207a:	2142      	movs	r1, #66	; 0x42
    207c:	4a3e      	ldr	r2, [pc, #248]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    207e:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2082:	4a3f      	ldr	r2, [pc, #252]	; (2180 <_oscctrl_init_referenced_generators+0x130>)
    2084:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2086:	4b3d      	ldr	r3, [pc, #244]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2088:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    208c:	f013 0f10 	tst.w	r3, #16
    2090:	d1f9      	bne.n	2086 <_oscctrl_init_referenced_generators+0x36>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2092:	2200      	movs	r2, #0
    2094:	4b39      	ldr	r3, [pc, #228]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2096:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    209a:	4b38      	ldr	r3, [pc, #224]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    209c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    20a0:	f013 0f04 	tst.w	r3, #4
    20a4:	d1f9      	bne.n	209a <_oscctrl_init_referenced_generators+0x4a>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    20a6:	2202      	movs	r2, #2
    20a8:	4b34      	ldr	r3, [pc, #208]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20aa:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20ac:	4b33      	ldr	r3, [pc, #204]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    20b2:	f013 0f02 	tst.w	r3, #2
    20b6:	d1f9      	bne.n	20ac <_oscctrl_init_referenced_generators+0x5c>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    20b8:	4b30      	ldr	r3, [pc, #192]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    20bc:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20be:	4b2f      	ldr	r3, [pc, #188]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20c0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    20c4:	f013 0f08 	tst.w	r3, #8
    20c8:	d1f9      	bne.n	20be <_oscctrl_init_referenced_generators+0x6e>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    20ca:	2281      	movs	r2, #129	; 0x81
    20cc:	4b2b      	ldr	r3, [pc, #172]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20ce:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    20d2:	4b2a      	ldr	r3, [pc, #168]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20d4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    20d8:	f013 0f04 	tst.w	r3, #4
    20dc:	d1f9      	bne.n	20d2 <_oscctrl_init_referenced_generators+0x82>
    20de:	2243      	movs	r2, #67	; 0x43
    20e0:	4b25      	ldr	r3, [pc, #148]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    20e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    20e6:	2227      	movs	r2, #39	; 0x27
    20e8:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    20ec:	635a      	str	r2, [r3, #52]	; 0x34
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    20ee:	4b23      	ldr	r3, [pc, #140]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    20f2:	f013 0f06 	tst.w	r3, #6
    20f6:	d1fa      	bne.n	20ee <_oscctrl_init_referenced_generators+0x9e>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    20f8:	4b20      	ldr	r3, [pc, #128]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    20fa:	2200      	movs	r2, #0
    20fc:	639a      	str	r2, [r3, #56]	; 0x38
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    20fe:	2202      	movs	r2, #2
    2100:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    2104:	4b1d      	ldr	r3, [pc, #116]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    2108:	f013 0f02 	tst.w	r3, #2
    210c:	d1fa      	bne.n	2104 <_oscctrl_init_referenced_generators+0xb4>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    210e:	4b1b      	ldr	r3, [pc, #108]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2110:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2114:	f013 0f01 	tst.w	r3, #1
    2118:	d027      	beq.n	216a <_oscctrl_init_referenced_generators+0x11a>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    211a:	4b18      	ldr	r3, [pc, #96]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    211c:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    211e:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2122:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2126:	d1f8      	bne.n	211a <_oscctrl_init_referenced_generators+0xca>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    2128:	4b14      	ldr	r3, [pc, #80]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
#endif
#endif

#if CONF_FDPLL0_CONFIG == 1
#if CONF_FDPLL0_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 0) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 0)))
    212c:	f013 0f01 	tst.w	r3, #1
    2130:	d104      	bne.n	213c <_oscctrl_init_referenced_generators+0xec>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    2132:	4b12      	ldr	r3, [pc, #72]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    2134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2136:	f013 0f02 	tst.w	r3, #2
    213a:	d0f5      	beq.n	2128 <_oscctrl_init_referenced_generators+0xd8>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    213c:	4b0e      	ldr	r3, [pc, #56]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    213e:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2140:	2b00      	cmp	r3, #0
    2142:	d1fb      	bne.n	213c <_oscctrl_init_referenced_generators+0xec>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2144:	4a0c      	ldr	r2, [pc, #48]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    2146:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2148:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    214c:	f043 0307 	orr.w	r3, r3, #7
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2150:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2152:	4b09      	ldr	r3, [pc, #36]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    2154:	685a      	ldr	r2, [r3, #4]
    2156:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    215a:	421a      	tst	r2, r3
    215c:	d1f9      	bne.n	2152 <_oscctrl_init_referenced_generators+0x102>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    215e:	4b06      	ldr	r3, [pc, #24]	; (2178 <_oscctrl_init_referenced_generators+0x128>)
    2160:	685b      	ldr	r3, [r3, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2162:	f013 0f04 	tst.w	r3, #4
    2166:	d1fa      	bne.n	215e <_oscctrl_init_referenced_generators+0x10e>
		;
#endif
	(void)hw;
}
    2168:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    216a:	4b04      	ldr	r3, [pc, #16]	; (217c <_oscctrl_init_referenced_generators+0x12c>)
    216c:	691b      	ldr	r3, [r3, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    216e:	f413 7f80 	tst.w	r3, #256	; 0x100
    2172:	d0fa      	beq.n	216a <_oscctrl_init_referenced_generators+0x11a>
    2174:	e7d8      	b.n	2128 <_oscctrl_init_referenced_generators+0xd8>
    2176:	bf00      	nop
    2178:	40001c00 	.word	0x40001c00
    217c:	40001000 	.word	0x40001000
    2180:	7c7f05b9 	.word	0x7c7f05b9

00002184 <_pcc_dma_transfer_done>:
/*!< Pointer to hpl device */
static struct _camera_async_device *_pcc_dev = NULL;

struct _dma_resource *resource;
static void           _pcc_dma_transfer_done(struct _dma_resource *resource)
{
    2184:	b508      	push	{r3, lr}
	struct _camera_async_device *dev = (struct _camera_async_device *)resource->back;
    2186:	6880      	ldr	r0, [r0, #8]
	dev->capture_done(dev, 0);
    2188:	6803      	ldr	r3, [r0, #0]
    218a:	2100      	movs	r1, #0
    218c:	4798      	blx	r3
    218e:	bd08      	pop	{r3, pc}

00002190 <_camera_async_init>:
}

void _camera_async_init(struct _camera_async_device *const device, void *const hw)
{
    2190:	b538      	push	{r3, r4, r5, lr}
    2192:	4604      	mov	r4, r0
	uint32_t data = 0;
	device->hw    = hw;
    2194:	60c1      	str	r1, [r0, #12]
}

static inline void hri_pcc_write_MR_reg(const void *const hw, hri_pcc_mr_reg_t data)
{
	PCC_CRITICAL_SECTION_ENTER();
	((Pcc *)hw)->MR.reg = data;
    2196:	4b07      	ldr	r3, [pc, #28]	; (21b4 <_camera_async_init+0x24>)
    2198:	600b      	str	r3, [r1, #0]
	data = PCC_MR_CID(0x3) | PCC_MR_ISIZE(CONF_PCC_ISIZE) | CONF_PCC_FRSTS << PCC_MR_FRSTS_Pos
	       | CONF_PCC_HALFS << PCC_MR_HALFS_Pos | CONF_PCC_ALWYS << PCC_MR_ALWYS_Pos
	       | CONF_PCC_SCALE << PCC_MR_SCALE_Pos | PCC_MR_DSIZE(CONF_PCC_DSIZE);
	hri_pcc_write_MR_reg(device->hw, data);

	_pcc_dev = device;
    219a:	4b07      	ldr	r3, [pc, #28]	; (21b8 <_camera_async_init+0x28>)
    219c:	6018      	str	r0, [r3, #0]

	_dma_get_channel_resource(&resource, CONF_PCC_DMA_CHANNEL);
    219e:	4d07      	ldr	r5, [pc, #28]	; (21bc <_camera_async_init+0x2c>)
    21a0:	2100      	movs	r1, #0
    21a2:	4628      	mov	r0, r5
    21a4:	4b06      	ldr	r3, [pc, #24]	; (21c0 <_camera_async_init+0x30>)
    21a6:	4798      	blx	r3
	resource->back                 = device;
    21a8:	682b      	ldr	r3, [r5, #0]
    21aa:	609c      	str	r4, [r3, #8]
	resource->dma_cb.transfer_done = _pcc_dma_transfer_done;
    21ac:	4a05      	ldr	r2, [pc, #20]	; (21c4 <_camera_async_init+0x34>)
    21ae:	601a      	str	r2, [r3, #0]
    21b0:	bd38      	pop	{r3, r4, r5, pc}
    21b2:	bf00      	nop
    21b4:	c0000020 	.word	0xc0000020
    21b8:	20000214 	.word	0x20000214
    21bc:	20000b60 	.word	0x20000b60
    21c0:	00001d05 	.word	0x00001d05
    21c4:	00002185 	.word	0x00002185

000021c8 <PCC_Handler>:
	_dma_set_data_amount(CONF_PCC_DMA_CHANNEL, CONF_PCC_DMA_FRAME_SIZE);
	_dma_enable_transaction(CONF_PCC_DMA_CHANNEL, false);
}

void PCC_Handler(void)
{
    21c8:	b500      	push	{lr}
    21ca:	b083      	sub	sp, #12
	void *const       hw       = _pcc_dev->hw;
    21cc:	4b08      	ldr	r3, [pc, #32]	; (21f0 <PCC_Handler+0x28>)
    21ce:	6818      	ldr	r0, [r3, #0]
    21d0:	68c3      	ldr	r3, [r0, #12]
	return ((Pcc *)hw)->ISR.reg;
    21d2:	691a      	ldr	r2, [r3, #16]
	volatile uint32_t int_mask = hri_pcc_read_ISR_reg(hw);
    21d4:	9201      	str	r2, [sp, #4]
	((Pcc *)hw)->IDR.reg = PCC_IMR_DRDY;
    21d6:	2201      	movs	r2, #1
    21d8:	609a      	str	r2, [r3, #8]
	hri_pcc_clear_IMR_DRDY_bit(hw);

	if (int_mask & PCC_ISR_DRDY) {
    21da:	9b01      	ldr	r3, [sp, #4]
    21dc:	f013 0f01 	tst.w	r3, #1
    21e0:	d003      	beq.n	21ea <PCC_Handler+0x22>
		if (_pcc_dev->capture_done) {
    21e2:	6803      	ldr	r3, [r0, #0]
    21e4:	b10b      	cbz	r3, 21ea <PCC_Handler+0x22>
			_pcc_dev->capture_done(_pcc_dev, 0);
    21e6:	2100      	movs	r1, #0
    21e8:	4798      	blx	r3
		}
	} else {
		return;
	}
}
    21ea:	b003      	add	sp, #12
    21ec:	f85d fb04 	ldr.w	pc, [sp], #4
    21f0:	20000214 	.word	0x20000214

000021f4 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    21f4:	b500      	push	{lr}
    21f6:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    21f8:	4b0d      	ldr	r3, [pc, #52]	; (2230 <RAMECC_Handler+0x3c>)
    21fa:	789b      	ldrb	r3, [r3, #2]
    21fc:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    21fe:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2200:	9b01      	ldr	r3, [sp, #4]
    2202:	f013 0f02 	tst.w	r3, #2
    2206:	d006      	beq.n	2216 <RAMECC_Handler+0x22>
    2208:	4b0a      	ldr	r3, [pc, #40]	; (2234 <RAMECC_Handler+0x40>)
    220a:	681b      	ldr	r3, [r3, #0]
    220c:	b11b      	cbz	r3, 2216 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    220e:	4a08      	ldr	r2, [pc, #32]	; (2230 <RAMECC_Handler+0x3c>)
    2210:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2212:	4798      	blx	r3
    2214:	e009      	b.n	222a <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2216:	9b01      	ldr	r3, [sp, #4]
    2218:	f013 0f01 	tst.w	r3, #1
    221c:	d005      	beq.n	222a <RAMECC_Handler+0x36>
    221e:	4b05      	ldr	r3, [pc, #20]	; (2234 <RAMECC_Handler+0x40>)
    2220:	685b      	ldr	r3, [r3, #4]
    2222:	b113      	cbz	r3, 222a <RAMECC_Handler+0x36>
    2224:	4a02      	ldr	r2, [pc, #8]	; (2230 <RAMECC_Handler+0x3c>)
    2226:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2228:	4798      	blx	r3
	} else {
		return;
	}
}
    222a:	b003      	add	sp, #12
    222c:	f85d fb04 	ldr.w	pc, [sp], #4
    2230:	41020000 	.word	0x41020000
    2234:	20000b64 	.word	0x20000b64

00002238 <_mci_set_speed>:
 * \param hw       The pointer to MCI hardware instance
 * \param speed    SDHC clock speed in Hz.
 * \param prog_clock_mode     Use programmable clock mode
 */
static void _mci_set_speed(const void *const hw, uint32_t speed, uint8_t prog_clock_mode)
{
    2238:	b410      	push	{r4}
}

static inline bool hri_sdhc_get_CCR_SDCLKEN_bit(const void *const hw)
{
	uint16_t tmp;
	tmp = ((Sdhc *)hw)->CCR.reg;
    223a:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
	uint32_t div;
	uint32_t clkbase;
	uint32_t clkmul;

	if (hri_sdhc_get_CCR_SDCLKEN_bit(hw)) {
    223c:	f013 0f04 	tst.w	r3, #4
    2240:	d009      	beq.n	2256 <_mci_set_speed+0x1e>
	return ((Sdhc *)hw)->PSR.reg;
    2242:	6a44      	ldr	r4, [r0, #36]	; 0x24
		while (hri_sdhc_read_PSR_reg(hw) & (SDHC_PSR_CMDINHC_CANNOT | SDHC_PSR_CMDINHD_CANNOT))
    2244:	f014 0f03 	tst.w	r4, #3
    2248:	d1fb      	bne.n	2242 <_mci_set_speed+0xa>
}

static inline void hri_sdhc_clear_CCR_SDCLKEN_bit(const void *const hw)
{
	SDHC_CRITICAL_SECTION_ENTER();
	((Sdhc *)hw)->CCR.reg &= ~SDHC_CCR_SDCLKEN;
    224a:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
    224c:	b2a4      	uxth	r4, r4
    224e:	f024 0404 	bic.w	r4, r4, #4
    2252:	b2a4      	uxth	r4, r4
    2254:	8584      	strh	r4, [r0, #44]	; 0x2c
	return (((Sdhc *)hw)->CA1R.reg & SDHC_CA1R_CLKMULT_Msk) >> SDHC_CA1R_CLKMULT_Pos;
    2256:	6c44      	ldr	r4, [r0, #68]	; 0x44
    2258:	f3c4 4407 	ubfx	r4, r4, #16, #8
	//	clkbase = hri_sdhc_read_CA0R_BASECLKF_bf(hw);
	clkbase = CONF_BASE_FREQUENCY;
	clkmul  = hri_sdhc_read_CA1R_CLKMULT_bf(hw);

	/* If programmable clock mode is enabled, baseclk is divided by 2 */
	if (clkmul > 0) {
    225c:	2c00      	cmp	r4, #0
    225e:	d135      	bne.n	22cc <_mci_set_speed+0x94>
	clkbase = CONF_BASE_FREQUENCY;
    2260:	4b22      	ldr	r3, [pc, #136]	; (22ec <_mci_set_speed+0xb4>)
		clkbase = clkbase / 2;
	}
	if (prog_clock_mode == 0) {
    2262:	2a00      	cmp	r2, #0
    2264:	d134      	bne.n	22d0 <_mci_set_speed+0x98>
}

static inline void hri_sdhc_clear_CCR_CLKGSEL_bit(const void *const hw)
{
	SDHC_CRITICAL_SECTION_ENTER();
	((Sdhc *)hw)->CCR.reg &= ~SDHC_CCR_CLKGSEL;
    2266:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2268:	b292      	uxth	r2, r2
    226a:	f022 0220 	bic.w	r2, r2, #32
    226e:	b292      	uxth	r2, r2
    2270:	8582      	strh	r2, [r0, #44]	; 0x2c
		/* divided clock mode */
		hri_sdhc_clear_CCR_CLKGSEL_bit(hw);
		/* speed = Base Clock / 2*div */
		div = (clkbase / speed) / 2;
    2272:	fbb3 f1f1 	udiv	r1, r3, r1
    2276:	0849      	lsrs	r1, r1, #1
	tmp = ((Sdhc *)hw)->HC1R.reg;
    2278:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
		}
	}

	/* Specific constraint for SDHC/SDMMC IP
	The clock divider (DIV) in SDMMC_CCR must be set to a value different from 0 when HSEN is 1. */
	if ((hri_sdhc_get_HC1R_HSEN_bit(hw)) && (div == 0)) {
    227c:	f013 0f04 	tst.w	r3, #4
    2280:	d001      	beq.n	2286 <_mci_set_speed+0x4e>
    2282:	b901      	cbnz	r1, 2286 <_mci_set_speed+0x4e>
		div = 1;
    2284:	2101      	movs	r1, #1
	}

	/* Set clock divider */
	hri_sdhc_write_CCR_SDCLKFSEL_bf(hw, div & 0xFF);
    2286:	b28a      	uxth	r2, r1

static inline void hri_sdhc_write_CCR_SDCLKFSEL_bf(const void *const hw, hri_sdhc_ccr_reg_t data)
{
	uint16_t tmp;
	SDHC_CRITICAL_SECTION_ENTER();
	tmp = ((Sdhc *)hw)->CCR.reg;
    2288:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
	tmp &= ~SDHC_CCR_SDCLKFSEL_Msk;
    228a:	b2db      	uxtb	r3, r3
	tmp |= SDHC_CCR_SDCLKFSEL(data);
    228c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2290:	b29b      	uxth	r3, r3
	((Sdhc *)hw)->CCR.reg = tmp;
    2292:	8583      	strh	r3, [r0, #44]	; 0x2c
	hri_sdhc_write_CCR_USDCLKFSEL_bf(hw, div >> 8);
    2294:	f3c1 210f 	ubfx	r1, r1, #8, #16
	tmp = ((Sdhc *)hw)->CCR.reg;
    2298:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
    229a:	b29b      	uxth	r3, r3
	tmp &= ~SDHC_CCR_USDCLKFSEL_Msk;
    229c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	tmp |= SDHC_CCR_USDCLKFSEL(data);
    22a0:	0189      	lsls	r1, r1, #6
    22a2:	f001 01c0 	and.w	r1, r1, #192	; 0xc0
    22a6:	4319      	orrs	r1, r3
	((Sdhc *)hw)->CCR.reg = tmp;
    22a8:	8581      	strh	r1, [r0, #44]	; 0x2c
	((Sdhc *)hw)->CCR.reg |= SDHC_CCR_INTCLKEN;
    22aa:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
    22ac:	b29b      	uxth	r3, r3
    22ae:	f043 0301 	orr.w	r3, r3, #1
    22b2:	8583      	strh	r3, [r0, #44]	; 0x2c
	tmp = ((Sdhc *)hw)->CCR.reg;
    22b4:	8d83      	ldrh	r3, [r0, #44]	; 0x2c

	hri_sdhc_set_CCR_INTCLKEN_bit(hw);
	/* Repeat this step until Clock Stable is 1 */
	while (hri_sdhc_get_CCR_INTCLKS_bit(hw) == 0)
    22b6:	f013 0f02 	tst.w	r3, #2
    22ba:	d0fb      	beq.n	22b4 <_mci_set_speed+0x7c>
	((Sdhc *)hw)->CCR.reg |= SDHC_CCR_SDCLKEN;
    22bc:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
    22be:	b29b      	uxth	r3, r3
    22c0:	f043 0304 	orr.w	r3, r3, #4
    22c4:	8583      	strh	r3, [r0, #44]	; 0x2c
		;
	/* Output the clock to the card -- Set SD Clock Enable */
	hri_sdhc_set_CCR_SDCLKEN_bit(hw);
}
    22c6:	f85d 4b04 	ldr.w	r4, [sp], #4
    22ca:	4770      	bx	lr
		clkbase = clkbase / 2;
    22cc:	4b08      	ldr	r3, [pc, #32]	; (22f0 <_mci_set_speed+0xb8>)
    22ce:	e7c8      	b.n	2262 <_mci_set_speed+0x2a>
	((Sdhc *)hw)->CCR.reg |= SDHC_CCR_CLKGSEL;
    22d0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    22d2:	b292      	uxth	r2, r2
    22d4:	f042 0220 	orr.w	r2, r2, #32
    22d8:	8582      	strh	r2, [r0, #44]	; 0x2c
		div = (clkbase * (clkmul + 1)) / speed;
    22da:	fb04 3303 	mla	r3, r4, r3, r3
    22de:	fbb3 f1f1 	udiv	r1, r3, r1
		if (div > 0) {
    22e2:	2900      	cmp	r1, #0
    22e4:	d0c8      	beq.n	2278 <_mci_set_speed+0x40>
			div = div - 1;
    22e6:	3901      	subs	r1, #1
    22e8:	e7c6      	b.n	2278 <_mci_set_speed+0x40>
    22ea:	bf00      	nop
    22ec:	0393a000 	.word	0x0393a000
    22f0:	01c9d000 	.word	0x01c9d000

000022f4 <_mci_reset>:
{
    22f4:	b510      	push	{r4, lr}
	ASSERT(hw);
    22f6:	4604      	mov	r4, r0
    22f8:	2234      	movs	r2, #52	; 0x34
    22fa:	4906      	ldr	r1, [pc, #24]	; (2314 <_mci_reset+0x20>)
    22fc:	3000      	adds	r0, #0
    22fe:	bf18      	it	ne
    2300:	2001      	movne	r0, #1
    2302:	4b05      	ldr	r3, [pc, #20]	; (2318 <_mci_reset+0x24>)
    2304:	4798      	blx	r3
}

static inline void hri_sdhc_set_SRR_SWRSTCMD_bit(const void *const hw)
{
	SDHC_CRITICAL_SECTION_ENTER();
	((Sdhc *)hw)->SRR.reg |= SDHC_SRR_SWRSTCMD;
    2306:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    230a:	f043 0302 	orr.w	r3, r3, #2
    230e:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
    2312:	bd10      	pop	{r4, pc}
    2314:	0000553c 	.word	0x0000553c
    2318:	00001671 	.word	0x00001671

0000231c <_mci_wait_busy>:
 *
 * \param hw       The pointer to MCI hardware instance
 * \return true if success, otherwise false
 */
static bool _mci_wait_busy(const void *const hw)
{
    231c:	b510      	push	{r4, lr}
	uint32_t busy_wait = 0xFFFFFFFF;
	uint32_t psr;

	ASSERT(hw);
    231e:	4604      	mov	r4, r0
    2320:	227f      	movs	r2, #127	; 0x7f
    2322:	490b      	ldr	r1, [pc, #44]	; (2350 <_mci_wait_busy+0x34>)
    2324:	3000      	adds	r0, #0
    2326:	bf18      	it	ne
    2328:	2001      	movne	r0, #1
    232a:	4b0a      	ldr	r3, [pc, #40]	; (2354 <_mci_wait_busy+0x38>)
    232c:	4798      	blx	r3
	uint32_t busy_wait = 0xFFFFFFFF;
    232e:	f04f 33ff 	mov.w	r3, #4294967295
	return ((Sdhc *)hw)->PSR.reg;
    2332:	6a62      	ldr	r2, [r4, #36]	; 0x24

	do {
		psr = hri_sdhc_read_PSR_reg(hw);

		if (busy_wait-- == 0) {
    2334:	1e59      	subs	r1, r3, #1
    2336:	b12b      	cbz	r3, 2344 <_mci_wait_busy+0x28>
    2338:	460b      	mov	r3, r1
			_mci_reset(hw);
			return false;
		}
	} while (!(psr & SDHC_PSR_DATLL(1)));
    233a:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
    233e:	d0f8      	beq.n	2332 <_mci_wait_busy+0x16>
	return true;
    2340:	2001      	movs	r0, #1
}
    2342:	bd10      	pop	{r4, pc}
			_mci_reset(hw);
    2344:	4620      	mov	r0, r4
    2346:	4b04      	ldr	r3, [pc, #16]	; (2358 <_mci_wait_busy+0x3c>)
    2348:	4798      	blx	r3
			return false;
    234a:	2000      	movs	r0, #0
    234c:	bd10      	pop	{r4, pc}
    234e:	bf00      	nop
    2350:	0000553c 	.word	0x0000553c
    2354:	00001671 	.word	0x00001671
    2358:	000022f5 	.word	0x000022f5

0000235c <_mci_send_cmd_execute>:
 * \param arg        Argument of the command
 *
 * \return true if success, otherwise false
 */
static bool _mci_send_cmd_execute(const void *const hw, uint32_t cmdr, uint32_t cmd, uint32_t arg)
{
    235c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    235e:	460f      	mov	r7, r1
    2360:	4615      	mov	r5, r2
    2362:	461e      	mov	r6, r3
	uint32_t sr;
	ASSERT(hw);
    2364:	4604      	mov	r4, r0
    2366:	2299      	movs	r2, #153	; 0x99
    2368:	4934      	ldr	r1, [pc, #208]	; (243c <_mci_send_cmd_execute+0xe0>)
    236a:	3000      	adds	r0, #0
    236c:	bf18      	it	ne
    236e:	2001      	movne	r0, #1
    2370:	4b33      	ldr	r3, [pc, #204]	; (2440 <_mci_send_cmd_execute+0xe4>)
    2372:	4798      	blx	r3

	cmdr |= SDHC_CR_CMDIDX(cmd) | SDHC_CR_CMDTYP_NORMAL;
    2374:	0229      	lsls	r1, r5, #8
    2376:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
    237a:	4339      	orrs	r1, r7

	if (cmd & MCI_RESP_PRESENT) {
    237c:	f415 7f80 	tst.w	r5, #256	; 0x100
    2380:	d004      	beq.n	238c <_mci_send_cmd_execute+0x30>

		if (cmd & MCI_RESP_136) {
    2382:	f415 6f00 	tst.w	r5, #2048	; 0x800
    2386:	d00e      	beq.n	23a6 <_mci_send_cmd_execute+0x4a>
			cmdr |= SDHC_CR_RESPTYP_136_BIT;
    2388:	f041 0101 	orr.w	r1, r1, #1
		} else {
			cmdr |= SDHC_CR_RESPTYP_48_BIT;
		}
	}

	if (cmd & MCI_CMD_OPENDRAIN) {
    238c:	f415 4f80 	tst.w	r5, #16384	; 0x4000
    2390:	d012      	beq.n	23b8 <_mci_send_cmd_execute+0x5c>
}

static inline void hri_sdhc_set_MC1R_OPD_bit(const void *const hw)
{
	SDHC_CRITICAL_SECTION_ENTER();
	((Sdhc *)hw)->MC1R.reg |= SDHC_MC1R_OPD;
    2392:	f894 3204 	ldrb.w	r3, [r4, #516]	; 0x204
    2396:	f043 0310 	orr.w	r3, r3, #16
    239a:	f884 3204 	strb.w	r3, [r4, #516]	; 0x204
	((Sdhc *)hw)->ARG1R.reg = data;
    239e:	60a6      	str	r6, [r4, #8]
	} else {
		hri_sdhc_clear_MC1R_OPD_bit(hw);
	}

	hri_sdhc_write_ARG1R_reg(hw, arg);
	hri_sdhc_write_CR_reg(hw, cmdr);
    23a0:	b28b      	uxth	r3, r1
	((Sdhc *)hw)->CR.reg = data;
    23a2:	81e3      	strh	r3, [r4, #14]
    23a4:	e017      	b.n	23d6 <_mci_send_cmd_execute+0x7a>
		} else if (cmd & MCI_RESP_BUSY) {
    23a6:	f415 5f00 	tst.w	r5, #8192	; 0x2000
    23aa:	d002      	beq.n	23b2 <_mci_send_cmd_execute+0x56>
			cmdr |= SDHC_CR_RESPTYP_48_BIT_BUSY;
    23ac:	f041 0103 	orr.w	r1, r1, #3
    23b0:	e7ec      	b.n	238c <_mci_send_cmd_execute+0x30>
			cmdr |= SDHC_CR_RESPTYP_48_BIT;
    23b2:	f041 0102 	orr.w	r1, r1, #2
    23b6:	e7e9      	b.n	238c <_mci_send_cmd_execute+0x30>
}

static inline void hri_sdhc_clear_MC1R_OPD_bit(const void *const hw)
{
	SDHC_CRITICAL_SECTION_ENTER();
	((Sdhc *)hw)->MC1R.reg &= ~SDHC_MC1R_OPD;
    23b8:	f894 3204 	ldrb.w	r3, [r4, #516]	; 0x204
    23bc:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    23c0:	f884 3204 	strb.w	r3, [r4, #516]	; 0x204
    23c4:	e7eb      	b.n	239e <_mci_send_cmd_execute+0x42>
				_mci_reset(hw);
				hri_sdhc_set_EISTR_reg(hw, SDHC_EISTR_MASK);
				return false;
			}
		} else {
			if (sr
    23c6:	f240 227f 	movw	r2, #639	; 0x27f
    23ca:	4213      	tst	r3, r2
    23cc:	d118      	bne.n	2400 <_mci_send_cmd_execute+0xa4>
	tmp = ((Sdhc *)hw)->NISTR.reg;
    23ce:	8e23      	ldrh	r3, [r4, #48]	; 0x30
				_mci_reset(hw);
				hri_sdhc_set_EISTR_reg(hw, SDHC_EISTR_MASK);
				return false;
			}
		}
	} while (!hri_sdhc_get_NISTR_CMDC_bit(hw));
    23d0:	f013 0f01 	tst.w	r3, #1
    23d4:	d120      	bne.n	2418 <_mci_send_cmd_execute+0xbc>
	return ((Sdhc *)hw)->EISTR.reg;
    23d6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    23d8:	b29b      	uxth	r3, r3
		if (cmd & MCI_RESP_CRC) {
    23da:	f415 5f80 	tst.w	r5, #4096	; 0x1000
    23de:	d0f2      	beq.n	23c6 <_mci_send_cmd_execute+0x6a>
			if (sr
    23e0:	f240 225d 	movw	r2, #605	; 0x25d
    23e4:	4213      	tst	r3, r2
    23e6:	d0f2      	beq.n	23ce <_mci_send_cmd_execute+0x72>
				_mci_reset(hw);
    23e8:	4620      	mov	r0, r4
    23ea:	4b16      	ldr	r3, [pc, #88]	; (2444 <_mci_send_cmd_execute+0xe8>)
    23ec:	4798      	blx	r3
	((Sdhc *)hw)->EISTR.reg |= mask;
    23ee:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    23f0:	b29b      	uxth	r3, r3
    23f2:	ea6f 2393 	mvn.w	r3, r3, lsr #10
    23f6:	ea6f 2383 	mvn.w	r3, r3, lsl #10
    23fa:	8663      	strh	r3, [r4, #50]	; 0x32
				return false;
    23fc:	2000      	movs	r0, #0
    23fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				_mci_reset(hw);
    2400:	4620      	mov	r0, r4
    2402:	4b10      	ldr	r3, [pc, #64]	; (2444 <_mci_send_cmd_execute+0xe8>)
    2404:	4798      	blx	r3
    2406:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2408:	b29b      	uxth	r3, r3
    240a:	ea6f 2393 	mvn.w	r3, r3, lsr #10
    240e:	ea6f 2383 	mvn.w	r3, r3, lsl #10
    2412:	8663      	strh	r3, [r4, #50]	; 0x32
				return false;
    2414:	2000      	movs	r0, #0
    2416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!(cmdr & SDHC_CR_DPSEL_DATA)) {
    2418:	f011 0f20 	tst.w	r1, #32
    241c:	d104      	bne.n	2428 <_mci_send_cmd_execute+0xcc>
	((Sdhc *)hw)->NISTR.reg |= SDHC_NISTR_CMDC;
    241e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2420:	b29b      	uxth	r3, r3
    2422:	f043 0301 	orr.w	r3, r3, #1
    2426:	8623      	strh	r3, [r4, #48]	; 0x30
		hri_sdhc_set_NISTR_CMDC_bit(hw);
	}
	if (cmd & MCI_RESP_BUSY) {
    2428:	f415 5f00 	tst.w	r5, #8192	; 0x2000
    242c:	d101      	bne.n	2432 <_mci_send_cmd_execute+0xd6>
		if (!_mci_wait_busy(hw)) {
			return false;
		}
	}

	return true;
    242e:	2001      	movs	r0, #1
}
    2430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!_mci_wait_busy(hw)) {
    2432:	4620      	mov	r0, r4
    2434:	4b04      	ldr	r3, [pc, #16]	; (2448 <_mci_send_cmd_execute+0xec>)
    2436:	4798      	blx	r3
    2438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    243a:	bf00      	nop
    243c:	0000553c 	.word	0x0000553c
    2440:	00001671 	.word	0x00001671
    2444:	000022f5 	.word	0x000022f5
    2448:	0000231d 	.word	0x0000231d

0000244c <_mci_sync_init>:

/**
 *  \brief Initialize MCI low level driver.
 */
int32_t _mci_sync_init(struct _mci_sync_device *const mci_dev, void *const hw)
{
    244c:	b538      	push	{r3, r4, r5, lr}
    244e:	460c      	mov	r4, r1
	ASSERT(mci_dev && hw);
    2450:	4605      	mov	r5, r0
    2452:	b348      	cbz	r0, 24a8 <_mci_sync_init+0x5c>
    2454:	b331      	cbz	r1, 24a4 <_mci_sync_init+0x58>
    2456:	2001      	movs	r0, #1
    2458:	22d8      	movs	r2, #216	; 0xd8
    245a:	4914      	ldr	r1, [pc, #80]	; (24ac <_mci_sync_init+0x60>)
    245c:	4b14      	ldr	r3, [pc, #80]	; (24b0 <_mci_sync_init+0x64>)
    245e:	4798      	blx	r3

	mci_dev->hw = hw;
    2460:	602c      	str	r4, [r5, #0]
	((Sdhc *)hw)->SRR.reg |= SDHC_SRR_SWRSTALL;
    2462:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    2466:	f043 0301 	orr.w	r3, r3, #1
    246a:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	tmp = ((Sdhc *)hw)->SRR.reg;
    246e:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f

	hri_sdhc_set_SRR_SWRSTALL_bit(hw);
	while (hri_sdhc_get_SRR_SWRSTALL_bit(hw))
    2472:	f013 0f01 	tst.w	r3, #1
    2476:	d1fa      	bne.n	246e <_mci_sync_init+0x22>
	((Sdhc *)hw)->TCR.reg = data;
    2478:	230e      	movs	r3, #14
    247a:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
	((Sdhc *)hw)->PCR.reg = data;
    247e:	230f      	movs	r3, #15
    2480:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	((Sdhc *)hw)->NISTER.reg |= mask;
    2484:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2486:	b29b      	uxth	r3, r3
    2488:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    248c:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    2490:	86a3      	strh	r3, [r4, #52]	; 0x34
	((Sdhc *)hw)->EISTER.reg |= mask;
    2492:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
    2494:	b29b      	uxth	r3, r3
    2496:	ea6f 2393 	mvn.w	r3, r3, lsr #10
    249a:	ea6f 2383 	mvn.w	r3, r3, lsl #10
    249e:	86e3      	strh	r3, [r4, #54]	; 0x36

	hri_sdhc_set_NISTER_reg(hw, SDHC_NISTER_MASK);
	hri_sdhc_set_EISTER_reg(hw, SDHC_EISTER_MASK);

	return ERR_NONE;
}
    24a0:	2000      	movs	r0, #0
    24a2:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(mci_dev && hw);
    24a4:	2000      	movs	r0, #0
    24a6:	e7d7      	b.n	2458 <_mci_sync_init+0xc>
    24a8:	2000      	movs	r0, #0
    24aa:	e7d5      	b.n	2458 <_mci_sync_init+0xc>
    24ac:	0000553c 	.word	0x0000553c
    24b0:	00001671 	.word	0x00001671

000024b4 <_mci_sync_select_device>:
/**
 *  \brief Select a device and initialize it
 */
int32_t _mci_sync_select_device(struct _mci_sync_device *const mci_dev, uint8_t slot, uint32_t clock, uint8_t bus_width,
                                bool high_speed)
{
    24b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24b6:	4616      	mov	r6, r2
    24b8:	461d      	mov	r5, r3
    24ba:	f89d 7018 	ldrb.w	r7, [sp, #24]
	(void)(slot);
	void *hw;

	ASSERT(mci_dev && mci_dev->hw);
    24be:	4604      	mov	r4, r0
    24c0:	b1e0      	cbz	r0, 24fc <_mci_sync_select_device+0x48>
    24c2:	6803      	ldr	r3, [r0, #0]
    24c4:	b1c3      	cbz	r3, 24f8 <_mci_sync_select_device+0x44>
    24c6:	2001      	movs	r0, #1
    24c8:	f44f 7280 	mov.w	r2, #256	; 0x100
    24cc:	491b      	ldr	r1, [pc, #108]	; (253c <_mci_sync_select_device+0x88>)
    24ce:	4b1c      	ldr	r3, [pc, #112]	; (2540 <_mci_sync_select_device+0x8c>)
    24d0:	4798      	blx	r3
	hw = mci_dev->hw;
    24d2:	6824      	ldr	r4, [r4, #0]

	if (high_speed) {
    24d4:	b1a7      	cbz	r7, 2500 <_mci_sync_select_device+0x4c>
	((Sdhc *)hw)->HC1R.reg |= SDHC_HC1R_HSEN;
    24d6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
    24da:	f043 0304 	orr.w	r3, r3, #4
    24de:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	tmp = ((Sdhc *)hw)->HC2R.reg;
    24e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
		hri_sdhc_set_HC1R_HSEN_bit(hw);
	} else {
		hri_sdhc_clear_HC1R_HSEN_bit(hw);
	}

	if (hri_sdhc_get_HC2R_PVALEN_bit(hw) == 0) {
    24e4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    24e8:	d011      	beq.n	250e <_mci_sync_select_device+0x5a>
		_mci_set_speed(hw, clock, CONF_SDHC0_CLK_GEN_SEL);
	}

	switch (bus_width) {
    24ea:	2d01      	cmp	r5, #1
    24ec:	d015      	beq.n	251a <_mci_sync_select_device+0x66>
    24ee:	2d04      	cmp	r5, #4
    24f0:	d01b      	beq.n	252a <_mci_sync_select_device+0x76>
	case 4:
		hri_sdhc_set_HC1R_DW_bit(hw);
		break;

	default:
		return ERR_INVALID_ARG;
    24f2:	f06f 000c 	mvn.w	r0, #12
	}

	return ERR_NONE;
}
    24f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(mci_dev && mci_dev->hw);
    24f8:	2000      	movs	r0, #0
    24fa:	e7e5      	b.n	24c8 <_mci_sync_select_device+0x14>
    24fc:	2000      	movs	r0, #0
    24fe:	e7e3      	b.n	24c8 <_mci_sync_select_device+0x14>
	((Sdhc *)hw)->HC1R.reg &= ~SDHC_HC1R_HSEN;
    2500:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
    2504:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    2508:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
    250c:	e7e9      	b.n	24e2 <_mci_sync_select_device+0x2e>
		_mci_set_speed(hw, clock, CONF_SDHC0_CLK_GEN_SEL);
    250e:	2200      	movs	r2, #0
    2510:	4631      	mov	r1, r6
    2512:	4620      	mov	r0, r4
    2514:	4b0b      	ldr	r3, [pc, #44]	; (2544 <_mci_sync_select_device+0x90>)
    2516:	4798      	blx	r3
    2518:	e7e7      	b.n	24ea <_mci_sync_select_device+0x36>
	((Sdhc *)hw)->HC1R.reg &= ~SDHC_HC1R_DW;
    251a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
    251e:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    2522:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	return ERR_NONE;
    2526:	2000      	movs	r0, #0
    2528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sdhc *)hw)->HC1R.reg |= SDHC_HC1R_DW;
    252a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
    252e:	f043 0302 	orr.w	r3, r3, #2
    2532:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
    2536:	2000      	movs	r0, #0
    2538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    253a:	bf00      	nop
    253c:	0000553c 	.word	0x0000553c
    2540:	00001671 	.word	0x00001671
    2544:	00002239 	.word	0x00002239

00002548 <_mci_sync_deselect_device>:
	/* Nothing to do */
	(void)(mci_dev);
	(void)(slot);

	return ERR_NONE;
}
    2548:	2000      	movs	r0, #0
    254a:	4770      	bx	lr

0000254c <_mci_sync_get_bus_width>:
 */
uint8_t _mci_sync_get_bus_width(struct _mci_sync_device *const mci_dev, uint8_t slot)
{
	(void)(mci_dev);

	switch (slot) {
    254c:	b909      	cbnz	r1, 2552 <_mci_sync_get_bus_width+0x6>
	case 0:
		return HSMCI_SLOT_0_SIZE;
    254e:	2004      	movs	r0, #4
    2550:	4770      	bx	lr

	default:
		/* Slot number wrong */
		return 0;
    2552:	2000      	movs	r0, #0
	}
}
    2554:	4770      	bx	lr

00002556 <_mci_sync_is_high_speed_capable>:
/**
 *  \brief Get the high speed capability of the device.
 */
bool _mci_sync_is_high_speed_capable(struct _mci_sync_device *const mci_dev)
{
	return hri_sdhc_get_CA0R_HSSUP_bit(mci_dev->hw);
    2556:	6803      	ldr	r3, [r0, #0]
	return (((Sdhc *)hw)->CA0R.reg & SDHC_CA0R_HSSUP) >> SDHC_CA0R_HSSUP_Pos;
    2558:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    255a:	f3c0 5040 	ubfx	r0, r0, #21, #1
    255e:	4770      	bx	lr

00002560 <_mci_sync_send_clock>:
/**
 *  \brief Send 74 clock cycles on the line.
 *   Note: It is required after card plug and before card install.
 */
void _mci_sync_send_clock(struct _mci_sync_device *const mci_dev)
{
    2560:	b500      	push	{lr}
    2562:	b083      	sub	sp, #12
	ASSERT(mci_dev);
    2564:	f240 1249 	movw	r2, #329	; 0x149
    2568:	4909      	ldr	r1, [pc, #36]	; (2590 <_mci_sync_send_clock+0x30>)
    256a:	3000      	adds	r0, #0
    256c:	bf18      	it	ne
    256e:	2001      	movne	r0, #1
    2570:	4b08      	ldr	r3, [pc, #32]	; (2594 <_mci_sync_send_clock+0x34>)
    2572:	4798      	blx	r3

	volatile uint32_t i;
	for (i = 0; i < 5000; i++)
    2574:	2300      	movs	r3, #0
    2576:	9301      	str	r3, [sp, #4]
    2578:	e002      	b.n	2580 <_mci_sync_send_clock+0x20>
    257a:	9b01      	ldr	r3, [sp, #4]
    257c:	3301      	adds	r3, #1
    257e:	9301      	str	r3, [sp, #4]
    2580:	9a01      	ldr	r2, [sp, #4]
    2582:	f241 3387 	movw	r3, #4999	; 0x1387
    2586:	429a      	cmp	r2, r3
    2588:	d9f7      	bls.n	257a <_mci_sync_send_clock+0x1a>
		;
}
    258a:	b003      	add	sp, #12
    258c:	f85d fb04 	ldr.w	pc, [sp], #4
    2590:	0000553c 	.word	0x0000553c
    2594:	00001671 	.word	0x00001671

00002598 <_mci_sync_send_cmd>:

/**
 *  \brief Send a command on the selected slot
 */
bool _mci_sync_send_cmd(struct _mci_sync_device *const mci_dev, uint32_t cmd, uint32_t arg)
{
    2598:	b570      	push	{r4, r5, r6, lr}
    259a:	460d      	mov	r5, r1
    259c:	4616      	mov	r6, r2
	void *hw;
	ASSERT(mci_dev && mci_dev->hw);
    259e:	4604      	mov	r4, r0
    25a0:	b180      	cbz	r0, 25c4 <_mci_sync_send_cmd+0x2c>
    25a2:	6803      	ldr	r3, [r0, #0]
    25a4:	b163      	cbz	r3, 25c0 <_mci_sync_send_cmd+0x28>
    25a6:	2001      	movs	r0, #1
    25a8:	f44f 72ab 	mov.w	r2, #342	; 0x156
    25ac:	490d      	ldr	r1, [pc, #52]	; (25e4 <_mci_sync_send_cmd+0x4c>)
    25ae:	4b0e      	ldr	r3, [pc, #56]	; (25e8 <_mci_sync_send_cmd+0x50>)
    25b0:	4798      	blx	r3
	hw = mci_dev->hw;
    25b2:	6820      	ldr	r0, [r4, #0]
	return (((Sdhc *)hw)->PSR.reg & SDHC_PSR_CMDINHC) >> SDHC_PSR_CMDINHC_Pos;
    25b4:	6a43      	ldr	r3, [r0, #36]	; 0x24

	/* Check Command Inhibit (CMD) in the Present State register */
	if (hri_sdhc_get_PSR_CMDINHC_bit(hw)) {
    25b6:	f013 0f01 	tst.w	r3, #1
    25ba:	d005      	beq.n	25c8 <_mci_sync_send_cmd+0x30>
		return false;
    25bc:	2000      	movs	r0, #0

	hri_sdhc_clear_TMR_DMAEN_bit(hw);
	hri_sdhc_write_BCR_reg(hw, 0);

	return _mci_send_cmd_execute(hw, 0, cmd, arg);
}
    25be:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(mci_dev && mci_dev->hw);
    25c0:	2000      	movs	r0, #0
    25c2:	e7f1      	b.n	25a8 <_mci_sync_send_cmd+0x10>
    25c4:	2000      	movs	r0, #0
    25c6:	e7ef      	b.n	25a8 <_mci_sync_send_cmd+0x10>
	((Sdhc *)hw)->TMR.reg &= ~SDHC_TMR_DMAEN;
    25c8:	8983      	ldrh	r3, [r0, #12]
    25ca:	b29b      	uxth	r3, r3
    25cc:	f023 0301 	bic.w	r3, r3, #1
    25d0:	b29b      	uxth	r3, r3
    25d2:	8183      	strh	r3, [r0, #12]
	((Sdhc *)hw)->BCR.reg = data;
    25d4:	2100      	movs	r1, #0
    25d6:	80c1      	strh	r1, [r0, #6]
	return _mci_send_cmd_execute(hw, 0, cmd, arg);
    25d8:	4633      	mov	r3, r6
    25da:	462a      	mov	r2, r5
    25dc:	4c03      	ldr	r4, [pc, #12]	; (25ec <_mci_sync_send_cmd+0x54>)
    25de:	47a0      	blx	r4
    25e0:	bd70      	pop	{r4, r5, r6, pc}
    25e2:	bf00      	nop
    25e4:	0000553c 	.word	0x0000553c
    25e8:	00001671 	.word	0x00001671
    25ec:	0000235d 	.word	0x0000235d

000025f0 <_mci_sync_get_response>:

/**
 *  \brief Get 32 bits response of the last command.
 */
uint32_t _mci_sync_get_response(struct _mci_sync_device *const mci_dev)
{
    25f0:	b510      	push	{r4, lr}
	void *hw;
	ASSERT(mci_dev && mci_dev->hw);
    25f2:	4604      	mov	r4, r0
    25f4:	b160      	cbz	r0, 2610 <_mci_sync_get_response+0x20>
    25f6:	6803      	ldr	r3, [r0, #0]
    25f8:	b143      	cbz	r3, 260c <_mci_sync_get_response+0x1c>
    25fa:	2001      	movs	r0, #1
    25fc:	f44f 72b5 	mov.w	r2, #362	; 0x16a
    2600:	4904      	ldr	r1, [pc, #16]	; (2614 <_mci_sync_get_response+0x24>)
    2602:	4b05      	ldr	r3, [pc, #20]	; (2618 <_mci_sync_get_response+0x28>)
    2604:	4798      	blx	r3
	hw = mci_dev->hw;
    2606:	6823      	ldr	r3, [r4, #0]
	return ((Sdhc *)hw)->RR[index].reg;
    2608:	6918      	ldr	r0, [r3, #16]

	return hri_sdhc_read_RR_reg(hw, 0);
}
    260a:	bd10      	pop	{r4, pc}
	ASSERT(mci_dev && mci_dev->hw);
    260c:	2000      	movs	r0, #0
    260e:	e7f5      	b.n	25fc <_mci_sync_get_response+0xc>
    2610:	2000      	movs	r0, #0
    2612:	e7f3      	b.n	25fc <_mci_sync_get_response+0xc>
    2614:	0000553c 	.word	0x0000553c
    2618:	00001671 	.word	0x00001671

0000261c <_mci_sync_get_response_128>:

/**
 *  \brief Get 128 bits response of the last command.
 */
void _mci_sync_get_response_128(struct _mci_sync_device *const mci_dev, uint8_t *response)
{
    261c:	b538      	push	{r3, r4, r5, lr}
    261e:	460c      	mov	r4, r1
	uint32_t response_32;
	void *   hw;
	ASSERT(mci_dev && mci_dev->hw);
    2620:	4605      	mov	r5, r0
    2622:	b160      	cbz	r0, 263e <_mci_sync_get_response_128+0x22>
    2624:	6803      	ldr	r3, [r0, #0]
    2626:	b143      	cbz	r3, 263a <_mci_sync_get_response_128+0x1e>
    2628:	2001      	movs	r0, #1
    262a:	f240 1277 	movw	r2, #375	; 0x177
    262e:	490f      	ldr	r1, [pc, #60]	; (266c <_mci_sync_get_response_128+0x50>)
    2630:	4b0f      	ldr	r3, [pc, #60]	; (2670 <_mci_sync_get_response_128+0x54>)
    2632:	4798      	blx	r3
	hw = mci_dev->hw;
    2634:	6828      	ldr	r0, [r5, #0]

	for (int8_t i = 3; i >= 0; i--) {
    2636:	2103      	movs	r1, #3
    2638:	e00b      	b.n	2652 <_mci_sync_get_response_128+0x36>
	ASSERT(mci_dev && mci_dev->hw);
    263a:	2000      	movs	r0, #0
    263c:	e7f5      	b.n	262a <_mci_sync_get_response_128+0xe>
    263e:	2000      	movs	r0, #0
    2640:	e7f3      	b.n	262a <_mci_sync_get_response_128+0xe>
		response_32 = hri_sdhc_read_RR_reg(hw, i);
		if (i != 3) {
			*response = (response_32 >> 24) & 0xFF;
			response++;
		}
		*response = (response_32 >> 16) & 0xFF;
    2642:	0c11      	lsrs	r1, r2, #16
    2644:	7021      	strb	r1, [r4, #0]
		response++;
		*response = (response_32 >> 8) & 0xFF;
    2646:	0a11      	lsrs	r1, r2, #8
    2648:	7061      	strb	r1, [r4, #1]
		response++;
		*response = (response_32 >> 0) & 0xFF;
    264a:	70a2      	strb	r2, [r4, #2]
		response++;
    264c:	3403      	adds	r4, #3
	for (int8_t i = 3; i >= 0; i--) {
    264e:	3b01      	subs	r3, #1
    2650:	b259      	sxtb	r1, r3
    2652:	2900      	cmp	r1, #0
    2654:	db09      	blt.n	266a <_mci_sync_get_response_128+0x4e>
		response_32 = hri_sdhc_read_RR_reg(hw, i);
    2656:	b2cb      	uxtb	r3, r1
    2658:	1d1a      	adds	r2, r3, #4
    265a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
		if (i != 3) {
    265e:	2903      	cmp	r1, #3
    2660:	d0ef      	beq.n	2642 <_mci_sync_get_response_128+0x26>
			*response = (response_32 >> 24) & 0xFF;
    2662:	0e11      	lsrs	r1, r2, #24
    2664:	f804 1b01 	strb.w	r1, [r4], #1
    2668:	e7eb      	b.n	2642 <_mci_sync_get_response_128+0x26>
	}
}
    266a:	bd38      	pop	{r3, r4, r5, pc}
    266c:	0000553c 	.word	0x0000553c
    2670:	00001671 	.word	0x00001671

00002674 <_mci_sync_adtc_start>:
 *         An ADTC (Addressed Data Transfer Commands)
 *         command is used for read/write access.
 */
bool _mci_sync_adtc_start(struct _mci_sync_device *const mci_dev, uint32_t cmd, uint32_t arg, uint16_t block_size,
                          uint16_t nb_block, bool access_block)
{
    2674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2678:	460d      	mov	r5, r1
    267a:	4690      	mov	r8, r2
    267c:	461f      	mov	r7, r3
    267e:	f8bd 6018 	ldrh.w	r6, [sp, #24]
	uint32_t tmr;
	void *   hw;
	ASSERT(mci_dev && mci_dev->hw);
    2682:	4604      	mov	r4, r0
    2684:	2800      	cmp	r0, #0
    2686:	d031      	beq.n	26ec <_mci_sync_adtc_start+0x78>
    2688:	6803      	ldr	r3, [r0, #0]
    268a:	b36b      	cbz	r3, 26e8 <_mci_sync_adtc_start+0x74>
    268c:	2001      	movs	r0, #1
    268e:	f240 1293 	movw	r2, #403	; 0x193
    2692:	4921      	ldr	r1, [pc, #132]	; (2718 <_mci_sync_adtc_start+0xa4>)
    2694:	4b21      	ldr	r3, [pc, #132]	; (271c <_mci_sync_adtc_start+0xa8>)
    2696:	4798      	blx	r3
	hw = mci_dev->hw;
    2698:	6820      	ldr	r0, [r4, #0]
	return (((Sdhc *)hw)->PSR.reg & SDHC_PSR_CMDINHC) >> SDHC_PSR_CMDINHC_Pos;
    269a:	6a43      	ldr	r3, [r0, #36]	; 0x24

	/* No use without dma support */
	(void)access_block;

	/* Check Command Inhibit (CMD/DAT) in the Present State register */
	if (hri_sdhc_get_PSR_CMDINHC_bit(hw) || hri_sdhc_get_PSR_CMDINHD_bit(hw)) {
    269c:	f013 0f01 	tst.w	r3, #1
    26a0:	d131      	bne.n	2706 <_mci_sync_adtc_start+0x92>
	return (((Sdhc *)hw)->PSR.reg & SDHC_PSR_CMDINHD) >> SDHC_PSR_CMDINHD_Pos;
    26a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
    26a4:	f013 0f02 	tst.w	r3, #2
    26a8:	d130      	bne.n	270c <_mci_sync_adtc_start+0x98>
		return false;
	}

	if (cmd & MCI_CMD_WRITE) {
    26aa:	f415 4f00 	tst.w	r5, #32768	; 0x8000
    26ae:	d01f      	beq.n	26f0 <_mci_sync_adtc_start+0x7c>
		tmr = SDHC_TMR_DTDSEL_WRITE;
    26b0:	2300      	movs	r3, #0
	} else {
		tmr = SDHC_TMR_DTDSEL_READ;
	}

	if (cmd & MCI_CMD_SDIO_BYTE) {
    26b2:	f415 3f80 	tst.w	r5, #65536	; 0x10000
    26b6:	d104      	bne.n	26c2 <_mci_sync_adtc_start+0x4e>
		tmr |= SDHC_TMR_MSBSEL_SINGLE;
	} else if (cmd & MCI_CMD_SDIO_BLOCK) {
    26b8:	f415 3f00 	tst.w	r5, #131072	; 0x20000
    26bc:	d01a      	beq.n	26f4 <_mci_sync_adtc_start+0x80>
		tmr |= SDHC_TMR_BCEN | SDHC_TMR_MSBSEL_MULTIPLE;
    26be:	f043 0322 	orr.w	r3, r3, #34	; 0x22
	} else if (cmd & MCI_CMD_MULTI_BLOCK) {
		tmr |= SDHC_TMR_BCEN | SDHC_TMR_MSBSEL_MULTIPLE;
	} else {
		return false;
	}
	hri_sdhc_write_TMR_reg(hw, tmr);
    26c2:	b29b      	uxth	r3, r3
	((Sdhc *)hw)->TMR.reg = data;
    26c4:	8183      	strh	r3, [r0, #12]
	hri_sdhc_write_BSR_reg(hw, SDHC_BSR_BLOCKSIZE(block_size) | SDHC_BSR_BOUNDARY_4K);
    26c6:	f3c7 0309 	ubfx	r3, r7, #0, #10
	((Sdhc *)hw)->BSR.reg = data;
    26ca:	8083      	strh	r3, [r0, #4]
	((Sdhc *)hw)->BCR.reg = data;
    26cc:	80c6      	strh	r6, [r0, #6]
	hri_sdhc_write_BCR_reg(hw, SDHC_BCR_BCNT(nb_block));

	mci_dev->mci_sync_trans_pos  = 0;
    26ce:	2200      	movs	r2, #0
    26d0:	2300      	movs	r3, #0
    26d2:	e9c4 2302 	strd	r2, r3, [r4, #8]
	mci_dev->mci_sync_block_size = block_size;
    26d6:	8227      	strh	r7, [r4, #16]
	mci_dev->mci_sync_nb_block   = nb_block;
    26d8:	8266      	strh	r6, [r4, #18]

	return _mci_send_cmd_execute(hw, SDHC_CR_DPSEL_DATA, cmd, arg);
    26da:	4643      	mov	r3, r8
    26dc:	462a      	mov	r2, r5
    26de:	2120      	movs	r1, #32
    26e0:	4c0f      	ldr	r4, [pc, #60]	; (2720 <_mci_sync_adtc_start+0xac>)
    26e2:	47a0      	blx	r4
    26e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(mci_dev && mci_dev->hw);
    26e8:	2000      	movs	r0, #0
    26ea:	e7d0      	b.n	268e <_mci_sync_adtc_start+0x1a>
    26ec:	2000      	movs	r0, #0
    26ee:	e7ce      	b.n	268e <_mci_sync_adtc_start+0x1a>
		tmr = SDHC_TMR_DTDSEL_READ;
    26f0:	2310      	movs	r3, #16
    26f2:	e7de      	b.n	26b2 <_mci_sync_adtc_start+0x3e>
	} else if (cmd & MCI_CMD_SINGLE_BLOCK) {
    26f4:	f415 2f00 	tst.w	r5, #524288	; 0x80000
    26f8:	d1e3      	bne.n	26c2 <_mci_sync_adtc_start+0x4e>
	} else if (cmd & MCI_CMD_MULTI_BLOCK) {
    26fa:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
    26fe:	d008      	beq.n	2712 <_mci_sync_adtc_start+0x9e>
		tmr |= SDHC_TMR_BCEN | SDHC_TMR_MSBSEL_MULTIPLE;
    2700:	f043 0322 	orr.w	r3, r3, #34	; 0x22
    2704:	e7dd      	b.n	26c2 <_mci_sync_adtc_start+0x4e>
		return false;
    2706:	2000      	movs	r0, #0
    2708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    270c:	2000      	movs	r0, #0
    270e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
    2712:	2000      	movs	r0, #0
}
    2714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2718:	0000553c 	.word	0x0000553c
    271c:	00001671 	.word	0x00001671
    2720:	0000235d 	.word	0x0000235d

00002724 <_mci_sync_read_word>:

/**
 *  \brief Read a word on the line.
 */
bool _mci_sync_read_word(struct _mci_sync_device *const mci_dev, uint32_t *value)
{
    2724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2728:	460f      	mov	r7, r1
	uint32_t sr;
	uint8_t  nbytes;
	void *   hw;

	ASSERT(mci_dev && mci_dev->hw);
    272a:	4605      	mov	r5, r0
    272c:	2800      	cmp	r0, #0
    272e:	d05d      	beq.n	27ec <_mci_sync_read_word+0xc8>
    2730:	6803      	ldr	r3, [r0, #0]
    2732:	2b00      	cmp	r3, #0
    2734:	d058      	beq.n	27e8 <_mci_sync_read_word+0xc4>
    2736:	2001      	movs	r0, #1
    2738:	f44f 72e8 	mov.w	r2, #464	; 0x1d0
    273c:	4936      	ldr	r1, [pc, #216]	; (2818 <_mci_sync_read_word+0xf4>)
    273e:	4b37      	ldr	r3, [pc, #220]	; (281c <_mci_sync_read_word+0xf8>)
    2740:	4798      	blx	r3
	hw = mci_dev->hw;
    2742:	682c      	ldr	r4, [r5, #0]

	/* Wait data available */
	nbytes = (mci_dev->mci_sync_block_size * mci_dev->mci_sync_nb_block - mci_dev->mci_sync_trans_pos < 4)
    2744:	8a2a      	ldrh	r2, [r5, #16]
    2746:	f8b5 8012 	ldrh.w	r8, [r5, #18]
    274a:	fb08 f802 	mul.w	r8, r8, r2
    274e:	ea4f 79e8 	mov.w	r9, r8, asr #31
    2752:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
    2756:	ebb8 0800 	subs.w	r8, r8, r0
    275a:	eb69 0901 	sbc.w	r9, r9, r1
    275e:	f1b9 0f00 	cmp.w	r9, #0
    2762:	bf08      	it	eq
    2764:	f1b8 0f04 	cmpeq.w	r8, #4
    2768:	d242      	bcs.n	27f0 <_mci_sync_read_word+0xcc>
    276a:	f002 0603 	and.w	r6, r2, #3
	             ? (mci_dev->mci_sync_block_size % 4)
	             : 4;

	if (mci_dev->mci_sync_trans_pos % mci_dev->mci_sync_block_size == 0) {
    276e:	b292      	uxth	r2, r2
    2770:	2300      	movs	r3, #0
    2772:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 2824 <_mci_sync_read_word+0x100>
    2776:	47c0      	blx	r8
    2778:	4313      	orrs	r3, r2
    277a:	d10d      	bne.n	2798 <_mci_sync_read_word+0x74>
	return ((Sdhc *)hw)->EISTR.reg;
    277c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
		do {
			sr = hri_sdhc_read_EISTR_reg(hw);

			if (sr & (SDHC_EISTR_DATTEO | SDHC_EISTR_DATCRC | SDHC_EISTR_DATEND)) {
    277e:	f003 0370 	and.w	r3, r3, #112	; 0x70
    2782:	2b00      	cmp	r3, #0
    2784:	d136      	bne.n	27f4 <_mci_sync_read_word+0xd0>
	tmp = ((Sdhc *)hw)->NISTR.reg;
    2786:	8e23      	ldrh	r3, [r4, #48]	; 0x30
				_mci_reset(hw);
				return false;
			}
		} while (!hri_sdhc_get_NISTR_BRDRDY_bit(hw));
    2788:	f013 0f20 	tst.w	r3, #32
    278c:	d0f6      	beq.n	277c <_mci_sync_read_word+0x58>
	((Sdhc *)hw)->NISTR.reg |= SDHC_NISTR_BRDRDY;
    278e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2790:	b29b      	uxth	r3, r3
    2792:	f043 0320 	orr.w	r3, r3, #32
    2796:	8623      	strh	r3, [r4, #48]	; 0x30
		hri_sdhc_set_NISTR_BRDRDY_bit(hw);
	}

	/* Read data */
	if (nbytes == 4) {
    2798:	2e04      	cmp	r6, #4
    279a:	d031      	beq.n	2800 <_mci_sync_read_word+0xdc>
	return ((Sdhc *)hw)->BDPR.reg;
    279c:	6a23      	ldr	r3, [r4, #32]
		*value = hri_sdhc_read_BDPR_reg(hw);
	} else {
		sr = hri_sdhc_read_BDPR_reg(hw);
		switch (nbytes) {
    279e:	1e72      	subs	r2, r6, #1
    27a0:	2a02      	cmp	r2, #2
    27a2:	d801      	bhi.n	27a8 <_mci_sync_read_word+0x84>
		case 3:
			value[0] = sr & 0xFFFFFF;
		case 2:
			value[0] = sr & 0xFFFF;
		case 1:
			value[0] = sr & 0xFF;
    27a4:	b2db      	uxtb	r3, r3
    27a6:	603b      	str	r3, [r7, #0]
			break;
		}
	}
	mci_dev->mci_sync_trans_pos += nbytes;
    27a8:	b2f6      	uxtb	r6, r6
    27aa:	2700      	movs	r7, #0
    27ac:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
    27b0:	18b6      	adds	r6, r6, r2
    27b2:	415f      	adcs	r7, r3
    27b4:	e9c5 6702 	strd	r6, r7, [r5, #8]

	if (((uint64_t)mci_dev->mci_sync_block_size * mci_dev->mci_sync_nb_block) > mci_dev->mci_sync_trans_pos) {
    27b8:	8a2a      	ldrh	r2, [r5, #16]
    27ba:	8a68      	ldrh	r0, [r5, #18]
    27bc:	fba2 2300 	umull	r2, r3, r2, r0
    27c0:	429f      	cmp	r7, r3
    27c2:	bf08      	it	eq
    27c4:	4296      	cmpeq	r6, r2
    27c6:	d324      	bcc.n	2812 <_mci_sync_read_word+0xee>
	return ((Sdhc *)hw)->EISTR.reg;
    27c8:	8e63      	ldrh	r3, [r4, #50]	; 0x32

	/* Wait end of transfer */
	do {
		sr = hri_sdhc_read_EISTR_reg(hw);

		if (sr & (SDHC_EISTR_DATTEO | SDHC_EISTR_DATCRC | SDHC_EISTR_DATEND)) {
    27ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
    27ce:	b9d3      	cbnz	r3, 2806 <_mci_sync_read_word+0xe2>
	tmp = ((Sdhc *)hw)->NISTR.reg;
    27d0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
			_mci_reset(hw);
			return false;
		}
	} while (!hri_sdhc_get_NISTR_TRFC_bit(hw));
    27d2:	f013 0f02 	tst.w	r3, #2
    27d6:	d0f7      	beq.n	27c8 <_mci_sync_read_word+0xa4>
	((Sdhc *)hw)->NISTR.reg |= SDHC_NISTR_TRFC;
    27d8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    27da:	b29b      	uxth	r3, r3
    27dc:	f043 0302 	orr.w	r3, r3, #2
    27e0:	8623      	strh	r3, [r4, #48]	; 0x30
	hri_sdhc_set_NISTR_TRFC_bit(hw);
	return true;
    27e2:	2001      	movs	r0, #1
    27e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(mci_dev && mci_dev->hw);
    27e8:	2000      	movs	r0, #0
    27ea:	e7a5      	b.n	2738 <_mci_sync_read_word+0x14>
    27ec:	2000      	movs	r0, #0
    27ee:	e7a3      	b.n	2738 <_mci_sync_read_word+0x14>
	nbytes = (mci_dev->mci_sync_block_size * mci_dev->mci_sync_nb_block - mci_dev->mci_sync_trans_pos < 4)
    27f0:	2604      	movs	r6, #4
    27f2:	e7bc      	b.n	276e <_mci_sync_read_word+0x4a>
				_mci_reset(hw);
    27f4:	4620      	mov	r0, r4
    27f6:	4b0a      	ldr	r3, [pc, #40]	; (2820 <_mci_sync_read_word+0xfc>)
    27f8:	4798      	blx	r3
				return false;
    27fa:	2000      	movs	r0, #0
    27fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return ((Sdhc *)hw)->BDPR.reg;
    2800:	6a23      	ldr	r3, [r4, #32]
		*value = hri_sdhc_read_BDPR_reg(hw);
    2802:	603b      	str	r3, [r7, #0]
    2804:	e7d0      	b.n	27a8 <_mci_sync_read_word+0x84>
			_mci_reset(hw);
    2806:	4620      	mov	r0, r4
    2808:	4b05      	ldr	r3, [pc, #20]	; (2820 <_mci_sync_read_word+0xfc>)
    280a:	4798      	blx	r3
			return false;
    280c:	2000      	movs	r0, #0
    280e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return true;
    2812:	2001      	movs	r0, #1
}
    2814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2818:	0000553c 	.word	0x0000553c
    281c:	00001671 	.word	0x00001671
    2820:	000022f5 	.word	0x000022f5
    2824:	00004f81 	.word	0x00004f81

00002828 <_mci_sync_write_word>:

/**
 *  \brief Write a word on the line
 */
bool _mci_sync_write_word(struct _mci_sync_device *const mci_dev, uint32_t value)
{
    2828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    282a:	460f      	mov	r7, r1
	uint32_t sr;
	uint8_t  nbytes;
	void *   hw;

	ASSERT(mci_dev && mci_dev->hw);
    282c:	4605      	mov	r5, r0
    282e:	2800      	cmp	r0, #0
    2830:	d03f      	beq.n	28b2 <_mci_sync_write_word+0x8a>
    2832:	6803      	ldr	r3, [r0, #0]
    2834:	2b00      	cmp	r3, #0
    2836:	d03a      	beq.n	28ae <_mci_sync_write_word+0x86>
    2838:	2001      	movs	r0, #1
    283a:	f240 220f 	movw	r2, #527	; 0x20f
    283e:	4924      	ldr	r1, [pc, #144]	; (28d0 <_mci_sync_write_word+0xa8>)
    2840:	4b24      	ldr	r3, [pc, #144]	; (28d4 <_mci_sync_write_word+0xac>)
    2842:	4798      	blx	r3
	hw = mci_dev->hw;
    2844:	682c      	ldr	r4, [r5, #0]

	/* Wait data available */
	nbytes = 4; //( mci_dev->mci_sync_block_size & 0x3 ) ? 1 : 4;
	if (mci_dev->mci_sync_trans_pos % mci_dev->mci_sync_block_size == 0) {
    2846:	8a2a      	ldrh	r2, [r5, #16]
    2848:	2300      	movs	r3, #0
    284a:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
    284e:	4e22      	ldr	r6, [pc, #136]	; (28d8 <_mci_sync_write_word+0xb0>)
    2850:	47b0      	blx	r6
    2852:	4313      	orrs	r3, r2
    2854:	d10c      	bne.n	2870 <_mci_sync_write_word+0x48>
	return ((Sdhc *)hw)->EISTR.reg;
    2856:	8e63      	ldrh	r3, [r4, #50]	; 0x32
		do {
			sr = hri_sdhc_read_EISTR_reg(hw);

			if (sr & (SDHC_EISTR_DATTEO | SDHC_EISTR_DATCRC | SDHC_EISTR_DATEND)) {
    2858:	f003 0370 	and.w	r3, r3, #112	; 0x70
    285c:	bb5b      	cbnz	r3, 28b6 <_mci_sync_write_word+0x8e>
	tmp = ((Sdhc *)hw)->NISTR.reg;
    285e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
				_mci_reset(hw);
				return false;
			}
		} while (!hri_sdhc_get_NISTR_BWRRDY_bit(hw));
    2860:	f013 0f10 	tst.w	r3, #16
    2864:	d0f7      	beq.n	2856 <_mci_sync_write_word+0x2e>
	((Sdhc *)hw)->NISTR.reg |= SDHC_NISTR_BWRRDY;
    2866:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2868:	b29b      	uxth	r3, r3
    286a:	f043 0310 	orr.w	r3, r3, #16
    286e:	8623      	strh	r3, [r4, #48]	; 0x30
	((Sdhc *)hw)->BDPR.reg = data;
    2870:	6227      	str	r7, [r4, #32]
		hri_sdhc_set_NISTR_BWRRDY_bit(hw);
	}
	/* Write data */
	hri_sdhc_write_BDPR_reg(hw, value);
	mci_dev->mci_sync_trans_pos += nbytes;
    2872:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
    2876:	3204      	adds	r2, #4
    2878:	f143 0300 	adc.w	r3, r3, #0
    287c:	e9c5 2302 	strd	r2, r3, [r5, #8]

	if (((uint64_t)mci_dev->mci_sync_block_size * mci_dev->mci_sync_nb_block) > mci_dev->mci_sync_trans_pos) {
    2880:	8a28      	ldrh	r0, [r5, #16]
    2882:	8a6e      	ldrh	r6, [r5, #18]
    2884:	fba0 0106 	umull	r0, r1, r0, r6
    2888:	428b      	cmp	r3, r1
    288a:	bf08      	it	eq
    288c:	4282      	cmpeq	r2, r0
    288e:	d31c      	bcc.n	28ca <_mci_sync_write_word+0xa2>
	return ((Sdhc *)hw)->EISTR.reg;
    2890:	8e63      	ldrh	r3, [r4, #50]	; 0x32

	/* Wait end of transfer */
	do {
		sr = hri_sdhc_read_EISTR_reg(hw);

		if (sr & (SDHC_EISTR_DATTEO | SDHC_EISTR_DATCRC | SDHC_EISTR_DATEND)) {
    2892:	f003 0370 	and.w	r3, r3, #112	; 0x70
    2896:	b99b      	cbnz	r3, 28c0 <_mci_sync_write_word+0x98>
	tmp = ((Sdhc *)hw)->NISTR.reg;
    2898:	8e23      	ldrh	r3, [r4, #48]	; 0x30
			_mci_reset(hw);
			return false;
		}
	} while (!hri_sdhc_get_NISTR_TRFC_bit(hw));
    289a:	f013 0f02 	tst.w	r3, #2
    289e:	d0f7      	beq.n	2890 <_mci_sync_write_word+0x68>
	((Sdhc *)hw)->NISTR.reg |= SDHC_NISTR_TRFC;
    28a0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    28a2:	b29b      	uxth	r3, r3
    28a4:	f043 0302 	orr.w	r3, r3, #2
    28a8:	8623      	strh	r3, [r4, #48]	; 0x30
	hri_sdhc_set_NISTR_TRFC_bit(hw);
	return true;
    28aa:	2001      	movs	r0, #1
    28ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(mci_dev && mci_dev->hw);
    28ae:	2000      	movs	r0, #0
    28b0:	e7c3      	b.n	283a <_mci_sync_write_word+0x12>
    28b2:	2000      	movs	r0, #0
    28b4:	e7c1      	b.n	283a <_mci_sync_write_word+0x12>
				_mci_reset(hw);
    28b6:	4620      	mov	r0, r4
    28b8:	4b08      	ldr	r3, [pc, #32]	; (28dc <_mci_sync_write_word+0xb4>)
    28ba:	4798      	blx	r3
				return false;
    28bc:	2000      	movs	r0, #0
    28be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			_mci_reset(hw);
    28c0:	4620      	mov	r0, r4
    28c2:	4b06      	ldr	r3, [pc, #24]	; (28dc <_mci_sync_write_word+0xb4>)
    28c4:	4798      	blx	r3
			return false;
    28c6:	2000      	movs	r0, #0
    28c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return true;
    28ca:	2001      	movs	r0, #1
}
    28cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    28ce:	bf00      	nop
    28d0:	0000553c 	.word	0x0000553c
    28d4:	00001671 	.word	0x00001671
    28d8:	00004f81 	.word	0x00004f81
    28dc:	000022f5 	.word	0x000022f5

000028e0 <_mci_sync_start_read_blocks>:
/**
 *  \brief Start a read blocks transfer on the line
 *  Note: The driver will use the DMA available to speed up the transfer.
 */
bool _mci_sync_start_read_blocks(struct _mci_sync_device *const mci_dev, void *dst, uint16_t nb_block)
{
    28e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    28e4:	460e      	mov	r6, r1
    28e6:	4690      	mov	r8, r2
	uint32_t nb_data;
	uint8_t *ptr    = (uint8_t *)dst;
	uint8_t  nbytes = 4;

	ASSERT(mci_dev && mci_dev->hw);
    28e8:	4607      	mov	r7, r0
    28ea:	b1f0      	cbz	r0, 292a <_mci_sync_start_read_blocks+0x4a>
    28ec:	6803      	ldr	r3, [r0, #0]
    28ee:	b1d3      	cbz	r3, 2926 <_mci_sync_start_read_blocks+0x46>
    28f0:	2001      	movs	r0, #1
    28f2:	4d18      	ldr	r5, [pc, #96]	; (2954 <_mci_sync_start_read_blocks+0x74>)
    28f4:	f240 223e 	movw	r2, #574	; 0x23e
    28f8:	4629      	mov	r1, r5
    28fa:	4c17      	ldr	r4, [pc, #92]	; (2958 <_mci_sync_start_read_blocks+0x78>)
    28fc:	47a0      	blx	r4
	ASSERT(nb_block);
    28fe:	f240 223f 	movw	r2, #575	; 0x23f
    2902:	4629      	mov	r1, r5
    2904:	f118 0000 	adds.w	r0, r8, #0
    2908:	bf18      	it	ne
    290a:	2001      	movne	r0, #1
    290c:	47a0      	blx	r4
	ASSERT(dst);
    290e:	f44f 7210 	mov.w	r2, #576	; 0x240
    2912:	4629      	mov	r1, r5
    2914:	1c30      	adds	r0, r6, #0
    2916:	bf18      	it	ne
    2918:	2001      	movne	r0, #1
    291a:	47a0      	blx	r4

	nb_data = nb_block * mci_dev->mci_sync_block_size;
    291c:	8a3d      	ldrh	r5, [r7, #16]
    291e:	fb05 f508 	mul.w	r5, r5, r8
	uint8_t  nbytes = 4;
    2922:	2404      	movs	r4, #4

	while (nb_data) {
    2924:	e005      	b.n	2932 <_mci_sync_start_read_blocks+0x52>
	ASSERT(mci_dev && mci_dev->hw);
    2926:	2000      	movs	r0, #0
    2928:	e7e3      	b.n	28f2 <_mci_sync_start_read_blocks+0x12>
    292a:	2000      	movs	r0, #0
    292c:	e7e1      	b.n	28f2 <_mci_sync_start_read_blocks+0x12>
		_mci_sync_read_word(mci_dev, (uint32_t *)ptr);
		if (nb_data < nbytes) {
			nbytes = mci_dev->mci_sync_block_size % nbytes;
		}
		nb_data -= nbytes;
    292e:	1b2d      	subs	r5, r5, r4
		ptr += nbytes;
    2930:	4426      	add	r6, r4
	while (nb_data) {
    2932:	b165      	cbz	r5, 294e <_mci_sync_start_read_blocks+0x6e>
		_mci_sync_read_word(mci_dev, (uint32_t *)ptr);
    2934:	4631      	mov	r1, r6
    2936:	4638      	mov	r0, r7
    2938:	4b08      	ldr	r3, [pc, #32]	; (295c <_mci_sync_start_read_blocks+0x7c>)
    293a:	4798      	blx	r3
		if (nb_data < nbytes) {
    293c:	42a5      	cmp	r5, r4
    293e:	d2f6      	bcs.n	292e <_mci_sync_start_read_blocks+0x4e>
			nbytes = mci_dev->mci_sync_block_size % nbytes;
    2940:	8a3b      	ldrh	r3, [r7, #16]
    2942:	fb93 f2f4 	sdiv	r2, r3, r4
    2946:	fb04 3412 	mls	r4, r4, r2, r3
    294a:	b2e4      	uxtb	r4, r4
    294c:	e7ef      	b.n	292e <_mci_sync_start_read_blocks+0x4e>
	}

	return true;
}
    294e:	2001      	movs	r0, #1
    2950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2954:	0000553c 	.word	0x0000553c
    2958:	00001671 	.word	0x00001671
    295c:	00002725 	.word	0x00002725

00002960 <_mci_sync_start_write_blocks>:
/**
 *  \brief Start a write blocks transfer on the line
 *  Note: The driver will use the DMA available to speed up the transfer.
 */
bool _mci_sync_start_write_blocks(struct _mci_sync_device *const mci_dev, const void *src, uint16_t nb_block)
{
    2960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2964:	460e      	mov	r6, r1
    2966:	4690      	mov	r8, r2
	uint32_t nb_data;
	uint8_t *ptr    = (uint8_t *)src;
	uint8_t  nbytes = 4;

	ASSERT(mci_dev && mci_dev->hw);
    2968:	4607      	mov	r7, r0
    296a:	b1f0      	cbz	r0, 29aa <_mci_sync_start_write_blocks+0x4a>
    296c:	6803      	ldr	r3, [r0, #0]
    296e:	b1d3      	cbz	r3, 29a6 <_mci_sync_start_write_blocks+0x46>
    2970:	2001      	movs	r0, #1
    2972:	4d18      	ldr	r5, [pc, #96]	; (29d4 <_mci_sync_start_write_blocks+0x74>)
    2974:	f240 225a 	movw	r2, #602	; 0x25a
    2978:	4629      	mov	r1, r5
    297a:	4c17      	ldr	r4, [pc, #92]	; (29d8 <_mci_sync_start_write_blocks+0x78>)
    297c:	47a0      	blx	r4
	ASSERT(nb_block);
    297e:	f240 225b 	movw	r2, #603	; 0x25b
    2982:	4629      	mov	r1, r5
    2984:	f118 0000 	adds.w	r0, r8, #0
    2988:	bf18      	it	ne
    298a:	2001      	movne	r0, #1
    298c:	47a0      	blx	r4
	ASSERT(src);
    298e:	f44f 7217 	mov.w	r2, #604	; 0x25c
    2992:	4629      	mov	r1, r5
    2994:	1c30      	adds	r0, r6, #0
    2996:	bf18      	it	ne
    2998:	2001      	movne	r0, #1
    299a:	47a0      	blx	r4

	nb_data = nb_block * mci_dev->mci_sync_block_size;
    299c:	8a3d      	ldrh	r5, [r7, #16]
    299e:	fb05 f508 	mul.w	r5, r5, r8
	uint8_t  nbytes = 4;
    29a2:	2404      	movs	r4, #4

	while (nb_data) {
    29a4:	e005      	b.n	29b2 <_mci_sync_start_write_blocks+0x52>
	ASSERT(mci_dev && mci_dev->hw);
    29a6:	2000      	movs	r0, #0
    29a8:	e7e3      	b.n	2972 <_mci_sync_start_write_blocks+0x12>
    29aa:	2000      	movs	r0, #0
    29ac:	e7e1      	b.n	2972 <_mci_sync_start_write_blocks+0x12>
		_mci_sync_write_word(mci_dev, *(uint32_t *)ptr);
		if (nb_data < nbytes) {
			nbytes = mci_dev->mci_sync_block_size % nbytes;
		}
		nb_data -= nbytes;
    29ae:	1b2d      	subs	r5, r5, r4
		ptr += nbytes;
    29b0:	4426      	add	r6, r4
	while (nb_data) {
    29b2:	b165      	cbz	r5, 29ce <_mci_sync_start_write_blocks+0x6e>
		_mci_sync_write_word(mci_dev, *(uint32_t *)ptr);
    29b4:	6831      	ldr	r1, [r6, #0]
    29b6:	4638      	mov	r0, r7
    29b8:	4b08      	ldr	r3, [pc, #32]	; (29dc <_mci_sync_start_write_blocks+0x7c>)
    29ba:	4798      	blx	r3
		if (nb_data < nbytes) {
    29bc:	42a5      	cmp	r5, r4
    29be:	d2f6      	bcs.n	29ae <_mci_sync_start_write_blocks+0x4e>
			nbytes = mci_dev->mci_sync_block_size % nbytes;
    29c0:	8a3b      	ldrh	r3, [r7, #16]
    29c2:	fb93 f2f4 	sdiv	r2, r3, r4
    29c6:	fb04 3412 	mls	r4, r4, r2, r3
    29ca:	b2e4      	uxtb	r4, r4
    29cc:	e7ef      	b.n	29ae <_mci_sync_start_write_blocks+0x4e>
	}

	return true;
}
    29ce:	2001      	movs	r0, #1
    29d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    29d4:	0000553c 	.word	0x0000553c
    29d8:	00001671 	.word	0x00001671
    29dc:	00002829 	.word	0x00002829

000029e0 <_mci_sync_wait_end_of_read_blocks>:

/**
 *  \brief Wait the end of transfer initiated by mci_start_read_blocks()
 */
bool _mci_sync_wait_end_of_read_blocks(struct _mci_sync_device *const mci_dev)
{
    29e0:	b508      	push	{r3, lr}
	ASSERT(mci_dev && mci_dev->hw);
    29e2:	b158      	cbz	r0, 29fc <_mci_sync_wait_end_of_read_blocks+0x1c>
    29e4:	6803      	ldr	r3, [r0, #0]
    29e6:	b13b      	cbz	r3, 29f8 <_mci_sync_wait_end_of_read_blocks+0x18>
    29e8:	2001      	movs	r0, #1
    29ea:	f240 2271 	movw	r2, #625	; 0x271
    29ee:	4904      	ldr	r1, [pc, #16]	; (2a00 <_mci_sync_wait_end_of_read_blocks+0x20>)
    29f0:	4b04      	ldr	r3, [pc, #16]	; (2a04 <_mci_sync_wait_end_of_read_blocks+0x24>)
    29f2:	4798      	blx	r3

	/* Always return true for sync read blocks */
	return true;
}
    29f4:	2001      	movs	r0, #1
    29f6:	bd08      	pop	{r3, pc}
	ASSERT(mci_dev && mci_dev->hw);
    29f8:	2000      	movs	r0, #0
    29fa:	e7f6      	b.n	29ea <_mci_sync_wait_end_of_read_blocks+0xa>
    29fc:	2000      	movs	r0, #0
    29fe:	e7f4      	b.n	29ea <_mci_sync_wait_end_of_read_blocks+0xa>
    2a00:	0000553c 	.word	0x0000553c
    2a04:	00001671 	.word	0x00001671

00002a08 <_mci_sync_wait_end_of_write_blocks>:

/**
 *  \brief Wait the end of transfer initiated by mci_start_write_blocks()
 */
bool _mci_sync_wait_end_of_write_blocks(struct _mci_sync_device *const mci_dev)
{
    2a08:	b508      	push	{r3, lr}
	ASSERT(mci_dev && mci_dev->hw);
    2a0a:	b158      	cbz	r0, 2a24 <_mci_sync_wait_end_of_write_blocks+0x1c>
    2a0c:	6803      	ldr	r3, [r0, #0]
    2a0e:	b13b      	cbz	r3, 2a20 <_mci_sync_wait_end_of_write_blocks+0x18>
    2a10:	2001      	movs	r0, #1
    2a12:	f44f 721f 	mov.w	r2, #636	; 0x27c
    2a16:	4904      	ldr	r1, [pc, #16]	; (2a28 <_mci_sync_wait_end_of_write_blocks+0x20>)
    2a18:	4b04      	ldr	r3, [pc, #16]	; (2a2c <_mci_sync_wait_end_of_write_blocks+0x24>)
    2a1a:	4798      	blx	r3

	/* Always return true for sync write blocks */
	return true;
}
    2a1c:	2001      	movs	r0, #1
    2a1e:	bd08      	pop	{r3, pc}
	ASSERT(mci_dev && mci_dev->hw);
    2a20:	2000      	movs	r0, #0
    2a22:	e7f6      	b.n	2a12 <_mci_sync_wait_end_of_write_blocks+0xa>
    2a24:	2000      	movs	r0, #0
    2a26:	e7f4      	b.n	2a12 <_mci_sync_wait_end_of_write_blocks+0xa>
    2a28:	0000553c 	.word	0x0000553c
    2a2c:	00001671 	.word	0x00001671

00002a30 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    2a30:	b470      	push	{r4, r5, r6}
    2a32:	b087      	sub	sp, #28
    2a34:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    2a36:	466c      	mov	r4, sp
    2a38:	4d0c      	ldr	r5, [pc, #48]	; (2a6c <_sercom_get_hardware_index+0x3c>)
    2a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2a3e:	e895 0003 	ldmia.w	r5, {r0, r1}
    2a42:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2a46:	2000      	movs	r0, #0
    2a48:	2805      	cmp	r0, #5
    2a4a:	d80a      	bhi.n	2a62 <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    2a4c:	ab06      	add	r3, sp, #24
    2a4e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    2a52:	f853 3c18 	ldr.w	r3, [r3, #-24]
    2a56:	42b3      	cmp	r3, r6
    2a58:	d001      	beq.n	2a5e <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2a5a:	3001      	adds	r0, #1
    2a5c:	e7f4      	b.n	2a48 <_sercom_get_hardware_index+0x18>
			return i;
    2a5e:	b2c0      	uxtb	r0, r0
    2a60:	e000      	b.n	2a64 <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    2a62:	2000      	movs	r0, #0
}
    2a64:	b007      	add	sp, #28
    2a66:	bc70      	pop	{r4, r5, r6}
    2a68:	4770      	bx	lr
    2a6a:	bf00      	nop
    2a6c:	00005554 	.word	0x00005554

00002a70 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    2a70:	b510      	push	{r4, lr}
	void *hw = device->hw;
    2a72:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    2a74:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    2a76:	f013 0f01 	tst.w	r3, #1
    2a7a:	d003      	beq.n	2a84 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    2a7c:	7da3      	ldrb	r3, [r4, #22]
    2a7e:	f013 0f01 	tst.w	r3, #1
    2a82:	d112      	bne.n	2aaa <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    2a84:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    2a86:	f013 0f02 	tst.w	r3, #2
    2a8a:	d003      	beq.n	2a94 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    2a8c:	7da3      	ldrb	r3, [r4, #22]
    2a8e:	f013 0f02 	tst.w	r3, #2
    2a92:	d10f      	bne.n	2ab4 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    2a94:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    2a96:	f013 0f04 	tst.w	r3, #4
    2a9a:	d015      	beq.n	2ac8 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    2a9c:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    2a9e:	f003 0337 	and.w	r3, r3, #55	; 0x37
    2aa2:	b163      	cbz	r3, 2abe <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    2aa4:	23ff      	movs	r3, #255	; 0xff
    2aa6:	8363      	strh	r3, [r4, #26]
    2aa8:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2aaa:	2301      	movs	r3, #1
    2aac:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    2aae:	6803      	ldr	r3, [r0, #0]
    2ab0:	4798      	blx	r3
    2ab2:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    2ab4:	2302      	movs	r3, #2
    2ab6:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    2ab8:	6883      	ldr	r3, [r0, #8]
    2aba:	4798      	blx	r3
    2abc:	bd10      	pop	{r4, pc}
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    2abe:	6843      	ldr	r3, [r0, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    2ac0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2ac2:	b2c9      	uxtb	r1, r1
    2ac4:	4798      	blx	r3
    2ac6:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    2ac8:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    2aca:	09db      	lsrs	r3, r3, #7
    2acc:	d100      	bne.n	2ad0 <_sercom_usart_interrupt_handler+0x60>
    2ace:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    2ad0:	2380      	movs	r3, #128	; 0x80
    2ad2:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    2ad4:	68c3      	ldr	r3, [r0, #12]
    2ad6:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    2ad8:	8b63      	ldrh	r3, [r4, #26]
    2ada:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    2adc:	8363      	strh	r3, [r4, #26]
    2ade:	e7f6      	b.n	2ace <_sercom_usart_interrupt_handler+0x5e>

00002ae0 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM5) {
    2ae0:	4b03      	ldr	r3, [pc, #12]	; (2af0 <_sercom_init_irq_param+0x10>)
    2ae2:	4298      	cmp	r0, r3
    2ae4:	d000      	beq.n	2ae8 <_sercom_init_irq_param+0x8>
    2ae6:	4770      	bx	lr
		_sercom5_dev = (struct _usart_async_device *)dev;
    2ae8:	4b02      	ldr	r3, [pc, #8]	; (2af4 <_sercom_init_irq_param+0x14>)
    2aea:	6019      	str	r1, [r3, #0]
	}
}
    2aec:	e7fb      	b.n	2ae6 <_sercom_init_irq_param+0x6>
    2aee:	bf00      	nop
    2af0:	43000400 	.word	0x43000400
    2af4:	20000218 	.word	0x20000218

00002af8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    2af8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    2afa:	4b04      	ldr	r3, [pc, #16]	; (2b0c <_sercom_get_irq_num+0x14>)
    2afc:	4798      	blx	r3
    2afe:	0080      	lsls	r0, r0, #2
    2b00:	b2c0      	uxtb	r0, r0
    2b02:	302e      	adds	r0, #46	; 0x2e
}
    2b04:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    2b08:	bd08      	pop	{r3, pc}
    2b0a:	bf00      	nop
    2b0c:	00002a31 	.word	0x00002a31

00002b10 <_get_sercom_index>:
{
    2b10:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2b12:	4b0c      	ldr	r3, [pc, #48]	; (2b44 <_get_sercom_index+0x34>)
    2b14:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2b16:	2300      	movs	r3, #0
    2b18:	b143      	cbz	r3, 2b2c <_get_sercom_index+0x1c>
	ASSERT(false);
    2b1a:	f240 226b 	movw	r2, #619	; 0x26b
    2b1e:	490a      	ldr	r1, [pc, #40]	; (2b48 <_get_sercom_index+0x38>)
    2b20:	2000      	movs	r0, #0
    2b22:	4b0a      	ldr	r3, [pc, #40]	; (2b4c <_get_sercom_index+0x3c>)
    2b24:	4798      	blx	r3
	return 0;
    2b26:	2300      	movs	r3, #0
}
    2b28:	4618      	mov	r0, r3
    2b2a:	bd08      	pop	{r3, pc}
		if (_usarts[i].number == sercom_offset) {
    2b2c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    2b30:	00d1      	lsls	r1, r2, #3
    2b32:	4a07      	ldr	r2, [pc, #28]	; (2b50 <_get_sercom_index+0x40>)
    2b34:	440a      	add	r2, r1
    2b36:	7e12      	ldrb	r2, [r2, #24]
    2b38:	4290      	cmp	r0, r2
    2b3a:	d0f5      	beq.n	2b28 <_get_sercom_index+0x18>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2b3c:	3301      	adds	r3, #1
    2b3e:	b2db      	uxtb	r3, r3
    2b40:	e7ea      	b.n	2b18 <_get_sercom_index+0x8>
    2b42:	bf00      	nop
    2b44:	00002a31 	.word	0x00002a31
    2b48:	000055c0 	.word	0x000055c0
    2b4c:	00001671 	.word	0x00001671
    2b50:	00005554 	.word	0x00005554

00002b54 <_usart_init>:
{
    2b54:	b538      	push	{r3, r4, r5, lr}
    2b56:	4604      	mov	r4, r0
	uint8_t i = _get_sercom_index(hw);
    2b58:	4b3c      	ldr	r3, [pc, #240]	; (2c4c <_usart_init+0xf8>)
    2b5a:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    2b5c:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2b5e:	f013 0f01 	tst.w	r3, #1
    2b62:	d122      	bne.n	2baa <_usart_init+0x56>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    2b64:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    2b68:	00da      	lsls	r2, r3, #3
    2b6a:	4b39      	ldr	r3, [pc, #228]	; (2c50 <_usart_init+0xfc>)
    2b6c:	4413      	add	r3, r2
    2b6e:	69da      	ldr	r2, [r3, #28]
    2b70:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2b74:	69e3      	ldr	r3, [r4, #28]
    2b76:	f013 0f03 	tst.w	r3, #3
    2b7a:	d1fb      	bne.n	2b74 <_usart_init+0x20>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2b7c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    2b7e:	f013 0f02 	tst.w	r3, #2
    2b82:	d00b      	beq.n	2b9c <_usart_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    2b84:	6823      	ldr	r3, [r4, #0]
    2b86:	f023 0302 	bic.w	r3, r3, #2
    2b8a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2b8c:	69e3      	ldr	r3, [r4, #28]
    2b8e:	f013 0f03 	tst.w	r3, #3
    2b92:	d1fb      	bne.n	2b8c <_usart_init+0x38>
    2b94:	69e3      	ldr	r3, [r4, #28]
    2b96:	f013 0f02 	tst.w	r3, #2
    2b9a:	d1fb      	bne.n	2b94 <_usart_init+0x40>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    2b9c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2ba0:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2ba2:	69e3      	ldr	r3, [r4, #28]
    2ba4:	f013 0f03 	tst.w	r3, #3
    2ba8:	d1fb      	bne.n	2ba2 <_usart_init+0x4e>
    2baa:	69e3      	ldr	r3, [r4, #28]
    2bac:	f013 0f01 	tst.w	r3, #1
    2bb0:	d1fb      	bne.n	2baa <_usart_init+0x56>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2bb2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    2bb6:	00da      	lsls	r2, r3, #3
    2bb8:	4b25      	ldr	r3, [pc, #148]	; (2c50 <_usart_init+0xfc>)
    2bba:	4413      	add	r3, r2
    2bbc:	69db      	ldr	r3, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2bbe:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2bc0:	69e3      	ldr	r3, [r4, #28]
    2bc2:	f013 0f03 	tst.w	r3, #3
    2bc6:	d1fb      	bne.n	2bc0 <_usart_init+0x6c>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2bc8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    2bcc:	00da      	lsls	r2, r3, #3
    2bce:	4b20      	ldr	r3, [pc, #128]	; (2c50 <_usart_init+0xfc>)
    2bd0:	4413      	add	r3, r2
    2bd2:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2bd4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2bd6:	69e3      	ldr	r3, [r4, #28]
    2bd8:	f013 0f1f 	tst.w	r3, #31
    2bdc:	d1fb      	bne.n	2bd6 <_usart_init+0x82>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    2bde:	0042      	lsls	r2, r0, #1
    2be0:	4402      	add	r2, r0
    2be2:	00d1      	lsls	r1, r2, #3
    2be4:	4b1a      	ldr	r3, [pc, #104]	; (2c50 <_usart_init+0xfc>)
    2be6:	440b      	add	r3, r1
    2be8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLC.reg = data;
    2bea:	60a2      	str	r2, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2bec:	69db      	ldr	r3, [r3, #28]
    2bee:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2bf2:	d10a      	bne.n	2c0a <_usart_init+0xb6>
    2bf4:	f413 4fc0 	tst.w	r3, #24576	; 0x6000
    2bf8:	d107      	bne.n	2c0a <_usart_init+0xb6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2bfa:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    2bfe:	00da      	lsls	r2, r3, #3
    2c00:	4b13      	ldr	r3, [pc, #76]	; (2c50 <_usart_init+0xfc>)
    2c02:	4413      	add	r3, r2
    2c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    2c06:	81a3      	strh	r3, [r4, #12]
    2c08:	e00f      	b.n	2c2a <_usart_init+0xd6>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2c0a:	0042      	lsls	r2, r0, #1
    2c0c:	4402      	add	r2, r0
    2c0e:	00d1      	lsls	r1, r2, #3
    2c10:	4b0f      	ldr	r3, [pc, #60]	; (2c50 <_usart_init+0xfc>)
    2c12:	440b      	add	r3, r1
    2c14:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    2c16:	89a2      	ldrh	r2, [r4, #12]
    2c18:	f361 020c 	bfi	r2, r1, #0, #13
    2c1c:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2c1e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    2c22:	89a3      	ldrh	r3, [r4, #12]
    2c24:	f362 334f 	bfi	r3, r2, #13, #3
    2c28:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    2c2a:	4a09      	ldr	r2, [pc, #36]	; (2c50 <_usart_init+0xfc>)
    2c2c:	0043      	lsls	r3, r0, #1
    2c2e:	181d      	adds	r5, r3, r0
    2c30:	00e9      	lsls	r1, r5, #3
    2c32:	460d      	mov	r5, r1
    2c34:	4411      	add	r1, r2
    2c36:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
	((Sercom *)hw)->USART.RXPL.reg = data;
    2c3a:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    2c3c:	442a      	add	r2, r5
    2c3e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    2c42:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    2c46:	2000      	movs	r0, #0
    2c48:	bd38      	pop	{r3, r4, r5, pc}
    2c4a:	bf00      	nop
    2c4c:	00002b11 	.word	0x00002b11
    2c50:	00005554 	.word	0x00005554

00002c54 <_usart_async_init>:
{
    2c54:	b570      	push	{r4, r5, r6, lr}
    2c56:	460c      	mov	r4, r1
	ASSERT(device);
    2c58:	4606      	mov	r6, r0
    2c5a:	22cb      	movs	r2, #203	; 0xcb
    2c5c:	4918      	ldr	r1, [pc, #96]	; (2cc0 <_usart_async_init+0x6c>)
    2c5e:	3000      	adds	r0, #0
    2c60:	bf18      	it	ne
    2c62:	2001      	movne	r0, #1
    2c64:	4b17      	ldr	r3, [pc, #92]	; (2cc4 <_usart_async_init+0x70>)
    2c66:	4798      	blx	r3
	init_status = _usart_init(hw);
    2c68:	4620      	mov	r0, r4
    2c6a:	4b17      	ldr	r3, [pc, #92]	; (2cc8 <_usart_async_init+0x74>)
    2c6c:	4798      	blx	r3
	if (init_status) {
    2c6e:	4605      	mov	r5, r0
    2c70:	b108      	cbz	r0, 2c76 <_usart_async_init+0x22>
}
    2c72:	4628      	mov	r0, r5
    2c74:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    2c76:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    2c78:	4631      	mov	r1, r6
    2c7a:	4620      	mov	r0, r4
    2c7c:	4b13      	ldr	r3, [pc, #76]	; (2ccc <_usart_async_init+0x78>)
    2c7e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    2c80:	4620      	mov	r0, r4
    2c82:	4b13      	ldr	r3, [pc, #76]	; (2cd0 <_usart_async_init+0x7c>)
    2c84:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    2c86:	2400      	movs	r4, #0
    2c88:	e016      	b.n	2cb8 <_usart_async_init+0x64>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c8a:	0941      	lsrs	r1, r0, #5
    2c8c:	f000 021f 	and.w	r2, r0, #31
    2c90:	2301      	movs	r3, #1
    2c92:	4093      	lsls	r3, r2
    2c94:	4a0f      	ldr	r2, [pc, #60]	; (2cd4 <_usart_async_init+0x80>)
    2c96:	f101 0620 	add.w	r6, r1, #32
    2c9a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2c9e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ca2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2ca6:	f101 0660 	add.w	r6, r1, #96	; 0x60
    2caa:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		irq++;
    2cb2:	3001      	adds	r0, #1
    2cb4:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    2cb6:	3401      	adds	r4, #1
    2cb8:	2c03      	cmp	r4, #3
    2cba:	d9e6      	bls.n	2c8a <_usart_async_init+0x36>
    2cbc:	e7d9      	b.n	2c72 <_usart_async_init+0x1e>
    2cbe:	bf00      	nop
    2cc0:	000055c0 	.word	0x000055c0
    2cc4:	00001671 	.word	0x00001671
    2cc8:	00002b55 	.word	0x00002b55
    2ccc:	00002ae1 	.word	0x00002ae1
    2cd0:	00002af9 	.word	0x00002af9
    2cd4:	e000e100 	.word	0xe000e100

00002cd8 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2cd8:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    2cda:	6299      	str	r1, [r3, #40]	; 0x28
    2cdc:	4770      	bx	lr

00002cde <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    2cde:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2ce0:	2201      	movs	r2, #1
    2ce2:	759a      	strb	r2, [r3, #22]
    2ce4:	4770      	bx	lr

00002ce6 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    2ce6:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    2ce8:	2202      	movs	r2, #2
    2cea:	759a      	strb	r2, [r3, #22]
    2cec:	4770      	bx	lr
	...

00002cf0 <SERCOM5_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM5_0_Handler(void)
{
    2cf0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom5_dev);
    2cf2:	4b02      	ldr	r3, [pc, #8]	; (2cfc <SERCOM5_0_Handler+0xc>)
    2cf4:	6818      	ldr	r0, [r3, #0]
    2cf6:	4b02      	ldr	r3, [pc, #8]	; (2d00 <SERCOM5_0_Handler+0x10>)
    2cf8:	4798      	blx	r3
    2cfa:	bd08      	pop	{r3, pc}
    2cfc:	20000218 	.word	0x20000218
    2d00:	00002a71 	.word	0x00002a71

00002d04 <SERCOM5_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM5_1_Handler(void)
{
    2d04:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom5_dev);
    2d06:	4b02      	ldr	r3, [pc, #8]	; (2d10 <SERCOM5_1_Handler+0xc>)
    2d08:	6818      	ldr	r0, [r3, #0]
    2d0a:	4b02      	ldr	r3, [pc, #8]	; (2d14 <SERCOM5_1_Handler+0x10>)
    2d0c:	4798      	blx	r3
    2d0e:	bd08      	pop	{r3, pc}
    2d10:	20000218 	.word	0x20000218
    2d14:	00002a71 	.word	0x00002a71

00002d18 <SERCOM5_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM5_2_Handler(void)
{
    2d18:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom5_dev);
    2d1a:	4b02      	ldr	r3, [pc, #8]	; (2d24 <SERCOM5_2_Handler+0xc>)
    2d1c:	6818      	ldr	r0, [r3, #0]
    2d1e:	4b02      	ldr	r3, [pc, #8]	; (2d28 <SERCOM5_2_Handler+0x10>)
    2d20:	4798      	blx	r3
    2d22:	bd08      	pop	{r3, pc}
    2d24:	20000218 	.word	0x20000218
    2d28:	00002a71 	.word	0x00002a71

00002d2c <SERCOM5_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM5_3_Handler(void)
{
    2d2c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom5_dev);
    2d2e:	4b02      	ldr	r3, [pc, #8]	; (2d38 <SERCOM5_3_Handler+0xc>)
    2d30:	6818      	ldr	r0, [r3, #0]
    2d32:	4b02      	ldr	r3, [pc, #8]	; (2d3c <SERCOM5_3_Handler+0x10>)
    2d34:	4798      	blx	r3
    2d36:	bd08      	pop	{r3, pc}
    2d38:	20000218 	.word	0x20000218
    2d3c:	00002a71 	.word	0x00002a71

00002d40 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    2d40:	4b03      	ldr	r3, [pc, #12]	; (2d50 <_system_time_init+0x10>)
    2d42:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    2d46:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    2d48:	2205      	movs	r2, #5
    2d4a:	601a      	str	r2, [r3, #0]
    2d4c:	4770      	bx	lr
    2d4e:	bf00      	nop
    2d50:	e000e010 	.word	0xe000e010

00002d54 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    2d54:	b508      	push	{r3, lr}
	_system_time_init(hw);
    2d56:	4b01      	ldr	r3, [pc, #4]	; (2d5c <_delay_init+0x8>)
    2d58:	4798      	blx	r3
    2d5a:	bd08      	pop	{r3, pc}
    2d5c:	00002d41 	.word	0x00002d41

00002d60 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    2d60:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    2d62:	e00d      	b.n	2d80 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
    2d64:	4b0d      	ldr	r3, [pc, #52]	; (2d9c <_delay_cycles+0x3c>)
    2d66:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
    2d6a:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    2d6c:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    2d6e:	4b0b      	ldr	r3, [pc, #44]	; (2d9c <_delay_cycles+0x3c>)
    2d70:	681b      	ldr	r3, [r3, #0]
    2d72:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d76:	d0fa      	beq.n	2d6e <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
    2d78:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    2d7c:	3101      	adds	r1, #1
	while (n--) {
    2d7e:	4610      	mov	r0, r2
    2d80:	1e43      	subs	r3, r0, #1
    2d82:	b2da      	uxtb	r2, r3
    2d84:	2800      	cmp	r0, #0
    2d86:	d1ed      	bne.n	2d64 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    2d88:	4b04      	ldr	r3, [pc, #16]	; (2d9c <_delay_cycles+0x3c>)
    2d8a:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    2d8c:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    2d8e:	4b03      	ldr	r3, [pc, #12]	; (2d9c <_delay_cycles+0x3c>)
    2d90:	681b      	ldr	r3, [r3, #0]
    2d92:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d96:	d0fa      	beq.n	2d8e <_delay_cycles+0x2e>
		;
}
    2d98:	4770      	bx	lr
    2d9a:	bf00      	nop
    2d9c:	e000e010 	.word	0xe000e010

00002da0 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    2da0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2da2:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2da4:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2da6:	f012 0f01 	tst.w	r2, #1
    2daa:	d100      	bne.n	2dae <tc_interrupt_handler+0xe>
    2dac:	bd08      	pop	{r3, pc}
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    2dae:	2201      	movs	r2, #1
    2db0:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    2db2:	6803      	ldr	r3, [r0, #0]
    2db4:	4798      	blx	r3
	}
}
    2db6:	e7f9      	b.n	2dac <tc_interrupt_handler+0xc>

00002db8 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    2db8:	b538      	push	{r3, r4, r5, lr}
    2dba:	4605      	mov	r5, r0
	void *const hw = device->hw;
    2dbc:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2dbe:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2dc0:	f013 0f01 	tst.w	r3, #1
    2dc4:	d004      	beq.n	2dd0 <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    2dc6:	2301      	movs	r3, #1
    2dc8:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    2dca:	6803      	ldr	r3, [r0, #0]
    2dcc:	b103      	cbz	r3, 2dd0 <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    2dce:	4798      	blx	r3
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_ERR;
}

static inline bool hri_tc_get_INTEN_ERR_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    2dd0:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    2dd2:	f013 0f02 	tst.w	r3, #2
    2dd6:	d005      	beq.n	2de4 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_ERR;
    2dd8:	2302      	movs	r3, #2
    2dda:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    2ddc:	686b      	ldr	r3, [r5, #4]
    2dde:	b10b      	cbz	r3, 2de4 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    2de0:	4628      	mov	r0, r5
    2de2:	4798      	blx	r3
    2de4:	bd38      	pop	{r3, r4, r5, pc}
	...

00002de8 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    2de8:	4b06      	ldr	r3, [pc, #24]	; (2e04 <_tc_init_irq_param+0x1c>)
    2dea:	4298      	cmp	r0, r3
    2dec:	d003      	beq.n	2df6 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    2dee:	4b06      	ldr	r3, [pc, #24]	; (2e08 <_tc_init_irq_param+0x20>)
    2df0:	4298      	cmp	r0, r3
    2df2:	d003      	beq.n	2dfc <_tc_init_irq_param+0x14>
    2df4:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    2df6:	4b05      	ldr	r3, [pc, #20]	; (2e0c <_tc_init_irq_param+0x24>)
    2df8:	6019      	str	r1, [r3, #0]
    2dfa:	e7f8      	b.n	2dee <_tc_init_irq_param+0x6>
		_tc1_dev = (struct _timer_device *)dev;
    2dfc:	4b03      	ldr	r3, [pc, #12]	; (2e0c <_tc_init_irq_param+0x24>)
    2dfe:	6059      	str	r1, [r3, #4]
	}
}
    2e00:	e7f8      	b.n	2df4 <_tc_init_irq_param+0xc>
    2e02:	bf00      	nop
    2e04:	40003800 	.word	0x40003800
    2e08:	40003c00 	.word	0x40003c00
    2e0c:	2000021c 	.word	0x2000021c

00002e10 <get_tc_index>:
{
    2e10:	b570      	push	{r4, r5, r6, lr}
    2e12:	b086      	sub	sp, #24
    2e14:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2e16:	466c      	mov	r4, sp
    2e18:	4d17      	ldr	r5, [pc, #92]	; (2e78 <get_tc_index+0x68>)
    2e1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e1e:	e895 0003 	ldmia.w	r5, {r0, r1}
    2e22:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2e26:	2300      	movs	r3, #0
    2e28:	2b05      	cmp	r3, #5
    2e2a:	d80a      	bhi.n	2e42 <get_tc_index+0x32>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    2e2c:	aa06      	add	r2, sp, #24
    2e2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    2e32:	f852 2c18 	ldr.w	r2, [r2, #-24]
    2e36:	42b2      	cmp	r2, r6
    2e38:	d001      	beq.n	2e3e <get_tc_index+0x2e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2e3a:	3301      	adds	r3, #1
    2e3c:	e7f4      	b.n	2e28 <get_tc_index+0x18>
			return i;
    2e3e:	b2db      	uxtb	r3, r3
    2e40:	e000      	b.n	2e44 <get_tc_index+0x34>
		}
	}
	return 0;
    2e42:	2300      	movs	r3, #0
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2e44:	2200      	movs	r2, #0
    2e46:	2a01      	cmp	r2, #1
    2e48:	d80b      	bhi.n	2e62 <get_tc_index+0x52>
		if (_tcs[i].number == index) {
    2e4a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    2e4e:	0081      	lsls	r1, r0, #2
    2e50:	480a      	ldr	r0, [pc, #40]	; (2e7c <get_tc_index+0x6c>)
    2e52:	5c41      	ldrb	r1, [r0, r1]
    2e54:	4299      	cmp	r1, r3
    2e56:	d002      	beq.n	2e5e <get_tc_index+0x4e>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2e58:	3201      	adds	r2, #1
    2e5a:	b2d2      	uxtb	r2, r2
    2e5c:	e7f3      	b.n	2e46 <get_tc_index+0x36>
			return i;
    2e5e:	b250      	sxtb	r0, r2
    2e60:	e007      	b.n	2e72 <get_tc_index+0x62>
	ASSERT(false);
    2e62:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
    2e66:	4906      	ldr	r1, [pc, #24]	; (2e80 <get_tc_index+0x70>)
    2e68:	2000      	movs	r0, #0
    2e6a:	4b06      	ldr	r3, [pc, #24]	; (2e84 <get_tc_index+0x74>)
    2e6c:	4798      	blx	r3
	return -1;
    2e6e:	f04f 30ff 	mov.w	r0, #4294967295
}
    2e72:	b006      	add	sp, #24
    2e74:	bd70      	pop	{r4, r5, r6, pc}
    2e76:	bf00      	nop
    2e78:	000055dc 	.word	0x000055dc
    2e7c:	20000000 	.word	0x20000000
    2e80:	000055f4 	.word	0x000055f4
    2e84:	00001671 	.word	0x00001671

00002e88 <_timer_init>:
{
    2e88:	b570      	push	{r4, r5, r6, lr}
    2e8a:	4606      	mov	r6, r0
    2e8c:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    2e8e:	4608      	mov	r0, r1
    2e90:	4b6c      	ldr	r3, [pc, #432]	; (3044 <_timer_init+0x1bc>)
    2e92:	4798      	blx	r3
    2e94:	4605      	mov	r5, r0
	device->hw = hw;
    2e96:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    2e98:	228f      	movs	r2, #143	; 0x8f
    2e9a:	496b      	ldr	r1, [pc, #428]	; (3048 <_timer_init+0x1c0>)
    2e9c:	2001      	movs	r0, #1
    2e9e:	4b6b      	ldr	r3, [pc, #428]	; (304c <_timer_init+0x1c4>)
    2ea0:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    2ea2:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    2ea4:	f013 0f01 	tst.w	r3, #1
    2ea8:	d119      	bne.n	2ede <_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2eaa:	6923      	ldr	r3, [r4, #16]
    2eac:	f013 0f03 	tst.w	r3, #3
    2eb0:	d1fb      	bne.n	2eaa <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    2eb2:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    2eb4:	f013 0f02 	tst.w	r3, #2
    2eb8:	d00b      	beq.n	2ed2 <_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    2eba:	6823      	ldr	r3, [r4, #0]
    2ebc:	f023 0302 	bic.w	r3, r3, #2
    2ec0:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ec2:	6923      	ldr	r3, [r4, #16]
    2ec4:	f013 0f03 	tst.w	r3, #3
    2ec8:	d1fb      	bne.n	2ec2 <_timer_init+0x3a>
    2eca:	6923      	ldr	r3, [r4, #16]
    2ecc:	f013 0f02 	tst.w	r3, #2
    2ed0:	d1fb      	bne.n	2eca <_timer_init+0x42>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2ed2:	2301      	movs	r3, #1
    2ed4:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ed6:	6923      	ldr	r3, [r4, #16]
    2ed8:	f013 0f03 	tst.w	r3, #3
    2edc:	d1fb      	bne.n	2ed6 <_timer_init+0x4e>
    2ede:	6923      	ldr	r3, [r4, #16]
    2ee0:	f013 0f01 	tst.w	r3, #1
    2ee4:	d1fb      	bne.n	2ede <_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2ee6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2eea:	009a      	lsls	r2, r3, #2
    2eec:	4b58      	ldr	r3, [pc, #352]	; (3050 <_timer_init+0x1c8>)
    2eee:	4413      	add	r3, r2
    2ef0:	685b      	ldr	r3, [r3, #4]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2ef2:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ef4:	6923      	ldr	r3, [r4, #16]
    2ef6:	f013 0f03 	tst.w	r3, #3
    2efa:	d1fb      	bne.n	2ef4 <_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2efc:	00aa      	lsls	r2, r5, #2
    2efe:	442a      	add	r2, r5
    2f00:	0091      	lsls	r1, r2, #2
    2f02:	4b53      	ldr	r3, [pc, #332]	; (3050 <_timer_init+0x1c8>)
    2f04:	440b      	add	r3, r1
    2f06:	7a9a      	ldrb	r2, [r3, #10]
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    2f08:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2f0a:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    2f0c:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    2f0e:	2201      	movs	r2, #1
    2f10:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2f12:	685b      	ldr	r3, [r3, #4]
    2f14:	f003 030c 	and.w	r3, r3, #12
    2f18:	2b08      	cmp	r3, #8
    2f1a:	d05b      	beq.n	2fd4 <_timer_init+0x14c>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2f1c:	2b00      	cmp	r3, #0
    2f1e:	d16d      	bne.n	2ffc <_timer_init+0x174>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2f20:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f24:	009a      	lsls	r2, r3, #2
    2f26:	4b4a      	ldr	r3, [pc, #296]	; (3050 <_timer_init+0x1c8>)
    2f28:	4413      	add	r3, r2
    2f2a:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2f2c:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2f2e:	6923      	ldr	r3, [r4, #16]
    2f30:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    2f34:	d1fb      	bne.n	2f2e <_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2f36:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f3a:	009a      	lsls	r2, r3, #2
    2f3c:	4b44      	ldr	r3, [pc, #272]	; (3050 <_timer_init+0x1c8>)
    2f3e:	4413      	add	r3, r2
    2f40:	8a1b      	ldrh	r3, [r3, #16]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2f42:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2f44:	6923      	ldr	r3, [r4, #16]
    2f46:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    2f4a:	d1fb      	bne.n	2f44 <_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    2f4c:	2301      	movs	r3, #1
    2f4e:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    2f50:	4631      	mov	r1, r6
    2f52:	4620      	mov	r0, r4
    2f54:	4b3f      	ldr	r3, [pc, #252]	; (3054 <_timer_init+0x1cc>)
    2f56:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2f58:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f5c:	009a      	lsls	r2, r3, #2
    2f5e:	4b3c      	ldr	r3, [pc, #240]	; (3050 <_timer_init+0x1c8>)
    2f60:	4413      	add	r3, r2
    2f62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2f66:	2b00      	cmp	r3, #0
    2f68:	db0d      	blt.n	2f86 <_timer_init+0xfe>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2f6a:	095a      	lsrs	r2, r3, #5
    2f6c:	f003 031f 	and.w	r3, r3, #31
    2f70:	2101      	movs	r1, #1
    2f72:	fa01 f303 	lsl.w	r3, r1, r3
    2f76:	3220      	adds	r2, #32
    2f78:	4937      	ldr	r1, [pc, #220]	; (3058 <_timer_init+0x1d0>)
    2f7a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2f7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2f82:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2f86:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f8a:	009a      	lsls	r2, r3, #2
    2f8c:	4b30      	ldr	r3, [pc, #192]	; (3050 <_timer_init+0x1c8>)
    2f8e:	4413      	add	r3, r2
    2f90:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2f94:	2b00      	cmp	r3, #0
    2f96:	db09      	blt.n	2fac <_timer_init+0x124>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2f98:	095a      	lsrs	r2, r3, #5
    2f9a:	f003 031f 	and.w	r3, r3, #31
    2f9e:	2101      	movs	r1, #1
    2fa0:	fa01 f303 	lsl.w	r3, r1, r3
    2fa4:	3260      	adds	r2, #96	; 0x60
    2fa6:	492c      	ldr	r1, [pc, #176]	; (3058 <_timer_init+0x1d0>)
    2fa8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    2fac:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2fb0:	00aa      	lsls	r2, r5, #2
    2fb2:	4b27      	ldr	r3, [pc, #156]	; (3050 <_timer_init+0x1c8>)
    2fb4:	4413      	add	r3, r2
    2fb6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2fba:	2b00      	cmp	r3, #0
    2fbc:	db08      	blt.n	2fd0 <_timer_init+0x148>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fbe:	0959      	lsrs	r1, r3, #5
    2fc0:	f003 031f 	and.w	r3, r3, #31
    2fc4:	2201      	movs	r2, #1
    2fc6:	fa02 f303 	lsl.w	r3, r2, r3
    2fca:	4a23      	ldr	r2, [pc, #140]	; (3058 <_timer_init+0x1d0>)
    2fcc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2fd0:	2000      	movs	r0, #0
    2fd2:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2fd4:	4b1e      	ldr	r3, [pc, #120]	; (3050 <_timer_init+0x1c8>)
    2fd6:	440b      	add	r3, r1
    2fd8:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2fda:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2fdc:	6923      	ldr	r3, [r4, #16]
    2fde:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    2fe2:	d1fb      	bne.n	2fdc <_timer_init+0x154>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    2fe4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2fe8:	009a      	lsls	r2, r3, #2
    2fea:	4b19      	ldr	r3, [pc, #100]	; (3050 <_timer_init+0x1c8>)
    2fec:	4413      	add	r3, r2
    2fee:	691b      	ldr	r3, [r3, #16]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2ff0:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ff2:	6923      	ldr	r3, [r4, #16]
    2ff4:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    2ff8:	d1fb      	bne.n	2ff2 <_timer_init+0x16a>
    2ffa:	e7a7      	b.n	2f4c <_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2ffc:	2b04      	cmp	r3, #4
    2ffe:	d1a5      	bne.n	2f4c <_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    3000:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3004:	009a      	lsls	r2, r3, #2
    3006:	4b12      	ldr	r3, [pc, #72]	; (3050 <_timer_init+0x1c8>)
    3008:	4413      	add	r3, r2
    300a:	7b1b      	ldrb	r3, [r3, #12]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    300c:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    300e:	6923      	ldr	r3, [r4, #16]
    3010:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3014:	d1fb      	bne.n	300e <_timer_init+0x186>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    3016:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    301a:	009a      	lsls	r2, r3, #2
    301c:	4b0c      	ldr	r3, [pc, #48]	; (3050 <_timer_init+0x1c8>)
    301e:	4413      	add	r3, r2
    3020:	7c1b      	ldrb	r3, [r3, #16]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    3022:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3024:	6923      	ldr	r3, [r4, #16]
    3026:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    302a:	d1fb      	bne.n	3024 <_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    302c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3030:	009a      	lsls	r2, r3, #2
    3032:	4b07      	ldr	r3, [pc, #28]	; (3050 <_timer_init+0x1c8>)
    3034:	4413      	add	r3, r2
    3036:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    3038:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    303a:	6923      	ldr	r3, [r4, #16]
    303c:	f013 0f20 	tst.w	r3, #32
    3040:	d1fb      	bne.n	303a <_timer_init+0x1b2>
    3042:	e783      	b.n	2f4c <_timer_init+0xc4>
    3044:	00002e11 	.word	0x00002e11
    3048:	000055f4 	.word	0x000055f4
    304c:	00001671 	.word	0x00001671
    3050:	20000000 	.word	0x20000000
    3054:	00002de9 	.word	0x00002de9
    3058:	e000e100 	.word	0xe000e100

0000305c <_pwm_init>:
{
    305c:	b570      	push	{r4, r5, r6, lr}
    305e:	4606      	mov	r6, r0
    3060:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    3062:	4608      	mov	r0, r1
    3064:	4b59      	ldr	r3, [pc, #356]	; (31cc <_pwm_init+0x170>)
    3066:	4798      	blx	r3
    3068:	4605      	mov	r5, r0
	device->hw = hw;
    306a:	6134      	str	r4, [r6, #16]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    306c:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    306e:	f013 0f01 	tst.w	r3, #1
    3072:	d119      	bne.n	30a8 <_pwm_init+0x4c>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3074:	6923      	ldr	r3, [r4, #16]
    3076:	f013 0f03 	tst.w	r3, #3
    307a:	d1fb      	bne.n	3074 <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    307c:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    307e:	f013 0f02 	tst.w	r3, #2
    3082:	d00b      	beq.n	309c <_pwm_init+0x40>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3084:	6823      	ldr	r3, [r4, #0]
    3086:	f023 0302 	bic.w	r3, r3, #2
    308a:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    308c:	6923      	ldr	r3, [r4, #16]
    308e:	f013 0f03 	tst.w	r3, #3
    3092:	d1fb      	bne.n	308c <_pwm_init+0x30>
    3094:	6923      	ldr	r3, [r4, #16]
    3096:	f013 0f02 	tst.w	r3, #2
    309a:	d1fb      	bne.n	3094 <_pwm_init+0x38>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    309c:	2301      	movs	r3, #1
    309e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    30a0:	6923      	ldr	r3, [r4, #16]
    30a2:	f013 0f03 	tst.w	r3, #3
    30a6:	d1fb      	bne.n	30a0 <_pwm_init+0x44>
    30a8:	6923      	ldr	r3, [r4, #16]
    30aa:	f013 0f01 	tst.w	r3, #1
    30ae:	d1fb      	bne.n	30a8 <_pwm_init+0x4c>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    30b0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    30b4:	009a      	lsls	r2, r3, #2
    30b6:	4b46      	ldr	r3, [pc, #280]	; (31d0 <_pwm_init+0x174>)
    30b8:	4413      	add	r3, r2
    30ba:	685b      	ldr	r3, [r3, #4]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    30bc:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    30be:	6923      	ldr	r3, [r4, #16]
    30c0:	f013 0f03 	tst.w	r3, #3
    30c4:	d1fb      	bne.n	30be <_pwm_init+0x62>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    30c6:	00aa      	lsls	r2, r5, #2
    30c8:	442a      	add	r2, r5
    30ca:	0091      	lsls	r1, r2, #2
    30cc:	4b40      	ldr	r3, [pc, #256]	; (31d0 <_pwm_init+0x174>)
    30ce:	440b      	add	r3, r1
    30d0:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    30d2:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    30d4:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    30d6:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    30d8:	2203      	movs	r2, #3
    30da:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    30dc:	685b      	ldr	r3, [r3, #4]
    30de:	f003 030c 	and.w	r3, r3, #12
    30e2:	2b08      	cmp	r3, #8
    30e4:	d059      	beq.n	319a <_pwm_init+0x13e>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    30e6:	2b00      	cmp	r3, #0
    30e8:	d16b      	bne.n	31c2 <_pwm_init+0x166>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    30ea:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    30ee:	009a      	lsls	r2, r3, #2
    30f0:	4b37      	ldr	r3, [pc, #220]	; (31d0 <_pwm_init+0x174>)
    30f2:	4413      	add	r3, r2
    30f4:	899b      	ldrh	r3, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    30f6:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    30f8:	6923      	ldr	r3, [r4, #16]
    30fa:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    30fe:	d1fb      	bne.n	30f8 <_pwm_init+0x9c>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3100:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3104:	009a      	lsls	r2, r3, #2
    3106:	4b32      	ldr	r3, [pc, #200]	; (31d0 <_pwm_init+0x174>)
    3108:	4413      	add	r3, r2
    310a:	8a1b      	ldrh	r3, [r3, #16]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    310c:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    310e:	6923      	ldr	r3, [r4, #16]
    3110:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3114:	d1fb      	bne.n	310e <_pwm_init+0xb2>
	_tc_init_irq_param(hw, (void *)device);
    3116:	4631      	mov	r1, r6
    3118:	4620      	mov	r0, r4
    311a:	4b2e      	ldr	r3, [pc, #184]	; (31d4 <_pwm_init+0x178>)
    311c:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    311e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3122:	009a      	lsls	r2, r3, #2
    3124:	4b2a      	ldr	r3, [pc, #168]	; (31d0 <_pwm_init+0x174>)
    3126:	4413      	add	r3, r2
    3128:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    312c:	2b00      	cmp	r3, #0
    312e:	db0d      	blt.n	314c <_pwm_init+0xf0>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3130:	095a      	lsrs	r2, r3, #5
    3132:	f003 031f 	and.w	r3, r3, #31
    3136:	2101      	movs	r1, #1
    3138:	fa01 f303 	lsl.w	r3, r1, r3
    313c:	3220      	adds	r2, #32
    313e:	4926      	ldr	r1, [pc, #152]	; (31d8 <_pwm_init+0x17c>)
    3140:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3144:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3148:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    314c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3150:	009a      	lsls	r2, r3, #2
    3152:	4b1f      	ldr	r3, [pc, #124]	; (31d0 <_pwm_init+0x174>)
    3154:	4413      	add	r3, r2
    3156:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    315a:	2b00      	cmp	r3, #0
    315c:	db09      	blt.n	3172 <_pwm_init+0x116>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    315e:	095a      	lsrs	r2, r3, #5
    3160:	f003 031f 	and.w	r3, r3, #31
    3164:	2101      	movs	r1, #1
    3166:	fa01 f303 	lsl.w	r3, r1, r3
    316a:	3260      	adds	r2, #96	; 0x60
    316c:	491a      	ldr	r1, [pc, #104]	; (31d8 <_pwm_init+0x17c>)
    316e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    3172:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3176:	00aa      	lsls	r2, r5, #2
    3178:	4b15      	ldr	r3, [pc, #84]	; (31d0 <_pwm_init+0x174>)
    317a:	4413      	add	r3, r2
    317c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3180:	2b00      	cmp	r3, #0
    3182:	db21      	blt.n	31c8 <_pwm_init+0x16c>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3184:	0959      	lsrs	r1, r3, #5
    3186:	f003 031f 	and.w	r3, r3, #31
    318a:	2201      	movs	r2, #1
    318c:	fa02 f303 	lsl.w	r3, r2, r3
    3190:	4a11      	ldr	r2, [pc, #68]	; (31d8 <_pwm_init+0x17c>)
    3192:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    3196:	2000      	movs	r0, #0
    3198:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    319a:	4b0d      	ldr	r3, [pc, #52]	; (31d0 <_pwm_init+0x174>)
    319c:	440b      	add	r3, r1
    319e:	68db      	ldr	r3, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    31a0:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    31a2:	6923      	ldr	r3, [r4, #16]
    31a4:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    31a8:	d1fb      	bne.n	31a2 <_pwm_init+0x146>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    31aa:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    31ae:	009a      	lsls	r2, r3, #2
    31b0:	4b07      	ldr	r3, [pc, #28]	; (31d0 <_pwm_init+0x174>)
    31b2:	4413      	add	r3, r2
    31b4:	691b      	ldr	r3, [r3, #16]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    31b6:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    31b8:	6923      	ldr	r3, [r4, #16]
    31ba:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    31be:	d1fb      	bne.n	31b8 <_pwm_init+0x15c>
    31c0:	e7a9      	b.n	3116 <_pwm_init+0xba>
		return -1;
    31c2:	f04f 30ff 	mov.w	r0, #4294967295
    31c6:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    31c8:	2000      	movs	r0, #0
}
    31ca:	bd70      	pop	{r4, r5, r6, pc}
    31cc:	00002e11 	.word	0x00002e11
    31d0:	20000000 	.word	0x20000000
    31d4:	00002de9 	.word	0x00002de9
    31d8:	e000e100 	.word	0xe000e100

000031dc <_timer_start>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    31dc:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    31de:	6813      	ldr	r3, [r2, #0]
    31e0:	f043 0302 	orr.w	r3, r3, #2
    31e4:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    31e6:	6913      	ldr	r3, [r2, #16]
    31e8:	f013 0f03 	tst.w	r3, #3
    31ec:	d1fb      	bne.n	31e6 <_timer_start+0xa>
}
    31ee:	4770      	bx	lr

000031f0 <_pwm_enable>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    31f0:	6902      	ldr	r2, [r0, #16]
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    31f2:	6813      	ldr	r3, [r2, #0]
    31f4:	f043 0302 	orr.w	r3, r3, #2
    31f8:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    31fa:	6913      	ldr	r3, [r2, #16]
    31fc:	f013 0f03 	tst.w	r3, #3
    3200:	d1fb      	bne.n	31fa <_pwm_enable+0xa>
}
    3202:	4770      	bx	lr

00003204 <_pwm_set_param>:
{
    3204:	b570      	push	{r4, r5, r6, lr}
    3206:	460e      	mov	r6, r1
    3208:	4615      	mov	r5, r2
	void *const hw = device->hw;
    320a:	6904      	ldr	r4, [r0, #16]
	int8_t      i  = get_tc_index(hw);
    320c:	4620      	mov	r0, r4
    320e:	4b1b      	ldr	r3, [pc, #108]	; (327c <_pwm_set_param+0x78>)
    3210:	4798      	blx	r3
	_tcs[i].cc0 = period;
    3212:	0082      	lsls	r2, r0, #2
    3214:	4402      	add	r2, r0
    3216:	0091      	lsls	r1, r2, #2
    3218:	4b19      	ldr	r3, [pc, #100]	; (3280 <_pwm_set_param+0x7c>)
    321a:	440b      	add	r3, r1
    321c:	60de      	str	r6, [r3, #12]
	_tcs[i].cc1 = duty_cycle;
    321e:	611d      	str	r5, [r3, #16]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3220:	685b      	ldr	r3, [r3, #4]
    3222:	f003 030c 	and.w	r3, r3, #12
    3226:	2b08      	cmp	r3, #8
    3228:	d016      	beq.n	3258 <_pwm_set_param+0x54>
		hri_tccount16_write_CC_reg(hw, 0, _tcs[i].cc0);
    322a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    322e:	009a      	lsls	r2, r3, #2
    3230:	4b13      	ldr	r3, [pc, #76]	; (3280 <_pwm_set_param+0x7c>)
    3232:	4413      	add	r3, r2
    3234:	899b      	ldrh	r3, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3236:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3238:	6923      	ldr	r3, [r4, #16]
    323a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    323e:	d1fb      	bne.n	3238 <_pwm_set_param+0x34>
		hri_tccount16_write_CC_reg(hw, 1, _tcs[i].cc1);
    3240:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3244:	0082      	lsls	r2, r0, #2
    3246:	4b0e      	ldr	r3, [pc, #56]	; (3280 <_pwm_set_param+0x7c>)
    3248:	4413      	add	r3, r2
    324a:	8a1b      	ldrh	r3, [r3, #16]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    324c:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    324e:	6923      	ldr	r3, [r4, #16]
    3250:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3254:	d1fb      	bne.n	324e <_pwm_set_param+0x4a>
    3256:	bd70      	pop	{r4, r5, r6, pc}
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    3258:	61e6      	str	r6, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    325a:	6923      	ldr	r3, [r4, #16]
    325c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3260:	d1fb      	bne.n	325a <_pwm_set_param+0x56>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    3262:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3266:	0082      	lsls	r2, r0, #2
    3268:	4b05      	ldr	r3, [pc, #20]	; (3280 <_pwm_set_param+0x7c>)
    326a:	4413      	add	r3, r2
    326c:	691b      	ldr	r3, [r3, #16]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    326e:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3270:	6923      	ldr	r3, [r4, #16]
    3272:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3276:	d1fb      	bne.n	3270 <_pwm_set_param+0x6c>
    3278:	bd70      	pop	{r4, r5, r6, pc}
    327a:	bf00      	nop
    327c:	00002e11 	.word	0x00002e11
    3280:	20000000 	.word	0x20000000

00003284 <_timer_is_started>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    3284:	68c2      	ldr	r2, [r0, #12]
    3286:	6913      	ldr	r3, [r2, #16]
    3288:	f013 0f03 	tst.w	r3, #3
    328c:	d1fb      	bne.n	3286 <_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    328e:	6810      	ldr	r0, [r2, #0]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    3290:	f3c0 0040 	ubfx	r0, r0, #1, #1
}
    3294:	4770      	bx	lr

00003296 <_pwm_is_enabled>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    3296:	6902      	ldr	r2, [r0, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3298:	6913      	ldr	r3, [r2, #16]
    329a:	f013 0f03 	tst.w	r3, #3
    329e:	d1fb      	bne.n	3298 <_pwm_is_enabled+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    32a0:	6810      	ldr	r0, [r2, #0]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    32a2:	f3c0 0040 	ubfx	r0, r0, #1, #1
}
    32a6:	4770      	bx	lr

000032a8 <_tc_get_timer>:
}
    32a8:	2000      	movs	r0, #0
    32aa:	4770      	bx	lr

000032ac <_tc_get_pwm>:
}
    32ac:	2000      	movs	r0, #0
    32ae:	4770      	bx	lr

000032b0 <_timer_set_irq>:
{
    32b0:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    32b2:	68c0      	ldr	r0, [r0, #12]
    32b4:	4b08      	ldr	r3, [pc, #32]	; (32d8 <_timer_set_irq+0x28>)
    32b6:	4798      	blx	r3
    32b8:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    32ba:	f240 129d 	movw	r2, #413	; 0x19d
    32be:	4907      	ldr	r1, [pc, #28]	; (32dc <_timer_set_irq+0x2c>)
    32c0:	2001      	movs	r0, #1
    32c2:	4b07      	ldr	r3, [pc, #28]	; (32e0 <_timer_set_irq+0x30>)
    32c4:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    32c6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    32ca:	00a2      	lsls	r2, r4, #2
    32cc:	4b05      	ldr	r3, [pc, #20]	; (32e4 <_timer_set_irq+0x34>)
    32ce:	4413      	add	r3, r2
    32d0:	7898      	ldrb	r0, [r3, #2]
    32d2:	4b05      	ldr	r3, [pc, #20]	; (32e8 <_timer_set_irq+0x38>)
    32d4:	4798      	blx	r3
    32d6:	bd10      	pop	{r4, pc}
    32d8:	00002e11 	.word	0x00002e11
    32dc:	000055f4 	.word	0x000055f4
    32e0:	00001671 	.word	0x00001671
    32e4:	20000000 	.word	0x20000000
    32e8:	00001a31 	.word	0x00001a31

000032ec <TC0_Handler>:
{
    32ec:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    32ee:	4b02      	ldr	r3, [pc, #8]	; (32f8 <TC0_Handler+0xc>)
    32f0:	6818      	ldr	r0, [r3, #0]
    32f2:	4b02      	ldr	r3, [pc, #8]	; (32fc <TC0_Handler+0x10>)
    32f4:	4798      	blx	r3
    32f6:	bd08      	pop	{r3, pc}
    32f8:	2000021c 	.word	0x2000021c
    32fc:	00002db9 	.word	0x00002db9

00003300 <TC1_Handler>:
{
    3300:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    3302:	4b02      	ldr	r3, [pc, #8]	; (330c <TC1_Handler+0xc>)
    3304:	6858      	ldr	r0, [r3, #4]
    3306:	4b02      	ldr	r3, [pc, #8]	; (3310 <TC1_Handler+0x10>)
    3308:	4798      	blx	r3
    330a:	bd08      	pop	{r3, pc}
    330c:	2000021c 	.word	0x2000021c
    3310:	00002da1 	.word	0x00002da1

00003314 <I2C_BB_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3314:	4b14      	ldr	r3, [pc, #80]	; (3368 <I2C_BB_init+0x54>)
    3316:	2201      	movs	r2, #1
    3318:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    331c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3320:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3324:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
    3328:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    332c:	490f      	ldr	r1, [pc, #60]	; (336c <I2C_BB_init+0x58>)
    332e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    3332:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
	tmp &= ~PORT_PINCFG_PMUXEN;
    3336:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    333a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    333e:	2204      	movs	r2, #4
    3340:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3344:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3348:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    334c:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
    3350:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    3354:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    3358:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
    335c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    3360:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
    3364:	4770      	bx	lr
    3366:	bf00      	nop
    3368:	41008000 	.word	0x41008000
    336c:	c0020000 	.word	0xc0020000

00003370 <millisecondTimer_cb>:
	dataBuffer[numBuffer][BUFFER_HEADER_DATA_LENGTH_POS] = dataWordLength * 4; // In bytes
}

static void millisecondTimer_cb(const struct timer_task *const timer_task)
{
	timeMS++;
    3370:	4a02      	ldr	r2, [pc, #8]	; (337c <millisecondTimer_cb+0xc>)
    3372:	6813      	ldr	r3, [r2, #0]
    3374:	3301      	adds	r3, #1
    3376:	6013      	str	r3, [r2, #0]
    3378:	4770      	bx	lr
    337a:	bf00      	nop
    337c:	20000224 	.word	0x20000224

00003380 <checkBattVoltage_cb>:
}

static void checkBattVoltage_cb(const struct timer_task *const timer_task)
{
    3380:	b510      	push	{r4, lr}
    3382:	b082      	sub	sp, #8
	uint8_t adcValue;
	// Uses ADC0 to check batt voltage
	adc_sync_read_channel(&ADC_0, 0, &adcValue, 1);
    3384:	2301      	movs	r3, #1
    3386:	f10d 0207 	add.w	r2, sp, #7
    338a:	2100      	movs	r1, #0
    338c:	4807      	ldr	r0, [pc, #28]	; (33ac <checkBattVoltage_cb+0x2c>)
    338e:	4c08      	ldr	r4, [pc, #32]	; (33b0 <checkBattVoltage_cb+0x30>)
    3390:	47a0      	blx	r4
	battVolt = adcValue;
    3392:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3396:	4a07      	ldr	r2, [pc, #28]	; (33b4 <checkBattVoltage_cb+0x34>)
    3398:	7013      	strb	r3, [r2, #0]
	// Compare to 1.1V band gap
	// Battery voltage goes through a 1/5x voltage divider
	
	// Raise issue if voltage is under 3.4V
	// 3.4V = 158
	if (adcValue < 158) {
    339a:	2b9d      	cmp	r3, #157	; 0x9d
    339c:	d804      	bhi.n	33a8 <checkBattVoltage_cb+0x28>
		// Low voltage problem
		deviceState |= DEVICE_STATE_LOW_VOLTAGE;
    339e:	4a06      	ldr	r2, [pc, #24]	; (33b8 <checkBattVoltage_cb+0x38>)
    33a0:	6813      	ldr	r3, [r2, #0]
    33a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    33a6:	6013      	str	r3, [r2, #0]
	}
}
    33a8:	b002      	add	sp, #8
    33aa:	bd10      	pop	{r4, pc}
    33ac:	200006c8 	.word	0x200006c8
    33b0:	00000ca1 	.word	0x00000ca1
    33b4:	20000b7a 	.word	0x20000b7a
    33b8:	20000028 	.word	0x20000028

000033bc <irReceive_cb>:
		deviceState |= DEVICE_STATE_CHARGING;
	}
}

static void irReceive_cb(void)
{
    33bc:	b500      	push	{lr}
    33be:	b083      	sub	sp, #12
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    33c0:	a801      	add	r0, sp, #4
    33c2:	4b07      	ldr	r3, [pc, #28]	; (33e0 <irReceive_cb+0x24>)
    33c4:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    33c6:	4b07      	ldr	r3, [pc, #28]	; (33e4 <irReceive_cb+0x28>)
    33c8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    33cc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    33d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;

	CRITICAL_SECTION_LEAVE();
    33d4:	a801      	add	r0, sp, #4
    33d6:	4b04      	ldr	r3, [pc, #16]	; (33e8 <irReceive_cb+0x2c>)
    33d8:	4798      	blx	r3
		
	}
	else {
		
	}	
}
    33da:	b003      	add	sp, #12
    33dc:	f85d fb04 	ldr.w	pc, [sp], #4
    33e0:	00000d41 	.word	0x00000d41
    33e4:	41008000 	.word	0x41008000
    33e8:	00000d4f 	.word	0x00000d4f

000033ec <pushButton_cb>:

static void pushButton_cb(void)
{
    33ec:	b500      	push	{lr}
    33ee:	b083      	sub	sp, #12
	CRITICAL_SECTION_ENTER();
    33f0:	a801      	add	r0, sp, #4
    33f2:	4b06      	ldr	r3, [pc, #24]	; (340c <pushButton_cb+0x20>)
    33f4:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    33f6:	4b06      	ldr	r3, [pc, #24]	; (3410 <pushButton_cb+0x24>)
    33f8:	681a      	ldr	r2, [r3, #0]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    33fa:	6a1a      	ldr	r2, [r3, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    33fc:	691b      	ldr	r3, [r3, #16]
	CRITICAL_SECTION_LEAVE();
    33fe:	a801      	add	r0, sp, #4
    3400:	4b04      	ldr	r3, [pc, #16]	; (3414 <pushButton_cb+0x28>)
    3402:	4798      	blx	r3
		
	}
	else {
		
	}
}
    3404:	b003      	add	sp, #12
    3406:	f85d fb04 	ldr.w	pc, [sp], #4
    340a:	bf00      	nop
    340c:	00000d41 	.word	0x00000d41
    3410:	41008000 	.word	0x41008000
    3414:	00000d4f 	.word	0x00000d4f

00003418 <battCharging_cb>:
{
    3418:	b510      	push	{r4, lr}
    341a:	b082      	sub	sp, #8
	CRITICAL_SECTION_ENTER();
    341c:	a801      	add	r0, sp, #4
    341e:	4b0f      	ldr	r3, [pc, #60]	; (345c <battCharging_cb+0x44>)
    3420:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3422:	4b0f      	ldr	r3, [pc, #60]	; (3460 <battCharging_cb+0x48>)
    3424:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3428:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    342c:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3430:	4054      	eors	r4, r2
    3432:	400c      	ands	r4, r1
    3434:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    3436:	a801      	add	r0, sp, #4
    3438:	4b0a      	ldr	r3, [pc, #40]	; (3464 <battCharging_cb+0x4c>)
    343a:	4798      	blx	r3
	if (pinState == true) {
    343c:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    3440:	d106      	bne.n	3450 <battCharging_cb+0x38>
		deviceState |= DEVICE_STATE_CHARGING;
    3442:	4a09      	ldr	r2, [pc, #36]	; (3468 <battCharging_cb+0x50>)
    3444:	6813      	ldr	r3, [r2, #0]
    3446:	f043 0320 	orr.w	r3, r3, #32
    344a:	6013      	str	r3, [r2, #0]
}
    344c:	b002      	add	sp, #8
    344e:	bd10      	pop	{r4, pc}
		deviceState &= !(DEVICE_STATE_CHARGING);
    3450:	4b05      	ldr	r3, [pc, #20]	; (3468 <battCharging_cb+0x50>)
    3452:	681a      	ldr	r2, [r3, #0]
    3454:	2200      	movs	r2, #0
    3456:	601a      	str	r2, [r3, #0]
    3458:	e7f8      	b.n	344c <battCharging_cb+0x34>
    345a:	bf00      	nop
    345c:	00000d41 	.word	0x00000d41
    3460:	41008000 	.word	0x41008000
    3464:	00000d4f 	.word	0x00000d4f
    3468:	20000028 	.word	0x20000028

0000346c <spi_BB_Write>:
		break;
	}
}

void spi_BB_Write(uint16_t address, uint16_t value) 
{
    346c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3470:	4607      	mov	r7, r0
    3472:	460e      	mov	r6, r1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3474:	4d2f      	ldr	r5, [pc, #188]	; (3534 <spi_BB_Write+0xc8>)
    3476:	f44f 5880 	mov.w	r8, #4096	; 0x1000
    347a:	f8c5 8098 	str.w	r8, [r5, #152]	; 0x98
	int8_t i = 0;
	//Bitbang SPI Master.
	gpio_set_pin_level(SPI_NSS, 1); // Make sure NSS is high
	delay_us(10);
    347e:	200a      	movs	r0, #10
    3480:	4c2d      	ldr	r4, [pc, #180]	; (3538 <spi_BB_Write+0xcc>)
    3482:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3484:	f8c5 8094 	str.w	r8, [r5, #148]	; 0x94
	gpio_set_pin_level(SPI_NSS, 0); // Pull SPI chip select pin low
	delay_us(10);
    3488:	200a      	movs	r0, #10
    348a:	47a0      	blx	r4
	
	for (i = 8; i >= 0 ;i--) { // 9bit address
    348c:	2408      	movs	r4, #8
    348e:	e00c      	b.n	34aa <spi_BB_Write+0x3e>
    3490:	2210      	movs	r2, #16
    3492:	4b28      	ldr	r3, [pc, #160]	; (3534 <spi_BB_Write+0xc8>)
    3494:	615a      	str	r2, [r3, #20]
		if (0x0001&(address>>i)) //a 1
			gpio_set_pin_level(SPI_MOSI, 1);
		else // a 0
			gpio_set_pin_level(SPI_MOSI, 0);
			
		delay_us(10);
    3496:	200a      	movs	r0, #10
    3498:	4d27      	ldr	r5, [pc, #156]	; (3538 <spi_BB_Write+0xcc>)
    349a:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    349c:	2220      	movs	r2, #32
    349e:	4b25      	ldr	r3, [pc, #148]	; (3534 <spi_BB_Write+0xc8>)
    34a0:	619a      	str	r2, [r3, #24]
		gpio_set_pin_level(SPI_SCK, 1);
		delay_us(10);
    34a2:	200a      	movs	r0, #10
    34a4:	47a8      	blx	r5
	for (i = 8; i >= 0 ;i--) { // 9bit address
    34a6:	3c01      	subs	r4, #1
    34a8:	b264      	sxtb	r4, r4
    34aa:	2c00      	cmp	r4, #0
    34ac:	db0b      	blt.n	34c6 <spi_BB_Write+0x5a>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34ae:	2220      	movs	r2, #32
    34b0:	4b20      	ldr	r3, [pc, #128]	; (3534 <spi_BB_Write+0xc8>)
    34b2:	615a      	str	r2, [r3, #20]
		if (0x0001&(address>>i)) //a 1
    34b4:	fa47 f304 	asr.w	r3, r7, r4
    34b8:	f013 0f01 	tst.w	r3, #1
    34bc:	d0e8      	beq.n	3490 <spi_BB_Write+0x24>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    34be:	2210      	movs	r2, #16
    34c0:	4b1c      	ldr	r3, [pc, #112]	; (3534 <spi_BB_Write+0xc8>)
    34c2:	619a      	str	r2, [r3, #24]
    34c4:	e7e7      	b.n	3496 <spi_BB_Write+0x2a>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34c6:	4c1b      	ldr	r4, [pc, #108]	; (3534 <spi_BB_Write+0xc8>)
    34c8:	2720      	movs	r7, #32
    34ca:	6167      	str	r7, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    34cc:	2310      	movs	r3, #16
    34ce:	61a3      	str	r3, [r4, #24]
	}
	// Write bit
	gpio_set_pin_level(SPI_SCK, 0);
	gpio_set_pin_level(SPI_MOSI, 1);
	delay_us(10);
    34d0:	200a      	movs	r0, #10
    34d2:	4d19      	ldr	r5, [pc, #100]	; (3538 <spi_BB_Write+0xcc>)
    34d4:	47a8      	blx	r5
    34d6:	61a7      	str	r7, [r4, #24]
	gpio_set_pin_level(SPI_SCK, 1);
	delay_us(10);
    34d8:	200a      	movs	r0, #10
    34da:	47a8      	blx	r5
		
	// Value
	for (i=15; i >=0 ;i--) {
    34dc:	240f      	movs	r4, #15
    34de:	e00c      	b.n	34fa <spi_BB_Write+0x8e>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34e0:	2210      	movs	r2, #16
    34e2:	4b14      	ldr	r3, [pc, #80]	; (3534 <spi_BB_Write+0xc8>)
    34e4:	615a      	str	r2, [r3, #20]
		if (0x0001&(value>>i)) //a 1
			gpio_set_pin_level(SPI_MOSI, 1);
		else // a 0
			gpio_set_pin_level(SPI_MOSI, 0);
			
		delay_us(10);
    34e6:	200a      	movs	r0, #10
    34e8:	4d13      	ldr	r5, [pc, #76]	; (3538 <spi_BB_Write+0xcc>)
    34ea:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    34ec:	2220      	movs	r2, #32
    34ee:	4b11      	ldr	r3, [pc, #68]	; (3534 <spi_BB_Write+0xc8>)
    34f0:	619a      	str	r2, [r3, #24]
			
		gpio_set_pin_level(SPI_SCK, 1);
		delay_us(10);
    34f2:	200a      	movs	r0, #10
    34f4:	47a8      	blx	r5
	for (i=15; i >=0 ;i--) {
    34f6:	3c01      	subs	r4, #1
    34f8:	b264      	sxtb	r4, r4
    34fa:	2c00      	cmp	r4, #0
    34fc:	db0b      	blt.n	3516 <spi_BB_Write+0xaa>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34fe:	2220      	movs	r2, #32
    3500:	4b0c      	ldr	r3, [pc, #48]	; (3534 <spi_BB_Write+0xc8>)
    3502:	615a      	str	r2, [r3, #20]
		if (0x0001&(value>>i)) //a 1
    3504:	fa46 f304 	asr.w	r3, r6, r4
    3508:	f013 0f01 	tst.w	r3, #1
    350c:	d0e8      	beq.n	34e0 <spi_BB_Write+0x74>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    350e:	2210      	movs	r2, #16
    3510:	4b08      	ldr	r3, [pc, #32]	; (3534 <spi_BB_Write+0xc8>)
    3512:	619a      	str	r2, [r3, #24]
    3514:	e7e7      	b.n	34e6 <spi_BB_Write+0x7a>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3516:	4c07      	ldr	r4, [pc, #28]	; (3534 <spi_BB_Write+0xc8>)
    3518:	2320      	movs	r3, #32
    351a:	6163      	str	r3, [r4, #20]
	}
		
	gpio_set_pin_level(SPI_SCK, 0);
	//delay_us(10);
	//gpio_set_pin_level(SPI_SCK, 1);
	delay_us(10);
    351c:	200a      	movs	r0, #10
    351e:	4d06      	ldr	r5, [pc, #24]	; (3538 <spi_BB_Write+0xcc>)
    3520:	47a8      	blx	r5
	delay_us(10);
    3522:	200a      	movs	r0, #10
    3524:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    352a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
    352e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3532:	bf00      	nop
    3534:	41008000 	.word	0x41008000
    3538:	00000db5 	.word	0x00000db5

0000353c <python480SetGain>:
{
    353c:	b508      	push	{r3, lr}
	switch (value)
    353e:	2802      	cmp	r0, #2
    3540:	d00d      	beq.n	355e <python480SetGain+0x22>
    3542:	2804      	cmp	r0, #4
    3544:	d010      	beq.n	3568 <python480SetGain+0x2c>
    3546:	2801      	cmp	r0, #1
    3548:	d004      	beq.n	3554 <python480SetGain+0x18>
		spi_BB_Write(204, 0x00E1);
    354a:	21e1      	movs	r1, #225	; 0xe1
    354c:	20cc      	movs	r0, #204	; 0xcc
    354e:	4b09      	ldr	r3, [pc, #36]	; (3574 <python480SetGain+0x38>)
    3550:	4798      	blx	r3
    3552:	bd08      	pop	{r3, pc}
		spi_BB_Write(204, 0x00E1);
    3554:	21e1      	movs	r1, #225	; 0xe1
    3556:	20cc      	movs	r0, #204	; 0xcc
    3558:	4b06      	ldr	r3, [pc, #24]	; (3574 <python480SetGain+0x38>)
    355a:	4798      	blx	r3
		break;
    355c:	bd08      	pop	{r3, pc}
		spi_BB_Write(204, 0x00E4);
    355e:	21e4      	movs	r1, #228	; 0xe4
    3560:	20cc      	movs	r0, #204	; 0xcc
    3562:	4b04      	ldr	r3, [pc, #16]	; (3574 <python480SetGain+0x38>)
    3564:	4798      	blx	r3
		break;
    3566:	bd08      	pop	{r3, pc}
		spi_BB_Write(204, 0x0024);
    3568:	2124      	movs	r1, #36	; 0x24
    356a:	20cc      	movs	r0, #204	; 0xcc
    356c:	4b01      	ldr	r3, [pc, #4]	; (3574 <python480SetGain+0x38>)
    356e:	4798      	blx	r3
		break;
    3570:	bd08      	pop	{r3, pc}
    3572:	bf00      	nop
    3574:	0000346d 	.word	0x0000346d

00003578 <python480SetFPS>:
{
    3578:	b508      	push	{r3, lr}
	switch (value)
    357a:	280a      	cmp	r0, #10
    357c:	d00a      	beq.n	3594 <python480SetFPS+0x1c>
    357e:	280f      	cmp	r0, #15
    3580:	d00e      	beq.n	35a0 <python480SetFPS+0x28>
    3582:	2805      	cmp	r0, #5
    3584:	d000      	beq.n	3588 <python480SetFPS+0x10>
    3586:	bd08      	pop	{r3, pc}
		spi_BB_Write(0xC9, 20000);
    3588:	f644 6120 	movw	r1, #20000	; 0x4e20
    358c:	20c9      	movs	r0, #201	; 0xc9
    358e:	4b07      	ldr	r3, [pc, #28]	; (35ac <python480SetFPS+0x34>)
    3590:	4798      	blx	r3
		break;
    3592:	bd08      	pop	{r3, pc}
		spi_BB_Write(0xC9, 10000);
    3594:	f242 7110 	movw	r1, #10000	; 0x2710
    3598:	20c9      	movs	r0, #201	; 0xc9
    359a:	4b04      	ldr	r3, [pc, #16]	; (35ac <python480SetFPS+0x34>)
    359c:	4798      	blx	r3
		break;
    359e:	bd08      	pop	{r3, pc}
		spi_BB_Write(0xC9, 6667);
    35a0:	f641 210b 	movw	r1, #6667	; 0x1a0b
    35a4:	20c9      	movs	r0, #201	; 0xc9
    35a6:	4b01      	ldr	r3, [pc, #4]	; (35ac <python480SetFPS+0x34>)
    35a8:	4798      	blx	r3
}
    35aa:	e7ec      	b.n	3586 <python480SetFPS+0xe>
    35ac:	0000346d 	.word	0x0000346d

000035b0 <spi_BB_Read>:
	gpio_set_pin_level(SPI_NSS, 1); // Pull SPI chip select pin high
	
}

uint16_t spi_BB_Read(uint16_t address)
{
    35b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    35b4:	b082      	sub	sp, #8
    35b6:	4606      	mov	r6, r0
    35b8:	4d33      	ldr	r5, [pc, #204]	; (3688 <spi_BB_Read+0xd8>)
    35ba:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    35be:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	int8_t i = 0;
	uint16_t value = 0;
	//Bitbang SPI Master.
	gpio_set_pin_level(SPI_NSS, 1); // Make sure NSS is high
	delay_us(10);
    35c2:	200a      	movs	r0, #10
    35c4:	4c31      	ldr	r4, [pc, #196]	; (368c <spi_BB_Read+0xdc>)
    35c6:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    35c8:	f8c5 7094 	str.w	r7, [r5, #148]	; 0x94
	gpio_set_pin_level(SPI_NSS, 0); // Pull SPI chip select pin low
	delay_us(10);
    35cc:	200a      	movs	r0, #10
    35ce:	47a0      	blx	r4
	
	for (i = 8; i >= 0 ;i--) { // 9bit address
    35d0:	2408      	movs	r4, #8
    35d2:	e00c      	b.n	35ee <spi_BB_Read+0x3e>
    35d4:	2210      	movs	r2, #16
    35d6:	4b2c      	ldr	r3, [pc, #176]	; (3688 <spi_BB_Read+0xd8>)
    35d8:	615a      	str	r2, [r3, #20]
		if (0x0001&(address>>i)) //a 1
			gpio_set_pin_level(SPI_MOSI, 1);
		else // a 0
			gpio_set_pin_level(SPI_MOSI, 0);
		
		delay_us(10);
    35da:	200a      	movs	r0, #10
    35dc:	4d2b      	ldr	r5, [pc, #172]	; (368c <spi_BB_Read+0xdc>)
    35de:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    35e0:	2220      	movs	r2, #32
    35e2:	4b29      	ldr	r3, [pc, #164]	; (3688 <spi_BB_Read+0xd8>)
    35e4:	619a      	str	r2, [r3, #24]
		gpio_set_pin_level(SPI_SCK, 1);
		delay_us(10);
    35e6:	200a      	movs	r0, #10
    35e8:	47a8      	blx	r5
	for (i = 8; i >= 0 ;i--) { // 9bit address
    35ea:	3c01      	subs	r4, #1
    35ec:	b264      	sxtb	r4, r4
    35ee:	2c00      	cmp	r4, #0
    35f0:	db0b      	blt.n	360a <spi_BB_Read+0x5a>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    35f2:	2220      	movs	r2, #32
    35f4:	4b24      	ldr	r3, [pc, #144]	; (3688 <spi_BB_Read+0xd8>)
    35f6:	615a      	str	r2, [r3, #20]
		if (0x0001&(address>>i)) //a 1
    35f8:	fa46 f304 	asr.w	r3, r6, r4
    35fc:	f013 0f01 	tst.w	r3, #1
    3600:	d0e8      	beq.n	35d4 <spi_BB_Read+0x24>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3602:	2210      	movs	r2, #16
    3604:	4b20      	ldr	r3, [pc, #128]	; (3688 <spi_BB_Read+0xd8>)
    3606:	619a      	str	r2, [r3, #24]
    3608:	e7e7      	b.n	35da <spi_BB_Read+0x2a>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    360a:	4c1f      	ldr	r4, [pc, #124]	; (3688 <spi_BB_Read+0xd8>)
    360c:	2620      	movs	r6, #32
    360e:	6166      	str	r6, [r4, #20]
    3610:	2310      	movs	r3, #16
    3612:	6163      	str	r3, [r4, #20]
	}
	// Write bit
	gpio_set_pin_level(SPI_SCK, 0);
	gpio_set_pin_level(SPI_MOSI, 0); // Set read bit to 0
	delay_us(10);
    3614:	200a      	movs	r0, #10
    3616:	4d1d      	ldr	r5, [pc, #116]	; (368c <spi_BB_Read+0xdc>)
    3618:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    361a:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(SPI_SCK, 1);
	delay_us(10);
    361c:	200a      	movs	r0, #10
    361e:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3620:	6166      	str	r6, [r4, #20]
	// extra sck transitions for read operation
	gpio_set_pin_level(SPI_SCK, 0);
	delay_us(10);
    3622:	200a      	movs	r0, #10
    3624:	47a8      	blx	r5
	uint16_t value = 0;
    3626:	2700      	movs	r7, #0
	
	
	// Value
	for (i=15; i >=0 ;i--) {
    3628:	250f      	movs	r5, #15
    362a:	e01e      	b.n	366a <spi_BB_Read+0xba>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    362c:	4c16      	ldr	r4, [pc, #88]	; (3688 <spi_BB_Read+0xd8>)
    362e:	f04f 0820 	mov.w	r8, #32
    3632:	f8c4 8018 	str.w	r8, [r4, #24]
		gpio_set_pin_level(SPI_SCK, 1);
		delay_us(10);
    3636:	200a      	movs	r0, #10
    3638:	4e14      	ldr	r6, [pc, #80]	; (368c <spi_BB_Read+0xdc>)
    363a:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    363c:	f8c4 8014 	str.w	r8, [r4, #20]
	CRITICAL_SECTION_ENTER();
    3640:	a801      	add	r0, sp, #4
    3642:	4b13      	ldr	r3, [pc, #76]	; (3690 <spi_BB_Read+0xe0>)
    3644:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3646:	6822      	ldr	r2, [r4, #0]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3648:	6a23      	ldr	r3, [r4, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    364a:	6924      	ldr	r4, [r4, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    364c:	405c      	eors	r4, r3
    364e:	4014      	ands	r4, r2
    3650:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    3652:	a801      	add	r0, sp, #4
    3654:	4b0f      	ldr	r3, [pc, #60]	; (3694 <spi_BB_Read+0xe4>)
    3656:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    3658:	f3c4 1480 	ubfx	r4, r4, #6, #1
		gpio_set_pin_level(SPI_SCK, 0);
		// read bit
		value |= (gpio_get_pin_level(SPI_MISO) << i);		
    365c:	40ac      	lsls	r4, r5
    365e:	433c      	orrs	r4, r7
    3660:	b2a7      	uxth	r7, r4
		delay_us(10);	
    3662:	200a      	movs	r0, #10
    3664:	47b0      	blx	r6
	for (i=15; i >=0 ;i--) {
    3666:	3d01      	subs	r5, #1
    3668:	b26d      	sxtb	r5, r5
    366a:	2d00      	cmp	r5, #0
    366c:	dade      	bge.n	362c <spi_BB_Read+0x7c>
	}
	delay_us(10);
    366e:	200a      	movs	r0, #10
    3670:	4b06      	ldr	r3, [pc, #24]	; (368c <spi_BB_Read+0xdc>)
    3672:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3674:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    3678:	4b03      	ldr	r3, [pc, #12]	; (3688 <spi_BB_Read+0xd8>)
    367a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	gpio_set_pin_level(SPI_NSS, 1); // Pull SPI chip select pin high
	return value;
}
    367e:	4638      	mov	r0, r7
    3680:	b002      	add	sp, #8
    3682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3686:	bf00      	nop
    3688:	41008000 	.word	0x41008000
    368c:	00000db5 	.word	0x00000db5
    3690:	00000d41 	.word	0x00000d41
    3694:	00000d4f 	.word	0x00000d4f

00003698 <EnableClockMngmnt1>:

void EnableClockMngmnt1() {
    3698:	b510      	push	{r4, lr}
	// configure clock management blocks, activate clock generation and distribution circuits

	spi_BB_Write(2, 0x0000);// Monochrome sensor
    369a:	2100      	movs	r1, #0
    369c:	2002      	movs	r0, #2
    369e:	4c0e      	ldr	r4, [pc, #56]	; (36d8 <EnableClockMngmnt1+0x40>)
    36a0:	47a0      	blx	r4
	spi_BB_Write(17, 0x2113);// Configure PLL
    36a2:	f242 1113 	movw	r1, #8467	; 0x2113
    36a6:	2011      	movs	r0, #17
    36a8:	47a0      	blx	r4
	spi_BB_Write(20, 0x0000);// Configure clock management
    36aa:	2100      	movs	r1, #0
    36ac:	2014      	movs	r0, #20
    36ae:	47a0      	blx	r4
	spi_BB_Write(26, 0x2280);// Configure PLL lock detector
    36b0:	f44f 510a 	mov.w	r1, #8832	; 0x2280
    36b4:	201a      	movs	r0, #26
    36b6:	47a0      	blx	r4
	spi_BB_Write(27, 0x3D2D);// Configure PLL lock detector
    36b8:	f643 512d 	movw	r1, #15661	; 0x3d2d
    36bc:	201b      	movs	r0, #27
    36be:	47a0      	blx	r4
	#ifdef DISABLE_PLL
	spi_BB_Write(32, 0x7014|0x0008);// spi_BB_Write(32, 0x2004);PLL input clock
    36c0:	f247 011c 	movw	r1, #28700	; 0x701c
    36c4:	2020      	movs	r0, #32
    36c6:	47a0      	blx	r4
	#else
	spi_BB_Write(32, 0x7014);// spi_BB_Write(32, 0x2004);PLL input clock
	#endif
	spi_BB_Write(8, 0x0000);// Release PLL soft reset
    36c8:	2100      	movs	r1, #0
    36ca:	2008      	movs	r0, #8
    36cc:	47a0      	blx	r4
	#ifdef DISABLE_PLL
	spi_BB_Write(16,0x0007);// Disable PLL
    36ce:	2107      	movs	r1, #7
    36d0:	2010      	movs	r0, #16
    36d2:	47a0      	blx	r4
    36d4:	bd10      	pop	{r4, pc}
    36d6:	bf00      	nop
    36d8:	0000346d 	.word	0x0000346d

000036dc <EnableClockMngmnt2>:
	#else
	spi_BB_Write(16, 0x0003);// Enable PLL Andres says to make this 0x0007. I originally had it at 0x0004. Try 0x0003
	#endif
}

void EnableClockMngmnt2() {// Enable internal clock distribution
    36dc:	b510      	push	{r4, lr}

	spi_BB_Write(9, 0x0000);// Release clock generator Soft Reset
    36de:	2100      	movs	r1, #0
    36e0:	2009      	movs	r0, #9
    36e2:	4c05      	ldr	r4, [pc, #20]	; (36f8 <EnableClockMngmnt2+0x1c>)
    36e4:	47a0      	blx	r4

	//Why is it 0x7006 instead of 0x2006??
	#ifdef DISABLE_PLL
	spi_BB_Write(32, 0x7006|0x0008);// spi_BB_Write(32, 0x7006); Enable logic clock. Changed this to 7006 to try
    36e6:	f247 010e 	movw	r1, #28686	; 0x700e
    36ea:	2020      	movs	r0, #32
    36ec:	47a0      	blx	r4
	#else
	spi_BB_Write(32, 0x7006);// spi_BB_Write(32, 0x7006); Enable logic clock. Changed this to 7006 to try
	#endif

	spi_BB_Write(34, 0x0001);// Enable logic blocks
    36ee:	2101      	movs	r1, #1
    36f0:	2022      	movs	r0, #34	; 0x22
    36f2:	47a0      	blx	r4
    36f4:	bd10      	pop	{r4, pc}
    36f6:	bf00      	nop
    36f8:	0000346d 	.word	0x0000346d

000036fc <RequiredUploads>:
}

void RequiredUploads() {// Reserved register settings uploads
    36fc:	b510      	push	{r4, lr}

	spi_BB_Write(2, 0x0000);
    36fe:	2100      	movs	r1, #0
    3700:	2002      	movs	r0, #2
    3702:	4ccd      	ldr	r4, [pc, #820]	; (3a38 <RequiredUploads+0x33c>)
    3704:	47a0      	blx	r4
	spi_BB_Write(8, 0x0000);
    3706:	2100      	movs	r1, #0
    3708:	2008      	movs	r0, #8
    370a:	47a0      	blx	r4
	spi_BB_Write(9, 0x0000);
    370c:	2100      	movs	r1, #0
    370e:	2009      	movs	r0, #9
    3710:	47a0      	blx	r4
	spi_BB_Write(10, 0x0000);
    3712:	2100      	movs	r1, #0
    3714:	200a      	movs	r0, #10
    3716:	47a0      	blx	r4
	spi_BB_Write(20, 0x0000);
    3718:	2100      	movs	r1, #0
    371a:	2014      	movs	r0, #20
    371c:	47a0      	blx	r4
	//spi_BB_Write(24, 0x0001);
	spi_BB_Write(26, 0x2280);
    371e:	f44f 510a 	mov.w	r1, #8832	; 0x2280
    3722:	201a      	movs	r0, #26
    3724:	47a0      	blx	r4
	spi_BB_Write(27, 0x3D2D);
    3726:	f643 512d 	movw	r1, #15661	; 0x3d2d
    372a:	201b      	movs	r0, #27
    372c:	47a0      	blx	r4
	#ifdef DISABLE_PLL
	spi_BB_Write(32, 0x7007|0x0008);
    372e:	f247 010f 	movw	r1, #28687	; 0x700f
    3732:	2020      	movs	r0, #32
    3734:	47a0      	blx	r4
	#else
	spi_BB_Write(32, 0x7007);
	#endif
	spi_BB_Write(34, 0x0001);
    3736:	2101      	movs	r1, #1
    3738:	2022      	movs	r0, #34	; 0x22
    373a:	47a0      	blx	r4
	spi_BB_Write(40, 0x0007); // 3rd bit enables bias. This was set to 0 (0x003).
    373c:	2107      	movs	r1, #7
    373e:	2028      	movs	r0, #40	; 0x28
    3740:	47a0      	blx	r4
	spi_BB_Write(41, 0x085F);
    3742:	f640 015f 	movw	r1, #2143	; 0x85f
    3746:	2029      	movs	r0, #41	; 0x29
    3748:	47a0      	blx	r4
	spi_BB_Write(42, 0x4103);
    374a:	f244 1103 	movw	r1, #16643	; 0x4103
    374e:	202a      	movs	r0, #42	; 0x2a
    3750:	47a0      	blx	r4
	spi_BB_Write(43, 0x0518);
    3752:	f44f 61a3 	mov.w	r1, #1304	; 0x518
    3756:	202b      	movs	r0, #43	; 0x2b
    3758:	47a0      	blx	r4
	spi_BB_Write(48, 0x0001);
    375a:	2101      	movs	r1, #1
    375c:	2030      	movs	r0, #48	; 0x30
    375e:	47a0      	blx	r4
	spi_BB_Write(64, 0x0001);
    3760:	2101      	movs	r1, #1
    3762:	2040      	movs	r0, #64	; 0x40
    3764:	47a0      	blx	r4
	spi_BB_Write(65, 0x382A); //Bias block. spi_BB_Write(65, 0x382B)
    3766:	f643 012a 	movw	r1, #14378	; 0x382a
    376a:	2041      	movs	r0, #65	; 0x41
    376c:	47a0      	blx	r4
	spi_BB_Write(66, 0x53C8);
    376e:	f245 31c8 	movw	r1, #21448	; 0x53c8
    3772:	2042      	movs	r0, #66	; 0x42
    3774:	47a0      	blx	r4
	spi_BB_Write(67, 0x0665);
    3776:	f240 6165 	movw	r1, #1637	; 0x665
    377a:	2043      	movs	r0, #67	; 0x43
    377c:	47a0      	blx	r4
	spi_BB_Write(68, 0x0085);
    377e:	2185      	movs	r1, #133	; 0x85
    3780:	2044      	movs	r0, #68	; 0x44
    3782:	47a0      	blx	r4
	spi_BB_Write(69, 0x0888);
    3784:	f640 0188 	movw	r1, #2184	; 0x888
    3788:	2045      	movs	r0, #69	; 0x45
    378a:	47a0      	blx	r4
	spi_BB_Write(70, 0x4800);
    378c:	f44f 4190 	mov.w	r1, #18432	; 0x4800
    3790:	2046      	movs	r0, #70	; 0x46
    3792:	47a0      	blx	r4
	spi_BB_Write(71, 0x8888);
    3794:	f648 0188 	movw	r1, #34952	; 0x8888
    3798:	2047      	movs	r0, #71	; 0x47
    379a:	47a0      	blx	r4
	spi_BB_Write(72, 0x0117);
    379c:	f240 1117 	movw	r1, #279	; 0x117
    37a0:	2048      	movs	r0, #72	; 0x48
    37a2:	47a0      	blx	r4
	//spi_BB_Write(112, 0x0007);
	spi_BB_Write(112, 0x0000); // LVDS powerdown config
    37a4:	2100      	movs	r1, #0
    37a6:	2070      	movs	r0, #112	; 0x70
    37a8:	47a0      	blx	r4
	spi_BB_Write(128, 0x470A); //spi_BB_Write(128, 0x470A); spi_BB_Write(128, 0x4714); black offset
    37aa:	f244 710a 	movw	r1, #18186	; 0x470a
    37ae:	2080      	movs	r0, #128	; 0x80
    37b0:	47a0      	blx	r4
	spi_BB_Write(129, 0x8001);
    37b2:	f248 0101 	movw	r1, #32769	; 0x8001
    37b6:	2081      	movs	r0, #129	; 0x81
    37b8:	47a0      	blx	r4
	//spi_BB_Write(130, 0x0001); // Handles phase of pixel clock changed from 0x0001 to 0x0015

	// Test Pattern
	//spi_BB_Write(144,0x0003);

	spi_BB_Write(130, 0x0015);
    37ba:	2115      	movs	r1, #21
    37bc:	2082      	movs	r0, #130	; 0x82
    37be:	47a0      	blx	r4
	spi_BB_Write(192, 0x0801); // Monitor select function. Sets subsampling too
    37c0:	f640 0101 	movw	r1, #2049	; 0x801
    37c4:	20c0      	movs	r0, #192	; 0xc0
    37c6:	47a0      	blx	r4
	spi_BB_Write(194, 0x00E4);	// reverse x and y enabled for demo kit compatibility
    37c8:	21e4      	movs	r1, #228	; 0xe4
    37ca:	20c2      	movs	r0, #194	; 0xc2
    37cc:	47a0      	blx	r4
	spi_BB_Write(197, 0x0104); // 0x0380) Num black lines spi_BB_Write(197, 0x030A);
    37ce:	f44f 7182 	mov.w	r1, #260	; 0x104
    37d2:	20c5      	movs	r0, #197	; 0xc5
    37d4:	47a0      	blx	r4
	#ifdef DISABLE_PLL
	spi_BB_Write(199, 167); // Exposure/Frame rate config, spi_BB_Write(199, 0x0299);
    37d6:	21a7      	movs	r1, #167	; 0xa7
    37d8:	20c7      	movs	r0, #199	; 0xc7
    37da:	47a0      	blx	r4
	spi_BB_Write(200, 3300); // Frame length, spi_BB_Write(200, 0x0350);
    37dc:	f640 41e4 	movw	r1, #3300	; 0xce4
    37e0:	20c8      	movs	r0, #200	; 0xc8
    37e2:	47a0      	blx	r4
	spi_BB_Write(201, 3300); // spi_BB_Write(201, 2900); // Exposure time spi_BB_Write(201, 0x01F4);
    37e4:	f640 41e4 	movw	r1, #3300	; 0xce4
    37e8:	20c9      	movs	r0, #201	; 0xc9
    37ea:	47a0      	blx	r4
	#else
	spi_BB_Write(199, 666); // Exposure/Frame rate config, spi_BB_Write(199, 0x0299);
	spi_BB_Write(200, 3000); // Frame length, spi_BB_Write(200, 0x0350);
	spi_BB_Write(201, 2900); // spi_BB_Write(201, 2900); // Exposure time spi_BB_Write(201, 0x01F4);
	#endif
	spi_BB_Write(204, 0x00E4); 	// (gain 1x : 0x00E1 // gain 2x : 0x00E4 // gain 3.5x : 0x0024)
    37ec:	21e4      	movs	r1, #228	; 0xe4
    37ee:	20cc      	movs	r0, #204	; 0xcc
    37f0:	47a0      	blx	r4
	spi_BB_Write(207, 0x0014);
    37f2:	2114      	movs	r1, #20
    37f4:	20cf      	movs	r0, #207	; 0xcf
    37f6:	47a0      	blx	r4
	spi_BB_Write(214, 0x0100);
    37f8:	f44f 7180 	mov.w	r1, #256	; 0x100
    37fc:	20d6      	movs	r0, #214	; 0xd6
    37fe:	47a0      	blx	r4
	spi_BB_Write(215, 0x101F);
    3800:	f241 011f 	movw	r1, #4127	; 0x101f
    3804:	20d7      	movs	r0, #215	; 0xd7
    3806:	47a0      	blx	r4
	spi_BB_Write(216, 0x0000);
    3808:	2100      	movs	r1, #0
    380a:	20d8      	movs	r0, #216	; 0xd8
    380c:	47a0      	blx	r4
	spi_BB_Write(219, 0x0023);
    380e:	2123      	movs	r1, #35	; 0x23
    3810:	20db      	movs	r0, #219	; 0xdb
    3812:	47a0      	blx	r4
	spi_BB_Write(220, 0x3C2B);
    3814:	f643 412b 	movw	r1, #15403	; 0x3c2b
    3818:	20dc      	movs	r0, #220	; 0xdc
    381a:	47a0      	blx	r4
	spi_BB_Write(221, 0x2B4D);
    381c:	f642 314d 	movw	r1, #11085	; 0x2b4d
    3820:	20dd      	movs	r0, #221	; 0xdd
    3822:	47a0      	blx	r4
	spi_BB_Write(224, 0x3E5E);
    3824:	f643 615e 	movw	r1, #15966	; 0x3e5e
    3828:	20e0      	movs	r0, #224	; 0xe0
    382a:	47a0      	blx	r4
	spi_BB_Write(211, 0x0049);
    382c:	2149      	movs	r1, #73	; 0x49
    382e:	20d3      	movs	r0, #211	; 0xd3
    3830:	47a0      	blx	r4
	spi_BB_Write(216, 0x0000);
    3832:	2100      	movs	r1, #0
    3834:	20d8      	movs	r0, #216	; 0xd8
    3836:	47a0      	blx	r4
	spi_BB_Write(219, 0x0023);
    3838:	2123      	movs	r1, #35	; 0x23
    383a:	20db      	movs	r0, #219	; 0xdb
    383c:	47a0      	blx	r4
	spi_BB_Write(220, 0x3C2B);
    383e:	f643 412b 	movw	r1, #15403	; 0x3c2b
    3842:	20dc      	movs	r0, #220	; 0xdc
    3844:	47a0      	blx	r4
	spi_BB_Write(221, 0x2B4D);
    3846:	f642 314d 	movw	r1, #11085	; 0x2b4d
    384a:	20dd      	movs	r0, #221	; 0xdd
    384c:	47a0      	blx	r4
	spi_BB_Write(230, 0x0299);
    384e:	f240 2199 	movw	r1, #665	; 0x299
    3852:	20e6      	movs	r0, #230	; 0xe6
    3854:	47a0      	blx	r4
	spi_BB_Write(231, 0x0350);
    3856:	f44f 7154 	mov.w	r1, #848	; 0x350
    385a:	20e7      	movs	r0, #231	; 0xe7
    385c:	47a0      	blx	r4
	spi_BB_Write(232, 0x01F4);
    385e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    3862:	20e8      	movs	r0, #232	; 0xe8
    3864:	47a0      	blx	r4
	spi_BB_Write(235, 0x00E1);
    3866:	21e1      	movs	r1, #225	; 0xe1
    3868:	20eb      	movs	r0, #235	; 0xeb
    386a:	47a0      	blx	r4

	// Set ROI Size
	spi_BB_Write(256, 0xB019); // Horizontal pixel range times 4 plus 4 for ROI0
    386c:	f24b 0119 	movw	r1, #45081	; 0xb019
    3870:	f44f 7080 	mov.w	r0, #256	; 0x100
    3874:	47a0      	blx	r4
	spi_BB_Write(258, 0xB019); // Horizontal pixel range times 4 plus 4 for ROI1
    3876:	f24b 0119 	movw	r1, #45081	; 0xb019
    387a:	f44f 7081 	mov.w	r0, #258	; 0x102
    387e:	47a0      	blx	r4

	//////////////////////////////////////////
	////// PROGRAM SPACE //////
	//////////////////////////////////////////
	spi_BB_Write(384, 0xC800);
    3880:	f44f 4148 	mov.w	r1, #51200	; 0xc800
    3884:	f44f 70c0 	mov.w	r0, #384	; 0x180
    3888:	47a0      	blx	r4
	spi_BB_Write(385, 0xFB1F);
    388a:	f64f 311f 	movw	r1, #64287	; 0xfb1f
    388e:	f240 1081 	movw	r0, #385	; 0x181
    3892:	47a0      	blx	r4
	spi_BB_Write(386, 0xFB1F);
    3894:	f64f 311f 	movw	r1, #64287	; 0xfb1f
    3898:	f44f 70c1 	mov.w	r0, #386	; 0x182
    389c:	47a0      	blx	r4
	spi_BB_Write(387, 0xFB12);
    389e:	f64f 3112 	movw	r1, #64274	; 0xfb12
    38a2:	f240 1083 	movw	r0, #387	; 0x183
    38a6:	47a0      	blx	r4
	spi_BB_Write(388, 0xF912);
    38a8:	f64f 1112 	movw	r1, #63762	; 0xf912
    38ac:	f44f 70c2 	mov.w	r0, #388	; 0x184
    38b0:	47a0      	blx	r4
	spi_BB_Write(389, 0xF903);
    38b2:	f64f 1103 	movw	r1, #63747	; 0xf903
    38b6:	f240 1085 	movw	r0, #389	; 0x185
    38ba:	47a0      	blx	r4
	spi_BB_Write(390, 0xF802);
    38bc:	f64f 0102 	movw	r1, #63490	; 0xf802
    38c0:	f44f 70c3 	mov.w	r0, #390	; 0x186
    38c4:	47a0      	blx	r4
	spi_BB_Write(391, 0xF30F);
    38c6:	f24f 310f 	movw	r1, #62223	; 0xf30f
    38ca:	f240 1087 	movw	r0, #391	; 0x187
    38ce:	47a0      	blx	r4
	spi_BB_Write(392, 0xF30F);
    38d0:	f24f 310f 	movw	r1, #62223	; 0xf30f
    38d4:	f44f 70c4 	mov.w	r0, #392	; 0x188
    38d8:	47a0      	blx	r4
	spi_BB_Write(393, 0xF30F);
    38da:	f24f 310f 	movw	r1, #62223	; 0xf30f
    38de:	f240 1089 	movw	r0, #393	; 0x189
    38e2:	47a0      	blx	r4
	spi_BB_Write(394, 0xF30A);
    38e4:	f24f 310a 	movw	r1, #62218	; 0xf30a
    38e8:	f44f 70c5 	mov.w	r0, #394	; 0x18a
    38ec:	47a0      	blx	r4
	spi_BB_Write(395, 0xF101);
    38ee:	f24f 1101 	movw	r1, #61697	; 0xf101
    38f2:	f240 108b 	movw	r0, #395	; 0x18b
    38f6:	47a0      	blx	r4
	spi_BB_Write(396, 0xF00A);
    38f8:	f24f 010a 	movw	r1, #61450	; 0xf00a
    38fc:	f44f 70c6 	mov.w	r0, #396	; 0x18c
    3900:	47a0      	blx	r4
	spi_BB_Write(397, 0xF24B);
    3902:	f24f 214b 	movw	r1, #62027	; 0xf24b
    3906:	f240 108d 	movw	r0, #397	; 0x18d
    390a:	47a0      	blx	r4
	spi_BB_Write(398, 0xF201);
    390c:	f24f 2101 	movw	r1, #61953	; 0xf201
    3910:	f44f 70c7 	mov.w	r0, #398	; 0x18e
    3914:	47a0      	blx	r4
	spi_BB_Write(399, 0xF226);
    3916:	f24f 2126 	movw	r1, #61990	; 0xf226
    391a:	f240 108f 	movw	r0, #399	; 0x18f
    391e:	47a0      	blx	r4
	spi_BB_Write(400, 0xF021);
    3920:	f24f 0121 	movw	r1, #61473	; 0xf021
    3924:	f44f 70c8 	mov.w	r0, #400	; 0x190
    3928:	47a0      	blx	r4
	spi_BB_Write(401, 0xF001);
    392a:	f24f 0101 	movw	r1, #61441	; 0xf001
    392e:	f240 1091 	movw	r0, #401	; 0x191
    3932:	47a0      	blx	r4
	spi_BB_Write(402, 0xF402);
    3934:	f24f 4102 	movw	r1, #62466	; 0xf402
    3938:	f44f 70c9 	mov.w	r0, #402	; 0x192
    393c:	47a0      	blx	r4
	spi_BB_Write(403, 0xF007);
    393e:	f24f 0107 	movw	r1, #61447	; 0xf007
    3942:	f240 1093 	movw	r0, #403	; 0x193
    3946:	47a0      	blx	r4
	spi_BB_Write(404, 0xF20F);
    3948:	f24f 210f 	movw	r1, #61967	; 0xf20f
    394c:	f44f 70ca 	mov.w	r0, #404	; 0x194
    3950:	47a0      	blx	r4
	spi_BB_Write(405, 0xF20F);
    3952:	f24f 210f 	movw	r1, #61967	; 0xf20f
    3956:	f240 1095 	movw	r0, #405	; 0x195
    395a:	47a0      	blx	r4
	spi_BB_Write(406, 0xF202);
    395c:	f24f 2102 	movw	r1, #61954	; 0xf202
    3960:	f44f 70cb 	mov.w	r0, #406	; 0x196
    3964:	47a0      	blx	r4
	spi_BB_Write(407, 0xF006);
    3966:	f24f 0106 	movw	r1, #61446	; 0xf006
    396a:	f240 1097 	movw	r0, #407	; 0x197
    396e:	47a0      	blx	r4
	spi_BB_Write(408, 0xEC08);
    3970:	f64e 4108 	movw	r1, #60424	; 0xec08
    3974:	f44f 70cc 	mov.w	r0, #408	; 0x198
    3978:	47a0      	blx	r4
	spi_BB_Write(409, 0xC801);
    397a:	f64c 0101 	movw	r1, #51201	; 0xc801
    397e:	f240 1099 	movw	r0, #409	; 0x199
    3982:	47a0      	blx	r4
	spi_BB_Write(410, 0xC800);
    3984:	f44f 4148 	mov.w	r1, #51200	; 0xc800
    3988:	f44f 70cd 	mov.w	r0, #410	; 0x19a
    398c:	47a0      	blx	r4

	spi_BB_Write(419, 0xC800);
    398e:	f44f 4148 	mov.w	r1, #51200	; 0xc800
    3992:	f240 10a3 	movw	r0, #419	; 0x1a3
    3996:	47a0      	blx	r4
	spi_BB_Write(420, 0xCC02);
    3998:	f64c 4102 	movw	r1, #52226	; 0xcc02
    399c:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
    39a0:	47a0      	blx	r4
	spi_BB_Write(421, 0xCC01);
    39a2:	f64c 4101 	movw	r1, #52225	; 0xcc01
    39a6:	f240 10a5 	movw	r0, #421	; 0x1a5
    39aa:	47a0      	blx	r4
	spi_BB_Write(422, 0xCC02);
    39ac:	f64c 4102 	movw	r1, #52226	; 0xcc02
    39b0:	f44f 70d3 	mov.w	r0, #422	; 0x1a6
    39b4:	47a0      	blx	r4
	spi_BB_Write(423, 0xCC01);
    39b6:	f64c 4101 	movw	r1, #52225	; 0xcc01
    39ba:	f240 10a7 	movw	r0, #423	; 0x1a7
    39be:	47a0      	blx	r4
	spi_BB_Write(424, 0xCC02);
    39c0:	f64c 4102 	movw	r1, #52226	; 0xcc02
    39c4:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
    39c8:	47a0      	blx	r4
	spi_BB_Write(425, 0xC805);
    39ca:	f64c 0105 	movw	r1, #51205	; 0xc805
    39ce:	f240 10a9 	movw	r0, #425	; 0x1a9
    39d2:	47a0      	blx	r4
	spi_BB_Write(426, 0xC800);
    39d4:	f44f 4148 	mov.w	r1, #51200	; 0xc800
    39d8:	f44f 70d5 	mov.w	r0, #426	; 0x1aa
    39dc:	47a0      	blx	r4

	spi_BB_Write(427, 0x0030);
    39de:	2130      	movs	r1, #48	; 0x30
    39e0:	f240 10ab 	movw	r0, #427	; 0x1ab
    39e4:	47a0      	blx	r4
	spi_BB_Write(428, 0x207B);
    39e6:	f242 017b 	movw	r1, #8315	; 0x207b
    39ea:	f44f 70d6 	mov.w	r0, #428	; 0x1ac
    39ee:	47a0      	blx	r4
	spi_BB_Write(429, 0x2071);
    39f0:	f242 0171 	movw	r1, #8305	; 0x2071
    39f4:	f240 10ad 	movw	r0, #429	; 0x1ad
    39f8:	47a0      	blx	r4
	spi_BB_Write(430, 0x0071);
    39fa:	2171      	movs	r1, #113	; 0x71
    39fc:	f44f 70d7 	mov.w	r0, #430	; 0x1ae
    3a00:	47a0      	blx	r4
	spi_BB_Write(431, 0x107F);
    3a02:	f241 017f 	movw	r1, #4223	; 0x107f
    3a06:	f240 10af 	movw	r0, #431	; 0x1af
    3a0a:	47a0      	blx	r4
	spi_BB_Write(432, 0x1072);
    3a0c:	f241 0172 	movw	r1, #4210	; 0x1072
    3a10:	f44f 70d8 	mov.w	r0, #432	; 0x1b0
    3a14:	47a0      	blx	r4
	spi_BB_Write(433, 0x1074);
    3a16:	f241 0174 	movw	r1, #4212	; 0x1074
    3a1a:	f240 10b1 	movw	r0, #433	; 0x1b1
    3a1e:	47a0      	blx	r4
	spi_BB_Write(434, 0x0071);
    3a20:	2171      	movs	r1, #113	; 0x71
    3a22:	f44f 70d9 	mov.w	r0, #434	; 0x1b2
    3a26:	47a0      	blx	r4
	spi_BB_Write(435, 0x0031);
    3a28:	2131      	movs	r1, #49	; 0x31
    3a2a:	f240 10b3 	movw	r0, #435	; 0x1b3
    3a2e:	47a0      	blx	r4
	spi_BB_Write(436, 0x21BB);
    3a30:	f242 11bb 	movw	r1, #8635	; 0x21bb
    3a34:	e002      	b.n	3a3c <RequiredUploads+0x340>
    3a36:	bf00      	nop
    3a38:	0000346d 	.word	0x0000346d
    3a3c:	f44f 70da 	mov.w	r0, #436	; 0x1b4
    3a40:	47a0      	blx	r4
	spi_BB_Write(437, 0x20B1);
    3a42:	f242 01b1 	movw	r1, #8369	; 0x20b1
    3a46:	f240 10b5 	movw	r0, #437	; 0x1b5
    3a4a:	47a0      	blx	r4
	spi_BB_Write(438, 0x00B1);
    3a4c:	21b1      	movs	r1, #177	; 0xb1
    3a4e:	f44f 70db 	mov.w	r0, #438	; 0x1b6
    3a52:	47a0      	blx	r4
	spi_BB_Write(439, 0x10BF);
    3a54:	f241 01bf 	movw	r1, #4287	; 0x10bf
    3a58:	f240 10b7 	movw	r0, #439	; 0x1b7
    3a5c:	47a0      	blx	r4
	spi_BB_Write(440, 0x10B2);
    3a5e:	f241 01b2 	movw	r1, #4274	; 0x10b2
    3a62:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
    3a66:	47a0      	blx	r4
	spi_BB_Write(441, 0x10B4);
    3a68:	f241 01b4 	movw	r1, #4276	; 0x10b4
    3a6c:	f240 10b9 	movw	r0, #441	; 0x1b9
    3a70:	47a0      	blx	r4
	spi_BB_Write(442, 0x00B1);
    3a72:	21b1      	movs	r1, #177	; 0xb1
    3a74:	f44f 70dd 	mov.w	r0, #442	; 0x1ba
    3a78:	47a0      	blx	r4
	spi_BB_Write(443, 0x0030);
    3a7a:	2130      	movs	r1, #48	; 0x30
    3a7c:	f240 10bb 	movw	r0, #443	; 0x1bb
    3a80:	47a0      	blx	r4

	spi_BB_Write(444, 0x0030);
    3a82:	2130      	movs	r1, #48	; 0x30
    3a84:	f44f 70de 	mov.w	r0, #444	; 0x1bc
    3a88:	47a0      	blx	r4
	spi_BB_Write(445, 0x217B);
    3a8a:	f242 117b 	movw	r1, #8571	; 0x217b
    3a8e:	f240 10bd 	movw	r0, #445	; 0x1bd
    3a92:	47a0      	blx	r4
	spi_BB_Write(446, 0x2071);
    3a94:	f242 0171 	movw	r1, #8305	; 0x2071
    3a98:	f44f 70df 	mov.w	r0, #446	; 0x1be
    3a9c:	47a0      	blx	r4
	spi_BB_Write(447, 0x0071);
    3a9e:	2171      	movs	r1, #113	; 0x71
    3aa0:	f240 10bf 	movw	r0, #447	; 0x1bf
    3aa4:	47a0      	blx	r4
	spi_BB_Write(448, 0x107F);
    3aa6:	f241 017f 	movw	r1, #4223	; 0x107f
    3aaa:	f44f 70e0 	mov.w	r0, #448	; 0x1c0
    3aae:	47a0      	blx	r4
	spi_BB_Write(449, 0x1072);
    3ab0:	f241 0172 	movw	r1, #4210	; 0x1072
    3ab4:	f240 10c1 	movw	r0, #449	; 0x1c1
    3ab8:	47a0      	blx	r4
	spi_BB_Write(450, 0x1074);
    3aba:	f241 0174 	movw	r1, #4212	; 0x1074
    3abe:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
    3ac2:	47a0      	blx	r4
	spi_BB_Write(451, 0x0071);
    3ac4:	2171      	movs	r1, #113	; 0x71
    3ac6:	f240 10c3 	movw	r0, #451	; 0x1c3
    3aca:	47a0      	blx	r4
	spi_BB_Write(452, 0x0031);
    3acc:	2131      	movs	r1, #49	; 0x31
    3ace:	f44f 70e2 	mov.w	r0, #452	; 0x1c4
    3ad2:	47a0      	blx	r4
	spi_BB_Write(453, 0x21BB);
    3ad4:	f242 11bb 	movw	r1, #8635	; 0x21bb
    3ad8:	f240 10c5 	movw	r0, #453	; 0x1c5
    3adc:	47a0      	blx	r4
	spi_BB_Write(454, 0x20B1);
    3ade:	f242 01b1 	movw	r1, #8369	; 0x20b1
    3ae2:	f44f 70e3 	mov.w	r0, #454	; 0x1c6
    3ae6:	47a0      	blx	r4
	spi_BB_Write(455, 0x00B1);
    3ae8:	21b1      	movs	r1, #177	; 0xb1
    3aea:	f240 10c7 	movw	r0, #455	; 0x1c7
    3aee:	47a0      	blx	r4
	spi_BB_Write(456, 0x10BF);
    3af0:	f241 01bf 	movw	r1, #4287	; 0x10bf
    3af4:	f44f 70e4 	mov.w	r0, #456	; 0x1c8
    3af8:	47a0      	blx	r4
	spi_BB_Write(457, 0x10B2);
    3afa:	f241 01b2 	movw	r1, #4274	; 0x10b2
    3afe:	f240 10c9 	movw	r0, #457	; 0x1c9
    3b02:	47a0      	blx	r4
	spi_BB_Write(458, 0x10B4);
    3b04:	f241 01b4 	movw	r1, #4276	; 0x10b4
    3b08:	f44f 70e5 	mov.w	r0, #458	; 0x1ca
    3b0c:	47a0      	blx	r4
	spi_BB_Write(459, 0x00B1);
    3b0e:	21b1      	movs	r1, #177	; 0xb1
    3b10:	f240 10cb 	movw	r0, #459	; 0x1cb
    3b14:	47a0      	blx	r4
	spi_BB_Write(460, 0x0030);
    3b16:	2130      	movs	r1, #48	; 0x30
    3b18:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
    3b1c:	47a0      	blx	r4

	spi_BB_Write(461, 0x0030);
    3b1e:	2130      	movs	r1, #48	; 0x30
    3b20:	f240 10cd 	movw	r0, #461	; 0x1cd
    3b24:	47a0      	blx	r4
	spi_BB_Write(462, 0x217B);
    3b26:	f242 117b 	movw	r1, #8571	; 0x217b
    3b2a:	f44f 70e7 	mov.w	r0, #462	; 0x1ce
    3b2e:	47a0      	blx	r4
	spi_BB_Write(463, 0x2071);
    3b30:	f242 0171 	movw	r1, #8305	; 0x2071
    3b34:	f240 10cf 	movw	r0, #463	; 0x1cf
    3b38:	47a0      	blx	r4
	spi_BB_Write(464, 0x0071);
    3b3a:	2171      	movs	r1, #113	; 0x71
    3b3c:	f44f 70e8 	mov.w	r0, #464	; 0x1d0
    3b40:	47a0      	blx	r4
	spi_BB_Write(465, 0x1071);
    3b42:	f241 0171 	movw	r1, #4209	; 0x1071
    3b46:	f240 10d1 	movw	r0, #465	; 0x1d1
    3b4a:	47a0      	blx	r4
	spi_BB_Write(466, 0x0071);
    3b4c:	2171      	movs	r1, #113	; 0x71
    3b4e:	f44f 70e9 	mov.w	r0, #466	; 0x1d2
    3b52:	47a0      	blx	r4
	spi_BB_Write(467, 0x0031);
    3b54:	2131      	movs	r1, #49	; 0x31
    3b56:	f240 10d3 	movw	r0, #467	; 0x1d3
    3b5a:	47a0      	blx	r4
	spi_BB_Write(468, 0x21BB);
    3b5c:	f242 11bb 	movw	r1, #8635	; 0x21bb
    3b60:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
    3b64:	47a0      	blx	r4
	spi_BB_Write(469, 0x20B1);
    3b66:	f242 01b1 	movw	r1, #8369	; 0x20b1
    3b6a:	f240 10d5 	movw	r0, #469	; 0x1d5
    3b6e:	47a0      	blx	r4
	spi_BB_Write(470, 0x00B1);
    3b70:	21b1      	movs	r1, #177	; 0xb1
    3b72:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
    3b76:	47a0      	blx	r4
	spi_BB_Write(471, 0x10B3);
    3b78:	f241 01b3 	movw	r1, #4275	; 0x10b3
    3b7c:	f240 10d7 	movw	r0, #471	; 0x1d7
    3b80:	47a0      	blx	r4
	spi_BB_Write(472, 0x10B1);
    3b82:	f241 01b1 	movw	r1, #4273	; 0x10b1
    3b86:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
    3b8a:	47a0      	blx	r4
	spi_BB_Write(473, 0x00B1);
    3b8c:	21b1      	movs	r1, #177	; 0xb1
    3b8e:	f240 10d9 	movw	r0, #473	; 0x1d9
    3b92:	47a0      	blx	r4
	spi_BB_Write(474, 0x003F);
    3b94:	213f      	movs	r1, #63	; 0x3f
    3b96:	f44f 70ed 	mov.w	r0, #474	; 0x1da
    3b9a:	47a0      	blx	r4
	spi_BB_Write(475, 0x0032);
    3b9c:	2132      	movs	r1, #50	; 0x32
    3b9e:	f240 10db 	movw	r0, #475	; 0x1db
    3ba2:	47a0      	blx	r4
	spi_BB_Write(476, 0x0030);
    3ba4:	2130      	movs	r1, #48	; 0x30
    3ba6:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
    3baa:	47a0      	blx	r4
    3bac:	bd10      	pop	{r4, pc}
    3bae:	bf00      	nop

00003bb0 <SoftPowerUp>:
}

void SoftPowerUp() {
    3bb0:	b510      	push	{r4, lr}

	spi_BB_Write(10, 0x0000);	// Release soft reset state
    3bb2:	2100      	movs	r1, #0
    3bb4:	200a      	movs	r0, #10
    3bb6:	4c0d      	ldr	r4, [pc, #52]	; (3bec <SoftPowerUp+0x3c>)
    3bb8:	47a0      	blx	r4
	#ifdef DISABLE_PLL
	spi_BB_Write(32, 0x7007|0x0008);	// Enable analog clock
    3bba:	f247 010f 	movw	r1, #28687	; 0x700f
    3bbe:	2020      	movs	r0, #32
    3bc0:	47a0      	blx	r4
	#else
	spi_BB_Write(32, 0x7007);	// Enable analog clock
	#endif
	spi_BB_Write(40, 0x0007);	// Enable column multiplexer // 3rd bit endables bias. This was set to 0 (0x003).
    3bc2:	2107      	movs	r1, #7
    3bc4:	2028      	movs	r0, #40	; 0x28
    3bc6:	47a0      	blx	r4
	spi_BB_Write(42, 0x4113);	// spi_BB_Write(42, 0x4103); Configure image core
    3bc8:	f244 1113 	movw	r1, #16659	; 0x4113
    3bcc:	202a      	movs	r0, #42	; 0x2a
    3bce:	47a0      	blx	r4
	spi_BB_Write(48, 0x0001);	// Enable AFE
    3bd0:	2101      	movs	r1, #1
    3bd2:	2030      	movs	r0, #48	; 0x30
    3bd4:	47a0      	blx	r4
	spi_BB_Write(64, 0x0001);	// Enable biasing block
    3bd6:	2101      	movs	r1, #1
    3bd8:	2040      	movs	r0, #64	; 0x40
    3bda:	47a0      	blx	r4
	spi_BB_Write(72, 0x0127);	// spi_BB_Write(72, 0x0117); Enable charge pump.
    3bdc:	f240 1127 	movw	r1, #295	; 0x127
    3be0:	2048      	movs	r0, #72	; 0x48
    3be2:	47a0      	blx	r4
	//spi_BB_Write(112, 0x0007);	// Enable LVDS transmitters
	spi_BB_Write(112, 0x0000);	// Enable LVDS transmitters
    3be4:	2100      	movs	r1, #0
    3be6:	2070      	movs	r0, #112	; 0x70
    3be8:	47a0      	blx	r4
    3bea:	bd10      	pop	{r4, pc}
    3bec:	0000346d 	.word	0x0000346d

00003bf0 <python480Init>:
{
    3bf0:	b508      	push	{r3, lr}
	EnableClockMngmnt1();
    3bf2:	4b06      	ldr	r3, [pc, #24]	; (3c0c <python480Init+0x1c>)
    3bf4:	4798      	blx	r3
	delay_ms(10);
    3bf6:	200a      	movs	r0, #10
    3bf8:	4b05      	ldr	r3, [pc, #20]	; (3c10 <python480Init+0x20>)
    3bfa:	4798      	blx	r3
	EnableClockMngmnt2();
    3bfc:	4b05      	ldr	r3, [pc, #20]	; (3c14 <python480Init+0x24>)
    3bfe:	4798      	blx	r3
	RequiredUploads();
    3c00:	4b05      	ldr	r3, [pc, #20]	; (3c18 <python480Init+0x28>)
    3c02:	4798      	blx	r3
	SoftPowerUp();
    3c04:	4b05      	ldr	r3, [pc, #20]	; (3c1c <python480Init+0x2c>)
    3c06:	4798      	blx	r3
    3c08:	bd08      	pop	{r3, pc}
    3c0a:	bf00      	nop
    3c0c:	00003699 	.word	0x00003699
    3c10:	00000dd5 	.word	0x00000dd5
    3c14:	000036dd 	.word	0x000036dd
    3c18:	000036fd 	.word	0x000036fd
    3c1c:	00003bb1 	.word	0x00003bb1

00003c20 <getCurrentTimeMS>:
	return timeMS;
    3c20:	4b01      	ldr	r3, [pc, #4]	; (3c28 <getCurrentTimeMS+0x8>)
    3c22:	6818      	ldr	r0, [r3, #0]
}
    3c24:	4770      	bx	lr
    3c26:	bf00      	nop
    3c28:	20000224 	.word	0x20000224

00003c2c <loadSDCardHeader>:
uint8_t loadSDCardHeader(void){
    3c2c:	b508      	push	{r3, lr}
	sd_mmc_init_read_blocks(0,HEADER_BLOCK,1);
    3c2e:	2201      	movs	r2, #1
    3c30:	f240 31fe 	movw	r1, #1022	; 0x3fe
    3c34:	2000      	movs	r0, #0
    3c36:	4b07      	ldr	r3, [pc, #28]	; (3c54 <loadSDCardHeader+0x28>)
    3c38:	4798      	blx	r3
	sd_mmc_start_read_blocks(headerBlock,1);
    3c3a:	2101      	movs	r1, #1
    3c3c:	4806      	ldr	r0, [pc, #24]	; (3c58 <loadSDCardHeader+0x2c>)
    3c3e:	4b07      	ldr	r3, [pc, #28]	; (3c5c <loadSDCardHeader+0x30>)
    3c40:	4798      	blx	r3
	if (sd_mmc_wait_end_of_read_blocks(false) == SD_MMC_OK)
    3c42:	2000      	movs	r0, #0
    3c44:	4b06      	ldr	r3, [pc, #24]	; (3c60 <loadSDCardHeader+0x34>)
    3c46:	4798      	blx	r3
    3c48:	b108      	cbz	r0, 3c4e <loadSDCardHeader+0x22>
		return MS_ERROR;
    3c4a:	2000      	movs	r0, #0
}
    3c4c:	bd08      	pop	{r3, pc}
		return MS_SUCCESS;
    3c4e:	2001      	movs	r0, #1
    3c50:	bd08      	pop	{r3, pc}
    3c52:	bf00      	nop
    3c54:	00004cb9 	.word	0x00004cb9
    3c58:	20000228 	.word	0x20000228
    3c5c:	00004d55 	.word	0x00004d55
    3c60:	00004da1 	.word	0x00004da1

00003c64 <setBufferHeader>:
void setBufferHeader(uint32_t dataWordLength) {
    3c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c68:	4680      	mov	r8, r0
	uint32_t numBuffer = bufferCount % NUM_BUFFERS;
    3c6a:	4b10      	ldr	r3, [pc, #64]	; (3cac <setBufferHeader+0x48>)
    3c6c:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
    3c70:	f006 0603 	and.w	r6, r6, #3
	dataBuffer[numBuffer][BUFFER_HEADER_HEADER_LENGTH_POS] = BUFFER_HEADER_LENGTH;
    3c74:	4c0e      	ldr	r4, [pc, #56]	; (3cb0 <setBufferHeader+0x4c>)
    3c76:	00b5      	lsls	r5, r6, #2
    3c78:	19a9      	adds	r1, r5, r6
    3c7a:	034a      	lsls	r2, r1, #13
    3c7c:	18a7      	adds	r7, r4, r2
    3c7e:	2109      	movs	r1, #9
    3c80:	50a1      	str	r1, [r4, r2]
	dataBuffer[numBuffer][BUFFER_HEADER_FRAME_NUM_POS] = frameNum;
    3c82:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
    3c86:	60ba      	str	r2, [r7, #8]
	dataBuffer[numBuffer][BUFFER_HEADER_BUFFER_COUNT_POS] = bufferCount;
    3c88:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
    3c8c:	60fa      	str	r2, [r7, #12]
	dataBuffer[numBuffer][BUFFER_HEADER_FRAME_BUFFER_COUNT_POS] = frameBufferCount;
    3c8e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    3c92:	613b      	str	r3, [r7, #16]
	dataBuffer[numBuffer][BUFFER_HEADER_TIMESTAMP_POS] = getCurrentTimeMS() - startTimeMS;
    3c94:	4b07      	ldr	r3, [pc, #28]	; (3cb4 <setBufferHeader+0x50>)
    3c96:	4798      	blx	r3
    3c98:	4b07      	ldr	r3, [pc, #28]	; (3cb8 <setBufferHeader+0x54>)
    3c9a:	681b      	ldr	r3, [r3, #0]
    3c9c:	1ac0      	subs	r0, r0, r3
    3c9e:	61f8      	str	r0, [r7, #28]
	dataBuffer[numBuffer][BUFFER_HEADER_DATA_LENGTH_POS] = dataWordLength * 4; // In bytes
    3ca0:	ea4f 0388 	mov.w	r3, r8, lsl #2
    3ca4:	623b      	str	r3, [r7, #32]
    3ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3caa:	bf00      	nop
    3cac:	20000224 	.word	0x20000224
    3cb0:	20000bdc 	.word	0x20000bdc
    3cb4:	00003c21 	.word	0x00003c21
    3cb8:	20000bcc 	.word	0x20000bcc

00003cbc <pcc_dma_cb>:
	}
}

static void pcc_dma_cb(struct camera_async_descriptor *const descr, uint32_t ch)
{
	if (ch == CONF_PCC_DMA_CHANNEL) {
    3cbc:	b101      	cbz	r1, 3cc0 <pcc_dma_cb+0x4>
    3cbe:	4770      	bx	lr
{
    3cc0:	b508      	push	{r3, lr}
		// add header to current buffer
		setBufferHeader(BUFFER_BLOCK_LENGTH * BLOCK_SIZE_IN_WORDS - BUFFER_HEADER_LENGTH);
    3cc2:	f242 70f7 	movw	r0, #10231	; 0x27f7
    3cc6:	4b07      	ldr	r3, [pc, #28]	; (3ce4 <pcc_dma_cb+0x28>)
    3cc8:	4798      	blx	r3
		bufferCount++;// increment counters
    3cca:	4b07      	ldr	r3, [pc, #28]	; (3ce8 <pcc_dma_cb+0x2c>)
    3ccc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
    3cd0:	3201      	adds	r2, #1
    3cd2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		frameBufferCount++;
    3cd6:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
    3cda:	3201      	adds	r2, #1
    3cdc:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    3ce0:	bd08      	pop	{r3, pc}
    3ce2:	bf00      	nop
    3ce4:	00003c65 	.word	0x00003c65
    3ce8:	20000224 	.word	0x20000224

00003cec <setExcitationLED>:
	}
}

void setExcitationLED(uint32_t value, bool enable)
{
    3cec:	b538      	push	{r3, r4, r5, lr}
    3cee:	460d      	mov	r5, r1
	// Value is a percentage of brightness from 0 to 100.
	// PWM runs at 1ms period using 16bit MAX counter and a ~60MHz clock	
	if (value > 100)
    3cf0:	2864      	cmp	r0, #100	; 0x64
    3cf2:	d900      	bls.n	3cf6 <setExcitationLED+0xa>
		value = 100;
    3cf4:	2064      	movs	r0, #100	; 0x64
	
	value = (0xFFFF * value ) /100;
    3cf6:	ebc0 4000 	rsb	r0, r0, r0, lsl #16
    3cfa:	490b      	ldr	r1, [pc, #44]	; (3d28 <setExcitationLED+0x3c>)
    3cfc:	fba1 3100 	umull	r3, r1, r1, r0
	
	pwm_set_parameters(&PWM_0, value, 0); // value sets duty cycle out of 2^16. We aren't using CC1 so just send it 0
    3d00:	4c0a      	ldr	r4, [pc, #40]	; (3d2c <setExcitationLED+0x40>)
    3d02:	2200      	movs	r2, #0
    3d04:	0949      	lsrs	r1, r1, #5
    3d06:	4620      	mov	r0, r4
    3d08:	4b09      	ldr	r3, [pc, #36]	; (3d30 <setExcitationLED+0x44>)
    3d0a:	4798      	blx	r3
	pwm_enable(&PWM_0); //Only actually needs to be done once. Consider moving to init stuff at top of main()
    3d0c:	4620      	mov	r0, r4
    3d0e:	4b09      	ldr	r3, [pc, #36]	; (3d34 <setExcitationLED+0x48>)
    3d10:	4798      	blx	r3
	if (level) {
    3d12:	b925      	cbnz	r5, 3d1e <setExcitationLED+0x32>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3d14:	2202      	movs	r2, #2
    3d16:	4b08      	ldr	r3, [pc, #32]	; (3d38 <setExcitationLED+0x4c>)
    3d18:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3d1c:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3d1e:	2202      	movs	r2, #2
    3d20:	4b05      	ldr	r3, [pc, #20]	; (3d38 <setExcitationLED+0x4c>)
    3d22:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3d26:	bd38      	pop	{r3, r4, r5, pc}
    3d28:	51eb851f 	.word	0x51eb851f
    3d2c:	20000698 	.word	0x20000698
    3d30:	00001279 	.word	0x00001279
    3d34:	0000123d 	.word	0x0000123d
    3d38:	41008000 	.word	0x41008000

00003d3c <setStatusLED>:
    3d3c:	b928      	cbnz	r0, 3d4a <setStatusLED+0xe>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
    3d42:	4b05      	ldr	r3, [pc, #20]	; (3d58 <setStatusLED+0x1c>)
    3d44:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3d48:	4770      	bx	lr
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3d4a:	f44f 7200 	mov.w	r2, #512	; 0x200
    3d4e:	4b02      	ldr	r3, [pc, #8]	; (3d58 <setStatusLED+0x1c>)
    3d50:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3d54:	4770      	bx	lr
    3d56:	bf00      	nop
    3d58:	41008000 	.word	0x41008000

00003d5c <setPCCCurrentLinkedListPosition>:
	
	// To turn on DMA channel: 
	// _dma_enable_transaction(CONF_PCC_DMA_CHANNEL, false);
}
void setPCCCurrentLinkedListPosition(uint8_t pos)
{
    3d5c:	b538      	push	{r3, r4, r5, lr}
	// Set up initial DMA descriptor for DMA channel handling PCC. BTCNT is already setup in DMA init step
	_dma_set_source_address(CONF_PCC_DMA_CHANNEL, linkedList[pos].SRCADDR.reg);
    3d5e:	4c0c      	ldr	r4, [pc, #48]	; (3d90 <setPCCCurrentLinkedListPosition+0x34>)
    3d60:	eb04 1400 	add.w	r4, r4, r0, lsl #4
    3d64:	6861      	ldr	r1, [r4, #4]
    3d66:	2000      	movs	r0, #0
    3d68:	4b0a      	ldr	r3, [pc, #40]	; (3d94 <setPCCCurrentLinkedListPosition+0x38>)
    3d6a:	4798      	blx	r3
	_dma_set_destination_address(CONF_PCC_DMA_CHANNEL, linkedList[pos].DSTADDR.reg);
    3d6c:	68a1      	ldr	r1, [r4, #8]
    3d6e:	2000      	movs	r0, #0
    3d70:	4d09      	ldr	r5, [pc, #36]	; (3d98 <setPCCCurrentLinkedListPosition+0x3c>)
    3d72:	47a8      	blx	r5
	_dma_set_data_amount(CONF_PCC_DMA_CHANNEL, (BUFFER_BLOCK_LENGTH * BLOCK_SIZE_IN_WORDS));
    3d74:	f44f 5120 	mov.w	r1, #10240	; 0x2800
    3d78:	2000      	movs	r0, #0
    3d7a:	4b08      	ldr	r3, [pc, #32]	; (3d9c <setPCCCurrentLinkedListPosition+0x40>)
    3d7c:	4798      	blx	r3
	_dma_set_destination_address(CONF_PCC_DMA_CHANNEL, linkedList[pos].DSTADDR.reg); // Overwrite destination address since set_data_amount function modifies this
    3d7e:	68a1      	ldr	r1, [r4, #8]
    3d80:	2000      	movs	r0, #0
    3d82:	47a8      	blx	r5

	_dma_set_DESCADDR(CONF_PCC_DMA_CHANNEL, linkedList[pos].DESCADDR.reg);
    3d84:	68e1      	ldr	r1, [r4, #12]
    3d86:	2000      	movs	r0, #0
    3d88:	4b05      	ldr	r3, [pc, #20]	; (3da0 <setPCCCurrentLinkedListPosition+0x44>)
    3d8a:	4798      	blx	r3
    3d8c:	bd38      	pop	{r3, r4, r5, pc}
    3d8e:	bf00      	nop
    3d90:	20000b88 	.word	0x20000b88
    3d94:	00001c51 	.word	0x00001c51
    3d98:	00001c41 	.word	0x00001c41
    3d9c:	00001c71 	.word	0x00001c71
    3da0:	00001c61 	.word	0x00001c61

00003da4 <linkedListInit>:
{
    3da4:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < NUM_BUFFERS; i++) {
    3da6:	2300      	movs	r3, #0
    3da8:	e019      	b.n	3dde <linkedListInit+0x3a>
			linkedList[i].DESCADDR.reg = (uint32_t)&linkedList[0];
    3daa:	4a15      	ldr	r2, [pc, #84]	; (3e00 <linkedListInit+0x5c>)
    3dac:	eb02 1103 	add.w	r1, r2, r3, lsl #4
    3db0:	60ca      	str	r2, [r1, #12]
		linkedList[i].BTCNT.reg = (BUFFER_BLOCK_LENGTH * BLOCK_SIZE_IN_WORDS);
    3db2:	4813      	ldr	r0, [pc, #76]	; (3e00 <linkedListInit+0x5c>)
    3db4:	011a      	lsls	r2, r3, #4
    3db6:	1881      	adds	r1, r0, r2
    3db8:	f44f 5420 	mov.w	r4, #10240	; 0x2800
    3dbc:	804c      	strh	r4, [r1, #2]
		linkedList[i].BTCTRL.reg = DMAC_BTCTRL_STEPSIZE(0) | (CONF_DMAC_STEPSEL_0 << DMAC_BTCTRL_STEPSEL_Pos)						\
    3dbe:	f640 2409 	movw	r4, #2569	; 0xa09
    3dc2:	5284      	strh	r4, [r0, r2]
		linkedList[i].SRCADDR.reg = (uint32_t)(&PCC->RHR.reg);
    3dc4:	4a0f      	ldr	r2, [pc, #60]	; (3e04 <linkedListInit+0x60>)
    3dc6:	604a      	str	r2, [r1, #4]
		linkedList[i].DSTADDR.reg = (uint32_t)(&dataBuffer[i][BUFFER_HEADER_LENGTH]) + (BUFFER_BLOCK_LENGTH * BLOCK_SIZE_IN_WORDS) * 4;
    3dc8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
    3dcc:	0342      	lsls	r2, r0, #13
    3dce:	3224      	adds	r2, #36	; 0x24
    3dd0:	480d      	ldr	r0, [pc, #52]	; (3e08 <linkedListInit+0x64>)
    3dd2:	4402      	add	r2, r0
    3dd4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    3dd8:	608a      	str	r2, [r1, #8]
	for (uint8_t i = 0; i < NUM_BUFFERS; i++) {
    3dda:	3301      	adds	r3, #1
    3ddc:	b2db      	uxtb	r3, r3
    3dde:	2b03      	cmp	r3, #3
    3de0:	d809      	bhi.n	3df6 <linkedListInit+0x52>
		if (i == (NUM_BUFFERS - 1))
    3de2:	2b03      	cmp	r3, #3
    3de4:	d0e1      	beq.n	3daa <linkedListInit+0x6>
			linkedList[i].DESCADDR.reg = (uint32_t)&linkedList[i + 1];
    3de6:	1c5a      	adds	r2, r3, #1
    3de8:	4905      	ldr	r1, [pc, #20]	; (3e00 <linkedListInit+0x5c>)
    3dea:	eb01 1202 	add.w	r2, r1, r2, lsl #4
    3dee:	eb01 1103 	add.w	r1, r1, r3, lsl #4
    3df2:	60ca      	str	r2, [r1, #12]
    3df4:	e7dd      	b.n	3db2 <linkedListInit+0xe>
	setPCCCurrentLinkedListPosition(0);
    3df6:	2000      	movs	r0, #0
    3df8:	4b04      	ldr	r3, [pc, #16]	; (3e0c <linkedListInit+0x68>)
    3dfa:	4798      	blx	r3
    3dfc:	bd10      	pop	{r4, pc}
    3dfe:	bf00      	nop
    3e00:	20000b88 	.word	0x20000b88
    3e04:	43002c14 	.word	0x43002c14
    3e08:	20000bdc 	.word	0x20000bdc
    3e0c:	00003d5d 	.word	0x00003d5d

00003e10 <frameValid_cb>:
{
    3e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e12:	b083      	sub	sp, #12
	CRITICAL_SECTION_ENTER();
    3e14:	a801      	add	r0, sp, #4
    3e16:	4d49      	ldr	r5, [pc, #292]	; (3f3c <frameValid_cb+0x12c>)
    3e18:	47a8      	blx	r5
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3e1a:	4e49      	ldr	r6, [pc, #292]	; (3f40 <frameValid_cb+0x130>)
    3e1c:	f8d6 2080 	ldr.w	r2, [r6, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3e20:	f8d6 30a0 	ldr.w	r3, [r6, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3e24:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3e28:	405c      	eors	r4, r3
    3e2a:	4014      	ands	r4, r2
    3e2c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    3e2e:	a801      	add	r0, sp, #4
    3e30:	4f44      	ldr	r7, [pc, #272]	; (3f44 <frameValid_cb+0x134>)
    3e32:	47b8      	blx	r7
    3e34:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
	CRITICAL_SECTION_ENTER();
    3e38:	4668      	mov	r0, sp
    3e3a:	47a8      	blx	r5
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3e3c:	f8d6 2080 	ldr.w	r2, [r6, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3e40:	f8d6 30a0 	ldr.w	r3, [r6, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3e44:	f8d6 5090 	ldr.w	r5, [r6, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3e48:	405d      	eors	r5, r3
    3e4a:	4015      	ands	r5, r2
    3e4c:	405d      	eors	r5, r3
	CRITICAL_SECTION_LEAVE();
    3e4e:	4668      	mov	r0, sp
    3e50:	47b8      	blx	r7
	if (gpio_get_pin_level(LED_STATUS) == 1) {
    3e52:	f415 7f00 	tst.w	r5, #512	; 0x200
    3e56:	d012      	beq.n	3e7e <frameValid_cb+0x6e>
		setStatusLED(0);
    3e58:	2000      	movs	r0, #0
    3e5a:	4b3b      	ldr	r3, [pc, #236]	; (3f48 <frameValid_cb+0x138>)
    3e5c:	4798      	blx	r3
	if (pinState == true) {
    3e5e:	b964      	cbnz	r4, 3e7a <frameValid_cb+0x6a>
		if (deviceState == DEVICE_STATE_RECORDING || deviceState == DEVICE_STATE_STOP_RECORDING) {
    3e60:	4b3a      	ldr	r3, [pc, #232]	; (3f4c <frameValid_cb+0x13c>)
    3e62:	681b      	ldr	r3, [r3, #0]
    3e64:	2b08      	cmp	r3, #8
    3e66:	d00e      	beq.n	3e86 <frameValid_cb+0x76>
    3e68:	4b38      	ldr	r3, [pc, #224]	; (3f4c <frameValid_cb+0x13c>)
    3e6a:	681b      	ldr	r3, [r3, #0]
    3e6c:	2b10      	cmp	r3, #16
    3e6e:	d00a      	beq.n	3e86 <frameValid_cb+0x76>
		else if (deviceState == DEVICE_STATE_START_RECORDING_WAITING) {
    3e70:	4b36      	ldr	r3, [pc, #216]	; (3f4c <frameValid_cb+0x13c>)
    3e72:	681b      	ldr	r3, [r3, #0]
    3e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    3e78:	d042      	beq.n	3f00 <frameValid_cb+0xf0>
}
    3e7a:	b003      	add	sp, #12
    3e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		setStatusLED(1);
    3e7e:	2001      	movs	r0, #1
    3e80:	4b31      	ldr	r3, [pc, #196]	; (3f48 <frameValid_cb+0x138>)
    3e82:	4798      	blx	r3
    3e84:	e7eb      	b.n	3e5e <frameValid_cb+0x4e>
			PCC->MR.reg &= !(PCC_MR_PCEN); // Disables PCC
    3e86:	4b32      	ldr	r3, [pc, #200]	; (3f50 <frameValid_cb+0x140>)
    3e88:	681a      	ldr	r2, [r3, #0]
    3e8a:	2400      	movs	r4, #0
    3e8c:	601c      	str	r4, [r3, #0]
			DMAC->Channel[CONF_PCC_DMA_CHANNEL].CHCTRLA.reg &= !(DMAC_CHCTRLA_ENABLE); // Disables PCC DMA
    3e8e:	4b31      	ldr	r3, [pc, #196]	; (3f54 <frameValid_cb+0x144>)
    3e90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3e92:	641c      	str	r4, [r3, #64]	; 0x40
			setBufferHeader(0); // TODO need to add data size here
    3e94:	4620      	mov	r0, r4
    3e96:	4b30      	ldr	r3, [pc, #192]	; (3f58 <frameValid_cb+0x148>)
    3e98:	4798      	blx	r3
			frameBufferCount = 0;
    3e9a:	4b30      	ldr	r3, [pc, #192]	; (3f5c <frameValid_cb+0x14c>)
    3e9c:	f8c3 440c 	str.w	r4, [r3, #1036]	; 0x40c
			bufferCount++; // A buffer has been filled (likely partially) and is ready for writing to SD card
    3ea0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
    3ea4:	3201      	adds	r2, #1
    3ea6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
			frameNum++; // Zero-Indexed
    3eaa:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
    3eae:	3201      	adds	r2, #1
    3eb0:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
			if (deviceState == DEVICE_STATE_RECORDING) { // Keep recording
    3eb4:	4b25      	ldr	r3, [pc, #148]	; (3f4c <frameValid_cb+0x13c>)
    3eb6:	681b      	ldr	r3, [r3, #0]
    3eb8:	2b08      	cmp	r3, #8
    3eba:	d010      	beq.n	3ede <frameValid_cb+0xce>
			if (deviceState == DEVICE_STATE_STOP_RECORDING) {
    3ebc:	4b23      	ldr	r3, [pc, #140]	; (3f4c <frameValid_cb+0x13c>)
    3ebe:	681b      	ldr	r3, [r3, #0]
    3ec0:	2b10      	cmp	r3, #16
    3ec2:	d1da      	bne.n	3e7a <frameValid_cb+0x6a>
				linkedListInit();
    3ec4:	4b26      	ldr	r3, [pc, #152]	; (3f60 <frameValid_cb+0x150>)
    3ec6:	4798      	blx	r3
				deviceState &= !(DEVICE_STATE_RECORDING);
    3ec8:	4b20      	ldr	r3, [pc, #128]	; (3f4c <frameValid_cb+0x13c>)
    3eca:	681a      	ldr	r2, [r3, #0]
    3ecc:	2200      	movs	r2, #0
    3ece:	601a      	str	r2, [r3, #0]
				deviceState &= !(DEVICE_STATE_STOP_RECORDING);
    3ed0:	6819      	ldr	r1, [r3, #0]
    3ed2:	601a      	str	r2, [r3, #0]
				deviceState |= DEVICE_STATE_IDLE;
    3ed4:	681a      	ldr	r2, [r3, #0]
    3ed6:	f042 0202 	orr.w	r2, r2, #2
    3eda:	601a      	str	r2, [r3, #0]
    3edc:	e7cd      	b.n	3e7a <frameValid_cb+0x6a>
				setPCCCurrentLinkedListPosition(bufferCount % NUM_BUFFERS); // Moves to next buffer/linked list element
    3ede:	4b1f      	ldr	r3, [pc, #124]	; (3f5c <frameValid_cb+0x14c>)
    3ee0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
    3ee4:	f000 0003 	and.w	r0, r0, #3
    3ee8:	4b1e      	ldr	r3, [pc, #120]	; (3f64 <frameValid_cb+0x154>)
    3eea:	4798      	blx	r3
				_dma_enable_transaction(CONF_PCC_DMA_CHANNEL, false); // Should enable DMA transfer
    3eec:	4621      	mov	r1, r4
    3eee:	4620      	mov	r0, r4
    3ef0:	4b1d      	ldr	r3, [pc, #116]	; (3f68 <frameValid_cb+0x158>)
    3ef2:	4798      	blx	r3
				PCC->MR.reg |= PCC_MR_PCEN; // Enables PCC
    3ef4:	4a16      	ldr	r2, [pc, #88]	; (3f50 <frameValid_cb+0x140>)
    3ef6:	6813      	ldr	r3, [r2, #0]
    3ef8:	f043 0301 	orr.w	r3, r3, #1
    3efc:	6013      	str	r3, [r2, #0]
    3efe:	e7dd      	b.n	3ebc <frameValid_cb+0xac>
			frameNum = 0;
    3f00:	4b16      	ldr	r3, [pc, #88]	; (3f5c <frameValid_cb+0x14c>)
    3f02:	2400      	movs	r4, #0
    3f04:	f8c3 4408 	str.w	r4, [r3, #1032]	; 0x408
			bufferCount = 0;
    3f08:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
			frameBufferCount = 0;
    3f0c:	f8c3 440c 	str.w	r4, [r3, #1036]	; 0x40c
			linkedListInit();
    3f10:	4b13      	ldr	r3, [pc, #76]	; (3f60 <frameValid_cb+0x150>)
    3f12:	4798      	blx	r3
			setPCCCurrentLinkedListPosition(0); // Moves to next buffer/linked list element
    3f14:	4620      	mov	r0, r4
    3f16:	4b13      	ldr	r3, [pc, #76]	; (3f64 <frameValid_cb+0x154>)
    3f18:	4798      	blx	r3
			_dma_enable_transaction(CONF_PCC_DMA_CHANNEL, false); // Should enable DMA transfer
    3f1a:	4621      	mov	r1, r4
    3f1c:	4620      	mov	r0, r4
    3f1e:	4b12      	ldr	r3, [pc, #72]	; (3f68 <frameValid_cb+0x158>)
    3f20:	4798      	blx	r3
			PCC->MR.reg |= PCC_MR_PCEN; // Enables PCC
    3f22:	4a0b      	ldr	r2, [pc, #44]	; (3f50 <frameValid_cb+0x140>)
    3f24:	6813      	ldr	r3, [r2, #0]
    3f26:	f043 0301 	orr.w	r3, r3, #1
    3f2a:	6013      	str	r3, [r2, #0]
			deviceState &= !(DEVICE_STATE_START_RECORDING_WAITING);
    3f2c:	4b07      	ldr	r3, [pc, #28]	; (3f4c <frameValid_cb+0x13c>)
    3f2e:	681a      	ldr	r2, [r3, #0]
    3f30:	601c      	str	r4, [r3, #0]
			deviceState |= DEVICE_STATE_RECORDING;
    3f32:	681a      	ldr	r2, [r3, #0]
    3f34:	f042 0208 	orr.w	r2, r2, #8
    3f38:	601a      	str	r2, [r3, #0]
}
    3f3a:	e79e      	b.n	3e7a <frameValid_cb+0x6a>
    3f3c:	00000d41 	.word	0x00000d41
    3f40:	41008000 	.word	0x41008000
    3f44:	00000d4f 	.word	0x00000d4f
    3f48:	00003d3d 	.word	0x00003d3d
    3f4c:	20000028 	.word	0x20000028
    3f50:	43002c00 	.word	0x43002c00
    3f54:	4100a000 	.word	0x4100a000
    3f58:	00003c65 	.word	0x00003c65
    3f5c:	20000224 	.word	0x20000224
    3f60:	00003da5 	.word	0x00003da5
    3f64:	00003d5d 	.word	0x00003d5d
    3f68:	00001cc9 	.word	0x00001cc9

00003f6c <startRecording>:
}

void startRecording()
{
    3f6c:	b538      	push	{r3, r4, r5, lr}
	writeFrameNum = 0;
    3f6e:	2400      	movs	r4, #0
    3f70:	4b10      	ldr	r3, [pc, #64]	; (3fb4 <startRecording+0x48>)
    3f72:	601c      	str	r4, [r3, #0]
	writeBufferCount = 0;
    3f74:	4b10      	ldr	r3, [pc, #64]	; (3fb8 <startRecording+0x4c>)
    3f76:	601c      	str	r4, [r3, #0]
	droppedBufferCount = 0;
    3f78:	4b10      	ldr	r3, [pc, #64]	; (3fbc <startRecording+0x50>)
    3f7a:	601c      	str	r4, [r3, #0]
	droppedFrameCount = 0;
    3f7c:	4b10      	ldr	r3, [pc, #64]	; (3fc0 <startRecording+0x54>)
    3f7e:	601c      	str	r4, [r3, #0]
	framesToDrop = 0;
    3f80:	4b10      	ldr	r3, [pc, #64]	; (3fc4 <startRecording+0x58>)
    3f82:	601c      	str	r4, [r3, #0]
	
	// This gets the next set of blocks ready to be written into
	sd_mmc_init_write_blocks(0, currentBlock, BUFFER_BLOCK_LENGTH * NB_BUFFER_WRITES_PER_CHUNK); 
    3f84:	4d10      	ldr	r5, [pc, #64]	; (3fc8 <startRecording+0x5c>)
    3f86:	6869      	ldr	r1, [r5, #4]
    3f88:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
    3f8c:	4620      	mov	r0, r4
    3f8e:	4b0f      	ldr	r3, [pc, #60]	; (3fcc <startRecording+0x60>)
    3f90:	4798      	blx	r3
	initBlocksRemaining = BUFFER_BLOCK_LENGTH * NB_BUFFER_WRITES_PER_CHUNK;
    3f92:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
    3f96:	4b0e      	ldr	r3, [pc, #56]	; (3fd0 <startRecording+0x64>)
    3f98:	601a      	str	r2, [r3, #0]
		
	startTimeMS = getCurrentTimeMS();
    3f9a:	4b0e      	ldr	r3, [pc, #56]	; (3fd4 <startRecording+0x68>)
    3f9c:	4798      	blx	r3
    3f9e:	4b0e      	ldr	r3, [pc, #56]	; (3fd8 <startRecording+0x6c>)
    3fa0:	6018      	str	r0, [r3, #0]
	
	deviceState &= !(DEVICE_STATE_IDLE);
    3fa2:	682b      	ldr	r3, [r5, #0]
    3fa4:	602c      	str	r4, [r5, #0]
	deviceState &= !(DEVICE_STATE_START_RECORDING);
    3fa6:	682b      	ldr	r3, [r5, #0]
    3fa8:	602c      	str	r4, [r5, #0]
	deviceState |= DEVICE_STATE_START_RECORDING_WAITING;
    3faa:	682b      	ldr	r3, [r5, #0]
    3fac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3fb0:	602b      	str	r3, [r5, #0]
    3fb2:	bd38      	pop	{r3, r4, r5, pc}
    3fb4:	20000bd8 	.word	0x20000bd8
    3fb8:	20000bd4 	.word	0x20000bd4
    3fbc:	20000b84 	.word	0x20000b84
    3fc0:	20000bd0 	.word	0x20000bd0
    3fc4:	20000b80 	.word	0x20000b80
    3fc8:	20000028 	.word	0x20000028
    3fcc:	00004e11 	.word	0x00004e11
    3fd0:	20028be0 	.word	0x20028be0
    3fd4:	00003c21 	.word	0x00003c21
    3fd8:	20000bcc 	.word	0x20000bcc

00003fdc <stopRecording>:
}

void stopRecording()
{
    3fdc:	b510      	push	{r4, lr}
	
	// TODO: Update currentBlock maybe to get ready for next recording??
	
	// Write end of recording info to a block
	// TODO: Add more meta data to this (frames dropped?, blocks written?, overall time, data starting block?)!
	configBlock[CONFIG_BLOCK_NUM_BUFFERS_RECORDED_POS] = writeBufferCount;
    3fde:	4b12      	ldr	r3, [pc, #72]	; (4028 <stopRecording+0x4c>)
    3fe0:	681b      	ldr	r3, [r3, #0]
    3fe2:	b2db      	uxtb	r3, r3
    3fe4:	4c11      	ldr	r4, [pc, #68]	; (402c <stopRecording+0x50>)
    3fe6:	f884 3208 	strb.w	r3, [r4, #520]	; 0x208
	configBlock[CONFIG_BLOCK_NUM_BUFFERS_DROPPED_POS] = droppedBufferCount;
    3fea:	4b11      	ldr	r3, [pc, #68]	; (4030 <stopRecording+0x54>)
    3fec:	681b      	ldr	r3, [r3, #0]
    3fee:	b2db      	uxtb	r3, r3
    3ff0:	f884 3209 	strb.w	r3, [r4, #521]	; 0x209
	sd_mmc_init_write_blocks(0,STARTING_BLOCK, 1);
    3ff4:	2201      	movs	r2, #1
    3ff6:	f44f 6180 	mov.w	r1, #1024	; 0x400
    3ffa:	2000      	movs	r0, #0
    3ffc:	4b0d      	ldr	r3, [pc, #52]	; (4034 <stopRecording+0x58>)
    3ffe:	4798      	blx	r3
	sd_mmc_start_write_blocks(configBlock, 1);
    4000:	2101      	movs	r1, #1
    4002:	f504 7001 	add.w	r0, r4, #516	; 0x204
    4006:	4b0c      	ldr	r3, [pc, #48]	; (4038 <stopRecording+0x5c>)
    4008:	4798      	blx	r3
	sd_mmc_wait_end_of_write_blocks(false);
    400a:	2000      	movs	r0, #0
    400c:	4b0b      	ldr	r3, [pc, #44]	; (403c <stopRecording+0x60>)
    400e:	4798      	blx	r3
	
	deviceState &= !(DEVICE_STATE_STOP_RECORDING);
    4010:	4b0b      	ldr	r3, [pc, #44]	; (4040 <stopRecording+0x64>)
    4012:	681a      	ldr	r2, [r3, #0]
    4014:	2200      	movs	r2, #0
    4016:	601a      	str	r2, [r3, #0]
	deviceState &= !(DEVICE_STATE_RECORDING);
    4018:	6819      	ldr	r1, [r3, #0]
    401a:	601a      	str	r2, [r3, #0]
	deviceState |= DEVICE_STATE_IDLE;
    401c:	681a      	ldr	r2, [r3, #0]
    401e:	f042 0202 	orr.w	r2, r2, #2
    4022:	601a      	str	r2, [r3, #0]
    4024:	bd10      	pop	{r4, pc}
    4026:	bf00      	nop
    4028:	20000bd4 	.word	0x20000bd4
    402c:	20000224 	.word	0x20000224
    4030:	20000b84 	.word	0x20000b84
    4034:	00004e11 	.word	0x00004e11
    4038:	00004eb1 	.word	0x00004eb1
    403c:	00004efd 	.word	0x00004efd
    4040:	20000028 	.word	0x20000028

00004044 <main>:
// Make sure lipo charge callback works: TODO
// Consider putting ADC value and deviceState in frame header: TODO

// ================================================================
int main(void)
{
    4044:	b570      	push	{r4, r5, r6, lr}
	uint32_t lastTime = 0;
	bool lastMonitor0 = 0;
	bool thisMonitor0 = 0;
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();	
    4046:	4b4b      	ldr	r3, [pc, #300]	; (4174 <main+0x130>)
    4048:	4798      	blx	r3
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    404a:	2202      	movs	r2, #2
    404c:	4b4a      	ldr	r3, [pc, #296]	; (4178 <main+0x134>)
    404e:	731a      	strb	r2, [r3, #12]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4050:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    4054:	4b49      	ldr	r3, [pc, #292]	; (417c <main+0x138>)
    4056:	619a      	str	r2, [r3, #24]
	// We need to change the PWM mode from MPWM to NPWM because we are using WO[0] as waveform output
	hri_tc_write_WAVE_reg(TC0, TC_WAVE_WAVEGEN_NPWM_Val);	
	// Enable the 3.3V regulator
	gpio_set_pin_level(EN_3V3, true);
	// Enable ADC for checking battery voltage
	adc_sync_enable_channel(&ADC_0, 0);
    4058:	2100      	movs	r1, #0
    405a:	4849      	ldr	r0, [pc, #292]	; (4180 <main+0x13c>)
    405c:	4b49      	ldr	r3, [pc, #292]	; (4184 <main+0x140>)
    405e:	4798      	blx	r3
	
	
	setStatusLED(1);	
    4060:	2001      	movs	r0, #1
    4062:	4b49      	ldr	r3, [pc, #292]	; (4188 <main+0x144>)
    4064:	4798      	blx	r3
	
	
	
	I2C_BB_init();
    4066:	4b49      	ldr	r3, [pc, #292]	; (418c <main+0x148>)
    4068:	4798      	blx	r3
	
	
	// Setup a timer to count in milliseconds
	TIMER_0_task1.interval = 1; // Need to check this value
    406a:	4c49      	ldr	r4, [pc, #292]	; (4190 <main+0x14c>)
    406c:	2301      	movs	r3, #1
    406e:	f8c4 3418 	str.w	r3, [r4, #1048]	; 0x418
	TIMER_0_task1.cb       = millisecondTimer_cb;
    4072:	4a48      	ldr	r2, [pc, #288]	; (4194 <main+0x150>)
    4074:	f8c4 241c 	str.w	r2, [r4, #1052]	; 0x41c
	TIMER_0_task1.mode     = TIMER_TASK_REPEAT;
    4078:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
	
	TIMER_0_task2.interval = 1000; // Units are in ms so 1000 should check every 1 second
    407c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4080:	f8c4 242c 	str.w	r2, [r4, #1068]	; 0x42c
	TIMER_0_task2.cb       = checkBattVoltage_cb;
    4084:	4a44      	ldr	r2, [pc, #272]	; (4198 <main+0x154>)
    4086:	f8c4 2430 	str.w	r2, [r4, #1072]	; 0x430
	TIMER_0_task2.mode     = TIMER_TASK_REPEAT;
    408a:	f884 3434 	strb.w	r3, [r4, #1076]	; 0x434
	
	timer_add_task(&TIMER_0, &TIMER_0_task1);
    408e:	4d43      	ldr	r5, [pc, #268]	; (419c <main+0x158>)
    4090:	f504 6182 	add.w	r1, r4, #1040	; 0x410
    4094:	4628      	mov	r0, r5
    4096:	4e42      	ldr	r6, [pc, #264]	; (41a0 <main+0x15c>)
    4098:	47b0      	blx	r6
	timer_add_task(&TIMER_0, &TIMER_0_task2);
    409a:	f204 4124 	addw	r1, r4, #1060	; 0x424
    409e:	4628      	mov	r0, r5
    40a0:	47b0      	blx	r6
	timer_start(&TIMER_0);
    40a2:	4628      	mov	r0, r5
    40a4:	4b3f      	ldr	r3, [pc, #252]	; (41a4 <main+0x160>)
    40a6:	4798      	blx	r3
	
			
	// Setup callbacks for external interrupts
	ext_irq_register(PIN_PB22, irReceive_cb);
    40a8:	493f      	ldr	r1, [pc, #252]	; (41a8 <main+0x164>)
    40aa:	2036      	movs	r0, #54	; 0x36
    40ac:	4c3f      	ldr	r4, [pc, #252]	; (41ac <main+0x168>)
    40ae:	47a0      	blx	r4
	ext_irq_register(PIN_PB23, battCharging_cb);
    40b0:	493f      	ldr	r1, [pc, #252]	; (41b0 <main+0x16c>)
    40b2:	2037      	movs	r0, #55	; 0x37
    40b4:	47a0      	blx	r4
	ext_irq_register(PIN_PB14, frameValid_cb);
    40b6:	493f      	ldr	r1, [pc, #252]	; (41b4 <main+0x170>)
    40b8:	202e      	movs	r0, #46	; 0x2e
    40ba:	47a0      	blx	r4
	ext_irq_register(PIN_PA25, pushButton_cb);
    40bc:	493e      	ldr	r1, [pc, #248]	; (41b8 <main+0x174>)
    40be:	2019      	movs	r0, #25
    40c0:	47a0      	blx	r4
	
	
	// Sets up a set of circularly linked list for camera DMA.
	linkedListInit(); 
    40c2:	4b3e      	ldr	r3, [pc, #248]	; (41bc <main+0x178>)
    40c4:	4798      	blx	r3
	
	
	// Wait for SD Card and then load config from it
	while (SD_MMC_OK != sd_mmc_check(0)) {}
    40c6:	2000      	movs	r0, #0
    40c8:	4b3d      	ldr	r3, [pc, #244]	; (41c0 <main+0x17c>)
    40ca:	4798      	blx	r3
    40cc:	2800      	cmp	r0, #0
    40ce:	d1fa      	bne.n	40c6 <main+0x82>
	if (loadSDCardHeader() == MS_SUCCESS)
    40d0:	4b3c      	ldr	r3, [pc, #240]	; (41c4 <main+0x180>)
    40d2:	4798      	blx	r3
    40d4:	2801      	cmp	r0, #1
    40d6:	d135      	bne.n	4144 <main+0x100>
		deviceState |= DEVICE_STATE_CONFIG_LOADED;
    40d8:	4a3b      	ldr	r2, [pc, #236]	; (41c8 <main+0x184>)
    40da:	6813      	ldr	r3, [r2, #0]
    40dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    40e0:	6013      	str	r3, [r2, #0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    40e2:	4c26      	ldr	r4, [pc, #152]	; (417c <main+0x138>)
    40e4:	f44f 5500 	mov.w	r5, #8192	; 0x2000
    40e8:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
	
	// Setup Image Sensor
	// TODO: Work on minimizing power draw
	// Trigger pin gets init'ed as output low and shouldn't need to be adjusted
	gpio_set_pin_level(RESET_CMOS, 0); // Make sure N_RESET of the PYTHON480 is low for a bit before going high. Shouldn't be needed
	delay_ms(100);
    40ec:	2064      	movs	r0, #100	; 0x64
    40ee:	4b37      	ldr	r3, [pc, #220]	; (41cc <main+0x188>)
    40f0:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    40f2:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
	gpio_set_pin_level(RESET_CMOS, 1);
	delay_us(100); // minimum delay is 10us
    40f6:	2064      	movs	r0, #100	; 0x64
    40f8:	4b35      	ldr	r3, [pc, #212]	; (41d0 <main+0x18c>)
    40fa:	4798      	blx	r3
	chip_id = spi_BB_Read(0x00); // can use this to make sure MCU can talk to Python480
    40fc:	2000      	movs	r0, #0
    40fe:	4b35      	ldr	r3, [pc, #212]	; (41d4 <main+0x190>)
    4100:	4798      	blx	r3
    4102:	4b35      	ldr	r3, [pc, #212]	; (41d8 <main+0x194>)
    4104:	8018      	strh	r0, [r3, #0]
	python480Init();
    4106:	4b35      	ldr	r3, [pc, #212]	; (41dc <main+0x198>)
    4108:	4798      	blx	r3
	setExcitationLED(getPropFromHeader(HEADER_LED_POS), false);	
	python480SetGain(getPropFromHeader(HEADER_GAIN_POS));
	python480SetFPS(getPropFromHeader(HEADER_FRAME_RATE_POS));
	*/
	
	python480SetGain(1);
    410a:	2001      	movs	r0, #1
    410c:	4b34      	ldr	r3, [pc, #208]	; (41e0 <main+0x19c>)
    410e:	4798      	blx	r3
	python480SetFPS(10);
    4110:	200a      	movs	r0, #10
    4112:	4b34      	ldr	r3, [pc, #208]	; (41e4 <main+0x1a0>)
    4114:	4798      	blx	r3
	//sd_mmc_start_write_blocks(configBlock, 1); // We will re-write this block at the end of recording too
	//sd_mmc_wait_end_of_write_blocks(false);
	
	
	// Just a debugging point for turning on excitation LED
	setExcitationLED(2,1);
    4116:	2101      	movs	r1, #1
    4118:	2002      	movs	r0, #2
    411a:	4b33      	ldr	r3, [pc, #204]	; (41e8 <main+0x1a4>)
    411c:	4798      	blx	r3
	
	//setEWL(0x33);  //test value. Should we map the 0x01 to 0xFF as a 0-100 scale?
	
	// Enables DMA Transfer complete interrupt. Should be put in better place
	DMAC->Channel[CONF_PCC_DMA_CHANNEL].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    411e:	2202      	movs	r2, #2
    4120:	4b32      	ldr	r3, [pc, #200]	; (41ec <main+0x1a8>)
    4122:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 *  \retval ERR_NONE A callback is registered successfully
 *  \retval -1 Passed parameters were invalid
 */
static inline int32_t camera_async_register_callback(struct camera_async_descriptor *const descr, camera_async_cb_t cb)
{
	ASSERT(descr);
    4126:	22a2      	movs	r2, #162	; 0xa2
    4128:	4931      	ldr	r1, [pc, #196]	; (41f0 <main+0x1ac>)
    412a:	2001      	movs	r0, #1
    412c:	4b31      	ldr	r3, [pc, #196]	; (41f4 <main+0x1b0>)
    412e:	4798      	blx	r3

	descr->capture_done = cb;
    4130:	4a31      	ldr	r2, [pc, #196]	; (41f8 <main+0x1b4>)
    4132:	4b32      	ldr	r3, [pc, #200]	; (41fc <main+0x1b8>)
    4134:	611a      	str	r2, [r3, #16]
	
	// Sets the callback for when each DMA buffer is full
	camera_async_register_callback(&CAMERA_0, pcc_dma_cb);
	
	// This should already be done in init but trying here as well
	PCC->MR.reg = PCC_MR_CID(0x3) | PCC_MR_ISIZE(CONF_PCC_ISIZE) | CONF_PCC_FRSTS << PCC_MR_FRSTS_Pos
    4136:	4a32      	ldr	r2, [pc, #200]	; (4200 <main+0x1bc>)
    4138:	4b32      	ldr	r3, [pc, #200]	; (4204 <main+0x1c0>)
    413a:	601a      	str	r2, [r3, #0]
	       | CONF_PCC_SCALE << PCC_MR_SCALE_Pos | PCC_MR_DSIZE(CONF_PCC_DSIZE);
		   
	//PCC->IDR.reg = 2;
	//PCC->IER.reg = 1;
	
	deviceState = DEVICE_STATE_START_RECORDING;
    413c:	2204      	movs	r2, #4
    413e:	4b22      	ldr	r3, [pc, #136]	; (41c8 <main+0x184>)
    4140:	601a      	str	r2, [r3, #0]
    4142:	e00b      	b.n	415c <main+0x118>
		deviceState |= DEVICE_STATE_ERROR;
    4144:	4a20      	ldr	r2, [pc, #128]	; (41c8 <main+0x184>)
    4146:	6813      	ldr	r3, [r2, #0]
    4148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    414c:	6013      	str	r3, [r2, #0]
    414e:	e7c8      	b.n	40e2 <main+0x9e>
	while (1) {
		if (deviceState & DEVICE_STATE_START_RECORDING) {
			startRecording();
		}
		if (deviceState & DEVICE_STATE_RECORDING) {
    4150:	4b1d      	ldr	r3, [pc, #116]	; (41c8 <main+0x184>)
    4152:	681a      	ldr	r2, [r3, #0]
			//recording();
		}
		if (deviceState & DEVICE_STATE_STOP_RECORDING) {
    4154:	681b      	ldr	r3, [r3, #0]
    4156:	f013 0f10 	tst.w	r3, #16
    415a:	d107      	bne.n	416c <main+0x128>
		if (deviceState & DEVICE_STATE_START_RECORDING) {
    415c:	4b1a      	ldr	r3, [pc, #104]	; (41c8 <main+0x184>)
    415e:	681b      	ldr	r3, [r3, #0]
    4160:	f013 0f04 	tst.w	r3, #4
    4164:	d0f4      	beq.n	4150 <main+0x10c>
			startRecording();
    4166:	4b28      	ldr	r3, [pc, #160]	; (4208 <main+0x1c4>)
    4168:	4798      	blx	r3
    416a:	e7f1      	b.n	4150 <main+0x10c>
			stopRecording();
    416c:	4b27      	ldr	r3, [pc, #156]	; (420c <main+0x1c8>)
    416e:	4798      	blx	r3
    4170:	e7f4      	b.n	415c <main+0x118>
    4172:	bf00      	nop
    4174:	000002d1 	.word	0x000002d1
    4178:	40003800 	.word	0x40003800
    417c:	41008000 	.word	0x41008000
    4180:	200006c8 	.word	0x200006c8
    4184:	00000c75 	.word	0x00000c75
    4188:	00003d3d 	.word	0x00003d3d
    418c:	00003315 	.word	0x00003315
    4190:	20000224 	.word	0x20000224
    4194:	00003371 	.word	0x00003371
    4198:	00003381 	.word	0x00003381
    419c:	20000738 	.word	0x20000738
    41a0:	000013dd 	.word	0x000013dd
    41a4:	000013a1 	.word	0x000013a1
    41a8:	000033bd 	.word	0x000033bd
    41ac:	00000e6d 	.word	0x00000e6d
    41b0:	00003419 	.word	0x00003419
    41b4:	00003e11 	.word	0x00003e11
    41b8:	000033ed 	.word	0x000033ed
    41bc:	00003da5 	.word	0x00003da5
    41c0:	00004bf9 	.word	0x00004bf9
    41c4:	00003c2d 	.word	0x00003c2d
    41c8:	20000028 	.word	0x20000028
    41cc:	00000dd5 	.word	0x00000dd5
    41d0:	00000db5 	.word	0x00000db5
    41d4:	000035b1 	.word	0x000035b1
    41d8:	20000b78 	.word	0x20000b78
    41dc:	00003bf1 	.word	0x00003bf1
    41e0:	0000353d 	.word	0x0000353d
    41e4:	00003579 	.word	0x00003579
    41e8:	00003ced 	.word	0x00003ced
    41ec:	4100a000 	.word	0x4100a000
    41f0:	00005608 	.word	0x00005608
    41f4:	00001671 	.word	0x00001671
    41f8:	00003cbd 	.word	0x00003cbd
    41fc:	200006b4 	.word	0x200006b4
    4200:	c0000020 	.word	0xc0000020
    4204:	43002c00 	.word	0x43002c00
    4208:	00003f6d 	.word	0x00003f6d
    420c:	00003fdd 	.word	0x00003fdd

00004210 <sd_decode_csd>:
	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	/* Get SD memory maximum transfer speed in Hz. */
	tran_speed         = CSD_TRAN_SPEED(sd_mmc_card->csd);
    4210:	4b1f      	ldr	r3, [pc, #124]	; (4290 <sd_decode_csd+0x80>)
    4212:	681a      	ldr	r2, [r3, #0]
 * Used by : CSD, SCR, Switch status
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size, uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
    4214:	7c51      	ldrb	r1, [r2, #17]
	unit               = sd_mmc_trans_units[tran_speed & 0x7];
    4216:	f001 0007 	and.w	r0, r1, #7
    421a:	4b1e      	ldr	r3, [pc, #120]	; (4294 <sd_decode_csd+0x84>)
    421c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
	mul                = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
    4220:	f3c1 01c3 	ubfx	r1, r1, #3, #4
    4224:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    4228:	69d9      	ldr	r1, [r3, #28]
	sd_mmc_card->clock = unit * mul * 1000;
    422a:	fb01 f100 	mul.w	r1, r1, r0
    422e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4232:	fb03 f301 	mul.w	r3, r3, r1
    4236:	6013      	str	r3, [r2, #0]
    4238:	7b93      	ldrb	r3, [r2, #14]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
    423a:	099b      	lsrs	r3, r3, #6
    423c:	d11a      	bne.n	4274 <sd_decode_csd+0x64>
    423e:	7d91      	ldrb	r1, [r2, #22]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
    4240:	7d53      	ldrb	r3, [r2, #21]
    4242:	009b      	lsls	r3, r3, #2
    4244:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
    4248:	7d11      	ldrb	r1, [r2, #20]
    424a:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
	}
	if (((pos % 8) + size) > 24) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (24 - (pos % 8));
	}
	value &= ((uint32_t)1 << size) - 1;
    424e:	f3c3 030b 	ubfx	r3, r3, #0, #12
		sd_mmc_card->capacity = (SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1) * 512;
	} else {
		uint32_t blocknr
		    = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) * (1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
    4252:	3301      	adds	r3, #1
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
    4254:	7e10      	ldrb	r0, [r2, #24]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
    4256:	7dd1      	ldrb	r1, [r2, #23]
    4258:	0049      	lsls	r1, r1, #1
    425a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	value &= ((uint32_t)1 << size) - 1;
    425e:	f001 0107 	and.w	r1, r1, #7
    4262:	3102      	adds	r1, #2
		uint32_t blocknr
    4264:	408b      	lsls	r3, r1
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
    4266:	7cd1      	ldrb	r1, [r2, #19]
	value &= ((uint32_t)1 << size) - 1;
    4268:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr * (1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
    426c:	408b      	lsls	r3, r1
    426e:	0a9b      	lsrs	r3, r3, #10
    4270:	6053      	str	r3, [r2, #4]
    4272:	4770      	bx	lr
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
    4274:	7dd3      	ldrb	r3, [r2, #23]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
    4276:	7d91      	ldrb	r1, [r2, #22]
    4278:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
    427c:	7d51      	ldrb	r1, [r2, #21]
    427e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	value &= ((uint32_t)1 << size) - 1;
    4282:	f3c3 0315 	ubfx	r3, r3, #0, #22
		sd_mmc_card->capacity = (SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1) * 512;
    4286:	3301      	adds	r3, #1
    4288:	025b      	lsls	r3, r3, #9
    428a:	6053      	str	r3, [r2, #4]
    428c:	4770      	bx	lr
    428e:	bf00      	nop
    4290:	2000065c 	.word	0x2000065c
    4294:	0000562c 	.word	0x0000562c

00004298 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
    4298:	b510      	push	{r4, lr}
    429a:	b082      	sub	sp, #8
	driver_select_device(
	    sd_mmc_hal, sd_mmc_slot_sel, sd_mmc_card->clock, sd_mmc_card->bus_width, sd_mmc_card->high_speed);
    429c:	4807      	ldr	r0, [pc, #28]	; (42bc <sd_mmc_configure_slot+0x24>)
    429e:	6802      	ldr	r2, [r0, #0]
    42a0:	7f94      	ldrb	r4, [r2, #30]
	driver_select_device(
    42a2:	7b53      	ldrb	r3, [r2, #13]
    42a4:	6812      	ldr	r2, [r2, #0]
    42a6:	7901      	ldrb	r1, [r0, #4]
    42a8:	6880      	ldr	r0, [r0, #8]
    42aa:	3400      	adds	r4, #0
    42ac:	bf18      	it	ne
    42ae:	2401      	movne	r4, #1
    42b0:	9400      	str	r4, [sp, #0]
    42b2:	4c03      	ldr	r4, [pc, #12]	; (42c0 <sd_mmc_configure_slot+0x28>)
    42b4:	47a0      	blx	r4
}
    42b6:	b002      	add	sp, #8
    42b8:	bd10      	pop	{r4, pc}
    42ba:	bf00      	nop
    42bc:	2000065c 	.word	0x2000065c
    42c0:	00000f71 	.word	0x00000f71

000042c4 <sd_mmc_select_slot>:
	if (slot >= CONF_SD_MMC_MEM_CNT) {
    42c4:	b108      	cbz	r0, 42ca <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
    42c6:	2004      	movs	r0, #4
    42c8:	4770      	bx	lr
{
    42ca:	b5f0      	push	{r4, r5, r6, r7, lr}
    42cc:	b083      	sub	sp, #12
    42ce:	4604      	mov	r4, r0
	if (_cd && _cd[slot].pin != -1) {
    42d0:	4b45      	ldr	r3, [pc, #276]	; (43e8 <sd_mmc_select_slot+0x124>)
    42d2:	68db      	ldr	r3, [r3, #12]
    42d4:	2b00      	cmp	r3, #0
    42d6:	d050      	beq.n	437a <sd_mmc_select_slot+0xb6>
    42d8:	0087      	lsls	r7, r0, #2
    42da:	f933 5020 	ldrsh.w	r5, [r3, r0, lsl #2]
    42de:	f1b5 3fff 	cmp.w	r5, #4294967295
    42e2:	d04a      	beq.n	437a <sd_mmc_select_slot+0xb6>
		if (gpio_get_pin_level(_cd[slot].pin) != _cd[slot].val) {
    42e4:	b2ed      	uxtb	r5, r5
    42e6:	096e      	lsrs	r6, r5, #5
	CRITICAL_SECTION_ENTER();
    42e8:	a801      	add	r0, sp, #4
    42ea:	4b40      	ldr	r3, [pc, #256]	; (43ec <sd_mmc_select_slot+0x128>)
    42ec:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    42ee:	4940      	ldr	r1, [pc, #256]	; (43f0 <sd_mmc_select_slot+0x12c>)
    42f0:	01f3      	lsls	r3, r6, #7
    42f2:	18ca      	adds	r2, r1, r3
    42f4:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    42f6:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    42f8:	6916      	ldr	r6, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    42fa:	405e      	eors	r6, r3
    42fc:	400e      	ands	r6, r1
    42fe:	405e      	eors	r6, r3
	CRITICAL_SECTION_LEAVE();
    4300:	a801      	add	r0, sp, #4
    4302:	4b3c      	ldr	r3, [pc, #240]	; (43f4 <sd_mmc_select_slot+0x130>)
    4304:	4798      	blx	r3
    4306:	f005 051f 	and.w	r5, r5, #31
    430a:	2301      	movs	r3, #1
    430c:	fa03 f505 	lsl.w	r5, r3, r5
    4310:	4235      	tst	r5, r6
    4312:	bf14      	ite	ne
    4314:	461a      	movne	r2, r3
    4316:	2200      	moveq	r2, #0
    4318:	4b33      	ldr	r3, [pc, #204]	; (43e8 <sd_mmc_select_slot+0x124>)
    431a:	68db      	ldr	r3, [r3, #12]
    431c:	441f      	add	r7, r3
    431e:	887b      	ldrh	r3, [r7, #2]
    4320:	429a      	cmp	r2, r3
    4322:	d006      	beq.n	4332 <sd_mmc_select_slot+0x6e>
			sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
    4324:	4b30      	ldr	r3, [pc, #192]	; (43e8 <sd_mmc_select_slot+0x124>)
    4326:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    432a:	2304      	movs	r3, #4
    432c:	76a3      	strb	r3, [r4, #26]
			return SD_MMC_ERR_NO_CARD;
    432e:	2002      	movs	r0, #2
    4330:	e047      	b.n	43c2 <sd_mmc_select_slot+0xfe>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
    4332:	4b2d      	ldr	r3, [pc, #180]	; (43e8 <sd_mmc_select_slot+0x124>)
    4334:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4338:	7e9b      	ldrb	r3, [r3, #26]
    433a:	2b04      	cmp	r3, #4
    433c:	d009      	beq.n	4352 <sd_mmc_select_slot+0x8e>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
    433e:	2b01      	cmp	r3, #1
    4340:	d00e      	beq.n	4360 <sd_mmc_select_slot+0x9c>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
    4342:	4b29      	ldr	r3, [pc, #164]	; (43e8 <sd_mmc_select_slot+0x124>)
    4344:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4348:	7e9b      	ldrb	r3, [r3, #26]
    434a:	2b03      	cmp	r3, #3
    434c:	d11d      	bne.n	438a <sd_mmc_select_slot+0xc6>
			return SD_MMC_ERR_UNUSABLE;
    434e:	2003      	movs	r0, #3
    4350:	e037      	b.n	43c2 <sd_mmc_select_slot+0xfe>
			sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
    4352:	4b25      	ldr	r3, [pc, #148]	; (43e8 <sd_mmc_select_slot+0x124>)
    4354:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    4358:	2301      	movs	r3, #1
    435a:	76a3      	strb	r3, [r4, #26]
			return SD_MMC_ERR_NO_CARD;
    435c:	2002      	movs	r0, #2
    435e:	e030      	b.n	43c2 <sd_mmc_select_slot+0xfe>
			sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
    4360:	4b21      	ldr	r3, [pc, #132]	; (43e8 <sd_mmc_select_slot+0x124>)
    4362:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4366:	2202      	movs	r2, #2
    4368:	769a      	strb	r2, [r3, #26]
			sd_mmc_cards[slot].clock      = SDMMC_CLOCK_INIT;
    436a:	4a23      	ldr	r2, [pc, #140]	; (43f8 <sd_mmc_select_slot+0x134>)
    436c:	611a      	str	r2, [r3, #16]
			sd_mmc_cards[slot].bus_width  = 1;
    436e:	2201      	movs	r2, #1
    4370:	775a      	strb	r2, [r3, #29]
			sd_mmc_cards[slot].high_speed = 0;
    4372:	2200      	movs	r2, #0
    4374:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    4378:	e7e3      	b.n	4342 <sd_mmc_select_slot+0x7e>
		if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
    437a:	4b1b      	ldr	r3, [pc, #108]	; (43e8 <sd_mmc_select_slot+0x124>)
    437c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4380:	7e9b      	ldrb	r3, [r3, #26]
		    || (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE)) {
    4382:	3b03      	subs	r3, #3
    4384:	b2db      	uxtb	r3, r3
		if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
    4386:	2b01      	cmp	r3, #1
    4388:	d91d      	bls.n	43c6 <sd_mmc_select_slot+0x102>
	ASSERT(!(sd_mmc_slot_sel != slot && sd_mmc_nb_block_remaining != 0));
    438a:	4b17      	ldr	r3, [pc, #92]	; (43e8 <sd_mmc_select_slot+0x124>)
    438c:	791b      	ldrb	r3, [r3, #4]
    438e:	429c      	cmp	r4, r3
    4390:	d026      	beq.n	43e0 <sd_mmc_select_slot+0x11c>
    4392:	4b15      	ldr	r3, [pc, #84]	; (43e8 <sd_mmc_select_slot+0x124>)
    4394:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    4396:	bb2b      	cbnz	r3, 43e4 <sd_mmc_select_slot+0x120>
    4398:	2001      	movs	r0, #1
    439a:	f240 422c 	movw	r2, #1068	; 0x42c
    439e:	4917      	ldr	r1, [pc, #92]	; (43fc <sd_mmc_select_slot+0x138>)
    43a0:	4b17      	ldr	r3, [pc, #92]	; (4400 <sd_mmc_select_slot+0x13c>)
    43a2:	4798      	blx	r3
	sd_mmc_slot_sel = slot;
    43a4:	4d10      	ldr	r5, [pc, #64]	; (43e8 <sd_mmc_select_slot+0x124>)
    43a6:	712c      	strb	r4, [r5, #4]
	sd_mmc_card     = &sd_mmc_cards[slot];
    43a8:	f105 0310 	add.w	r3, r5, #16
    43ac:	0164      	lsls	r4, r4, #5
    43ae:	4423      	add	r3, r4
    43b0:	602b      	str	r3, [r5, #0]
	sd_mmc_configure_slot();
    43b2:	4b14      	ldr	r3, [pc, #80]	; (4404 <sd_mmc_select_slot+0x140>)
    43b4:	4798      	blx	r3
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ? SD_MMC_INIT_ONGOING : SD_MMC_OK;
    43b6:	442c      	add	r4, r5
    43b8:	7ea0      	ldrb	r0, [r4, #26]
    43ba:	2802      	cmp	r0, #2
    43bc:	bf14      	ite	ne
    43be:	2000      	movne	r0, #0
    43c0:	2001      	moveq	r0, #1
}
    43c2:	b003      	add	sp, #12
    43c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
    43c6:	4b08      	ldr	r3, [pc, #32]	; (43e8 <sd_mmc_select_slot+0x124>)
    43c8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    43cc:	2202      	movs	r2, #2
    43ce:	769a      	strb	r2, [r3, #26]
			sd_mmc_cards[slot].clock      = SDMMC_CLOCK_INIT;
    43d0:	4a09      	ldr	r2, [pc, #36]	; (43f8 <sd_mmc_select_slot+0x134>)
    43d2:	611a      	str	r2, [r3, #16]
			sd_mmc_cards[slot].bus_width  = 1;
    43d4:	2201      	movs	r2, #1
    43d6:	775a      	strb	r2, [r3, #29]
			sd_mmc_cards[slot].high_speed = 0;
    43d8:	2200      	movs	r2, #0
    43da:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    43de:	e7d4      	b.n	438a <sd_mmc_select_slot+0xc6>
	ASSERT(!(sd_mmc_slot_sel != slot && sd_mmc_nb_block_remaining != 0));
    43e0:	2001      	movs	r0, #1
    43e2:	e7da      	b.n	439a <sd_mmc_select_slot+0xd6>
    43e4:	2000      	movs	r0, #0
    43e6:	e7d8      	b.n	439a <sd_mmc_select_slot+0xd6>
    43e8:	2000065c 	.word	0x2000065c
    43ec:	00000d41 	.word	0x00000d41
    43f0:	41008000 	.word	0x41008000
    43f4:	00000d4f 	.word	0x00000d4f
    43f8:	00061a80 	.word	0x00061a80
    43fc:	000056c8 	.word	0x000056c8
    4400:	00001671 	.word	0x00001671
    4404:	00004299 	.word	0x00004299

00004408 <sd_acmd6>:
{
    4408:	b508      	push	{r3, lr}
	if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
    440a:	4b0e      	ldr	r3, [pc, #56]	; (4444 <sd_acmd6+0x3c>)
    440c:	681a      	ldr	r2, [r3, #0]
    440e:	8912      	ldrh	r2, [r2, #8]
    4410:	0412      	lsls	r2, r2, #16
    4412:	f241 1137 	movw	r1, #4407	; 0x1137
    4416:	6898      	ldr	r0, [r3, #8]
    4418:	4b0b      	ldr	r3, [pc, #44]	; (4448 <sd_acmd6+0x40>)
    441a:	4798      	blx	r3
    441c:	4603      	mov	r3, r0
    441e:	b908      	cbnz	r0, 4424 <sd_acmd6+0x1c>
}
    4420:	4618      	mov	r0, r3
    4422:	bd08      	pop	{r3, pc}
	if (!driver_send_cmd(sd_mmc_hal, SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
    4424:	2202      	movs	r2, #2
    4426:	f241 1106 	movw	r1, #4358	; 0x1106
    442a:	4b06      	ldr	r3, [pc, #24]	; (4444 <sd_acmd6+0x3c>)
    442c:	6898      	ldr	r0, [r3, #8]
    442e:	4b06      	ldr	r3, [pc, #24]	; (4448 <sd_acmd6+0x40>)
    4430:	4798      	blx	r3
    4432:	4603      	mov	r3, r0
    4434:	2800      	cmp	r0, #0
    4436:	d0f3      	beq.n	4420 <sd_acmd6+0x18>
	sd_mmc_card->bus_width = 4;
    4438:	4a02      	ldr	r2, [pc, #8]	; (4444 <sd_acmd6+0x3c>)
    443a:	6812      	ldr	r2, [r2, #0]
    443c:	2104      	movs	r1, #4
    443e:	7351      	strb	r1, [r2, #13]
	return true;
    4440:	e7ee      	b.n	4420 <sd_acmd6+0x18>
    4442:	bf00      	nop
    4444:	2000065c 	.word	0x2000065c
    4448:	00001055 	.word	0x00001055

0000444c <sdio_cmd52>:
{
    444c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4450:	4680      	mov	r8, r0
    4452:	460f      	mov	r7, r1
    4454:	4615      	mov	r5, r2
    4456:	461e      	mov	r6, r3
    4458:	9c06      	ldr	r4, [sp, #24]
	ASSERT(io_data != NULL);
    445a:	f240 3276 	movw	r2, #886	; 0x376
    445e:	4910      	ldr	r1, [pc, #64]	; (44a0 <sdio_cmd52+0x54>)
    4460:	1c20      	adds	r0, r4, #0
    4462:	bf18      	it	ne
    4464:	2001      	movne	r0, #1
    4466:	4b0f      	ldr	r3, [pc, #60]	; (44a4 <sdio_cmd52+0x58>)
    4468:	4798      	blx	r3
	                     ((uint32_t)*io_data << SDIO_CMD52_WR_DATA) | ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
    446a:	7822      	ldrb	r2, [r4, #0]
    446c:	ea42 72c8 	orr.w	r2, r2, r8, lsl #31
	                         | ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
    4470:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
	                         | ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
    4474:	ea42 62c6 	orr.w	r2, r2, r6, lsl #27
	if (!driver_send_cmd(sd_mmc_hal,
    4478:	ea42 2245 	orr.w	r2, r2, r5, lsl #9
    447c:	f241 3134 	movw	r1, #4916	; 0x1334
    4480:	4b09      	ldr	r3, [pc, #36]	; (44a8 <sdio_cmd52+0x5c>)
    4482:	6898      	ldr	r0, [r3, #8]
    4484:	4b09      	ldr	r3, [pc, #36]	; (44ac <sdio_cmd52+0x60>)
    4486:	4798      	blx	r3
    4488:	4605      	mov	r5, r0
    448a:	b910      	cbnz	r0, 4492 <sdio_cmd52+0x46>
}
    448c:	4628      	mov	r0, r5
    448e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	*io_data = driver_get_response(sd_mmc_hal) & 0xFF;
    4492:	4b05      	ldr	r3, [pc, #20]	; (44a8 <sdio_cmd52+0x5c>)
    4494:	6898      	ldr	r0, [r3, #8]
    4496:	4b06      	ldr	r3, [pc, #24]	; (44b0 <sdio_cmd52+0x64>)
    4498:	4798      	blx	r3
    449a:	7020      	strb	r0, [r4, #0]
	return true;
    449c:	e7f6      	b.n	448c <sdio_cmd52+0x40>
    449e:	bf00      	nop
    44a0:	000056c8 	.word	0x000056c8
    44a4:	00001671 	.word	0x00001671
    44a8:	2000065c 	.word	0x2000065c
    44ac:	00001055 	.word	0x00001055
    44b0:	00001085 	.word	0x00001085

000044b4 <sdio_get_max_speed>:
{
    44b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    44b6:	b087      	sub	sp, #28
	for (i = 0; i < 4; i++) {
    44b8:	2400      	movs	r4, #0
	addr_old = SDIO_CCCR_CIS_PTR;
    44ba:	2509      	movs	r5, #9
	for (i = 0; i < 4; i++) {
    44bc:	e00b      	b.n	44d6 <sdio_get_max_speed+0x22>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
    44be:	ab03      	add	r3, sp, #12
    44c0:	4423      	add	r3, r4
    44c2:	9300      	str	r3, [sp, #0]
    44c4:	2300      	movs	r3, #0
    44c6:	462a      	mov	r2, r5
    44c8:	4619      	mov	r1, r3
    44ca:	4618      	mov	r0, r3
    44cc:	4e35      	ldr	r6, [pc, #212]	; (45a4 <sdio_get_max_speed+0xf0>)
    44ce:	47b0      	blx	r6
		addr_old++;
    44d0:	3501      	adds	r5, #1
	for (i = 0; i < 4; i++) {
    44d2:	3401      	adds	r4, #1
    44d4:	b2e4      	uxtb	r4, r4
    44d6:	2c03      	cmp	r4, #3
    44d8:	d9f1      	bls.n	44be <sdio_get_max_speed+0xa>
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + (addr_cis[2] << 16) + (addr_cis[3] << 24);
    44da:	f89d 700c 	ldrb.w	r7, [sp, #12]
    44de:	f89d 300d 	ldrb.w	r3, [sp, #13]
    44e2:	eb07 2703 	add.w	r7, r7, r3, lsl #8
    44e6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    44ea:	eb07 4703 	add.w	r7, r7, r3, lsl #16
    44ee:	f89d 300f 	ldrb.w	r3, [sp, #15]
    44f2:	eb07 6703 	add.w	r7, r7, r3, lsl #24
	addr_new = addr_old;
    44f6:	463d      	mov	r5, r7
    44f8:	e01d      	b.n	4536 <sdio_get_max_speed+0x82>
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
    44fa:	ab04      	add	r3, sp, #16
    44fc:	4423      	add	r3, r4
    44fe:	9300      	str	r3, [sp, #0]
    4500:	2300      	movs	r3, #0
    4502:	462a      	mov	r2, r5
    4504:	4619      	mov	r1, r3
    4506:	4618      	mov	r0, r3
    4508:	4e26      	ldr	r6, [pc, #152]	; (45a4 <sdio_get_max_speed+0xf0>)
    450a:	47b0      	blx	r6
			addr_new++;
    450c:	3501      	adds	r5, #1
		for (i = 0; i < 3; i++) {
    450e:	3401      	adds	r4, #1
    4510:	b2e4      	uxtb	r4, r4
    4512:	2c02      	cmp	r4, #2
    4514:	d9f1      	bls.n	44fa <sdio_get_max_speed+0x46>
		if (buf[0] == SDIO_CISTPL_END) {
    4516:	f89d 3010 	ldrb.w	r3, [sp, #16]
    451a:	2bff      	cmp	r3, #255	; 0xff
    451c:	d03b      	beq.n	4596 <sdio_get_max_speed+0xe2>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
    451e:	2b22      	cmp	r3, #34	; 0x22
    4520:	d00b      	beq.n	453a <sdio_get_max_speed+0x86>
		if (buf[1] == 0) {
    4522:	f89d 3011 	ldrb.w	r3, [sp, #17]
    4526:	2b00      	cmp	r3, #0
    4528:	d038      	beq.n	459c <sdio_get_max_speed+0xe8>
		addr_new += buf[1] - 1;
    452a:	441d      	add	r5, r3
    452c:	3d01      	subs	r5, #1
		if (addr_new > (addr_old + 256)) {
    452e:	f507 7380 	add.w	r3, r7, #256	; 0x100
    4532:	429d      	cmp	r5, r3
    4534:	d834      	bhi.n	45a0 <sdio_get_max_speed+0xec>
		for (i = 0; i < 3; i++) {
    4536:	2400      	movs	r4, #0
    4538:	e7eb      	b.n	4512 <sdio_get_max_speed+0x5e>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
    453a:	f89d 4012 	ldrb.w	r4, [sp, #18]
    453e:	2c00      	cmp	r4, #0
    4540:	d1ef      	bne.n	4522 <sdio_get_max_speed+0x6e>
	addr_new -= 3;
    4542:	3d03      	subs	r5, #3
	for (i = 0; i < 6; i++) {
    4544:	2c05      	cmp	r4, #5
    4546:	d80c      	bhi.n	4562 <sdio_get_max_speed+0xae>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
    4548:	ab04      	add	r3, sp, #16
    454a:	4423      	add	r3, r4
    454c:	9300      	str	r3, [sp, #0]
    454e:	2300      	movs	r3, #0
    4550:	462a      	mov	r2, r5
    4552:	4619      	mov	r1, r3
    4554:	4618      	mov	r0, r3
    4556:	4e13      	ldr	r6, [pc, #76]	; (45a4 <sdio_get_max_speed+0xf0>)
    4558:	47b0      	blx	r6
		addr_new++;
    455a:	3501      	adds	r5, #1
	for (i = 0; i < 6; i++) {
    455c:	3401      	adds	r4, #1
    455e:	b2e4      	uxtb	r4, r4
    4560:	e7f0      	b.n	4544 <sdio_get_max_speed+0x90>
	tplfe_max_tran_speed = buf[5];
    4562:	f89d 3015 	ldrb.w	r3, [sp, #21]
	if (tplfe_max_tran_speed > 0x32) {
    4566:	2b32      	cmp	r3, #50	; 0x32
    4568:	d900      	bls.n	456c <sdio_get_max_speed+0xb8>
		tplfe_max_tran_speed = 0x32; /* 25Mhz */
    456a:	2332      	movs	r3, #50	; 0x32
	unit               = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
    456c:	f003 0107 	and.w	r1, r3, #7
    4570:	4a0d      	ldr	r2, [pc, #52]	; (45a8 <sdio_get_max_speed+0xf4>)
    4572:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
	mul                = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
    4576:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    457a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    457e:	69db      	ldr	r3, [r3, #28]
	sd_mmc_card->clock = unit * mul * 1000;
    4580:	4a0a      	ldr	r2, [pc, #40]	; (45ac <sdio_get_max_speed+0xf8>)
    4582:	6811      	ldr	r1, [r2, #0]
    4584:	fb03 f200 	mul.w	r2, r3, r0
    4588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    458c:	fb03 f302 	mul.w	r3, r3, r2
    4590:	600b      	str	r3, [r1, #0]
	return true;
    4592:	2001      	movs	r0, #1
    4594:	e000      	b.n	4598 <sdio_get_max_speed+0xe4>
			return false; /* Tuple error */
    4596:	2000      	movs	r0, #0
}
    4598:	b007      	add	sp, #28
    459a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return false; /* Tuple error */
    459c:	2000      	movs	r0, #0
    459e:	e7fb      	b.n	4598 <sdio_get_max_speed+0xe4>
			return false; /* Outoff CIS area */
    45a0:	2000      	movs	r0, #0
    45a2:	e7f9      	b.n	4598 <sdio_get_max_speed+0xe4>
    45a4:	0000444d 	.word	0x0000444d
    45a8:	0000562c 	.word	0x0000562c
    45ac:	2000065c 	.word	0x2000065c

000045b0 <sdio_cmd52_set_bus_width>:
{
    45b0:	b510      	push	{r4, lr}
    45b2:	b084      	sub	sp, #16
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP, 0, &u8_value)) {
    45b4:	f10d 030f 	add.w	r3, sp, #15
    45b8:	9300      	str	r3, [sp, #0]
    45ba:	2300      	movs	r3, #0
    45bc:	2208      	movs	r2, #8
    45be:	4619      	mov	r1, r3
    45c0:	4618      	mov	r0, r3
    45c2:	4c0e      	ldr	r4, [pc, #56]	; (45fc <sdio_cmd52_set_bus_width+0x4c>)
    45c4:	47a0      	blx	r4
    45c6:	4603      	mov	r3, r0
    45c8:	b118      	cbz	r0, 45d2 <sdio_cmd52_set_bus_width+0x22>
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
    45ca:	f99d 200f 	ldrsb.w	r2, [sp, #15]
    45ce:	2a00      	cmp	r2, #0
    45d0:	db02      	blt.n	45d8 <sdio_cmd52_set_bus_width+0x28>
}
    45d2:	4618      	mov	r0, r3
    45d4:	b004      	add	sp, #16
    45d6:	bd10      	pop	{r4, pc}
	u8_value = SDIO_BUSWIDTH_4B;
    45d8:	ab04      	add	r3, sp, #16
    45da:	2202      	movs	r2, #2
    45dc:	f803 2d01 	strb.w	r2, [r3, #-1]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL, 1, &u8_value)) {
    45e0:	9300      	str	r3, [sp, #0]
    45e2:	2301      	movs	r3, #1
    45e4:	2207      	movs	r2, #7
    45e6:	2100      	movs	r1, #0
    45e8:	4618      	mov	r0, r3
    45ea:	47a0      	blx	r4
    45ec:	4603      	mov	r3, r0
    45ee:	2800      	cmp	r0, #0
    45f0:	d0ef      	beq.n	45d2 <sdio_cmd52_set_bus_width+0x22>
	sd_mmc_card->bus_width = 4;
    45f2:	4a03      	ldr	r2, [pc, #12]	; (4600 <sdio_cmd52_set_bus_width+0x50>)
    45f4:	6812      	ldr	r2, [r2, #0]
    45f6:	2104      	movs	r1, #4
    45f8:	7351      	strb	r1, [r2, #13]
	return true;
    45fa:	e7ea      	b.n	45d2 <sdio_cmd52_set_bus_width+0x22>
    45fc:	0000444d 	.word	0x0000444d
    4600:	2000065c 	.word	0x2000065c

00004604 <sdio_cmd52_set_high_speed>:
{
    4604:	b510      	push	{r4, lr}
    4606:	b084      	sub	sp, #16
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
    4608:	f10d 030f 	add.w	r3, sp, #15
    460c:	9300      	str	r3, [sp, #0]
    460e:	2300      	movs	r3, #0
    4610:	2213      	movs	r2, #19
    4612:	4619      	mov	r1, r3
    4614:	4618      	mov	r0, r3
    4616:	4c0f      	ldr	r4, [pc, #60]	; (4654 <sdio_cmd52_set_high_speed+0x50>)
    4618:	47a0      	blx	r4
    461a:	4601      	mov	r1, r0
    461c:	b1b8      	cbz	r0, 464e <sdio_cmd52_set_high_speed+0x4a>
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
    461e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4622:	f013 0f01 	tst.w	r3, #1
    4626:	d012      	beq.n	464e <sdio_cmd52_set_high_speed+0x4a>
	u8_value = SDIO_EHS;
    4628:	ab04      	add	r3, sp, #16
    462a:	2202      	movs	r2, #2
    462c:	f803 2d01 	strb.w	r2, [r3, #-1]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS, 1, &u8_value)) {
    4630:	9300      	str	r3, [sp, #0]
    4632:	2301      	movs	r3, #1
    4634:	2213      	movs	r2, #19
    4636:	2100      	movs	r1, #0
    4638:	4618      	mov	r0, r3
    463a:	47a0      	blx	r4
    463c:	4601      	mov	r1, r0
    463e:	b130      	cbz	r0, 464e <sdio_cmd52_set_high_speed+0x4a>
	sd_mmc_card->high_speed = 1;
    4640:	4b05      	ldr	r3, [pc, #20]	; (4658 <sdio_cmd52_set_high_speed+0x54>)
    4642:	681b      	ldr	r3, [r3, #0]
    4644:	2201      	movs	r2, #1
    4646:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
    4648:	681a      	ldr	r2, [r3, #0]
    464a:	0052      	lsls	r2, r2, #1
    464c:	601a      	str	r2, [r3, #0]
}
    464e:	4608      	mov	r0, r1
    4650:	b004      	add	sp, #16
    4652:	bd10      	pop	{r4, pc}
    4654:	0000444d 	.word	0x0000444d
    4658:	2000065c 	.word	0x2000065c

0000465c <sd_cmd8>:
{
    465c:	b538      	push	{r3, r4, r5, lr}
    465e:	4605      	mov	r5, r0
	*v2 = 0;
    4660:	2300      	movs	r3, #0
    4662:	7003      	strb	r3, [r0, #0]
	if (!driver_send_cmd(sd_mmc_hal, SD_CMD8_SEND_IF_COND, SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
    4664:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
    4668:	f245 5108 	movw	r1, #21768	; 0x5508
    466c:	4b0c      	ldr	r3, [pc, #48]	; (46a0 <sd_cmd8+0x44>)
    466e:	6898      	ldr	r0, [r3, #8]
    4670:	4b0c      	ldr	r3, [pc, #48]	; (46a4 <sd_cmd8+0x48>)
    4672:	4798      	blx	r3
    4674:	b910      	cbnz	r0, 467c <sd_cmd8+0x20>
		return true; /* It is not a V2 */
    4676:	2401      	movs	r4, #1
}
    4678:	4620      	mov	r0, r4
    467a:	bd38      	pop	{r3, r4, r5, pc}
    467c:	4604      	mov	r4, r0
	resp = driver_get_response(sd_mmc_hal);
    467e:	4b08      	ldr	r3, [pc, #32]	; (46a0 <sd_cmd8+0x44>)
    4680:	6898      	ldr	r0, [r3, #8]
    4682:	4b09      	ldr	r3, [pc, #36]	; (46a8 <sd_cmd8+0x4c>)
    4684:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
    4686:	f1b0 3fff 	cmp.w	r0, #4294967295
    468a:	d0f5      	beq.n	4678 <sd_cmd8+0x1c>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE)) != (SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
    468c:	f3c0 000b 	ubfx	r0, r0, #0, #12
    4690:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
    4694:	d001      	beq.n	469a <sd_cmd8+0x3e>
		return false;
    4696:	2400      	movs	r4, #0
    4698:	e7ee      	b.n	4678 <sd_cmd8+0x1c>
	*v2 = 1;
    469a:	2301      	movs	r3, #1
    469c:	702b      	strb	r3, [r5, #0]
	return true;
    469e:	e7eb      	b.n	4678 <sd_cmd8+0x1c>
    46a0:	2000065c 	.word	0x2000065c
    46a4:	00001055 	.word	0x00001055
    46a8:	00001085 	.word	0x00001085

000046ac <sdio_op_cond>:
{
    46ac:	b538      	push	{r3, r4, r5, lr}
	if (!driver_send_cmd(sd_mmc_hal, SDIO_CMD5_SEND_OP_COND, 0)) {
    46ae:	2200      	movs	r2, #0
    46b0:	f244 5105 	movw	r1, #17669	; 0x4505
    46b4:	4b1a      	ldr	r3, [pc, #104]	; (4720 <sdio_op_cond+0x74>)
    46b6:	6898      	ldr	r0, [r3, #8]
    46b8:	4b1a      	ldr	r3, [pc, #104]	; (4724 <sdio_op_cond+0x78>)
    46ba:	4798      	blx	r3
    46bc:	b910      	cbnz	r0, 46c4 <sdio_op_cond+0x18>
		return true; /* No error but card type not updated */
    46be:	2501      	movs	r5, #1
}
    46c0:	4628      	mov	r0, r5
    46c2:	bd38      	pop	{r3, r4, r5, pc}
    46c4:	4605      	mov	r5, r0
	resp = driver_get_response(sd_mmc_hal);
    46c6:	4b16      	ldr	r3, [pc, #88]	; (4720 <sdio_op_cond+0x74>)
    46c8:	6898      	ldr	r0, [r3, #8]
    46ca:	4b17      	ldr	r3, [pc, #92]	; (4728 <sdio_op_cond+0x7c>)
    46cc:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
    46ce:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
    46d2:	d0f5      	beq.n	46c0 <sdio_op_cond+0x14>
    46d4:	f241 3488 	movw	r4, #5000	; 0x1388
		if (!driver_send_cmd(sd_mmc_hal, SDIO_CMD5_SEND_OP_COND, resp & SD_MMC_VOLTAGE_SUPPORT)) {
    46d8:	f400 12fc 	and.w	r2, r0, #2064384	; 0x1f8000
    46dc:	f244 5105 	movw	r1, #17669	; 0x4505
    46e0:	4b0f      	ldr	r3, [pc, #60]	; (4720 <sdio_op_cond+0x74>)
    46e2:	6898      	ldr	r0, [r3, #8]
    46e4:	4b0f      	ldr	r3, [pc, #60]	; (4724 <sdio_op_cond+0x78>)
    46e6:	4798      	blx	r3
    46e8:	4605      	mov	r5, r0
    46ea:	2800      	cmp	r0, #0
    46ec:	d0e8      	beq.n	46c0 <sdio_op_cond+0x14>
		resp = driver_get_response(sd_mmc_hal);
    46ee:	4b0c      	ldr	r3, [pc, #48]	; (4720 <sdio_op_cond+0x74>)
    46f0:	6898      	ldr	r0, [r3, #8]
    46f2:	4b0d      	ldr	r3, [pc, #52]	; (4728 <sdio_op_cond+0x7c>)
    46f4:	4798      	blx	r3
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
    46f6:	2800      	cmp	r0, #0
    46f8:	db03      	blt.n	4702 <sdio_op_cond+0x56>
		if (cmd5_retry-- == 0) {
    46fa:	1e63      	subs	r3, r4, #1
    46fc:	b174      	cbz	r4, 471c <sdio_op_cond+0x70>
    46fe:	461c      	mov	r4, r3
    4700:	e7ea      	b.n	46d8 <sdio_op_cond+0x2c>
	if ((resp & OCR_SDIO_MP) > 0) {
    4702:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
    4706:	d104      	bne.n	4712 <sdio_op_cond+0x66>
		sd_mmc_card->type = CARD_TYPE_SDIO;
    4708:	4b05      	ldr	r3, [pc, #20]	; (4720 <sdio_op_cond+0x74>)
    470a:	681b      	ldr	r3, [r3, #0]
    470c:	2204      	movs	r2, #4
    470e:	72da      	strb	r2, [r3, #11]
    4710:	e7d6      	b.n	46c0 <sdio_op_cond+0x14>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
    4712:	4b03      	ldr	r3, [pc, #12]	; (4720 <sdio_op_cond+0x74>)
    4714:	681b      	ldr	r3, [r3, #0]
    4716:	2205      	movs	r2, #5
    4718:	72da      	strb	r2, [r3, #11]
    471a:	e7d1      	b.n	46c0 <sdio_op_cond+0x14>
			return false;
    471c:	2500      	movs	r5, #0
    471e:	e7cf      	b.n	46c0 <sdio_op_cond+0x14>
    4720:	2000065c 	.word	0x2000065c
    4724:	00001055 	.word	0x00001055
    4728:	00001085 	.word	0x00001085

0000472c <sd_mci_op_cond>:
{
    472c:	b570      	push	{r4, r5, r6, lr}
    472e:	4606      	mov	r6, r0
	retry = 2100;
    4730:	f640 0434 	movw	r4, #2100	; 0x834
    4734:	e011      	b.n	475a <sd_mci_op_cond+0x2e>
			arg |= SD_ACMD41_HCS;
    4736:	4a16      	ldr	r2, [pc, #88]	; (4790 <sd_mci_op_cond+0x64>)
		if (!driver_send_cmd(sd_mmc_hal, SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
    4738:	f244 5129 	movw	r1, #17705	; 0x4529
    473c:	4b15      	ldr	r3, [pc, #84]	; (4794 <sd_mci_op_cond+0x68>)
    473e:	6898      	ldr	r0, [r3, #8]
    4740:	4b15      	ldr	r3, [pc, #84]	; (4798 <sd_mci_op_cond+0x6c>)
    4742:	4798      	blx	r3
    4744:	4605      	mov	r5, r0
    4746:	b1f8      	cbz	r0, 4788 <sd_mci_op_cond+0x5c>
		resp = driver_get_response(sd_mmc_hal);
    4748:	4b12      	ldr	r3, [pc, #72]	; (4794 <sd_mci_op_cond+0x68>)
    474a:	6898      	ldr	r0, [r3, #8]
    474c:	4b13      	ldr	r3, [pc, #76]	; (479c <sd_mci_op_cond+0x70>)
    474e:	4798      	blx	r3
		if (resp & OCR_POWER_UP_BUSY) {
    4750:	2800      	cmp	r0, #0
    4752:	db10      	blt.n	4776 <sd_mci_op_cond+0x4a>
		if (retry-- == 0) {
    4754:	1e63      	subs	r3, r4, #1
    4756:	b1cc      	cbz	r4, 478c <sd_mci_op_cond+0x60>
    4758:	461c      	mov	r4, r3
		if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD55_APP_CMD, 0)) {
    475a:	2200      	movs	r2, #0
    475c:	f241 1137 	movw	r1, #4407	; 0x1137
    4760:	4b0c      	ldr	r3, [pc, #48]	; (4794 <sd_mci_op_cond+0x68>)
    4762:	6898      	ldr	r0, [r3, #8]
    4764:	4b0c      	ldr	r3, [pc, #48]	; (4798 <sd_mci_op_cond+0x6c>)
    4766:	4798      	blx	r3
    4768:	4605      	mov	r5, r0
    476a:	b168      	cbz	r0, 4788 <sd_mci_op_cond+0x5c>
		if (v2) {
    476c:	2e00      	cmp	r6, #0
    476e:	d1e2      	bne.n	4736 <sd_mci_op_cond+0xa>
		arg = SD_MMC_VOLTAGE_SUPPORT;
    4770:	f44f 12fc 	mov.w	r2, #2064384	; 0x1f8000
    4774:	e7e0      	b.n	4738 <sd_mci_op_cond+0xc>
			if ((resp & OCR_CCS) != 0) {
    4776:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
    477a:	d005      	beq.n	4788 <sd_mci_op_cond+0x5c>
				sd_mmc_card->type |= CARD_TYPE_HC;
    477c:	4b05      	ldr	r3, [pc, #20]	; (4794 <sd_mci_op_cond+0x68>)
    477e:	681a      	ldr	r2, [r3, #0]
    4780:	7ad3      	ldrb	r3, [r2, #11]
    4782:	f043 0308 	orr.w	r3, r3, #8
    4786:	72d3      	strb	r3, [r2, #11]
}
    4788:	4628      	mov	r0, r5
    478a:	bd70      	pop	{r4, r5, r6, pc}
			return false;
    478c:	2500      	movs	r5, #0
    478e:	e7fb      	b.n	4788 <sd_mci_op_cond+0x5c>
    4790:	401f8000 	.word	0x401f8000
    4794:	2000065c 	.word	0x2000065c
    4798:	00001055 	.word	0x00001055
    479c:	00001085 	.word	0x00001085

000047a0 <sd_mmc_cmd13>:
{
    47a0:	b538      	push	{r3, r4, r5, lr}
	nec_timeout = 200000;
    47a2:	4c0d      	ldr	r4, [pc, #52]	; (47d8 <sd_mmc_cmd13+0x38>)
    47a4:	e000      	b.n	47a8 <sd_mmc_cmd13+0x8>
		if (nec_timeout-- == 0) {
    47a6:	461c      	mov	r4, r3
		if (!driver_send_cmd(sd_mmc_hal, SDMMC_MCI_CMD13_SEND_STATUS, (uint32_t)sd_mmc_card->rca << 16)) {
    47a8:	4b0c      	ldr	r3, [pc, #48]	; (47dc <sd_mmc_cmd13+0x3c>)
    47aa:	681a      	ldr	r2, [r3, #0]
    47ac:	8912      	ldrh	r2, [r2, #8]
    47ae:	0412      	lsls	r2, r2, #16
    47b0:	f241 110d 	movw	r1, #4365	; 0x110d
    47b4:	6898      	ldr	r0, [r3, #8]
    47b6:	4b0a      	ldr	r3, [pc, #40]	; (47e0 <sd_mmc_cmd13+0x40>)
    47b8:	4798      	blx	r3
    47ba:	4605      	mov	r5, r0
    47bc:	b150      	cbz	r0, 47d4 <sd_mmc_cmd13+0x34>
		if (driver_get_response(sd_mmc_hal) & CARD_STATUS_READY_FOR_DATA) {
    47be:	4b07      	ldr	r3, [pc, #28]	; (47dc <sd_mmc_cmd13+0x3c>)
    47c0:	6898      	ldr	r0, [r3, #8]
    47c2:	4b08      	ldr	r3, [pc, #32]	; (47e4 <sd_mmc_cmd13+0x44>)
    47c4:	4798      	blx	r3
    47c6:	f410 7f80 	tst.w	r0, #256	; 0x100
    47ca:	d103      	bne.n	47d4 <sd_mmc_cmd13+0x34>
		if (nec_timeout-- == 0) {
    47cc:	1e63      	subs	r3, r4, #1
    47ce:	2c00      	cmp	r4, #0
    47d0:	d1e9      	bne.n	47a6 <sd_mmc_cmd13+0x6>
			return false;
    47d2:	2500      	movs	r5, #0
}
    47d4:	4628      	mov	r0, r5
    47d6:	bd38      	pop	{r3, r4, r5, pc}
    47d8:	00030d40 	.word	0x00030d40
    47dc:	2000065c 	.word	0x2000065c
    47e0:	00001055 	.word	0x00001055
    47e4:	00001085 	.word	0x00001085

000047e8 <sd_mmc_cmd9_mci>:
{
    47e8:	b510      	push	{r4, lr}
	if (!driver_send_cmd(sd_mmc_hal, SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
    47ea:	4b0a      	ldr	r3, [pc, #40]	; (4814 <sd_mmc_cmd9_mci+0x2c>)
    47ec:	681a      	ldr	r2, [r3, #0]
    47ee:	8912      	ldrh	r2, [r2, #8]
    47f0:	0412      	lsls	r2, r2, #16
    47f2:	f641 3109 	movw	r1, #6921	; 0x1b09
    47f6:	6898      	ldr	r0, [r3, #8]
    47f8:	4b07      	ldr	r3, [pc, #28]	; (4818 <sd_mmc_cmd9_mci+0x30>)
    47fa:	4798      	blx	r3
    47fc:	4604      	mov	r4, r0
    47fe:	b908      	cbnz	r0, 4804 <sd_mmc_cmd9_mci+0x1c>
}
    4800:	4620      	mov	r0, r4
    4802:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_hal, sd_mmc_card->csd);
    4804:	4b03      	ldr	r3, [pc, #12]	; (4814 <sd_mmc_cmd9_mci+0x2c>)
    4806:	6819      	ldr	r1, [r3, #0]
    4808:	310e      	adds	r1, #14
    480a:	6898      	ldr	r0, [r3, #8]
    480c:	4b03      	ldr	r3, [pc, #12]	; (481c <sd_mmc_cmd9_mci+0x34>)
    480e:	4798      	blx	r3
	return true;
    4810:	e7f6      	b.n	4800 <sd_mmc_cmd9_mci+0x18>
    4812:	bf00      	nop
    4814:	2000065c 	.word	0x2000065c
    4818:	00001055 	.word	0x00001055
    481c:	000010ad 	.word	0x000010ad

00004820 <sd_acmd51>:
{
    4820:	b510      	push	{r4, lr}
    4822:	b084      	sub	sp, #16
	if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
    4824:	4b28      	ldr	r3, [pc, #160]	; (48c8 <sd_acmd51+0xa8>)
    4826:	681a      	ldr	r2, [r3, #0]
    4828:	8912      	ldrh	r2, [r2, #8]
    482a:	0412      	lsls	r2, r2, #16
    482c:	f241 1137 	movw	r1, #4407	; 0x1137
    4830:	6898      	ldr	r0, [r3, #8]
    4832:	4b26      	ldr	r3, [pc, #152]	; (48cc <sd_acmd51+0xac>)
    4834:	4798      	blx	r3
    4836:	4603      	mov	r3, r0
    4838:	b910      	cbnz	r0, 4840 <sd_acmd51+0x20>
}
    483a:	4618      	mov	r0, r3
    483c:	b004      	add	sp, #16
    483e:	bd10      	pop	{r4, pc}
	if (!driver_adtc_start(sd_mmc_hal, SD_ACMD51_SEND_SCR, 0, SD_SCR_REG_BSIZE, 1, true)) {
    4840:	4b21      	ldr	r3, [pc, #132]	; (48c8 <sd_acmd51+0xa8>)
    4842:	6898      	ldr	r0, [r3, #8]
    4844:	2301      	movs	r3, #1
    4846:	9301      	str	r3, [sp, #4]
    4848:	9300      	str	r3, [sp, #0]
    484a:	2308      	movs	r3, #8
    484c:	2200      	movs	r2, #0
    484e:	4920      	ldr	r1, [pc, #128]	; (48d0 <sd_acmd51+0xb0>)
    4850:	4c20      	ldr	r4, [pc, #128]	; (48d4 <sd_acmd51+0xb4>)
    4852:	47a0      	blx	r4
    4854:	4603      	mov	r3, r0
    4856:	2800      	cmp	r0, #0
    4858:	d0ef      	beq.n	483a <sd_acmd51+0x1a>
	if (!driver_start_read_blocks(sd_mmc_hal, scr, 1)) {
    485a:	2201      	movs	r2, #1
    485c:	a902      	add	r1, sp, #8
    485e:	4b1a      	ldr	r3, [pc, #104]	; (48c8 <sd_acmd51+0xa8>)
    4860:	6898      	ldr	r0, [r3, #8]
    4862:	4b1d      	ldr	r3, [pc, #116]	; (48d8 <sd_acmd51+0xb8>)
    4864:	4798      	blx	r3
    4866:	4603      	mov	r3, r0
    4868:	2800      	cmp	r0, #0
    486a:	d0e6      	beq.n	483a <sd_acmd51+0x1a>
	if (!driver_wait_end_of_read_blocks(sd_mmc_hal)) {
    486c:	4b16      	ldr	r3, [pc, #88]	; (48c8 <sd_acmd51+0xa8>)
    486e:	6898      	ldr	r0, [r3, #8]
    4870:	4b1a      	ldr	r3, [pc, #104]	; (48dc <sd_acmd51+0xbc>)
    4872:	4798      	blx	r3
    4874:	4603      	mov	r3, r0
    4876:	2800      	cmp	r0, #0
    4878:	d0df      	beq.n	483a <sd_acmd51+0x1a>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
    487a:	f89d 2008 	ldrb.w	r2, [sp, #8]
	switch (SD_SCR_SD_SPEC(scr)) {
    487e:	f002 020f 	and.w	r2, r2, #15
    4882:	2a01      	cmp	r2, #1
    4884:	d00c      	beq.n	48a0 <sd_acmd51+0x80>
    4886:	b132      	cbz	r2, 4896 <sd_acmd51+0x76>
    4888:	2a02      	cmp	r2, #2
    488a:	d00e      	beq.n	48aa <sd_acmd51+0x8a>
		sd_mmc_card->version = CARD_VER_SD_1_0;
    488c:	4a0e      	ldr	r2, [pc, #56]	; (48c8 <sd_acmd51+0xa8>)
    488e:	6812      	ldr	r2, [r2, #0]
    4890:	2110      	movs	r1, #16
    4892:	7311      	strb	r1, [r2, #12]
		break;
    4894:	e7d1      	b.n	483a <sd_acmd51+0x1a>
		sd_mmc_card->version = CARD_VER_SD_1_0;
    4896:	4a0c      	ldr	r2, [pc, #48]	; (48c8 <sd_acmd51+0xa8>)
    4898:	6812      	ldr	r2, [r2, #0]
    489a:	2110      	movs	r1, #16
    489c:	7311      	strb	r1, [r2, #12]
		break;
    489e:	e7cc      	b.n	483a <sd_acmd51+0x1a>
		sd_mmc_card->version = CARD_VER_SD_1_10;
    48a0:	4a09      	ldr	r2, [pc, #36]	; (48c8 <sd_acmd51+0xa8>)
    48a2:	6812      	ldr	r2, [r2, #0]
    48a4:	211a      	movs	r1, #26
    48a6:	7311      	strb	r1, [r2, #12]
		break;
    48a8:	e7c7      	b.n	483a <sd_acmd51+0x1a>
    48aa:	f89d 200a 	ldrb.w	r2, [sp, #10]
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
    48ae:	09d2      	lsrs	r2, r2, #7
    48b0:	d104      	bne.n	48bc <sd_acmd51+0x9c>
			sd_mmc_card->version = CARD_VER_SD_2_0;
    48b2:	4a05      	ldr	r2, [pc, #20]	; (48c8 <sd_acmd51+0xa8>)
    48b4:	6812      	ldr	r2, [r2, #0]
    48b6:	2120      	movs	r1, #32
    48b8:	7311      	strb	r1, [r2, #12]
    48ba:	e7be      	b.n	483a <sd_acmd51+0x1a>
			sd_mmc_card->version = CARD_VER_SD_3_0;
    48bc:	4a02      	ldr	r2, [pc, #8]	; (48c8 <sd_acmd51+0xa8>)
    48be:	6812      	ldr	r2, [r2, #0]
    48c0:	2130      	movs	r1, #48	; 0x30
    48c2:	7311      	strb	r1, [r2, #12]
    48c4:	e7b9      	b.n	483a <sd_acmd51+0x1a>
    48c6:	bf00      	nop
    48c8:	2000065c 	.word	0x2000065c
    48cc:	00001055 	.word	0x00001055
    48d0:	00081133 	.word	0x00081133
    48d4:	000010e1 	.word	0x000010e1
    48d8:	00001125 	.word	0x00001125
    48dc:	00001195 	.word	0x00001195

000048e0 <sd_cm6_set_high_speed>:
{
    48e0:	b530      	push	{r4, r5, lr}
    48e2:	b093      	sub	sp, #76	; 0x4c
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
    48e4:	2440      	movs	r4, #64	; 0x40
    48e6:	4622      	mov	r2, r4
    48e8:	2100      	movs	r1, #0
    48ea:	a802      	add	r0, sp, #8
    48ec:	4b20      	ldr	r3, [pc, #128]	; (4970 <sd_cm6_set_high_speed+0x90>)
    48ee:	4798      	blx	r3
	if (!driver_adtc_start(sd_mmc_hal,
    48f0:	2301      	movs	r3, #1
    48f2:	9301      	str	r3, [sp, #4]
    48f4:	9300      	str	r3, [sp, #0]
    48f6:	4623      	mov	r3, r4
    48f8:	4a1e      	ldr	r2, [pc, #120]	; (4974 <sd_cm6_set_high_speed+0x94>)
    48fa:	491f      	ldr	r1, [pc, #124]	; (4978 <sd_cm6_set_high_speed+0x98>)
    48fc:	481f      	ldr	r0, [pc, #124]	; (497c <sd_cm6_set_high_speed+0x9c>)
    48fe:	6880      	ldr	r0, [r0, #8]
    4900:	4c1f      	ldr	r4, [pc, #124]	; (4980 <sd_cm6_set_high_speed+0xa0>)
    4902:	47a0      	blx	r4
    4904:	4604      	mov	r4, r0
    4906:	b358      	cbz	r0, 4960 <sd_cm6_set_high_speed+0x80>
	if (!driver_start_read_blocks(sd_mmc_hal, switch_status, 1)) {
    4908:	2201      	movs	r2, #1
    490a:	a902      	add	r1, sp, #8
    490c:	4b1b      	ldr	r3, [pc, #108]	; (497c <sd_cm6_set_high_speed+0x9c>)
    490e:	6898      	ldr	r0, [r3, #8]
    4910:	4b1c      	ldr	r3, [pc, #112]	; (4984 <sd_cm6_set_high_speed+0xa4>)
    4912:	4798      	blx	r3
    4914:	4604      	mov	r4, r0
    4916:	b318      	cbz	r0, 4960 <sd_cm6_set_high_speed+0x80>
	if (!driver_wait_end_of_read_blocks(sd_mmc_hal)) {
    4918:	4b18      	ldr	r3, [pc, #96]	; (497c <sd_cm6_set_high_speed+0x9c>)
    491a:	6898      	ldr	r0, [r3, #8]
    491c:	4b1a      	ldr	r3, [pc, #104]	; (4988 <sd_cm6_set_high_speed+0xa8>)
    491e:	4798      	blx	r3
    4920:	4604      	mov	r4, r0
    4922:	b1e8      	cbz	r0, 4960 <sd_cm6_set_high_speed+0x80>
	if (driver_get_response(sd_mmc_hal) & CARD_STATUS_SWITCH_ERROR) {
    4924:	4b15      	ldr	r3, [pc, #84]	; (497c <sd_cm6_set_high_speed+0x9c>)
    4926:	6898      	ldr	r0, [r3, #8]
    4928:	4b18      	ldr	r3, [pc, #96]	; (498c <sd_cm6_set_high_speed+0xac>)
    492a:	4798      	blx	r3
    492c:	f010 0f80 	tst.w	r0, #128	; 0x80
    4930:	d119      	bne.n	4966 <sd_cm6_set_high_speed+0x86>
    4932:	f89d 3018 	ldrb.w	r3, [sp, #24]
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status) == SD_SW_STATUS_FUN_GRP_RC_ERROR) {
    4936:	f003 030f 	and.w	r3, r3, #15
    493a:	2b0f      	cmp	r3, #15
    493c:	d010      	beq.n	4960 <sd_cm6_set_high_speed+0x80>
    493e:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
    4942:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
    4946:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
    494a:	d10e      	bne.n	496a <sd_cm6_set_high_speed+0x8a>
	driver_send_clock(sd_mmc_hal);
    494c:	4d0b      	ldr	r5, [pc, #44]	; (497c <sd_cm6_set_high_speed+0x9c>)
    494e:	68a8      	ldr	r0, [r5, #8]
    4950:	4b0f      	ldr	r3, [pc, #60]	; (4990 <sd_cm6_set_high_speed+0xb0>)
    4952:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
    4954:	682b      	ldr	r3, [r5, #0]
    4956:	2201      	movs	r2, #1
    4958:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
    495a:	681a      	ldr	r2, [r3, #0]
    495c:	0052      	lsls	r2, r2, #1
    495e:	601a      	str	r2, [r3, #0]
}
    4960:	4620      	mov	r0, r4
    4962:	b013      	add	sp, #76	; 0x4c
    4964:	bd30      	pop	{r4, r5, pc}
		return false;
    4966:	2400      	movs	r4, #0
    4968:	e7fa      	b.n	4960 <sd_cm6_set_high_speed+0x80>
		return false;
    496a:	2400      	movs	r4, #0
    496c:	e7f8      	b.n	4960 <sd_cm6_set_high_speed+0x80>
    496e:	bf00      	nop
    4970:	000052d9 	.word	0x000052d9
    4974:	80ffff01 	.word	0x80ffff01
    4978:	00081106 	.word	0x00081106
    497c:	2000065c 	.word	0x2000065c
    4980:	000010e1 	.word	0x000010e1
    4984:	00001125 	.word	0x00001125
    4988:	00001195 	.word	0x00001195
    498c:	00001085 	.word	0x00001085
    4990:	0000102d 	.word	0x0000102d

00004994 <sd_mmc_mci_card_init>:
 * At last, it will automaticly enable maximum bus width and transfer speed.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_mci_card_init(void)
{
    4994:	b5f0      	push	{r4, r5, r6, r7, lr}
    4996:	b085      	sub	sp, #20
	uint8_t v2 = 0;
    4998:	2400      	movs	r4, #0
    499a:	f88d 400f 	strb.w	r4, [sp, #15]
#if (CONF_SDIO_SUPPORT == 1)
	uint8_t data = 0x08;
    499e:	ae04      	add	r6, sp, #16
    49a0:	2308      	movs	r3, #8
    49a2:	f806 3d02 	strb.w	r3, [r6, #-2]!
#endif

	/* In first, try to install SD/SDIO card */
	sd_mmc_card->type    = CARD_TYPE_SD;
    49a6:	4d6f      	ldr	r5, [pc, #444]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    49a8:	682b      	ldr	r3, [r5, #0]
    49aa:	2701      	movs	r7, #1
    49ac:	72df      	strb	r7, [r3, #11]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
    49ae:	731c      	strb	r4, [r3, #12]
	sd_mmc_card->rca     = 0;
    49b0:	811c      	strh	r4, [r3, #8]

	/* Card need of 74 cycles clock minimum to start */
	driver_send_clock(sd_mmc_hal);
    49b2:	68a8      	ldr	r0, [r5, #8]
    49b4:	4b6c      	ldr	r3, [pc, #432]	; (4b68 <sd_mmc_mci_card_init+0x1d4>)
    49b6:	4798      	blx	r3

#if (CONF_SDIO_SUPPORT == 1)
	/* CMD52 Reset SDIO */
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_IOA, 0, &data);
    49b8:	9600      	str	r6, [sp, #0]
    49ba:	4623      	mov	r3, r4
    49bc:	2206      	movs	r2, #6
    49be:	4621      	mov	r1, r4
    49c0:	4638      	mov	r0, r7
    49c2:	4e6a      	ldr	r6, [pc, #424]	; (4b6c <sd_mmc_mci_card_init+0x1d8>)
    49c4:	47b0      	blx	r6
#endif

	/* CMD0 - Reset all cards to idle state.*/
	if (!driver_send_cmd(sd_mmc_hal, SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
    49c6:	4622      	mov	r2, r4
    49c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    49cc:	68a8      	ldr	r0, [r5, #8]
    49ce:	4b68      	ldr	r3, [pc, #416]	; (4b70 <sd_mmc_mci_card_init+0x1dc>)
    49d0:	4798      	blx	r3
    49d2:	4604      	mov	r4, r0
    49d4:	b910      	cbnz	r0, 49dc <sd_mmc_mci_card_init+0x48>
		if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
			return false;
		}
	}
	return true;
}
    49d6:	4620      	mov	r0, r4
    49d8:	b005      	add	sp, #20
    49da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!sd_cmd8(&v2)) {
    49dc:	f10d 000f 	add.w	r0, sp, #15
    49e0:	4b64      	ldr	r3, [pc, #400]	; (4b74 <sd_mmc_mci_card_init+0x1e0>)
    49e2:	4798      	blx	r3
    49e4:	4604      	mov	r4, r0
    49e6:	2800      	cmp	r0, #0
    49e8:	d0f5      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
	if (!sdio_op_cond()) {
    49ea:	4b63      	ldr	r3, [pc, #396]	; (4b78 <sd_mmc_mci_card_init+0x1e4>)
    49ec:	4798      	blx	r3
    49ee:	4604      	mov	r4, r0
    49f0:	2800      	cmp	r0, #0
    49f2:	d0f0      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
    49f4:	682b      	ldr	r3, [r5, #0]
    49f6:	7adb      	ldrb	r3, [r3, #11]
    49f8:	f013 0f01 	tst.w	r3, #1
    49fc:	f040 8089 	bne.w	4b12 <sd_mmc_mci_card_init+0x17e>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
    4a00:	4b58      	ldr	r3, [pc, #352]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a02:	681b      	ldr	r3, [r3, #0]
    4a04:	7adb      	ldrb	r3, [r3, #11]
    4a06:	f013 0f01 	tst.w	r3, #1
    4a0a:	d009      	beq.n	4a20 <sd_mmc_mci_card_init+0x8c>
		if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD2_ALL_SEND_CID, 0)) {
    4a0c:	2200      	movs	r2, #0
    4a0e:	f645 3102 	movw	r1, #23298	; 0x5b02
    4a12:	4b54      	ldr	r3, [pc, #336]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a14:	6898      	ldr	r0, [r3, #8]
    4a16:	4b56      	ldr	r3, [pc, #344]	; (4b70 <sd_mmc_mci_card_init+0x1dc>)
    4a18:	4798      	blx	r3
    4a1a:	4604      	mov	r4, r0
    4a1c:	2800      	cmp	r0, #0
    4a1e:	d0da      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
	if (!driver_send_cmd(sd_mmc_hal, SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
    4a20:	2200      	movs	r2, #0
    4a22:	f245 1103 	movw	r1, #20739	; 0x5103
    4a26:	4b4f      	ldr	r3, [pc, #316]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a28:	6898      	ldr	r0, [r3, #8]
    4a2a:	4b51      	ldr	r3, [pc, #324]	; (4b70 <sd_mmc_mci_card_init+0x1dc>)
    4a2c:	4798      	blx	r3
    4a2e:	4604      	mov	r4, r0
    4a30:	2800      	cmp	r0, #0
    4a32:	d0d0      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
	sd_mmc_card->rca = (driver_get_response(sd_mmc_hal) >> 16) & 0xFFFF;
    4a34:	4c4b      	ldr	r4, [pc, #300]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a36:	6825      	ldr	r5, [r4, #0]
    4a38:	68a0      	ldr	r0, [r4, #8]
    4a3a:	4b50      	ldr	r3, [pc, #320]	; (4b7c <sd_mmc_mci_card_init+0x1e8>)
    4a3c:	4798      	blx	r3
    4a3e:	0c00      	lsrs	r0, r0, #16
    4a40:	8128      	strh	r0, [r5, #8]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
    4a42:	6823      	ldr	r3, [r4, #0]
    4a44:	7adb      	ldrb	r3, [r3, #11]
    4a46:	f013 0f01 	tst.w	r3, #1
    4a4a:	d006      	beq.n	4a5a <sd_mmc_mci_card_init+0xc6>
		if (!sd_mmc_cmd9_mci()) {
    4a4c:	4b4c      	ldr	r3, [pc, #304]	; (4b80 <sd_mmc_mci_card_init+0x1ec>)
    4a4e:	4798      	blx	r3
    4a50:	4604      	mov	r4, r0
    4a52:	2800      	cmp	r0, #0
    4a54:	d0bf      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
		sd_decode_csd();
    4a56:	4b4b      	ldr	r3, [pc, #300]	; (4b84 <sd_mmc_mci_card_init+0x1f0>)
    4a58:	4798      	blx	r3
	if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD7_SELECT_CARD_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
    4a5a:	4b42      	ldr	r3, [pc, #264]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a5c:	681a      	ldr	r2, [r3, #0]
    4a5e:	8912      	ldrh	r2, [r2, #8]
    4a60:	0412      	lsls	r2, r2, #16
    4a62:	f243 1107 	movw	r1, #12551	; 0x3107
    4a66:	6898      	ldr	r0, [r3, #8]
    4a68:	4b41      	ldr	r3, [pc, #260]	; (4b70 <sd_mmc_mci_card_init+0x1dc>)
    4a6a:	4798      	blx	r3
    4a6c:	4604      	mov	r4, r0
    4a6e:	2800      	cmp	r0, #0
    4a70:	d0b1      	beq.n	49d6 <sd_mmc_mci_card_init+0x42>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
    4a72:	4b3c      	ldr	r3, [pc, #240]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a74:	681b      	ldr	r3, [r3, #0]
    4a76:	7adb      	ldrb	r3, [r3, #11]
    4a78:	f013 0f01 	tst.w	r3, #1
    4a7c:	d155      	bne.n	4b2a <sd_mmc_mci_card_init+0x196>
	if (IS_SDIO()) {
    4a7e:	4b39      	ldr	r3, [pc, #228]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a80:	681b      	ldr	r3, [r3, #0]
    4a82:	7adb      	ldrb	r3, [r3, #11]
    4a84:	f013 0f04 	tst.w	r3, #4
    4a88:	d003      	beq.n	4a92 <sd_mmc_mci_card_init+0xfe>
		if (!sdio_get_max_speed()) {
    4a8a:	4b3f      	ldr	r3, [pc, #252]	; (4b88 <sd_mmc_mci_card_init+0x1f4>)
    4a8c:	4798      	blx	r3
    4a8e:	2800      	cmp	r0, #0
    4a90:	d063      	beq.n	4b5a <sd_mmc_mci_card_init+0x1c6>
	if ((4 <= driver_get_bus_width(sd_mmc_hal, sd_mmc_slot_sel))) {
    4a92:	4b34      	ldr	r3, [pc, #208]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4a94:	7919      	ldrb	r1, [r3, #4]
    4a96:	6898      	ldr	r0, [r3, #8]
    4a98:	4b3c      	ldr	r3, [pc, #240]	; (4b8c <sd_mmc_mci_card_init+0x1f8>)
    4a9a:	4798      	blx	r3
    4a9c:	2803      	cmp	r0, #3
    4a9e:	d911      	bls.n	4ac4 <sd_mmc_mci_card_init+0x130>
		if (IS_SDIO()) {
    4aa0:	4b30      	ldr	r3, [pc, #192]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4aa2:	681b      	ldr	r3, [r3, #0]
    4aa4:	7adb      	ldrb	r3, [r3, #11]
    4aa6:	f013 0f04 	tst.w	r3, #4
    4aaa:	d144      	bne.n	4b36 <sd_mmc_mci_card_init+0x1a2>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
    4aac:	4b2d      	ldr	r3, [pc, #180]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4aae:	681b      	ldr	r3, [r3, #0]
    4ab0:	7adb      	ldrb	r3, [r3, #11]
    4ab2:	f013 0f01 	tst.w	r3, #1
    4ab6:	d003      	beq.n	4ac0 <sd_mmc_mci_card_init+0x12c>
			if (!sd_acmd6()) {
    4ab8:	4b35      	ldr	r3, [pc, #212]	; (4b90 <sd_mmc_mci_card_init+0x1fc>)
    4aba:	4798      	blx	r3
    4abc:	2800      	cmp	r0, #0
    4abe:	d04e      	beq.n	4b5e <sd_mmc_mci_card_init+0x1ca>
		sd_mmc_configure_slot();
    4ac0:	4b34      	ldr	r3, [pc, #208]	; (4b94 <sd_mmc_mci_card_init+0x200>)
    4ac2:	4798      	blx	r3
	if (driver_is_high_speed_capable(sd_mmc_hal)) {
    4ac4:	4b27      	ldr	r3, [pc, #156]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4ac6:	6898      	ldr	r0, [r3, #8]
    4ac8:	4b33      	ldr	r3, [pc, #204]	; (4b98 <sd_mmc_mci_card_init+0x204>)
    4aca:	4798      	blx	r3
    4acc:	b180      	cbz	r0, 4af0 <sd_mmc_mci_card_init+0x15c>
		if (IS_SDIO()) {
    4ace:	4b25      	ldr	r3, [pc, #148]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4ad0:	681b      	ldr	r3, [r3, #0]
    4ad2:	7adb      	ldrb	r3, [r3, #11]
    4ad4:	f013 0f04 	tst.w	r3, #4
    4ad8:	d133      	bne.n	4b42 <sd_mmc_mci_card_init+0x1ae>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
    4ada:	4b22      	ldr	r3, [pc, #136]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4adc:	681b      	ldr	r3, [r3, #0]
    4ade:	7ada      	ldrb	r2, [r3, #11]
    4ae0:	f012 0f01 	tst.w	r2, #1
    4ae4:	d002      	beq.n	4aec <sd_mmc_mci_card_init+0x158>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
    4ae6:	7b1b      	ldrb	r3, [r3, #12]
    4ae8:	2b10      	cmp	r3, #16
    4aea:	d830      	bhi.n	4b4e <sd_mmc_mci_card_init+0x1ba>
		sd_mmc_configure_slot();
    4aec:	4b29      	ldr	r3, [pc, #164]	; (4b94 <sd_mmc_mci_card_init+0x200>)
    4aee:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
    4af0:	4b1c      	ldr	r3, [pc, #112]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4af2:	681b      	ldr	r3, [r3, #0]
    4af4:	7adb      	ldrb	r3, [r3, #11]
    4af6:	f013 0f01 	tst.w	r3, #1
    4afa:	f43f af6c 	beq.w	49d6 <sd_mmc_mci_card_init+0x42>
		if (!driver_send_cmd(sd_mmc_hal, SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
    4afe:	f44f 7200 	mov.w	r2, #512	; 0x200
    4b02:	f241 1110 	movw	r1, #4368	; 0x1110
    4b06:	4b17      	ldr	r3, [pc, #92]	; (4b64 <sd_mmc_mci_card_init+0x1d0>)
    4b08:	6898      	ldr	r0, [r3, #8]
    4b0a:	4b19      	ldr	r3, [pc, #100]	; (4b70 <sd_mmc_mci_card_init+0x1dc>)
    4b0c:	4798      	blx	r3
    4b0e:	4604      	mov	r4, r0
    4b10:	e761      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
		if (!sd_mci_op_cond(v2)) {
    4b12:	f89d 000f 	ldrb.w	r0, [sp, #15]
    4b16:	4b21      	ldr	r3, [pc, #132]	; (4b9c <sd_mmc_mci_card_init+0x208>)
    4b18:	4798      	blx	r3
    4b1a:	4604      	mov	r4, r0
    4b1c:	2800      	cmp	r0, #0
    4b1e:	f47f af6f 	bne.w	4a00 <sd_mmc_mci_card_init+0x6c>
			sd_mmc_card->type = CARD_TYPE_UNKNOWN;
    4b22:	682b      	ldr	r3, [r5, #0]
    4b24:	2200      	movs	r2, #0
    4b26:	72da      	strb	r2, [r3, #11]
			return false;
    4b28:	e755      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
		if (!sd_acmd51()) {
    4b2a:	4b1d      	ldr	r3, [pc, #116]	; (4ba0 <sd_mmc_mci_card_init+0x20c>)
    4b2c:	4798      	blx	r3
    4b2e:	2800      	cmp	r0, #0
    4b30:	d1a5      	bne.n	4a7e <sd_mmc_mci_card_init+0xea>
			return false;
    4b32:	4604      	mov	r4, r0
    4b34:	e74f      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
			if (!sdio_cmd52_set_bus_width()) {
    4b36:	4b1b      	ldr	r3, [pc, #108]	; (4ba4 <sd_mmc_mci_card_init+0x210>)
    4b38:	4798      	blx	r3
    4b3a:	2800      	cmp	r0, #0
    4b3c:	d1b6      	bne.n	4aac <sd_mmc_mci_card_init+0x118>
				return false;
    4b3e:	4604      	mov	r4, r0
    4b40:	e749      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
			if (!sdio_cmd52_set_high_speed()) {
    4b42:	4b19      	ldr	r3, [pc, #100]	; (4ba8 <sd_mmc_mci_card_init+0x214>)
    4b44:	4798      	blx	r3
    4b46:	2800      	cmp	r0, #0
    4b48:	d1c7      	bne.n	4ada <sd_mmc_mci_card_init+0x146>
				return false;
    4b4a:	4604      	mov	r4, r0
    4b4c:	e743      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
				if (!sd_cm6_set_high_speed()) {
    4b4e:	4b17      	ldr	r3, [pc, #92]	; (4bac <sd_mmc_mci_card_init+0x218>)
    4b50:	4798      	blx	r3
    4b52:	2800      	cmp	r0, #0
    4b54:	d1ca      	bne.n	4aec <sd_mmc_mci_card_init+0x158>
					return false;
    4b56:	4604      	mov	r4, r0
    4b58:	e73d      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
			return false;
    4b5a:	4604      	mov	r4, r0
    4b5c:	e73b      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
				return false;
    4b5e:	4604      	mov	r4, r0
    4b60:	e739      	b.n	49d6 <sd_mmc_mci_card_init+0x42>
    4b62:	bf00      	nop
    4b64:	2000065c 	.word	0x2000065c
    4b68:	0000102d 	.word	0x0000102d
    4b6c:	0000444d 	.word	0x0000444d
    4b70:	00001055 	.word	0x00001055
    4b74:	0000465d 	.word	0x0000465d
    4b78:	000046ad 	.word	0x000046ad
    4b7c:	00001085 	.word	0x00001085
    4b80:	000047e9 	.word	0x000047e9
    4b84:	00004211 	.word	0x00004211
    4b88:	000044b5 	.word	0x000044b5
    4b8c:	00000fd9 	.word	0x00000fd9
    4b90:	00004409 	.word	0x00004409
    4b94:	00004299 	.word	0x00004299
    4b98:	00001005 	.word	0x00001005
    4b9c:	0000472d 	.word	0x0000472d
    4ba0:	00004821 	.word	0x00004821
    4ba4:	000045b1 	.word	0x000045b1
    4ba8:	00004605 	.word	0x00004605
    4bac:	000048e1 	.word	0x000048e1

00004bb0 <sd_mmc_deselect_slot>:
{
    4bb0:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < CONF_SD_MMC_MEM_CNT) {
    4bb2:	4b04      	ldr	r3, [pc, #16]	; (4bc4 <sd_mmc_deselect_slot+0x14>)
    4bb4:	7919      	ldrb	r1, [r3, #4]
    4bb6:	b101      	cbz	r1, 4bba <sd_mmc_deselect_slot+0xa>
    4bb8:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_hal, sd_mmc_slot_sel);
    4bba:	6898      	ldr	r0, [r3, #8]
    4bbc:	4b02      	ldr	r3, [pc, #8]	; (4bc8 <sd_mmc_deselect_slot+0x18>)
    4bbe:	4798      	blx	r3
}
    4bc0:	e7fa      	b.n	4bb8 <sd_mmc_deselect_slot+0x8>
    4bc2:	bf00      	nop
    4bc4:	2000065c 	.word	0x2000065c
    4bc8:	00000fad 	.word	0x00000fad

00004bcc <sd_mmc_init>:
#endif

/*--------------------- PUBLIC FUNCTIONS ----------------------------*/

void sd_mmc_init(void *hal, sd_mmc_detect_t *card_detects, sd_mmc_detect_t *wp_detects)
{
    4bcc:	b430      	push	{r4, r5}
	/* GPIO will be used to detect card and write protect.
	 * The related clocks and pinmux must be configurated in good
	 * condition. */

	for (uint8_t slot = 0; slot < CONF_SD_MMC_MEM_CNT; slot++) {
    4bce:	2300      	movs	r3, #0
    4bd0:	b13b      	cbz	r3, 4be2 <sd_mmc_init+0x16>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
	}
	sd_mmc_slot_sel = 0xFF; /* No slot configurated */
    4bd2:	4b08      	ldr	r3, [pc, #32]	; (4bf4 <sd_mmc_init+0x28>)
    4bd4:	24ff      	movs	r4, #255	; 0xff
    4bd6:	711c      	strb	r4, [r3, #4]
	sd_mmc_hal      = hal;
    4bd8:	6098      	str	r0, [r3, #8]
	_cd             = card_detects;
    4bda:	60d9      	str	r1, [r3, #12]
	_wp             = wp_detects;
    4bdc:	635a      	str	r2, [r3, #52]	; 0x34
}
    4bde:	bc30      	pop	{r4, r5}
    4be0:	4770      	bx	lr
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
    4be2:	4c04      	ldr	r4, [pc, #16]	; (4bf4 <sd_mmc_init+0x28>)
    4be4:	eb04 1443 	add.w	r4, r4, r3, lsl #5
    4be8:	2504      	movs	r5, #4
    4bea:	76a5      	strb	r5, [r4, #26]
	for (uint8_t slot = 0; slot < CONF_SD_MMC_MEM_CNT; slot++) {
    4bec:	3301      	adds	r3, #1
    4bee:	b2db      	uxtb	r3, r3
    4bf0:	e7ee      	b.n	4bd0 <sd_mmc_init+0x4>
    4bf2:	bf00      	nop
    4bf4:	2000065c 	.word	0x2000065c

00004bf8 <sd_mmc_check>:
{
	return CONF_SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
    4bf8:	b510      	push	{r4, lr}
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
    4bfa:	4b0d      	ldr	r3, [pc, #52]	; (4c30 <sd_mmc_check+0x38>)
    4bfc:	4798      	blx	r3
    4bfe:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
    4c00:	2801      	cmp	r0, #1
    4c02:	d003      	beq.n	4c0c <sd_mmc_check+0x14>
		sd_mmc_deselect_slot();
    4c04:	4b0b      	ldr	r3, [pc, #44]	; (4c34 <sd_mmc_check+0x3c>)
    4c06:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
	}
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
    4c08:	4620      	mov	r0, r4
    4c0a:	bd10      	pop	{r4, pc}
	if (sd_mmc_mci_card_init()) {
    4c0c:	4b0a      	ldr	r3, [pc, #40]	; (4c38 <sd_mmc_check+0x40>)
    4c0e:	4798      	blx	r3
    4c10:	b930      	cbnz	r0, 4c20 <sd_mmc_check+0x28>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
    4c12:	4b0a      	ldr	r3, [pc, #40]	; (4c3c <sd_mmc_check+0x44>)
    4c14:	681b      	ldr	r3, [r3, #0]
    4c16:	2403      	movs	r4, #3
    4c18:	729c      	strb	r4, [r3, #10]
	sd_mmc_deselect_slot();
    4c1a:	4b06      	ldr	r3, [pc, #24]	; (4c34 <sd_mmc_check+0x3c>)
    4c1c:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
    4c1e:	e7f3      	b.n	4c08 <sd_mmc_check+0x10>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
    4c20:	4b06      	ldr	r3, [pc, #24]	; (4c3c <sd_mmc_check+0x44>)
    4c22:	681b      	ldr	r3, [r3, #0]
    4c24:	2200      	movs	r2, #0
    4c26:	729a      	strb	r2, [r3, #10]
		sd_mmc_deselect_slot();
    4c28:	4b02      	ldr	r3, [pc, #8]	; (4c34 <sd_mmc_check+0x3c>)
    4c2a:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
    4c2c:	e7ec      	b.n	4c08 <sd_mmc_check+0x10>
    4c2e:	bf00      	nop
    4c30:	000042c5 	.word	0x000042c5
    4c34:	00004bb1 	.word	0x00004bb1
    4c38:	00004995 	.word	0x00004995
    4c3c:	2000065c 	.word	0x2000065c

00004c40 <sd_mmc_is_write_protected>:
}

bool sd_mmc_is_write_protected(uint8_t slot)
{
	/* No detection, always writable */
	if (!_wp || _wp[slot].pin == -1) {
    4c40:	4b19      	ldr	r3, [pc, #100]	; (4ca8 <sd_mmc_is_write_protected+0x68>)
    4c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    4c44:	b35b      	cbz	r3, 4c9e <sd_mmc_is_write_protected+0x5e>
{
    4c46:	b570      	push	{r4, r5, r6, lr}
    4c48:	b082      	sub	sp, #8
	if (!_wp || _wp[slot].pin == -1) {
    4c4a:	0085      	lsls	r5, r0, #2
    4c4c:	f933 3020 	ldrsh.w	r3, [r3, r0, lsl #2]
    4c50:	f1b3 3fff 	cmp.w	r3, #4294967295
    4c54:	d025      	beq.n	4ca2 <sd_mmc_is_write_protected+0x62>
		return false;
	}
	/* Write Protect Detect */
	if (gpio_get_pin_level(_wp[slot].pin) == _wp[slot].val) {
    4c56:	b2de      	uxtb	r6, r3
    4c58:	0974      	lsrs	r4, r6, #5
	CRITICAL_SECTION_ENTER();
    4c5a:	a801      	add	r0, sp, #4
    4c5c:	4b13      	ldr	r3, [pc, #76]	; (4cac <sd_mmc_is_write_protected+0x6c>)
    4c5e:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    4c60:	4913      	ldr	r1, [pc, #76]	; (4cb0 <sd_mmc_is_write_protected+0x70>)
    4c62:	01e3      	lsls	r3, r4, #7
    4c64:	18ca      	adds	r2, r1, r3
    4c66:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    4c68:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    4c6a:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    4c6c:	405c      	eors	r4, r3
    4c6e:	400c      	ands	r4, r1
    4c70:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    4c72:	a801      	add	r0, sp, #4
    4c74:	4b0f      	ldr	r3, [pc, #60]	; (4cb4 <sd_mmc_is_write_protected+0x74>)
    4c76:	4798      	blx	r3
    4c78:	f006 031f 	and.w	r3, r6, #31
    4c7c:	2201      	movs	r2, #1
    4c7e:	fa02 f303 	lsl.w	r3, r2, r3
    4c82:	4223      	tst	r3, r4
    4c84:	bf08      	it	eq
    4c86:	2200      	moveq	r2, #0
    4c88:	4b07      	ldr	r3, [pc, #28]	; (4ca8 <sd_mmc_is_write_protected+0x68>)
    4c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    4c8c:	441d      	add	r5, r3
    4c8e:	886b      	ldrh	r3, [r5, #2]
    4c90:	429a      	cmp	r2, r3
    4c92:	d002      	beq.n	4c9a <sd_mmc_is_write_protected+0x5a>
		return true;
	}
	return false;
    4c94:	2000      	movs	r0, #0
}
    4c96:	b002      	add	sp, #8
    4c98:	bd70      	pop	{r4, r5, r6, pc}
		return true;
    4c9a:	2001      	movs	r0, #1
    4c9c:	e7fb      	b.n	4c96 <sd_mmc_is_write_protected+0x56>
		return false;
    4c9e:	2000      	movs	r0, #0
    4ca0:	4770      	bx	lr
    4ca2:	2000      	movs	r0, #0
    4ca4:	e7f7      	b.n	4c96 <sd_mmc_is_write_protected+0x56>
    4ca6:	bf00      	nop
    4ca8:	2000065c 	.word	0x2000065c
    4cac:	00000d41 	.word	0x00000d41
    4cb0:	41008000 	.word	0x41008000
    4cb4:	00000d4f 	.word	0x00000d4f

00004cb8 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start, uint16_t nb_block)
{
    4cb8:	b570      	push	{r4, r5, r6, lr}
    4cba:	b082      	sub	sp, #8
    4cbc:	460e      	mov	r6, r1
    4cbe:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t     cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
    4cc0:	4b1b      	ldr	r3, [pc, #108]	; (4d30 <sd_mmc_init_read_blocks+0x78>)
    4cc2:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
    4cc4:	4604      	mov	r4, r0
    4cc6:	b110      	cbz	r0, 4cce <sd_mmc_init_read_blocks+0x16>
	}

	sd_mmc_nb_block_remaining  = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
    4cc8:	4620      	mov	r0, r4
    4cca:	b002      	add	sp, #8
    4ccc:	bd70      	pop	{r4, r5, r6, pc}
	if (!sd_mmc_cmd13()) {
    4cce:	4b19      	ldr	r3, [pc, #100]	; (4d34 <sd_mmc_init_read_blocks+0x7c>)
    4cd0:	4798      	blx	r3
    4cd2:	b1c0      	cbz	r0, 4d06 <sd_mmc_init_read_blocks+0x4e>
	if (nb_block > 1) {
    4cd4:	2d01      	cmp	r5, #1
    4cd6:	d91a      	bls.n	4d0e <sd_mmc_init_read_blocks+0x56>
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
    4cd8:	4917      	ldr	r1, [pc, #92]	; (4d38 <sd_mmc_init_read_blocks+0x80>)
	if (sd_mmc_card->type & CARD_TYPE_HC) {
    4cda:	4b18      	ldr	r3, [pc, #96]	; (4d3c <sd_mmc_init_read_blocks+0x84>)
    4cdc:	681b      	ldr	r3, [r3, #0]
    4cde:	7adb      	ldrb	r3, [r3, #11]
    4ce0:	f013 0f08 	tst.w	r3, #8
    4ce4:	d100      	bne.n	4ce8 <sd_mmc_init_read_blocks+0x30>
		arg = (start * SD_MMC_BLOCK_SIZE);
    4ce6:	0276      	lsls	r6, r6, #9
	if (!driver_adtc_start(sd_mmc_hal, cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
    4ce8:	4b14      	ldr	r3, [pc, #80]	; (4d3c <sd_mmc_init_read_blocks+0x84>)
    4cea:	6898      	ldr	r0, [r3, #8]
    4cec:	2301      	movs	r3, #1
    4cee:	9301      	str	r3, [sp, #4]
    4cf0:	9500      	str	r5, [sp, #0]
    4cf2:	f44f 7300 	mov.w	r3, #512	; 0x200
    4cf6:	4632      	mov	r2, r6
    4cf8:	4e11      	ldr	r6, [pc, #68]	; (4d40 <sd_mmc_init_read_blocks+0x88>)
    4cfa:	47b0      	blx	r6
    4cfc:	b948      	cbnz	r0, 4d12 <sd_mmc_init_read_blocks+0x5a>
		sd_mmc_deselect_slot();
    4cfe:	4b11      	ldr	r3, [pc, #68]	; (4d44 <sd_mmc_init_read_blocks+0x8c>)
    4d00:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4d02:	2405      	movs	r4, #5
    4d04:	e7e0      	b.n	4cc8 <sd_mmc_init_read_blocks+0x10>
		sd_mmc_deselect_slot();
    4d06:	4b0f      	ldr	r3, [pc, #60]	; (4d44 <sd_mmc_init_read_blocks+0x8c>)
    4d08:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4d0a:	2405      	movs	r4, #5
    4d0c:	e7dc      	b.n	4cc8 <sd_mmc_init_read_blocks+0x10>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
    4d0e:	490e      	ldr	r1, [pc, #56]	; (4d48 <sd_mmc_init_read_blocks+0x90>)
    4d10:	e7e3      	b.n	4cda <sd_mmc_init_read_blocks+0x22>
	resp = driver_get_response(sd_mmc_hal);
    4d12:	4b0a      	ldr	r3, [pc, #40]	; (4d3c <sd_mmc_init_read_blocks+0x84>)
    4d14:	6898      	ldr	r0, [r3, #8]
    4d16:	4b0d      	ldr	r3, [pc, #52]	; (4d4c <sd_mmc_init_read_blocks+0x94>)
    4d18:	4798      	blx	r3
	if (resp & CARD_STATUS_ERR_RD_WR) {
    4d1a:	4b0d      	ldr	r3, [pc, #52]	; (4d50 <sd_mmc_init_read_blocks+0x98>)
    4d1c:	4003      	ands	r3, r0
    4d1e:	b91b      	cbnz	r3, 4d28 <sd_mmc_init_read_blocks+0x70>
	sd_mmc_nb_block_remaining  = nb_block;
    4d20:	4b06      	ldr	r3, [pc, #24]	; (4d3c <sd_mmc_init_read_blocks+0x84>)
    4d22:	861d      	strh	r5, [r3, #48]	; 0x30
	sd_mmc_nb_block_to_tranfer = nb_block;
    4d24:	871d      	strh	r5, [r3, #56]	; 0x38
	return SD_MMC_OK;
    4d26:	e7cf      	b.n	4cc8 <sd_mmc_init_read_blocks+0x10>
		sd_mmc_deselect_slot();
    4d28:	4b06      	ldr	r3, [pc, #24]	; (4d44 <sd_mmc_init_read_blocks+0x8c>)
    4d2a:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4d2c:	2405      	movs	r4, #5
    4d2e:	e7cb      	b.n	4cc8 <sd_mmc_init_read_blocks+0x10>
    4d30:	000042c5 	.word	0x000042c5
    4d34:	000047a1 	.word	0x000047a1
    4d38:	00101112 	.word	0x00101112
    4d3c:	2000065c 	.word	0x2000065c
    4d40:	000010e1 	.word	0x000010e1
    4d44:	00004bb1 	.word	0x00004bb1
    4d48:	00081111 	.word	0x00081111
    4d4c:	00001085 	.word	0x00001085
    4d50:	e4580000 	.word	0xe4580000

00004d54 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
    4d54:	b570      	push	{r4, r5, r6, lr}
    4d56:	4606      	mov	r6, r0
    4d58:	460c      	mov	r4, r1
	ASSERT(sd_mmc_nb_block_remaining >= nb_block);
    4d5a:	4d0d      	ldr	r5, [pc, #52]	; (4d90 <sd_mmc_start_read_blocks+0x3c>)
    4d5c:	8e28      	ldrh	r0, [r5, #48]	; 0x30
    4d5e:	f240 52a7 	movw	r2, #1447	; 0x5a7
    4d62:	490c      	ldr	r1, [pc, #48]	; (4d94 <sd_mmc_start_read_blocks+0x40>)
    4d64:	42a0      	cmp	r0, r4
    4d66:	bf34      	ite	cc
    4d68:	2000      	movcc	r0, #0
    4d6a:	2001      	movcs	r0, #1
    4d6c:	4b0a      	ldr	r3, [pc, #40]	; (4d98 <sd_mmc_start_read_blocks+0x44>)
    4d6e:	4798      	blx	r3

	if (!driver_start_read_blocks(sd_mmc_hal, dest, nb_block)) {
    4d70:	4622      	mov	r2, r4
    4d72:	4631      	mov	r1, r6
    4d74:	68a8      	ldr	r0, [r5, #8]
    4d76:	4b09      	ldr	r3, [pc, #36]	; (4d9c <sd_mmc_start_read_blocks+0x48>)
    4d78:	4798      	blx	r3
    4d7a:	b918      	cbnz	r0, 4d84 <sd_mmc_start_read_blocks+0x30>
		sd_mmc_nb_block_remaining = 0;
    4d7c:	2200      	movs	r2, #0
    4d7e:	862a      	strh	r2, [r5, #48]	; 0x30
		return SD_MMC_ERR_COMM;
    4d80:	2005      	movs	r0, #5
    4d82:	bd70      	pop	{r4, r5, r6, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
    4d84:	4a02      	ldr	r2, [pc, #8]	; (4d90 <sd_mmc_start_read_blocks+0x3c>)
    4d86:	8e13      	ldrh	r3, [r2, #48]	; 0x30
    4d88:	1b1c      	subs	r4, r3, r4
    4d8a:	8614      	strh	r4, [r2, #48]	; 0x30
	return SD_MMC_OK;
    4d8c:	2000      	movs	r0, #0
}
    4d8e:	bd70      	pop	{r4, r5, r6, pc}
    4d90:	2000065c 	.word	0x2000065c
    4d94:	000056c8 	.word	0x000056c8
    4d98:	00001671 	.word	0x00001671
    4d9c:	00001125 	.word	0x00001125

00004da0 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
    4da0:	b510      	push	{r4, lr}
    4da2:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks(sd_mmc_hal)) {
    4da4:	4b16      	ldr	r3, [pc, #88]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4da6:	6898      	ldr	r0, [r3, #8]
    4da8:	4b16      	ldr	r3, [pc, #88]	; (4e04 <sd_mmc_wait_end_of_read_blocks+0x64>)
    4daa:	4798      	blx	r3
    4dac:	b908      	cbnz	r0, 4db2 <sd_mmc_wait_end_of_read_blocks+0x12>
		return SD_MMC_ERR_COMM;
    4dae:	2005      	movs	r0, #5
    4db0:	bd10      	pop	{r4, pc}
	}
	if (abort) {
    4db2:	b194      	cbz	r4, 4dda <sd_mmc_wait_end_of_read_blocks+0x3a>
		sd_mmc_nb_block_remaining = 0;
    4db4:	2200      	movs	r2, #0
    4db6:	4b12      	ldr	r3, [pc, #72]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4db8:	861a      	strh	r2, [r3, #48]	; 0x30
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	/* All blocks are transfered then stop read operation */
	if (sd_mmc_nb_block_to_tranfer == 1) {
    4dba:	4b11      	ldr	r3, [pc, #68]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4dbc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4dbe:	2b01      	cmp	r3, #1
    4dc0:	d011      	beq.n	4de6 <sd_mmc_wait_end_of_read_blocks+0x46>
		return SD_MMC_OK;
	}
	/* WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	 * The errors on this command must be ignored
	 * and one retry can be necessary in SPI mode for no compliance card.*/
	if (!driver_adtc_stop(sd_mmc_hal, SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
    4dc2:	2200      	movs	r2, #0
    4dc4:	f243 110c 	movw	r1, #12556	; 0x310c
    4dc8:	4b0d      	ldr	r3, [pc, #52]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4dca:	6898      	ldr	r0, [r3, #8]
    4dcc:	4b0e      	ldr	r3, [pc, #56]	; (4e08 <sd_mmc_wait_end_of_read_blocks+0x68>)
    4dce:	4798      	blx	r3
    4dd0:	b168      	cbz	r0, 4dee <sd_mmc_wait_end_of_read_blocks+0x4e>
		driver_adtc_stop(sd_mmc_hal, SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
    4dd2:	4b0e      	ldr	r3, [pc, #56]	; (4e0c <sd_mmc_wait_end_of_read_blocks+0x6c>)
    4dd4:	4798      	blx	r3
	return SD_MMC_OK;
    4dd6:	2000      	movs	r0, #0
    4dd8:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
    4dda:	4b09      	ldr	r3, [pc, #36]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4ddc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    4dde:	2b00      	cmp	r3, #0
    4de0:	d0eb      	beq.n	4dba <sd_mmc_wait_end_of_read_blocks+0x1a>
		return SD_MMC_OK;
    4de2:	2000      	movs	r0, #0
}
    4de4:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
    4de6:	4b09      	ldr	r3, [pc, #36]	; (4e0c <sd_mmc_wait_end_of_read_blocks+0x6c>)
    4de8:	4798      	blx	r3
		return SD_MMC_OK;
    4dea:	2000      	movs	r0, #0
    4dec:	bd10      	pop	{r4, pc}
		driver_adtc_stop(sd_mmc_hal, SDMMC_CMD12_STOP_TRANSMISSION, 0);
    4dee:	2200      	movs	r2, #0
    4df0:	f243 110c 	movw	r1, #12556	; 0x310c
    4df4:	4b02      	ldr	r3, [pc, #8]	; (4e00 <sd_mmc_wait_end_of_read_blocks+0x60>)
    4df6:	6898      	ldr	r0, [r3, #8]
    4df8:	4b03      	ldr	r3, [pc, #12]	; (4e08 <sd_mmc_wait_end_of_read_blocks+0x68>)
    4dfa:	4798      	blx	r3
    4dfc:	e7e9      	b.n	4dd2 <sd_mmc_wait_end_of_read_blocks+0x32>
    4dfe:	bf00      	nop
    4e00:	2000065c 	.word	0x2000065c
    4e04:	00001195 	.word	0x00001195
    4e08:	00001055 	.word	0x00001055
    4e0c:	00004bb1 	.word	0x00004bb1

00004e10 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start, uint16_t nb_block)
{
    4e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e12:	b083      	sub	sp, #12
    4e14:	4607      	mov	r7, r0
    4e16:	460e      	mov	r6, r1
    4e18:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t     cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
    4e1a:	4b1c      	ldr	r3, [pc, #112]	; (4e8c <sd_mmc_init_write_blocks+0x7c>)
    4e1c:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
    4e1e:	4604      	mov	r4, r0
    4e20:	b110      	cbz	r0, 4e28 <sd_mmc_init_write_blocks+0x18>
	}

	sd_mmc_nb_block_remaining  = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
    4e22:	4620      	mov	r0, r4
    4e24:	b003      	add	sp, #12
    4e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (sd_mmc_is_write_protected(slot)) {
    4e28:	4638      	mov	r0, r7
    4e2a:	4b19      	ldr	r3, [pc, #100]	; (4e90 <sd_mmc_init_write_blocks+0x80>)
    4e2c:	4798      	blx	r3
    4e2e:	b9c0      	cbnz	r0, 4e62 <sd_mmc_init_write_blocks+0x52>
	if (nb_block > 1) {
    4e30:	2d01      	cmp	r5, #1
    4e32:	d91a      	bls.n	4e6a <sd_mmc_init_write_blocks+0x5a>
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
    4e34:	4917      	ldr	r1, [pc, #92]	; (4e94 <sd_mmc_init_write_blocks+0x84>)
	if (sd_mmc_card->type & CARD_TYPE_HC) {
    4e36:	4b18      	ldr	r3, [pc, #96]	; (4e98 <sd_mmc_init_write_blocks+0x88>)
    4e38:	681b      	ldr	r3, [r3, #0]
    4e3a:	7adb      	ldrb	r3, [r3, #11]
    4e3c:	f013 0f08 	tst.w	r3, #8
    4e40:	d100      	bne.n	4e44 <sd_mmc_init_write_blocks+0x34>
		arg = (start * SD_MMC_BLOCK_SIZE);
    4e42:	0276      	lsls	r6, r6, #9
	if (!driver_adtc_start(sd_mmc_hal, cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
    4e44:	4b14      	ldr	r3, [pc, #80]	; (4e98 <sd_mmc_init_write_blocks+0x88>)
    4e46:	6898      	ldr	r0, [r3, #8]
    4e48:	2301      	movs	r3, #1
    4e4a:	9301      	str	r3, [sp, #4]
    4e4c:	9500      	str	r5, [sp, #0]
    4e4e:	f44f 7300 	mov.w	r3, #512	; 0x200
    4e52:	4632      	mov	r2, r6
    4e54:	4e11      	ldr	r6, [pc, #68]	; (4e9c <sd_mmc_init_write_blocks+0x8c>)
    4e56:	47b0      	blx	r6
    4e58:	b948      	cbnz	r0, 4e6e <sd_mmc_init_write_blocks+0x5e>
		sd_mmc_deselect_slot();
    4e5a:	4b11      	ldr	r3, [pc, #68]	; (4ea0 <sd_mmc_init_write_blocks+0x90>)
    4e5c:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4e5e:	2405      	movs	r4, #5
    4e60:	e7df      	b.n	4e22 <sd_mmc_init_write_blocks+0x12>
		sd_mmc_deselect_slot();
    4e62:	4b0f      	ldr	r3, [pc, #60]	; (4ea0 <sd_mmc_init_write_blocks+0x90>)
    4e64:	4798      	blx	r3
		return SD_MMC_ERR_WP;
    4e66:	2407      	movs	r4, #7
    4e68:	e7db      	b.n	4e22 <sd_mmc_init_write_blocks+0x12>
		cmd = SDMMC_CMD24_WRITE_BLOCK;
    4e6a:	490e      	ldr	r1, [pc, #56]	; (4ea4 <sd_mmc_init_write_blocks+0x94>)
    4e6c:	e7e3      	b.n	4e36 <sd_mmc_init_write_blocks+0x26>
	resp = driver_get_response(sd_mmc_hal);
    4e6e:	4b0a      	ldr	r3, [pc, #40]	; (4e98 <sd_mmc_init_write_blocks+0x88>)
    4e70:	6898      	ldr	r0, [r3, #8]
    4e72:	4b0d      	ldr	r3, [pc, #52]	; (4ea8 <sd_mmc_init_write_blocks+0x98>)
    4e74:	4798      	blx	r3
	if (resp & CARD_STATUS_ERR_RD_WR) {
    4e76:	4b0d      	ldr	r3, [pc, #52]	; (4eac <sd_mmc_init_write_blocks+0x9c>)
    4e78:	4003      	ands	r3, r0
    4e7a:	b91b      	cbnz	r3, 4e84 <sd_mmc_init_write_blocks+0x74>
	sd_mmc_nb_block_remaining  = nb_block;
    4e7c:	4b06      	ldr	r3, [pc, #24]	; (4e98 <sd_mmc_init_write_blocks+0x88>)
    4e7e:	861d      	strh	r5, [r3, #48]	; 0x30
	sd_mmc_nb_block_to_tranfer = nb_block;
    4e80:	871d      	strh	r5, [r3, #56]	; 0x38
	return SD_MMC_OK;
    4e82:	e7ce      	b.n	4e22 <sd_mmc_init_write_blocks+0x12>
		sd_mmc_deselect_slot();
    4e84:	4b06      	ldr	r3, [pc, #24]	; (4ea0 <sd_mmc_init_write_blocks+0x90>)
    4e86:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4e88:	2405      	movs	r4, #5
    4e8a:	e7ca      	b.n	4e22 <sd_mmc_init_write_blocks+0x12>
    4e8c:	000042c5 	.word	0x000042c5
    4e90:	00004c41 	.word	0x00004c41
    4e94:	00109119 	.word	0x00109119
    4e98:	2000065c 	.word	0x2000065c
    4e9c:	000010e1 	.word	0x000010e1
    4ea0:	00004bb1 	.word	0x00004bb1
    4ea4:	00089118 	.word	0x00089118
    4ea8:	00001085 	.word	0x00001085
    4eac:	e4580000 	.word	0xe4580000

00004eb0 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
    4eb0:	b570      	push	{r4, r5, r6, lr}
    4eb2:	4606      	mov	r6, r0
    4eb4:	460c      	mov	r4, r1
	ASSERT(sd_mmc_nb_block_remaining >= nb_block);
    4eb6:	4d0d      	ldr	r5, [pc, #52]	; (4eec <sd_mmc_start_write_blocks+0x3c>)
    4eb8:	8e28      	ldrh	r0, [r5, #48]	; 0x30
    4eba:	f240 52fa 	movw	r2, #1530	; 0x5fa
    4ebe:	490c      	ldr	r1, [pc, #48]	; (4ef0 <sd_mmc_start_write_blocks+0x40>)
    4ec0:	42a0      	cmp	r0, r4
    4ec2:	bf34      	ite	cc
    4ec4:	2000      	movcc	r0, #0
    4ec6:	2001      	movcs	r0, #1
    4ec8:	4b0a      	ldr	r3, [pc, #40]	; (4ef4 <sd_mmc_start_write_blocks+0x44>)
    4eca:	4798      	blx	r3
	if (!driver_start_write_blocks(sd_mmc_hal, src, nb_block)) {
    4ecc:	4622      	mov	r2, r4
    4ece:	4631      	mov	r1, r6
    4ed0:	68a8      	ldr	r0, [r5, #8]
    4ed2:	4b09      	ldr	r3, [pc, #36]	; (4ef8 <sd_mmc_start_write_blocks+0x48>)
    4ed4:	4798      	blx	r3
    4ed6:	b918      	cbnz	r0, 4ee0 <sd_mmc_start_write_blocks+0x30>
		sd_mmc_nb_block_remaining = 0;
    4ed8:	2200      	movs	r2, #0
    4eda:	862a      	strh	r2, [r5, #48]	; 0x30
		return SD_MMC_ERR_COMM;
    4edc:	2005      	movs	r0, #5
    4ede:	bd70      	pop	{r4, r5, r6, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
    4ee0:	4a02      	ldr	r2, [pc, #8]	; (4eec <sd_mmc_start_write_blocks+0x3c>)
    4ee2:	8e13      	ldrh	r3, [r2, #48]	; 0x30
    4ee4:	1b1c      	subs	r4, r3, r4
    4ee6:	8614      	strh	r4, [r2, #48]	; 0x30
	return SD_MMC_OK;
    4ee8:	2000      	movs	r0, #0
}
    4eea:	bd70      	pop	{r4, r5, r6, pc}
    4eec:	2000065c 	.word	0x2000065c
    4ef0:	000056c8 	.word	0x000056c8
    4ef4:	00001671 	.word	0x00001671
    4ef8:	0000115d 	.word	0x0000115d

00004efc <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
    4efc:	b510      	push	{r4, lr}
    4efe:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks(sd_mmc_hal)) {
    4f00:	4b14      	ldr	r3, [pc, #80]	; (4f54 <sd_mmc_wait_end_of_write_blocks+0x58>)
    4f02:	6898      	ldr	r0, [r3, #8]
    4f04:	4b14      	ldr	r3, [pc, #80]	; (4f58 <sd_mmc_wait_end_of_write_blocks+0x5c>)
    4f06:	4798      	blx	r3
    4f08:	b908      	cbnz	r0, 4f0e <sd_mmc_wait_end_of_write_blocks+0x12>
		return SD_MMC_ERR_COMM;
    4f0a:	2005      	movs	r0, #5
    4f0c:	bd10      	pop	{r4, pc}
	}
	if (abort) {
    4f0e:	b194      	cbz	r4, 4f36 <sd_mmc_wait_end_of_write_blocks+0x3a>
		sd_mmc_nb_block_remaining = 0;
    4f10:	2200      	movs	r2, #0
    4f12:	4b10      	ldr	r3, [pc, #64]	; (4f54 <sd_mmc_wait_end_of_write_blocks+0x58>)
    4f14:	861a      	strh	r2, [r3, #48]	; 0x30
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	/* All blocks are transfered then stop write operation */
	if (sd_mmc_nb_block_to_tranfer == 1) {
    4f16:	4b0f      	ldr	r3, [pc, #60]	; (4f54 <sd_mmc_wait_end_of_write_blocks+0x58>)
    4f18:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4f1a:	2b01      	cmp	r3, #1
    4f1c:	d011      	beq.n	4f42 <sd_mmc_wait_end_of_write_blocks+0x46>
		return SD_MMC_OK;
	}

	/* Note: SPI multiblock writes terminate using a special
	 * token, not a STOP_TRANSMISSION request.*/
	if (!driver_adtc_stop(sd_mmc_hal, SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
    4f1e:	2200      	movs	r2, #0
    4f20:	f243 110c 	movw	r1, #12556	; 0x310c
    4f24:	4b0b      	ldr	r3, [pc, #44]	; (4f54 <sd_mmc_wait_end_of_write_blocks+0x58>)
    4f26:	6898      	ldr	r0, [r3, #8]
    4f28:	4b0c      	ldr	r3, [pc, #48]	; (4f5c <sd_mmc_wait_end_of_write_blocks+0x60>)
    4f2a:	4798      	blx	r3
    4f2c:	b968      	cbnz	r0, 4f4a <sd_mmc_wait_end_of_write_blocks+0x4e>
		sd_mmc_deselect_slot();
    4f2e:	4b0c      	ldr	r3, [pc, #48]	; (4f60 <sd_mmc_wait_end_of_write_blocks+0x64>)
    4f30:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
    4f32:	2005      	movs	r0, #5
    4f34:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
    4f36:	4b07      	ldr	r3, [pc, #28]	; (4f54 <sd_mmc_wait_end_of_write_blocks+0x58>)
    4f38:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    4f3a:	2b00      	cmp	r3, #0
    4f3c:	d0eb      	beq.n	4f16 <sd_mmc_wait_end_of_write_blocks+0x1a>
		return SD_MMC_OK;
    4f3e:	2000      	movs	r0, #0
	}

	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
    4f40:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
    4f42:	4b07      	ldr	r3, [pc, #28]	; (4f60 <sd_mmc_wait_end_of_write_blocks+0x64>)
    4f44:	4798      	blx	r3
		return SD_MMC_OK;
    4f46:	2000      	movs	r0, #0
    4f48:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
    4f4a:	4b05      	ldr	r3, [pc, #20]	; (4f60 <sd_mmc_wait_end_of_write_blocks+0x64>)
    4f4c:	4798      	blx	r3
	return SD_MMC_OK;
    4f4e:	2000      	movs	r0, #0
    4f50:	bd10      	pop	{r4, pc}
    4f52:	bf00      	nop
    4f54:	2000065c 	.word	0x2000065c
    4f58:	000011bd 	.word	0x000011bd
    4f5c:	00001055 	.word	0x00001055
    4f60:	00004bb1 	.word	0x00004bb1

00004f64 <sd_mmc_stack_init>:
	}
#endif
}

void sd_mmc_stack_init(void)
{
    4f64:	b508      	push	{r3, lr}

	sd_mmc_init(&IO_BUS, SDMMC_ACCESS_0_cd, SDMMC_ACCESS_0_wp);
    4f66:	4903      	ldr	r1, [pc, #12]	; (4f74 <sd_mmc_stack_init+0x10>)
    4f68:	460a      	mov	r2, r1
    4f6a:	3104      	adds	r1, #4
    4f6c:	4802      	ldr	r0, [pc, #8]	; (4f78 <sd_mmc_stack_init+0x14>)
    4f6e:	4b03      	ldr	r3, [pc, #12]	; (4f7c <sd_mmc_stack_init+0x18>)
    4f70:	4798      	blx	r3
    4f72:	bd08      	pop	{r3, pc}
    4f74:	20000030 	.word	0x20000030
    4f78:	20000720 	.word	0x20000720
    4f7c:	00004bcd 	.word	0x00004bcd

00004f80 <__aeabi_uldivmod>:
    4f80:	b953      	cbnz	r3, 4f98 <__aeabi_uldivmod+0x18>
    4f82:	b94a      	cbnz	r2, 4f98 <__aeabi_uldivmod+0x18>
    4f84:	2900      	cmp	r1, #0
    4f86:	bf08      	it	eq
    4f88:	2800      	cmpeq	r0, #0
    4f8a:	bf1c      	itt	ne
    4f8c:	f04f 31ff 	movne.w	r1, #4294967295
    4f90:	f04f 30ff 	movne.w	r0, #4294967295
    4f94:	f000 b97a 	b.w	528c <__aeabi_idiv0>
    4f98:	f1ad 0c08 	sub.w	ip, sp, #8
    4f9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    4fa0:	f000 f806 	bl	4fb0 <__udivmoddi4>
    4fa4:	f8dd e004 	ldr.w	lr, [sp, #4]
    4fa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4fac:	b004      	add	sp, #16
    4fae:	4770      	bx	lr

00004fb0 <__udivmoddi4>:
    4fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4fb4:	468c      	mov	ip, r1
    4fb6:	460d      	mov	r5, r1
    4fb8:	4604      	mov	r4, r0
    4fba:	9e08      	ldr	r6, [sp, #32]
    4fbc:	2b00      	cmp	r3, #0
    4fbe:	d151      	bne.n	5064 <__udivmoddi4+0xb4>
    4fc0:	428a      	cmp	r2, r1
    4fc2:	4617      	mov	r7, r2
    4fc4:	d96d      	bls.n	50a2 <__udivmoddi4+0xf2>
    4fc6:	fab2 fe82 	clz	lr, r2
    4fca:	f1be 0f00 	cmp.w	lr, #0
    4fce:	d00b      	beq.n	4fe8 <__udivmoddi4+0x38>
    4fd0:	f1ce 0c20 	rsb	ip, lr, #32
    4fd4:	fa01 f50e 	lsl.w	r5, r1, lr
    4fd8:	fa20 fc0c 	lsr.w	ip, r0, ip
    4fdc:	fa02 f70e 	lsl.w	r7, r2, lr
    4fe0:	ea4c 0c05 	orr.w	ip, ip, r5
    4fe4:	fa00 f40e 	lsl.w	r4, r0, lr
    4fe8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    4fec:	0c25      	lsrs	r5, r4, #16
    4fee:	fbbc f8fa 	udiv	r8, ip, sl
    4ff2:	fa1f f987 	uxth.w	r9, r7
    4ff6:	fb0a cc18 	mls	ip, sl, r8, ip
    4ffa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    4ffe:	fb08 f309 	mul.w	r3, r8, r9
    5002:	42ab      	cmp	r3, r5
    5004:	d90a      	bls.n	501c <__udivmoddi4+0x6c>
    5006:	19ed      	adds	r5, r5, r7
    5008:	f108 32ff 	add.w	r2, r8, #4294967295
    500c:	f080 8123 	bcs.w	5256 <__udivmoddi4+0x2a6>
    5010:	42ab      	cmp	r3, r5
    5012:	f240 8120 	bls.w	5256 <__udivmoddi4+0x2a6>
    5016:	f1a8 0802 	sub.w	r8, r8, #2
    501a:	443d      	add	r5, r7
    501c:	1aed      	subs	r5, r5, r3
    501e:	b2a4      	uxth	r4, r4
    5020:	fbb5 f0fa 	udiv	r0, r5, sl
    5024:	fb0a 5510 	mls	r5, sl, r0, r5
    5028:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    502c:	fb00 f909 	mul.w	r9, r0, r9
    5030:	45a1      	cmp	r9, r4
    5032:	d909      	bls.n	5048 <__udivmoddi4+0x98>
    5034:	19e4      	adds	r4, r4, r7
    5036:	f100 33ff 	add.w	r3, r0, #4294967295
    503a:	f080 810a 	bcs.w	5252 <__udivmoddi4+0x2a2>
    503e:	45a1      	cmp	r9, r4
    5040:	f240 8107 	bls.w	5252 <__udivmoddi4+0x2a2>
    5044:	3802      	subs	r0, #2
    5046:	443c      	add	r4, r7
    5048:	eba4 0409 	sub.w	r4, r4, r9
    504c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    5050:	2100      	movs	r1, #0
    5052:	2e00      	cmp	r6, #0
    5054:	d061      	beq.n	511a <__udivmoddi4+0x16a>
    5056:	fa24 f40e 	lsr.w	r4, r4, lr
    505a:	2300      	movs	r3, #0
    505c:	6034      	str	r4, [r6, #0]
    505e:	6073      	str	r3, [r6, #4]
    5060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5064:	428b      	cmp	r3, r1
    5066:	d907      	bls.n	5078 <__udivmoddi4+0xc8>
    5068:	2e00      	cmp	r6, #0
    506a:	d054      	beq.n	5116 <__udivmoddi4+0x166>
    506c:	2100      	movs	r1, #0
    506e:	e886 0021 	stmia.w	r6, {r0, r5}
    5072:	4608      	mov	r0, r1
    5074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5078:	fab3 f183 	clz	r1, r3
    507c:	2900      	cmp	r1, #0
    507e:	f040 808e 	bne.w	519e <__udivmoddi4+0x1ee>
    5082:	42ab      	cmp	r3, r5
    5084:	d302      	bcc.n	508c <__udivmoddi4+0xdc>
    5086:	4282      	cmp	r2, r0
    5088:	f200 80fa 	bhi.w	5280 <__udivmoddi4+0x2d0>
    508c:	1a84      	subs	r4, r0, r2
    508e:	eb65 0503 	sbc.w	r5, r5, r3
    5092:	2001      	movs	r0, #1
    5094:	46ac      	mov	ip, r5
    5096:	2e00      	cmp	r6, #0
    5098:	d03f      	beq.n	511a <__udivmoddi4+0x16a>
    509a:	e886 1010 	stmia.w	r6, {r4, ip}
    509e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    50a2:	b912      	cbnz	r2, 50aa <__udivmoddi4+0xfa>
    50a4:	2701      	movs	r7, #1
    50a6:	fbb7 f7f2 	udiv	r7, r7, r2
    50aa:	fab7 fe87 	clz	lr, r7
    50ae:	f1be 0f00 	cmp.w	lr, #0
    50b2:	d134      	bne.n	511e <__udivmoddi4+0x16e>
    50b4:	1beb      	subs	r3, r5, r7
    50b6:	0c3a      	lsrs	r2, r7, #16
    50b8:	fa1f fc87 	uxth.w	ip, r7
    50bc:	2101      	movs	r1, #1
    50be:	fbb3 f8f2 	udiv	r8, r3, r2
    50c2:	0c25      	lsrs	r5, r4, #16
    50c4:	fb02 3318 	mls	r3, r2, r8, r3
    50c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    50cc:	fb0c f308 	mul.w	r3, ip, r8
    50d0:	42ab      	cmp	r3, r5
    50d2:	d907      	bls.n	50e4 <__udivmoddi4+0x134>
    50d4:	19ed      	adds	r5, r5, r7
    50d6:	f108 30ff 	add.w	r0, r8, #4294967295
    50da:	d202      	bcs.n	50e2 <__udivmoddi4+0x132>
    50dc:	42ab      	cmp	r3, r5
    50de:	f200 80d1 	bhi.w	5284 <__udivmoddi4+0x2d4>
    50e2:	4680      	mov	r8, r0
    50e4:	1aed      	subs	r5, r5, r3
    50e6:	b2a3      	uxth	r3, r4
    50e8:	fbb5 f0f2 	udiv	r0, r5, r2
    50ec:	fb02 5510 	mls	r5, r2, r0, r5
    50f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    50f4:	fb0c fc00 	mul.w	ip, ip, r0
    50f8:	45a4      	cmp	ip, r4
    50fa:	d907      	bls.n	510c <__udivmoddi4+0x15c>
    50fc:	19e4      	adds	r4, r4, r7
    50fe:	f100 33ff 	add.w	r3, r0, #4294967295
    5102:	d202      	bcs.n	510a <__udivmoddi4+0x15a>
    5104:	45a4      	cmp	ip, r4
    5106:	f200 80b8 	bhi.w	527a <__udivmoddi4+0x2ca>
    510a:	4618      	mov	r0, r3
    510c:	eba4 040c 	sub.w	r4, r4, ip
    5110:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    5114:	e79d      	b.n	5052 <__udivmoddi4+0xa2>
    5116:	4631      	mov	r1, r6
    5118:	4630      	mov	r0, r6
    511a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    511e:	f1ce 0420 	rsb	r4, lr, #32
    5122:	fa05 f30e 	lsl.w	r3, r5, lr
    5126:	fa07 f70e 	lsl.w	r7, r7, lr
    512a:	fa20 f804 	lsr.w	r8, r0, r4
    512e:	0c3a      	lsrs	r2, r7, #16
    5130:	fa25 f404 	lsr.w	r4, r5, r4
    5134:	ea48 0803 	orr.w	r8, r8, r3
    5138:	fbb4 f1f2 	udiv	r1, r4, r2
    513c:	ea4f 4518 	mov.w	r5, r8, lsr #16
    5140:	fb02 4411 	mls	r4, r2, r1, r4
    5144:	fa1f fc87 	uxth.w	ip, r7
    5148:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
    514c:	fb01 f30c 	mul.w	r3, r1, ip
    5150:	42ab      	cmp	r3, r5
    5152:	fa00 f40e 	lsl.w	r4, r0, lr
    5156:	d909      	bls.n	516c <__udivmoddi4+0x1bc>
    5158:	19ed      	adds	r5, r5, r7
    515a:	f101 30ff 	add.w	r0, r1, #4294967295
    515e:	f080 808a 	bcs.w	5276 <__udivmoddi4+0x2c6>
    5162:	42ab      	cmp	r3, r5
    5164:	f240 8087 	bls.w	5276 <__udivmoddi4+0x2c6>
    5168:	3902      	subs	r1, #2
    516a:	443d      	add	r5, r7
    516c:	1aeb      	subs	r3, r5, r3
    516e:	fa1f f588 	uxth.w	r5, r8
    5172:	fbb3 f0f2 	udiv	r0, r3, r2
    5176:	fb02 3310 	mls	r3, r2, r0, r3
    517a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    517e:	fb00 f30c 	mul.w	r3, r0, ip
    5182:	42ab      	cmp	r3, r5
    5184:	d907      	bls.n	5196 <__udivmoddi4+0x1e6>
    5186:	19ed      	adds	r5, r5, r7
    5188:	f100 38ff 	add.w	r8, r0, #4294967295
    518c:	d26f      	bcs.n	526e <__udivmoddi4+0x2be>
    518e:	42ab      	cmp	r3, r5
    5190:	d96d      	bls.n	526e <__udivmoddi4+0x2be>
    5192:	3802      	subs	r0, #2
    5194:	443d      	add	r5, r7
    5196:	1aeb      	subs	r3, r5, r3
    5198:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    519c:	e78f      	b.n	50be <__udivmoddi4+0x10e>
    519e:	f1c1 0720 	rsb	r7, r1, #32
    51a2:	fa22 f807 	lsr.w	r8, r2, r7
    51a6:	408b      	lsls	r3, r1
    51a8:	fa05 f401 	lsl.w	r4, r5, r1
    51ac:	ea48 0303 	orr.w	r3, r8, r3
    51b0:	fa20 fe07 	lsr.w	lr, r0, r7
    51b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    51b8:	40fd      	lsrs	r5, r7
    51ba:	ea4e 0e04 	orr.w	lr, lr, r4
    51be:	fbb5 f9fc 	udiv	r9, r5, ip
    51c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
    51c6:	fb0c 5519 	mls	r5, ip, r9, r5
    51ca:	fa1f f883 	uxth.w	r8, r3
    51ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
    51d2:	fb09 f408 	mul.w	r4, r9, r8
    51d6:	42ac      	cmp	r4, r5
    51d8:	fa02 f201 	lsl.w	r2, r2, r1
    51dc:	fa00 fa01 	lsl.w	sl, r0, r1
    51e0:	d908      	bls.n	51f4 <__udivmoddi4+0x244>
    51e2:	18ed      	adds	r5, r5, r3
    51e4:	f109 30ff 	add.w	r0, r9, #4294967295
    51e8:	d243      	bcs.n	5272 <__udivmoddi4+0x2c2>
    51ea:	42ac      	cmp	r4, r5
    51ec:	d941      	bls.n	5272 <__udivmoddi4+0x2c2>
    51ee:	f1a9 0902 	sub.w	r9, r9, #2
    51f2:	441d      	add	r5, r3
    51f4:	1b2d      	subs	r5, r5, r4
    51f6:	fa1f fe8e 	uxth.w	lr, lr
    51fa:	fbb5 f0fc 	udiv	r0, r5, ip
    51fe:	fb0c 5510 	mls	r5, ip, r0, r5
    5202:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
    5206:	fb00 f808 	mul.w	r8, r0, r8
    520a:	45a0      	cmp	r8, r4
    520c:	d907      	bls.n	521e <__udivmoddi4+0x26e>
    520e:	18e4      	adds	r4, r4, r3
    5210:	f100 35ff 	add.w	r5, r0, #4294967295
    5214:	d229      	bcs.n	526a <__udivmoddi4+0x2ba>
    5216:	45a0      	cmp	r8, r4
    5218:	d927      	bls.n	526a <__udivmoddi4+0x2ba>
    521a:	3802      	subs	r0, #2
    521c:	441c      	add	r4, r3
    521e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    5222:	eba4 0408 	sub.w	r4, r4, r8
    5226:	fba0 8902 	umull	r8, r9, r0, r2
    522a:	454c      	cmp	r4, r9
    522c:	46c6      	mov	lr, r8
    522e:	464d      	mov	r5, r9
    5230:	d315      	bcc.n	525e <__udivmoddi4+0x2ae>
    5232:	d012      	beq.n	525a <__udivmoddi4+0x2aa>
    5234:	b156      	cbz	r6, 524c <__udivmoddi4+0x29c>
    5236:	ebba 030e 	subs.w	r3, sl, lr
    523a:	eb64 0405 	sbc.w	r4, r4, r5
    523e:	fa04 f707 	lsl.w	r7, r4, r7
    5242:	40cb      	lsrs	r3, r1
    5244:	431f      	orrs	r7, r3
    5246:	40cc      	lsrs	r4, r1
    5248:	6037      	str	r7, [r6, #0]
    524a:	6074      	str	r4, [r6, #4]
    524c:	2100      	movs	r1, #0
    524e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5252:	4618      	mov	r0, r3
    5254:	e6f8      	b.n	5048 <__udivmoddi4+0x98>
    5256:	4690      	mov	r8, r2
    5258:	e6e0      	b.n	501c <__udivmoddi4+0x6c>
    525a:	45c2      	cmp	sl, r8
    525c:	d2ea      	bcs.n	5234 <__udivmoddi4+0x284>
    525e:	ebb8 0e02 	subs.w	lr, r8, r2
    5262:	eb69 0503 	sbc.w	r5, r9, r3
    5266:	3801      	subs	r0, #1
    5268:	e7e4      	b.n	5234 <__udivmoddi4+0x284>
    526a:	4628      	mov	r0, r5
    526c:	e7d7      	b.n	521e <__udivmoddi4+0x26e>
    526e:	4640      	mov	r0, r8
    5270:	e791      	b.n	5196 <__udivmoddi4+0x1e6>
    5272:	4681      	mov	r9, r0
    5274:	e7be      	b.n	51f4 <__udivmoddi4+0x244>
    5276:	4601      	mov	r1, r0
    5278:	e778      	b.n	516c <__udivmoddi4+0x1bc>
    527a:	3802      	subs	r0, #2
    527c:	443c      	add	r4, r7
    527e:	e745      	b.n	510c <__udivmoddi4+0x15c>
    5280:	4608      	mov	r0, r1
    5282:	e708      	b.n	5096 <__udivmoddi4+0xe6>
    5284:	f1a8 0802 	sub.w	r8, r8, #2
    5288:	443d      	add	r5, r7
    528a:	e72b      	b.n	50e4 <__udivmoddi4+0x134>

0000528c <__aeabi_idiv0>:
    528c:	4770      	bx	lr
    528e:	bf00      	nop

00005290 <__libc_init_array>:
    5290:	b570      	push	{r4, r5, r6, lr}
    5292:	4e0d      	ldr	r6, [pc, #52]	; (52c8 <__libc_init_array+0x38>)
    5294:	4c0d      	ldr	r4, [pc, #52]	; (52cc <__libc_init_array+0x3c>)
    5296:	1ba4      	subs	r4, r4, r6
    5298:	10a4      	asrs	r4, r4, #2
    529a:	2500      	movs	r5, #0
    529c:	42a5      	cmp	r5, r4
    529e:	d109      	bne.n	52b4 <__libc_init_array+0x24>
    52a0:	4e0b      	ldr	r6, [pc, #44]	; (52d0 <__libc_init_array+0x40>)
    52a2:	4c0c      	ldr	r4, [pc, #48]	; (52d4 <__libc_init_array+0x44>)
    52a4:	f000 fa1a 	bl	56dc <_init>
    52a8:	1ba4      	subs	r4, r4, r6
    52aa:	10a4      	asrs	r4, r4, #2
    52ac:	2500      	movs	r5, #0
    52ae:	42a5      	cmp	r5, r4
    52b0:	d105      	bne.n	52be <__libc_init_array+0x2e>
    52b2:	bd70      	pop	{r4, r5, r6, pc}
    52b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    52b8:	4798      	blx	r3
    52ba:	3501      	adds	r5, #1
    52bc:	e7ee      	b.n	529c <__libc_init_array+0xc>
    52be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    52c2:	4798      	blx	r3
    52c4:	3501      	adds	r5, #1
    52c6:	e7f2      	b.n	52ae <__libc_init_array+0x1e>
    52c8:	000056e8 	.word	0x000056e8
    52cc:	000056e8 	.word	0x000056e8
    52d0:	000056e8 	.word	0x000056e8
    52d4:	000056ec 	.word	0x000056ec

000052d8 <memset>:
    52d8:	4402      	add	r2, r0
    52da:	4603      	mov	r3, r0
    52dc:	4293      	cmp	r3, r2
    52de:	d100      	bne.n	52e2 <memset+0xa>
    52e0:	4770      	bx	lr
    52e2:	f803 1b01 	strb.w	r1, [r3], #1
    52e6:	e7f9      	b.n	52dc <memset+0x4>
    52e8:	682f2e2e 	.word	0x682f2e2e
    52ec:	732f6c61 	.word	0x732f6c61
    52f0:	682f6372 	.word	0x682f6372
    52f4:	615f6c61 	.word	0x615f6c61
    52f8:	735f6364 	.word	0x735f6364
    52fc:	2e636e79 	.word	0x2e636e79
    5300:	00000063 	.word	0x00000063
    5304:	682f2e2e 	.word	0x682f2e2e
    5308:	732f6c61 	.word	0x732f6c61
    530c:	682f6372 	.word	0x682f6372
    5310:	635f6c61 	.word	0x635f6c61
    5314:	72656d61 	.word	0x72656d61
    5318:	73615f61 	.word	0x73615f61
    531c:	2e636e79 	.word	0x2e636e79
    5320:	00000063 	.word	0x00000063
    5324:	682f2e2e 	.word	0x682f2e2e
    5328:	732f6c61 	.word	0x732f6c61
    532c:	682f6372 	.word	0x682f6372
    5330:	6d5f6c61 	.word	0x6d5f6c61
    5334:	735f6963 	.word	0x735f6963
    5338:	2e636e79 	.word	0x2e636e79
    533c:	00000063 	.word	0x00000063
    5340:	682f2e2e 	.word	0x682f2e2e
    5344:	732f6c61 	.word	0x732f6c61
    5348:	682f6372 	.word	0x682f6372
    534c:	705f6c61 	.word	0x705f6c61
    5350:	632e6d77 	.word	0x632e6d77
    5354:	00000000 	.word	0x00000000
    5358:	682f2e2e 	.word	0x682f2e2e
    535c:	732f6c61 	.word	0x732f6c61
    5360:	682f6372 	.word	0x682f6372
    5364:	745f6c61 	.word	0x745f6c61
    5368:	72656d69 	.word	0x72656d69
    536c:	0000632e 	.word	0x0000632e
    5370:	682f2e2e 	.word	0x682f2e2e
    5374:	732f6c61 	.word	0x732f6c61
    5378:	682f6372 	.word	0x682f6372
    537c:	755f6c61 	.word	0x755f6c61
    5380:	74726173 	.word	0x74726173
    5384:	7973615f 	.word	0x7973615f
    5388:	632e636e 	.word	0x632e636e
    538c:	00000000 	.word	0x00000000
    5390:	682f2e2e 	.word	0x682f2e2e
    5394:	752f6c61 	.word	0x752f6c61
    5398:	736c6974 	.word	0x736c6974
    539c:	6372732f 	.word	0x6372732f
    53a0:	6974752f 	.word	0x6974752f
    53a4:	6c5f736c 	.word	0x6c5f736c
    53a8:	2e747369 	.word	0x2e747369
    53ac:	00000063 	.word	0x00000063
    53b0:	682f2e2e 	.word	0x682f2e2e
    53b4:	752f6c61 	.word	0x752f6c61
    53b8:	736c6974 	.word	0x736c6974
    53bc:	6372732f 	.word	0x6372732f
    53c0:	6974752f 	.word	0x6974752f
    53c4:	725f736c 	.word	0x725f736c
    53c8:	62676e69 	.word	0x62676e69
    53cc:	65666675 	.word	0x65666675
    53d0:	00632e72 	.word	0x00632e72

000053d4 <_adcs>:
    53d4:	00000000 00000018 00001800 00000000     ................
	...
    53ec:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    53fc:	632e6364 00000000                       dc.c....

00005404 <_cfgs>:
    5404:	00205000 0a000000 00000000 00000000     .P .............
	...

00005504 <_map>:
    5504:	00000006 00000036 00000007 00000037     ....6.......7...
    5514:	00000009 00000019 0000000e 0000002e     ................
    5524:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    5534:	632e6369 00000000 682f2e2e 732f6c70     ic.c....../hpl/s
    5544:	2f636864 5f6c7068 63686473 0000632e     dhc/hpl_sdhc.c..
    5554:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    5564:	43000000 43000400                       ...C...C

0000556c <_usarts>:
    556c:	00000005 40100004 00030000 00700002     .......@......p.
    557c:	0000ff58 00000000                       X.......

00005584 <_i2cms>:
	...

0000559c <_i2css>:
	...

000055ac <sercomspi_regs>:
	...
    55c0:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    55d0:	65735f6c 6d6f6372 0000632e 40003800     l_sercom.c...8.@
    55e0:	40003c00 4101a000 4101c000 42001400     .<.@...A...A...B
    55f0:	42001800 682f2e2e 742f6c70 70682f63     ...B../hpl/tc/hp
    5600:	63745f6c 0000632e 682f2e2e 692f6c61     l_tc.c..../hal/i
    5610:	756c636e 682f6564 635f6c61 72656d61     nclude/hal_camer
    5620:	73615f61 2e636e79 00000068              a_async.h...

0000562c <sd_mmc_trans_units>:
    562c:	0000000a 00000064 000003e8 00002710     ....d........'..
	...

00005648 <sd_trans_multipliers>:
    5648:	00000000 0000000a 0000000c 0000000d     ................
    5658:	0000000f 00000014 00000019 0000001e     ................
    5668:	00000023 00000028 0000002d 00000032     #...(...-...2...
    5678:	00000037 0000003c 00000046 00000050     7...<...F...P...

00005688 <mmc_trans_multipliers>:
    5688:	00000000 0000000a 0000000c 0000000d     ................
    5698:	0000000f 00000014 0000001a 0000001e     ................
    56a8:	00000023 00000028 0000002d 00000034     #...(...-...4...
    56b8:	00000037 0000003c 00000046 00000050     7...<...F...P...
    56c8:	732f2e2e 6d6d5f64 64732f63 636d6d5f     ../sd_mmc/sd_mmc
    56d8:	0000632e                                .c..

000056dc <_init>:
    56dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56de:	bf00      	nop
    56e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    56e2:	bc08      	pop	{r3}
    56e4:	469e      	mov	lr, r3
    56e6:	4770      	bx	lr

000056e8 <__init_array_start>:
    56e8:	00000289 	.word	0x00000289

000056ec <_fini>:
    56ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56ee:	bf00      	nop
    56f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    56f2:	bc08      	pop	{r3}
    56f4:	469e      	mov	lr, r3
    56f6:	4770      	bx	lr

000056f8 <__fini_array_start>:
    56f8:	00000265 	.word	0x00000265
