["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Controller.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen$delayedInit$body.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/HalfAdder$$anon$1.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Counter$$anon$2.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FourBitAdder$$anon$3.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ShiftRegister.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ReadSerial$$anon$4.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FourBitAdder.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/HalfAdder.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/basicadder/BasicAdder.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Counter.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FullAdder.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ShiftRegister$$anon$3.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen$.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FullAdder$$anon$2.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ReadSerial.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Controller$$anon$1.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/classes/basicadder/BasicAdder$$anon$1.class","/import/home/jauch/ADSProject/01_warm-up/target/scala-2.12/zinc/inc_compile_2.12.zip"]]