--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1596 paths analyzed, 378 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.379ns.
--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_24 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_24 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_24
    SLICE_X13Y32.A1      net (fanout=2)        0.748   tester/M_ctr_q[24]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.416ns logic, 2.928ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_23 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_23 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_23
    SLICE_X9Y34.D1       net (fanout=2)        0.740   tester/M_buffer_q[23]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.416ns logic, 2.798ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_26 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_26 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_26
    SLICE_X13Y32.A2      net (fanout=5)        0.567   tester/M_ctr_q[26]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.416ns logic, 2.747ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_28 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.717 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_28 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   tester/M_ctr_q[28]
                                                       tester/M_ctr_q_28
    SLICE_X13Y32.A4      net (fanout=5)        0.503   tester/M_ctr_q[28]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.416ns logic, 2.683ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_15 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_15 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   tester/M_buffer_q[15]
                                                       tester/M_buffer_q_15
    SLICE_X9Y32.D1       net (fanout=2)        0.740   tester/M_buffer_q[15]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.416ns logic, 2.609ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_21 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_21 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_21
    SLICE_X9Y34.D2       net (fanout=2)        0.539   tester/M_buffer_q[21]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.416ns logic, 2.597ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_22 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_22 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_22
    SLICE_X9Y34.D4       net (fanout=2)        0.506   tester/M_buffer_q[22]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.416ns logic, 2.564ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  15.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_27 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_27 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_27
    SLICE_X13Y32.A3      net (fanout=5)        0.382   tester/M_ctr_q[27]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.416ns logic, 2.562ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_18 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_18 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   tester/M_buffer_q[19]
                                                       tester/M_buffer_q_18
    SLICE_X9Y34.D5       net (fanout=2)        0.428   tester/M_buffer_q[18]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.416ns logic, 2.486ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_20 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.686 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_20 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_20
    SLICE_X9Y34.D3       net (fanout=2)        0.402   tester/M_buffer_q[20]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.416ns logic, 2.460ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_23 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.717 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_23 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_23
    SLICE_X9Y34.D1       net (fanout=2)        0.740   tester/M_buffer_q[23]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X9Y30.C2       net (fanout=2)        0.535   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.416ns logic, 2.446ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_17 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_17 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   tester/M_buffer_q[19]
                                                       tester/M_buffer_q_17
    SLICE_X9Y32.D6       net (fanout=2)        0.542   tester/M_buffer_q[17]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.416ns logic, 2.411ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_13 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_13 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   tester/M_buffer_q[15]
                                                       tester/M_buffer_q_13
    SLICE_X9Y32.D2       net (fanout=2)        0.539   tester/M_buffer_q[13]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.416ns logic, 2.408ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_19 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_19 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.DQ       Tcko                  0.525   tester/M_buffer_q[19]
                                                       tester/M_buffer_q_19
    SLICE_X9Y34.D6       net (fanout=2)        0.337   tester/M_buffer_q[19]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.416ns logic, 2.395ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_25 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_25 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_25
    SLICE_X13Y32.A5      net (fanout=2)        0.241   tester/M_ctr_q[25]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.416ns logic, 2.421ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_16 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_16 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   tester/M_buffer_q[19]
                                                       tester/M_buffer_q_16
    SLICE_X9Y32.D4       net (fanout=2)        0.484   tester/M_buffer_q[16]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.416ns logic, 2.353ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_12 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_12 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   tester/M_buffer_q[15]
                                                       tester/M_buffer_q_12
    SLICE_X9Y32.D3       net (fanout=2)        0.402   tester/M_buffer_q[12]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.416ns logic, 2.271ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_9 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.598 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_9 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.BQ       Tcko                  0.525   tester/M_buffer_q[11]
                                                       tester/M_buffer_q_9
    SLICE_X9Y30.B1       net (fanout=2)        1.154   tester/M_buffer_q[9]
    SLICE_X9Y30.B        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A5       net (fanout=1)        0.230   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>1
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.416ns logic, 2.271ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_15 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_15 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   tester/M_buffer_q[15]
                                                       tester/M_buffer_q_15
    SLICE_X9Y32.D1       net (fanout=2)        0.740   tester/M_buffer_q[15]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X9Y30.C2       net (fanout=2)        0.535   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.416ns logic, 2.257ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_21 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.717 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_21 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_21
    SLICE_X9Y34.D2       net (fanout=2)        0.539   tester/M_buffer_q[21]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X9Y30.C2       net (fanout=2)        0.535   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.416ns logic, 2.245ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_24 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_24 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_24
    SLICE_X13Y32.A1      net (fanout=2)        0.748   tester/M_ctr_q[24]
    SLICE_X13Y32.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>5
    SLICE_X13Y28.B1      net (fanout=1)        1.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X13Y28.A5      net (fanout=2)        0.235   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.416ns logic, 2.218ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_22 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.717 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_22 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.525   tester/M_buffer_q[23]
                                                       tester/M_buffer_q_22
    SLICE_X9Y34.D4       net (fanout=2)        0.506   tester/M_buffer_q[22]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X9Y30.C2       net (fanout=2)        0.535   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.416ns logic, 2.212ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_28 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.686 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_28 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   tester/M_ctr_q[28]
                                                       tester/M_ctr_q_28
    SLICE_X9Y32.A4       net (fanout=5)        1.015   tester/M_ctr_q[28]
    SLICE_X9Y32.A        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_states_q_FSM_FFd2-In1
    SLICE_X13Y28.A3      net (fanout=1)        1.447   tester/M_states_q_FSM_FFd2-In1
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.157ns logic, 2.462ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_20 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.629 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_20 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_20
    SLICE_X13Y31.A1      net (fanout=2)        0.748   tester/M_ctr_q[20]
    SLICE_X13Y31.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>3
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B6      net (fanout=1)        0.541   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>3
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.416ns logic, 2.234ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_9 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.629 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_9 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   tester/M_ctr_q[11]
                                                       tester/M_ctr_q_9
    SLICE_X13Y28.D1      net (fanout=2)        0.747   tester/M_ctr_q[9]
    SLICE_X13Y28.D       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>2
    SLICE_X13Y28.B2      net (fanout=1)        0.543   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>1
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.416ns logic, 2.235ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_18 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.629 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_18 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   tester/M_ctr_q[19]
                                                       tester/M_ctr_q_18
    SLICE_X13Y31.A6      net (fanout=2)        0.745   tester/M_ctr_q[18]
    SLICE_X13Y31.A       Tilo                  0.259   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>3
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>4
    SLICE_X13Y28.B6      net (fanout=1)        0.541   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>3
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.416ns logic, 2.231ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_11 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.629 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_11 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   tester/M_ctr_q[11]
                                                       tester/M_ctr_q_11
    SLICE_X13Y28.D2      net (fanout=2)        0.737   tester/M_ctr_q[11]
    SLICE_X13Y28.D       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>2
    SLICE_X13Y28.B2      net (fanout=1)        0.543   tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>1
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.416ns logic, 2.225ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  16.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_5 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_5 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.525   tester/M_ctr_q[7]
                                                       tester/M_ctr_q_5
    SLICE_X13Y28.C1      net (fanout=2)        0.901   tester/M_ctr_q[5]
    SLICE_X13Y28.C       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>1
    SLICE_X13Y28.B4      net (fanout=1)        0.352   tester/M_ctr_q[28]_GND_3_o_equal_17_o[28]
    SLICE_X13Y28.B       Tilo                  0.259   tester/M_states_q_FSM_FFd2
                                                       tester/M_ctr_q[28]_GND_3_o_equal_17_o<28>6
    SLICE_X9Y30.C5       net (fanout=2)        0.945   tester/M_ctr_q[28]_GND_3_o_equal_17_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.416ns logic, 2.198ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_14 (FF)
  Destination:          tester/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_14 to tester/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   tester/M_buffer_q[15]
                                                       tester/M_buffer_q_14
    SLICE_X9Y32.D5       net (fanout=2)        0.245   tester/M_buffer_q[14]
    SLICE_X9Y32.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A1       net (fanout=1)        0.982   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>2
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X13Y28.A6      net (fanout=2)        0.887   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X13Y28.CLK     Tas                   0.373   tester/M_states_q_FSM_FFd2
                                                       tester/M_states_q_FSM_FFd2-In2
                                                       tester/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.416ns logic, 2.114ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_buffer_q_18 (FF)
  Destination:          tester/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.717 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_buffer_q_18 to tester/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   tester/M_buffer_q[19]
                                                       tester/M_buffer_q_18
    SLICE_X9Y34.D5       net (fanout=2)        0.428   tester/M_buffer_q[18]
    SLICE_X9Y34.D        Tilo                  0.259   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>4
    SLICE_X9Y30.A4       net (fanout=1)        1.171   tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>3
    SLICE_X9Y30.A        Tilo                  0.259   M_states_q_FSM_FFd1
                                                       tester/M_buffer_q[25]_GND_3_o_equal_12_o<25>5
    SLICE_X9Y30.C2       net (fanout=2)        0.535   tester/M_buffer_q[25]_GND_3_o_equal_12_o
    SLICE_X9Y30.CLK      Tas                   0.373   M_states_q_FSM_FFd1
                                                       tester/M_states_q_FSM_FFd1-In3
                                                       tester/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.416ns logic, 2.134ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_0/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_1/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_2/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_3/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_4/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_5/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_6/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_7/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_8/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_9/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_10/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_11/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_12/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_13/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_14/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_15/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_16/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_17/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_18/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_19/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_20/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_21/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_22/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_23/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_24/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_25/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_26/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_27/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[28]/CLK
  Logical resource: tester/M_ctr_q_28/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.379|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1596 paths, 0 nets, and 237 connections

Design statistics:
   Minimum period:   4.379ns{1}   (Maximum frequency: 228.363MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 20 03:48:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



