/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 64 216 240 232)
	(text "INPUT" (rect 133 0 174 11)(font "Arial" (font_size 6)))
	(text "pin_name1" (rect 9 0 83 14)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 160 18)(font "Arial" (font_size 6)))
)
(symbol
	(rect 448 160 864 752)
	(text "wpa2" (rect 193 -1 244 17)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 576 41 590)(font "Arial" ))
	(port
		(pt 0 112)
		(input)
		(text "altpll_areset_conduit_export" (rect 0 0 264 16)(font "Arial" (font_size 8)))
		(text "altpll_areset_conduit_export" (rect 4 101 268 117)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 176 112))
	)
	(port
		(pt 0 232)
		(input)
		(text "clk_clk" (rect 0 0 66 16)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 221 70 237)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 176 232))
	)
	(port
		(pt 0 480)
		(input)
		(text "read_export[31..0]" (rect 0 0 169 16)(font "Arial" (font_size 8)))
		(text "read_export[31..0]" (rect 4 469 173 485)(font "Arial" (font_size 8)))
		(line (pt 0 480)(pt 176 480)(line_width 3))
	)
	(port
		(pt 0 520)
		(input)
		(text "reset_reset_n" (rect 0 0 122 16)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 509 126 525)(font "Arial" (font_size 8)))
		(line (pt 0 520)(pt 176 520))
	)
	(port
		(pt 0 72)
		(output)
		(text "address_export[7..0]" (rect 0 0 188 16)(font "Arial" (font_size 8)))
		(text "address_export[7..0]" (rect 4 61 192 77)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 176 72)(line_width 3))
	)
	(port
		(pt 0 152)
		(output)
		(text "altpll_locked_conduit_export" (rect 0 0 264 16)(font "Arial" (font_size 8)))
		(text "altpll_locked_conduit_export" (rect 4 141 268 157)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 176 152))
	)
	(port
		(pt 0 192)
		(output)
		(text "altpll_phasedone_conduit_export" (rect 0 0 292 16)(font "Arial" (font_size 8)))
		(text "altpll_phasedone_conduit_export" (rect 4 181 296 197)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 176 192))
	)
	(port
		(pt 0 312)
		(output)
		(text "ram_wire_addr[11..0]" (rect 0 0 188 16)(font "Arial" (font_size 8)))
		(text "ram_wire_addr[11..0]" (rect 4 301 192 317)(font "Arial" (font_size 8)))
		(line (pt 0 312)(pt 176 312)(line_width 3))
	)
	(port
		(pt 0 328)
		(output)
		(text "ram_wire_ba[1..0]" (rect 0 0 160 16)(font "Arial" (font_size 8)))
		(text "ram_wire_ba[1..0]" (rect 4 317 164 333)(font "Arial" (font_size 8)))
		(line (pt 0 328)(pt 176 328)(line_width 3))
	)
	(port
		(pt 0 344)
		(output)
		(text "ram_wire_cas_n" (rect 0 0 132 16)(font "Arial" (font_size 8)))
		(text "ram_wire_cas_n" (rect 4 333 136 349)(font "Arial" (font_size 8)))
		(line (pt 0 344)(pt 176 344))
	)
	(port
		(pt 0 360)
		(output)
		(text "ram_wire_cke" (rect 0 0 113 16)(font "Arial" (font_size 8)))
		(text "ram_wire_cke" (rect 4 349 117 365)(font "Arial" (font_size 8)))
		(line (pt 0 360)(pt 176 360))
	)
	(port
		(pt 0 376)
		(output)
		(text "ram_wire_cs_n" (rect 0 0 122 16)(font "Arial" (font_size 8)))
		(text "ram_wire_cs_n" (rect 4 365 126 381)(font "Arial" (font_size 8)))
		(line (pt 0 376)(pt 176 376))
	)
	(port
		(pt 0 408)
		(output)
		(text "ram_wire_dqm[1..0]" (rect 0 0 169 16)(font "Arial" (font_size 8)))
		(text "ram_wire_dqm[1..0]" (rect 4 397 173 413)(font "Arial" (font_size 8)))
		(line (pt 0 408)(pt 176 408)(line_width 3))
	)
	(port
		(pt 0 424)
		(output)
		(text "ram_wire_ras_n" (rect 0 0 132 16)(font "Arial" (font_size 8)))
		(text "ram_wire_ras_n" (rect 4 413 136 429)(font "Arial" (font_size 8)))
		(line (pt 0 424)(pt 176 424))
	)
	(port
		(pt 0 440)
		(output)
		(text "ram_wire_we_n" (rect 0 0 122 16)(font "Arial" (font_size 8)))
		(text "ram_wire_we_n" (rect 4 429 126 445)(font "Arial" (font_size 8)))
		(line (pt 0 440)(pt 176 440))
	)
	(port
		(pt 0 560)
		(output)
		(text "write_export[31..0]" (rect 0 0 179 16)(font "Arial" (font_size 8)))
		(text "write_export[31..0]" (rect 4 549 183 565)(font "Arial" (font_size 8)))
		(line (pt 0 560)(pt 176 560)(line_width 3))
	)
	(port
		(pt 0 272)
		(bidir)
		(text "control_export[7..0]" (rect 0 0 188 16)(font "Arial" (font_size 8)))
		(text "control_export[7..0]" (rect 4 261 192 277)(font "Arial" (font_size 8)))
		(line (pt 0 272)(pt 176 272)(line_width 3))
	)
	(port
		(pt 0 392)
		(bidir)
		(text "ram_wire_dq[15..0]" (rect 0 0 169 16)(font "Arial" (font_size 8)))
		(text "ram_wire_dq[15..0]" (rect 4 381 173 397)(font "Arial" (font_size 8)))
		(line (pt 0 392)(pt 176 392)(line_width 3))
	)
	(drawing
		(text "address" (rect 130 43 204 60)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 67 230 81)(font "Arial" (color 0 0 0)))
		(text "altpll_areset_conduit" (rect 56 83 279 100)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 107 230 121)(font "Arial" (color 0 0 0)))
		(text "altpll_locked_conduit" (rect 56 123 279 140)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 147 230 161)(font "Arial" (color 0 0 0)))
		(text "altpll_phasedone_conduit" (rect 30 163 284 180)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 187 230 201)(font "Arial" (color 0 0 0)))
		(text "clk" (rect 161 203 192 220)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 181 227 205 241)(font "Arial" (color 0 0 0)))
		(text "control" (rect 138 243 212 260)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 267 230 281)(font "Arial" (color 0 0 0)))
		(text "ram_wire" (rect 121 283 205 300)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "addr" (rect 181 307 214 321)(font "Arial" (color 0 0 0)))
		(text "ba" (rect 181 323 197 337)(font "Arial" (color 0 0 0)))
		(text "cas_n" (rect 181 339 222 353)(font "Arial" (color 0 0 0)))
		(text "cke" (rect 181 355 205 369)(font "Arial" (color 0 0 0)))
		(text "cs_n" (rect 181 371 214 385)(font "Arial" (color 0 0 0)))
		(text "dq" (rect 181 387 197 401)(font "Arial" (color 0 0 0)))
		(text "dqm" (rect 181 403 205 417)(font "Arial" (color 0 0 0)))
		(text "ras_n" (rect 181 419 222 433)(font "Arial" (color 0 0 0)))
		(text "we_n" (rect 181 435 214 449)(font "Arial" (color 0 0 0)))
		(text "read" (rect 151 451 193 468)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 475 230 489)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 147 491 200 508)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 181 515 238 529)(font "Arial" (color 0 0 0)))
		(text "write" (rect 148 531 201 548)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 181 555 230 569)(font "Arial" (color 0 0 0)))
		(text " wpa2 " (rect 392 576 441 590)(font "Arial" ))
		(line (pt 176 32)(pt 240 32))
		(line (pt 240 32)(pt 240 576))
		(line (pt 176 576)(pt 240 576))
		(line (pt 176 32)(pt 176 576))
		(line (pt 177 52)(pt 177 76))
		(line (pt 178 52)(pt 178 76))
		(line (pt 177 92)(pt 177 116))
		(line (pt 178 92)(pt 178 116))
		(line (pt 177 132)(pt 177 156))
		(line (pt 178 132)(pt 178 156))
		(line (pt 177 172)(pt 177 196))
		(line (pt 178 172)(pt 178 196))
		(line (pt 177 212)(pt 177 236))
		(line (pt 178 212)(pt 178 236))
		(line (pt 177 252)(pt 177 276))
		(line (pt 178 252)(pt 178 276))
		(line (pt 177 292)(pt 177 444))
		(line (pt 178 292)(pt 178 444))
		(line (pt 177 460)(pt 177 484))
		(line (pt 178 460)(pt 178 484))
		(line (pt 177 500)(pt 177 524))
		(line (pt 178 500)(pt 178 524))
		(line (pt 177 540)(pt 177 564))
		(line (pt 178 540)(pt 178 564))
		(line (pt 0 0)(pt 416 0))
		(line (pt 416 0)(pt 416 592))
		(line (pt 0 592)(pt 416 592))
		(line (pt 0 0)(pt 0 592))
	)
)
