$date
	Thu Nov 13 16:40:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2_tb $end
$var wire 64 ! l_out [63:0] $end
$var parameter 32 " N $end
$var reg 64 # l_in0 [63:0] $end
$var reg 64 $ l_in1 [63:0] $end
$var reg 1 % l_s $end
$scope module dut $end
$var wire 64 & i_in0 [63:0] $end
$var wire 64 ' i_in1 [63:0] $end
$var wire 1 % i_s $end
$var wire 64 ( o_out [63:0] $end
$var parameter 32 ) N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 )
b1000000 "
$end
#0
$dumpvars
b1001000110100010101100111100010010000101010111100110111101111 (
b1111111011011100101110100000100110000111011001010100001100100001 '
b1001000110100010101100111100010010000101010111100110111101111 &
0%
b1111111011011100101110100000100110000111011001010100001100100001 $
b1001000110100010101100111100010010000101010111100110111101111 #
b1001000110100010101100111100010010000101010111100110111101111 !
$end
#10
b1111111011011100101110100000100110000111011001010100001100100001 !
b1111111011011100101110100000100110000111011001010100001100100001 (
1%
#20
b0 !
b0 (
0%
b1111111111111111111111111111111111111111111111111111111111111111 $
b1111111111111111111111111111111111111111111111111111111111111111 '
b0 #
b0 &
#30
b1111111111111111111111111111111111111111111111111111111111111111 !
b1111111111111111111111111111111111111111111111111111111111111111 (
1%
#40
