module mux4X1
#(parameter width = 4)
(input logic [width-1:0] i0, i1, i2, i3,input logic [1:0] s,output logic [width-1:0] y);
	always_comb
	case (s)
		0: y = i0;
		1: y = i1;
		2: y = i2;
		3: y = i3;
	endcase
endmodule

module Ex10(input logic[2:0] i,output logic y);
		mux4X1 m(~i[0],i[0],1,0,{i[2],i[1]},y); 
endmodule
/*
	i0 = !c
	i1 = c
	i2 = 1
	i3 = 0
*/