{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702335968549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702335968549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 18:06:08 2023 " "Processing started: Mon Dec 11 18:06:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702335968549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335968549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335968549 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702335968869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdpdc_ram/tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdpdc_ram/tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDPDC_RAM-rtl " "Found design unit 1: TDPDC_RAM-rtl" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975948 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDPDC_RAM " "Found entity 1: TDPDC_RAM" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc/max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc/max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975949 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver/seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_driver/seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg " "Found design unit 1: seven_seg_driver_pkg" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj_4-qq " "Found design unit 1: proj_4-qq" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975952 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj_4 " "Found entity 1: proj_4" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/sync_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/sync_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_stage-sync " "Found design unit 1: sync_stage-sync" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975954 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_stage " "Found entity 1: sync_stage" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/gray_to_binary_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/gray_to_binary_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rtl " "Found design unit 1: gray_to_bin-rtl" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975955 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/binary_to_gray_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/binary_to_gray_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rtl " "Found design unit 1: bin_to_gray-rtl" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975956 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_4_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file proj_4_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj_4_pkg " "Found design unit 1: proj_4_pkg" {  } { { "proj_4_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "producer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file producer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 producer-behavior " "Found design unit 1: producer-behavior" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975959 ""} { "Info" "ISGN_ENTITY_NAME" "1 producer " "Found entity 1: producer" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702335975959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335975959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_4 " "Elaborating entity \"proj_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702335975990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_b proj_4.vhd(27) " "Verilog HDL or VHDL warning at proj_4.vhd(27): object \"data_b\" assigned a value but never read" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702335975991 "|proj_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head_ptr_b proj_4.vhd(30) " "Verilog HDL or VHDL warning at proj_4.vhd(30): object \"head_ptr_b\" assigned a value but never read" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702335975991 "|proj_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tail_ptr_b proj_4.vhd(30) " "VHDL Signal Declaration warning at proj_4.vhd(30): used implicit default value for signal \"tail_ptr_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702335975992 "|proj_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "producer producer:adc_control " "Elaborating entity \"producer\" for hierarchy \"producer:adc_control\"" {  } { { "proj_4.vhd" "adc_control" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976001 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state producer.vhd(110) " "VHDL Process Statement warning at producer.vhd(110): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702335976003 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.advance_and_store producer.vhd(110) " "Inferred latch for \"next_state.advance_and_store\" at producer.vhd(110)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335976003 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_for_head_advance producer.vhd(110) " "Inferred latch for \"next_state.wait_for_head_advance\" at producer.vhd(110)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335976003 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_for_eoc producer.vhd(110) " "Inferred latch for \"next_state.wait_for_eoc\" at producer.vhd(110)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335976003 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start producer.vhd(110) " "Inferred latch for \"next_state.start\" at producer.vhd(110)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335976003 "|proj_4|producer:adc_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max10_adc producer:adc_control\|max10_adc:ADC " "Elaborating entity \"max10_adc\" for hierarchy \"producer:adc_control\|max10_adc:ADC\"" {  } { { "producer.vhd" "ADC" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_stage sync_stage:a_to_b_sync " "Elaborating entity \"sync_stage\" for hierarchy \"sync_stage:a_to_b_sync\"" {  } { { "proj_4.vhd" "a_to_b_sync" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_gray sync_stage:a_to_b_sync\|bin_to_gray:b2g " "Elaborating entity \"bin_to_gray\" for hierarchy \"sync_stage:a_to_b_sync\|bin_to_gray:b2g\"" {  } { { "Sync_parts/sync_stage.vhd" "b2g" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_to_bin sync_stage:a_to_b_sync\|gray_to_bin:g2b " "Elaborating entity \"gray_to_bin\" for hierarchy \"sync_stage:a_to_b_sync\|gray_to_bin:g2b\"" {  } { { "Sync_parts/sync_stage.vhd" "g2b" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDPDC_RAM TDPDC_RAM:RAM " "Elaborating entity \"TDPDC_RAM\" for hierarchy \"TDPDC_RAM:RAM\"" {  } { { "proj_4.vhd" "RAM" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976015 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702335976483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702335976628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702335976628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702335976659 "|proj_4|clock_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702335976659 "|proj_4|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_10 " "No output dependent on input pin \"clock_10\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702335976659 "|proj_4|clock_10"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702335976659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702335976659 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702335976659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702335976659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702335976676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 18:06:16 2023 " "Processing ended: Mon Dec 11 18:06:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702335976676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702335976676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702335976676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702335976676 ""}
