{
    "version": "0.1",
    "iter": "1",
    "plusargs": {
        "+UVM_MAX_QUIT_COUNT": "1",
        "+UVM_VERBOSITY": "UVM_NONE",
        "+UVM_TIMEOUT": "200000000000",
        "+k_targ_src_id_chk_en": "1",
        "+chiaiu_scb_en": "1",
        "+ioaiu_scb_en": "1",
        "+dce_scb_en": "1",
        "+dmi_scb_en": "1",
        "+dii_scb_en": "1",
        "+dve_scb_en": "1",
        "+legato_scb_dis": "1",
        "+EN_FSYS_SCB": "1",
        "+FSYS_TIME_DECAY": "550000000",
        "chi_snps_fcov_en": "1",
        "+k_coh_noncoh_collision": "1",
        "+is_dve_dtwdbg_reader": 0,
        "+k_ace_slave_read_data_interleave_dis": "1",
        "+k_timeout": "1500000",
        "+wt_expected_end_state": "70",
        "+wt_legal_end_state_with_sf": "30",
        "+use_sw_crdt_mgr_cls": "1",
        "+wt_legal_end_state_without_sf": "0"
    },
    "defines": "ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,CHI_SUBSYS_COVER_ON,FSYS_COVER_ON,RESILIENCY_TESTING,USE_VIP_SNPS_CHI,CHI_SUBSYS",
    "tbTopTachl": "$WORK_TOP/../hw-lib/rtl/lib/src/gen_wrapper.tachl",
    "pkgPath" : "full_sys/tb/dvPkg.json",
    "configlist": {
        "hw_cfg_42": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        },
        "hw_cfg_42_mix": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_mix",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_mix",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        },
        "hw_cfg_42_mix_nodvm": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_mix",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_mix_nodvm",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        },
        "hw_cfg_42_e": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_e",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_e",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        },
        "hw_cfg_42_e_qos": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_e_qos",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_e_ss",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        },
        "hw_cfg_42_e_DVMv84": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_e_DVMv84",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_config_42_e_DVMv84",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "compile_args": ""
        }
    },
    "testlist": {
        "chiaiu_random": {
            "name": "chi_subsys_random_test",
            "purpose": "CHIAIU random write/read",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                        "tachl_cover",
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                },
                "hw_cfg_42_mix_nodvm": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                },
                "hw_cfg_42_e_DVMv84": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                }
            },
            "iter": 50,
            "plusargs": {
                "+chi_num_trans": "5000",
                "+k_sim_timeout": "2",
                "+FSYS_TIME_DECAY": "950000000"
            },
            "label": [
                "regr", "weekly",
                "regr_cov", "rsvdc"
            ]
        },
        "directed": {
            "name": "chi_subsys_base_test",
            "purpose": "CHIAIU directed test",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "chi_subsys",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                        "chi_subsys",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "chi_subsys",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "15",
                "+k_sim_timeout": "10"
            },
            "label": [
                "chi_subsys",
                "regr", "weekly",
                "regr_cov"
            ],
            "flavors": {
                "read_prefer_unique": {
                    "iter":10,
                    "label":["regr", "weekly", "sanity", "regr_cov"],
                    "plusargs":{
                        "+chi_num_trans": "15",
                        "+k_sim_timeout": "10"
                    }
                },
                "cleanshrd_persistsep": {
                    "iter":10,
                    "label":["regr", "weekly", "regr_cov"],
                    "plusargs":{
                        "+chi_num_trans": "15",
                        "+k_sim_timeout": "10",
                        "+wt_cln_shrd_psist_sep": "1"
                    }
                },
                "write_unique_zero": {
                    "iter":10,
                    "label":["regr", "weekly", "sanity", "regr_cov"],
                    "plusargs":{
                        "+chi_num_trans": "15",
                        "+k_sim_timeout": "10",
                        "+wt_write_unique_zero": "1"
                    }
                },
                "write_nosnp_zero": {
                    "iter":10,
                    "label":["regr", "weekly", "sanity", "regr_cov"],
                    "plusargs":{
                        "+chi_num_trans": "15",
                        "+k_sim_timeout": "10",
                        "+wt_write_nosnp_zero": "1"
                    }
                }
            }
        },
        "chi_owo_write_test": {
            "name": "chi_subsys_owo_test",
            "purpose": "CHIAIU test to generate OWO write transactions",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "150",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
	"directed_wrevctorevct_test": {
            "name": "chi_subsys_wrevctorevct_test",
            "purpose": "CHIAIU directed to issue wrevctorevct command",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "regr", "weekly", "sanity", "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {},
                "hw_cfg_42_mix_nodvm": {},
                "hw_cfg_42_mix": {}
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "500"
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
        "directed_mkrdunq_test": {
            "name": "chi_subsys_mkrdunq_test",
            "purpose": "CHIAIU directed to issue exclusive and non exclusive mkrdunq command",
            "config": {
                "hw_cfg_42_e": {
                    "label": ["sanity"]
                },
                "hw_cfg_42_e_qos": {},
                "hw_cfg_42_mix_nodvm": {},
                "hw_cfg_42_mix": {}
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "500"
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
        "directed_mkrdunq_error_test": {
            "name": "chi_subsys_mkrdunq_error_test",
            "purpose": "CHIAIU directed to issue exclusive and non exclusive mkrdunq error scenario",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "sanity"
                    ]
                },
                "hw_cfg_42_e_qos": {},
                "hw_cfg_42_mix": {}
            },
            "iter": 1,
            "plusargs": {
                "+k_sim_timeout": "3",
                "+mkrdunq_error": null,
                "+dce_scb_en": "0",
                "+EN_FSYS_SCB": "0"
            },
            "label": [
                
            ]
        },
	    "chi_e_write_cmo": {
            "name": "chi_subsys_base_test",
            "purpose": "basic read write testcase",
            "config": [
                "hw_cfg_42_e",
                "hw_cfg_42_e_qos",
                "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
		        "+chi_num_trans": "150",
                "+k_num_snoop": "0",
                "+wt_wrnosnpfull_clnshrd": "100",
                "+wt_wrnosnpfull_clninv": "0",
                "+wt_wrnosnpfull_clnshrd_persep": "0",
                "+chi_e_bringup_wrt_cmo": null
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
	    "chi_random_coherency": {
            "name": "chi_subsys_random_coherency_test",
            "purpose": "transaction to send all coherent commands to the same address",
            "config": [
                "hw_cfg_42_e",
                "hw_cfg_42_e_qos",
                "hw_cfg_42_mix_nodvm",
                "hw_cfg_42_mix"
            ],
            "iter": 30,
            "plusargs": {
                "+chi_num_trans": "5000"
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
        "chi_random_noncoh_test": {
            "name": "chi_subsys_random_noncoh_test",
            "purpose": "transaction to send noncoh commands to the same address",
            "config": [
                "hw_cfg_42_e",
                "hw_cfg_42_e_qos",
                "hw_cfg_42_mix"
            ],
            "iter": 25,
            "plusargs": {
                "+chi_num_trans": "5000"
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
        "interface_parity_error": {
            "name": "chi_subsys_ip_error_test",
            "purpose": "Testcase to check the error scenarios of interface parity",
            "config": {
                "hw_cfg_42_mix": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 20,
            "plusargs": {
                "+k_sim_timeout": "3",
                "+ip_error_test": null
            },
            "label": [
                "regr", "weekly", "regr_cov"
            ]
        },
	"chi_random_native_interface_delay": {
            "name": "chi_subsys_random_native_interface_delay_test",
            "purpose": "CHIAIU random write/read with random Native Interface Delays enabled",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                        "tachl_cover",
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                },
                "hw_cfg_42_mix_nodvm": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                },
                "hw_cfg_42_e_DVMv84": {
                    "label": [
                        "regr_cov",
                        "regr", "weekly"
                    ]
                }
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "500",
                "+k_sim_timeout": "2",
                "+FSYS_TIME_DECAY": "950000000"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
        "chiaiu_random_short": {
            "name": "chi_subsys_random_test",
            "purpose": "CHIAIU random write/read with only few transactions",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "1000",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
        "chiaiu_subsys_cmstatus_with_random_error": {
            "name": "chi_subsys_error_test",
            "purpose": "CHIAIU random non_data and data error injection scenarios",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "100",
                "+EN_FSYS_SCB": "0",
                "+k_sim_timeout": "2"
            },
            "label": [
            ],
            "flavors": {
                 "dtwrsp" : {
                    "plusargs":{
                        "+dtwrsp_cmstatus_with_error": "100"
                }
              },
                 "dtrreq" : {
                    "plusargs":{
                        "+dtrreq_cmstatus_with_error": "100"
                }
               },
               "strreq" : {
                    "plusargs":{
                         "+strreq_cmstatus_with_error":"100"
                }
              }
              }
        },
        "chiaiu_subsys_cmprsp_cmstatus_error": {
            "name": "chi_subsys_dvmop_test",
            "purpose": "CHIAIU random non_data error injection scenario for dvmop",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "200",
                "+k_sim_timeout": "2",
                "+cmprsp_cmstatus_with_error": "100"
            },
            "label": [
            ]
        },
        "chiaiu_subsys_snpresp_non_data_error": {
            "name": "chi_subsys_error_test",
            "purpose": "CHIAIU cmstatus nondata error for snpresp",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "200",
                "+EN_FSYS_SCB": "0",
                "+k_sim_timeout": "2",
                "+SNPrsp_with_non_data_error":"90"
            },
            "label": [
            ]
        },
         "chiaiu_subsys_snpresp_data_error": {
            "name": "chi_subsys_snp_test",
            "purpose": "CHIAIU cmstatus data error for snpresp",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "200",
                "+EN_FSYS_SCB": "0",
                "+dmi_scb_en": "0",
                "+k_sim_timeout": "2",
                "+SNPrsp_with_data_error":"50"
            },
            "label": [
            ]
        },
        "chiaiu_subsys_chi_flit_error": {
            "name": "chi_subsys_error_test",
            "purpose": "CHIAIU random flit errors",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "200",
                "+EN_FSYS_SCB": "0",
                "+k_sim_timeout": "2"
            },
            "label": [
            ],
            "flavors": {
                 "data_err" : {
                    "plusargs":{
                        "+chi_data_flit_data_err": "70"
                }
              },
               "poison" : {
                    "plusargs":{
                        "+wt_chi_data_flit_with_poison": "70"
                }
                }

            }
        },
        "chiaiu_subsys_random_unmapped_add": {
            "name": "chi_subsys_error_test",
            "purpose": "CHIAIU Decode Error:unmapped address range",
            "config": [
              "hw_cfg_42_e_qos",
              "hw_cfg_42_e",
              "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "200",
                "+EN_FSYS_SCB": "0",
                "+k_sim_timeout": "2",
                "+unmapped_add_enabled":"100",
                "+unmapped_add_access" :"100"
            },
            "label": [
            ]
        },
        "chiaiu_random_stash_stress": {
            "name": "chi_subsys_stash_stress_test",
            "purpose": "CHIAIU testcase that only issues stash transactions to the same address",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "3000",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
        "chiaiu_random_atomic_stress": {
            "name": "chi_subsys_atomic_stress_test",
            "purpose": "CHIAIU testcase that only issues atomic transactions to the same address",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "3000",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
        "chi_unsupported_txn_test": {
            "name": "chi_subsys_unsupported_txn_test",
            "purpose": "CHIAIU testcase that only send unsupported txns",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                    ]
                }
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "10",
                "+k_sim_timeout": "2"
            },
            "label": []
        },
        "chi_comb_writecmo_test": {
            "name": "chi_subsys_comb_wrcmo_test",
            "purpose": "CHIAIU testcase that only sends combined write cmo commands",
            "config": {
                "hw_cfg_42_e": {
                    "label": [
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                    ]
                },
                "hw_cfg_42_e_qos": {
                    "label": [
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "500"
            },
            "label": ["regr", "weekly", "regr_cov"]
        },
        "chi_exclusive_noncoh_write_test": {
            "name": "chi_subsys_write_excl_test",
            "purpose": "CHIAIU testcase that only issues atomic transactions to the same address",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "mini_regr",
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 50,
            "plusargs": {
                "+chi_num_trans": "500",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
	"chi_exclusive_noncoh_fix_addr_test": {
            "name": "chi_subsys_excl_noncoh_fix_addr_test",
            "purpose": "CHIAIU testcase that only issues noncoh exclusive transaction to fix addresses",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "regr", "weekly",
                        "regr_cov"
                    ]
                }
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "100",
		"+k_enable_domain_based_addr_gen":"0",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr", "weekly",
                "regr_cov"
            ]
        },
        "chiaiu_directed_atomic": {
            "name": "chi_subsys_directed_atomic_test",
            "purpose": "CHIAIU testcase that only issues atomic transactions",
            "config": [
                "hw_cfg_42_e",
                "hw_cfg_42_e_qos",
                "hw_cfg_42_mix"
            ],
            "iter": 1,
            "plusargs": {
                "+chi_num_trans": "50",
                "+k_sim_timeout": "2"
            },
            "label": [
                  "regr"
            ]
        },
        "directed_wr_rd_noncoh_dii": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e_snps":{"plusargs":{}, "label": []},
                "hw_cfg_42_mix":{"plusargs":{}, "label": []}
            },
            "iter": 1,
            "flavors": {
              "device_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE"}},
              "normal_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL"}},
              "wr_rd_or00_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_rd_or10_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_rd_or00_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_rd_or10_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_rd_or11_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_or10_rd_or00_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or00_rd_or10_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or11_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or11_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or10_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_or10_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or00_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or00_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_rd_or00_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}},
              "wr_rd_or10_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_rd_or11_device_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "0"}},
              "wr_or10_rd_or00_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}},
              "wr_or00_rd_or10_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_or11_rd_or10_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_or11_rd_or00_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
	        "+k_enable_domain_based_addr_gen":"0",
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_rn_arg_mem_attr_mem_type": "NORMAL",
                "+chi_num_trans": "1",
                "+ioaiu_num_trans": "0",
                "+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_ace_slave_write_resp_chnl_delay_min": "2000",
                "+k_ace_slave_write_resp_chnl_delay_max": "2500",
                "+k_ace_slave_write_resp_chnl_burst_pct": "0",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_single_mem_region_in_test": "1",
                "+use_user_addrq": "5",
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null
            },
            "label": [
                "regr_cov",
                "weekly",
                "regr"
            ]
        },
        "directed_wr_rd_noncoh_dmi": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_42_e":{"plusargs":{}, "label": []},
                "hw_cfg_42_mix":{"plusargs":{}, "label": []}
            },
            "iter": 1,
            "flavors": {
              "device_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE"}},
              "normal_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL"}},
              "wr_rd_or00_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_rd_or10_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_rd_or00_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_rd_or10_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_rd_or11_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_or10_rd_or00_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or00_rd_or10_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or11_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or11_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or10_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_or10_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "1"}},
              "wr_or00_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "1"}},
              "wr_or00_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "1"}},
              "wr_rd_or00_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}},
              "wr_rd_or10_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_rd_or11_device_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+wr_ewa": "0"}},
              "wr_or10_rd_or00_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}},
              "wr_or00_rd_or10_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_or11_rd_or10_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+wr_ewa": "0"}},
              "wr_or11_rd_or00_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+wr_ewa": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
	        "+k_enable_domain_based_addr_gen":"0",
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_rn_arg_mem_attr_mem_type": "NORMAL",
                "+chi_num_trans": "1",
                "+ioaiu_num_trans": "0",
                "+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_ace_slave_write_resp_chnl_delay_min": "2000",
                "+k_ace_slave_write_resp_chnl_delay_max": "2500",
                "+k_ace_slave_write_resp_chnl_burst_pct": "0",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_single_mem_region_in_test": "1",
                "+use_user_addrq": "5",
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null
            },
            "label": [
                "regr_cov",
                "weekly",
                "regr"
            ]
        },
        "directed_dvmop": {
            "name": "chi_subsys_dvmop_test",
            "comment1": "#Stimulus.CHI.v3.6.DVM.start_all_with_sync",
            "comment2": "#Stimulus.CHI.v3.6.DVM.sync_snp_rsp",
            "purpose": "CHIAIU testcase that only issues dvmop transactions",
            "config": {
                "hw_cfg_42_e_qos": {
                    "label": [
                        "mini_regr",
                        "regr",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_e": {
                    "label": [
                        "mini_regr",
                        "regr",
                        "regr_cov"
                    ]
                },
                "hw_cfg_42_mix": {
                    "label": [
                        "mini_regr",
                        "regr",
                        "regr_cov"
                    ]
                }
            },
            "iter": 10,
            "plusargs": {
                "+chi_num_trans": "500",
                "+k_sim_timeout": "2"
            },
            "label": [
                "regr",
                "regr_cov"
            ]
        }
    }
}
