

================================================================
== Vivado HLS Report for 'payload_validator'
================================================================
* Date:           Thu Jul 25 02:50:25 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        payload_validator
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.553|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %clear_V), !map !103"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %packet_num_V), !map !109"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %counter_in_V), !map !113"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %s_axis_data_V), !map !117"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %s_axis_keep_V), !map !121"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_last_V), !map !125"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_valid_V), !map !129"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %latency_sum_V), !map !133"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %time_elapse_V), !map !137"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %curr_cnt_V), !map !141"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %done_V), !map !145"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !149"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @payload_validator_st) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_axis_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_valid_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 15 'read' 's_axis_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_axis_last_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_last_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 16 'read' 's_axis_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_axis_keep_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %s_axis_keep_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 17 'read' 's_axis_keep_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_axis_data_V_read = call i512 @_ssdm_op_Read.ap_none.i512(i512 %s_axis_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 18 'read' 's_axis_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%counter_in_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %counter_in_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 19 'read' 'counter_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%packet_num_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %packet_num_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 20 'read' 'packet_num_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%clear_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %clear_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 21 'read' 'clear_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:43]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %clear_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:44]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %packet_num_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:45]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %counter_in_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:46]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %s_axis_data_V, i64 %s_axis_keep_V, i1 %s_axis_last_V, i1 %s_axis_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:47]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %latency_sum_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:48]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %time_elapse_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:49]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_cnt_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:50]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %done_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:51]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:52]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 32 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.66ns)   --->   "%add_ln214 = add i32 %t_V_1, 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 33 'add' 'add_ln214' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %curr_cnt_V, i32 %add_ln214)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%error_reg_V_load = load i1* @error_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:65]   --->   Operation 35 'load' 'error_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %error_reg_V_load)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:65]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%done_reg_V_load = load i1* @done_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:66]   --->   Operation 37 'load' 'done_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %done_V, i1 %done_reg_V_load)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:66]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%latency_sum_reg_V_lo = load i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:67]   --->   Operation 39 'load' 'latency_sum_reg_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %latency_sum_V, i64 %latency_sum_reg_V_lo)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:67]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_V = load i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:68]   --->   Operation 41 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %time_elapse_V, i64 %t_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:68]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%clear_reg_V_load = load i1* @clear_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 43 'load' 'clear_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = xor i1 %clear_reg_V_load, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 44 'xor' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = and i1 %clear_V_read, %lhs_V" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 45 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %0, label %1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%rhs_V = xor i1 %done_reg_V_load, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 47 'xor' 'rhs_V' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_1 = load i1* @init_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 48 'load' 'lhs_V_1' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_1 = and i1 %lhs_V_1, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 49 'and' 'ret_V_1' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %ret_V_1, label %2, label %._crit_edge570" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 50 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%add_ln700 = add i64 %t_V, 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:81]   --->   Operation 51 'add' 'add_ln700' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "store i64 %add_ln700, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:81]   --->   Operation 52 'store' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.60>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge570" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:82]   --->   Operation 53 'br' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%latency_V_load = load i32* @latency_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 54 'load' 'latency_V_load' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i32 %latency_V_load to i64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 55 'zext' 'zext_ln700' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln700_1 = add i64 %latency_sum_reg_V_lo, %zext_ln700" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 56 'add' 'add_ln700_1' <Predicate = (!ret_V)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "store i64 %add_ln700_1, i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 57 'store' <Predicate = (!ret_V)> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V_1, %packet_num_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:85]   --->   Operation 58 'icmp' 'icmp_ln879_1' <Predicate = (!ret_V)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "store i1 %icmp_ln879_1, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:85]   --->   Operation 59 'store' <Predicate = (!ret_V)> <Delay = 0.60>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 60 'load' 'IN_PACKET_V_load' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lhs_V_2 = xor i1 %IN_PACKET_V_load, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 61 'xor' 'lhs_V_2' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %s_axis_valid_V_read, %lhs_V_2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 62 'and' 'ret_V_5' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%rhs_V_1 = xor i1 %error_reg_V_load, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 63 'xor' 'rhs_V_1' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_3 = and i1 %ret_V_5, %rhs_V_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 64 'and' 'ret_V_3' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %ret_V_3, label %3, label %7" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 65 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:95]   --->   Operation 66 'store' <Predicate = (!ret_V & !ret_V_3)> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 67 'br' <Predicate = (!ret_V & !ret_V_3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %t_V_1 to i33" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 68 'zext' 'zext_ln215' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.66ns)   --->   "%ret_V_4 = add i33 %zext_ln215, 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 69 'add' 'ret_V_4' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %s_axis_data_V_read, i32 480, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 70 'partselect' 'p_Result_3' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i32 %p_Result_3 to i33" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 71 'zext' 'zext_ln647' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln879 = icmp eq i33 %zext_ln647, %ret_V_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 72 'icmp' 'icmp_ln879' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %4, label %._crit_edge571" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 73 'br' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 56)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (!ret_V & ret_V_3 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %._crit_edge571" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 75 'br' <Predicate = (!ret_V & ret_V_3 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:91]   --->   Operation 76 'store' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "store i1 true, i1* @error_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:92]   --->   Operation 77 'store' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 78 'br' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %s_axis_data_V_read, i32 448, i32 479)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 79 'partselect' 'p_Result_4' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.66ns)   --->   "%sub_ln214 = sub i32 %counter_in_V_read, %p_Result_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 80 'sub' 'sub_ln214' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.60ns)   --->   "store i32 %sub_ln214, i32* @latency_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 81 'store' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.60>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "br label %6" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:90]   --->   Operation 82 'br' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "br label %8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:94]   --->   Operation 83 'br' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %9, label %._crit_edge573" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:98]   --->   Operation 84 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.60ns)   --->   "store i1 true, i1* @init_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:99]   --->   Operation 85 'store' <Predicate = (!ret_V & ret_V_5)> <Delay = 0.60>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "br label %._crit_edge573" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:100]   --->   Operation 86 'br' <Predicate = (!ret_V & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%ret_V_6 = and i1 %s_axis_valid_V_read, %s_axis_last_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:102]   --->   Operation 87 'and' 'ret_V_6' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %ret_V_6, label %10, label %11" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:102]   --->   Operation 88 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %12, label %._crit_edge574" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:105]   --->   Operation 89 'br' <Predicate = (!ret_V & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.60ns)   --->   "store i1 true, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:106]   --->   Operation 90 'store' <Predicate = (!ret_V & ret_V_5 & !ret_V_6)> <Delay = 0.60>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge574" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:107]   --->   Operation 91 'br' <Predicate = (!ret_V & ret_V_5 & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 92 'br' <Predicate = (!ret_V & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:103]   --->   Operation 93 'store' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.60>
ST_1 : Operation 94 [1/1] (0.60ns)   --->   "store i32 %add_ln214, i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:104]   --->   Operation 94 'store' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.60>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "br label %13" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:105]   --->   Operation 95 'br' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 96 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.60ns)   --->   "store i1 false, i1* @error_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:71]   --->   Operation 97 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 98 [1/1] (0.60ns)   --->   "store i1 false, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:72]   --->   Operation 98 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 99 [1/1] (0.60ns)   --->   "store i32 0, i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:73]   --->   Operation 99 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 100 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:74]   --->   Operation 100 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 101 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:75]   --->   Operation 101 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 102 [1/1] (0.60ns)   --->   "store i1 false, i1* @init_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:76]   --->   Operation 102 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 103 [1/1] (0.60ns)   --->   "store i64 0, i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:77]   --->   Operation 103 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 104 [1/1] (0.60ns)   --->   "store i64 0, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:78]   --->   Operation 104 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "br label %14" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:79]   --->   Operation 105 'br' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i1 %clear_V_read, i1* @clear_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:110]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:111]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	'load' operation ('t.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64) on static variable 'packet_cnt_V' [52]  (0 ns)
	'add' operation ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88) [94]  (0.669 ns)
	'icmp' operation ('icmp_ln879', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88) [97]  (0.884 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
