#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan  2 14:31:02 2022
# Process ID: 13728
# Current directory: D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7184 D:\yingzong\pipeline_5level_CPU\pipeline_5level_CPU\pipeline_5level_CPU.xpr
# Log file: D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/vivado.log
# Journal file: D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/yingzong/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs -jobs 4 inst_ram_synth_1
export_simulation -of_objects [get_files D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files -ipstatic_source_dir D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/modelsim} {questa=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/questa} {riviera=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/riviera} {activehdl=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/yingzong/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 4 data_ram_synth_1
export_simulation -of_objects [get_files D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files -ipstatic_source_dir D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/modelsim} {questa=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/questa} {riviera=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/riviera} {activehdl=D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
