/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoP_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_ServoP_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_ServoP_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_ServoP_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_ServoP_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_ServoP_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_ServoP_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_ServoP_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_ServoP_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_ServoP_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_ServoP_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_ServoP_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoP_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_ServoT_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_ServoT_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_ServoT_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_ServoT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_ServoT_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_ServoT_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_ServoT_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_ServoT_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_ServoT_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_ServoT_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_ServoT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_ServoT_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_ServoT_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* Po1 */
#define Po1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Po1__0__MASK 0x01u
#define Po1__0__PC CYREG_PRT0_PC0
#define Po1__0__PORT 0u
#define Po1__0__SHIFT 0u
#define Po1__AG CYREG_PRT0_AG
#define Po1__AMUX CYREG_PRT0_AMUX
#define Po1__BIE CYREG_PRT0_BIE
#define Po1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Po1__BYP CYREG_PRT0_BYP
#define Po1__CTL CYREG_PRT0_CTL
#define Po1__DM0 CYREG_PRT0_DM0
#define Po1__DM1 CYREG_PRT0_DM1
#define Po1__DM2 CYREG_PRT0_DM2
#define Po1__DR CYREG_PRT0_DR
#define Po1__INP_DIS CYREG_PRT0_INP_DIS
#define Po1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Po1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Po1__LCD_EN CYREG_PRT0_LCD_EN
#define Po1__MASK 0x01u
#define Po1__PORT 0u
#define Po1__PRT CYREG_PRT0_PRT
#define Po1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Po1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Po1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Po1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Po1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Po1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Po1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Po1__PS CYREG_PRT0_PS
#define Po1__SHIFT 0u
#define Po1__SLW CYREG_PRT0_SLW

/* Po2 */
#define Po2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Po2__0__MASK 0x02u
#define Po2__0__PC CYREG_PRT0_PC1
#define Po2__0__PORT 0u
#define Po2__0__SHIFT 1u
#define Po2__AG CYREG_PRT0_AG
#define Po2__AMUX CYREG_PRT0_AMUX
#define Po2__BIE CYREG_PRT0_BIE
#define Po2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Po2__BYP CYREG_PRT0_BYP
#define Po2__CTL CYREG_PRT0_CTL
#define Po2__DM0 CYREG_PRT0_DM0
#define Po2__DM1 CYREG_PRT0_DM1
#define Po2__DM2 CYREG_PRT0_DM2
#define Po2__DR CYREG_PRT0_DR
#define Po2__INP_DIS CYREG_PRT0_INP_DIS
#define Po2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Po2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Po2__LCD_EN CYREG_PRT0_LCD_EN
#define Po2__MASK 0x02u
#define Po2__PORT 0u
#define Po2__PRT CYREG_PRT0_PRT
#define Po2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Po2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Po2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Po2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Po2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Po2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Po2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Po2__PS CYREG_PRT0_PS
#define Po2__SHIFT 1u
#define Po2__SLW CYREG_PRT0_SLW

/* Po3 */
#define Po3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Po3__0__MASK 0x04u
#define Po3__0__PC CYREG_PRT3_PC2
#define Po3__0__PORT 3u
#define Po3__0__SHIFT 2u
#define Po3__AG CYREG_PRT3_AG
#define Po3__AMUX CYREG_PRT3_AMUX
#define Po3__BIE CYREG_PRT3_BIE
#define Po3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Po3__BYP CYREG_PRT3_BYP
#define Po3__CTL CYREG_PRT3_CTL
#define Po3__DM0 CYREG_PRT3_DM0
#define Po3__DM1 CYREG_PRT3_DM1
#define Po3__DM2 CYREG_PRT3_DM2
#define Po3__DR CYREG_PRT3_DR
#define Po3__INP_DIS CYREG_PRT3_INP_DIS
#define Po3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Po3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Po3__LCD_EN CYREG_PRT3_LCD_EN
#define Po3__MASK 0x04u
#define Po3__PORT 3u
#define Po3__PRT CYREG_PRT3_PRT
#define Po3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Po3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Po3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Po3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Po3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Po3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Po3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Po3__PS CYREG_PRT3_PS
#define Po3__SHIFT 2u
#define Po3__SLW CYREG_PRT3_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x04u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x10u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x10u

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* OneSec */
#define OneSec__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define OneSec__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define OneSec__INTC_MASK 0x04u
#define OneSec__INTC_NUMBER 2u
#define OneSec__INTC_PRIOR_NUM 7u
#define OneSec__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define OneSec__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define OneSec__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x02u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x04u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x04u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x06u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x40u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x40u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x05u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x20u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x20u

/* DoorOut */
#define DoorOut__0__INTTYPE CYREG_PICU15_INTTYPE1
#define DoorOut__0__MASK 0x02u
#define DoorOut__0__PC CYREG_IO_PC_PRT15_PC1
#define DoorOut__0__PORT 15u
#define DoorOut__0__SHIFT 1u
#define DoorOut__AG CYREG_PRT15_AG
#define DoorOut__AMUX CYREG_PRT15_AMUX
#define DoorOut__BIE CYREG_PRT15_BIE
#define DoorOut__BIT_MASK CYREG_PRT15_BIT_MASK
#define DoorOut__BYP CYREG_PRT15_BYP
#define DoorOut__CTL CYREG_PRT15_CTL
#define DoorOut__DM0 CYREG_PRT15_DM0
#define DoorOut__DM1 CYREG_PRT15_DM1
#define DoorOut__DM2 CYREG_PRT15_DM2
#define DoorOut__DR CYREG_PRT15_DR
#define DoorOut__INP_DIS CYREG_PRT15_INP_DIS
#define DoorOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DoorOut__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DoorOut__LCD_EN CYREG_PRT15_LCD_EN
#define DoorOut__MASK 0x02u
#define DoorOut__PORT 15u
#define DoorOut__PRT CYREG_PRT15_PRT
#define DoorOut__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DoorOut__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DoorOut__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DoorOut__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DoorOut__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DoorOut__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DoorOut__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DoorOut__PS CYREG_PRT15_PS
#define DoorOut__SHIFT 1u
#define DoorOut__SLW CYREG_PRT15_SLW

/* TrapOut */
#define TrapOut__0__INTTYPE CYREG_PICU15_INTTYPE0
#define TrapOut__0__MASK 0x01u
#define TrapOut__0__PC CYREG_IO_PC_PRT15_PC0
#define TrapOut__0__PORT 15u
#define TrapOut__0__SHIFT 0u
#define TrapOut__AG CYREG_PRT15_AG
#define TrapOut__AMUX CYREG_PRT15_AMUX
#define TrapOut__BIE CYREG_PRT15_BIE
#define TrapOut__BIT_MASK CYREG_PRT15_BIT_MASK
#define TrapOut__BYP CYREG_PRT15_BYP
#define TrapOut__CTL CYREG_PRT15_CTL
#define TrapOut__DM0 CYREG_PRT15_DM0
#define TrapOut__DM1 CYREG_PRT15_DM1
#define TrapOut__DM2 CYREG_PRT15_DM2
#define TrapOut__DR CYREG_PRT15_DR
#define TrapOut__INP_DIS CYREG_PRT15_INP_DIS
#define TrapOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define TrapOut__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define TrapOut__LCD_EN CYREG_PRT15_LCD_EN
#define TrapOut__MASK 0x01u
#define TrapOut__PORT 15u
#define TrapOut__PRT CYREG_PRT15_PRT
#define TrapOut__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define TrapOut__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define TrapOut__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define TrapOut__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define TrapOut__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define TrapOut__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define TrapOut__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define TrapOut__PS CYREG_PRT15_PS
#define TrapOut__SHIFT 0u
#define TrapOut__SLW CYREG_PRT15_SLW

/* CheckPot */
#define CheckPot__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CheckPot__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CheckPot__INTC_MASK 0x01u
#define CheckPot__INTC_NUMBER 0u
#define CheckPot__INTC_PRIOR_NUM 7u
#define CheckPot__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CheckPot__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CheckPot__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ErrorLed */
#define ErrorLed__0__INTTYPE CYREG_PICU0_INTTYPE7
#define ErrorLed__0__MASK 0x80u
#define ErrorLed__0__PC CYREG_PRT0_PC7
#define ErrorLed__0__PORT 0u
#define ErrorLed__0__SHIFT 7u
#define ErrorLed__AG CYREG_PRT0_AG
#define ErrorLed__AMUX CYREG_PRT0_AMUX
#define ErrorLed__BIE CYREG_PRT0_BIE
#define ErrorLed__BIT_MASK CYREG_PRT0_BIT_MASK
#define ErrorLed__BYP CYREG_PRT0_BYP
#define ErrorLed__CTL CYREG_PRT0_CTL
#define ErrorLed__DM0 CYREG_PRT0_DM0
#define ErrorLed__DM1 CYREG_PRT0_DM1
#define ErrorLed__DM2 CYREG_PRT0_DM2
#define ErrorLed__DR CYREG_PRT0_DR
#define ErrorLed__INP_DIS CYREG_PRT0_INP_DIS
#define ErrorLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ErrorLed__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ErrorLed__LCD_EN CYREG_PRT0_LCD_EN
#define ErrorLed__MASK 0x80u
#define ErrorLed__PORT 0u
#define ErrorLed__PRT CYREG_PRT0_PRT
#define ErrorLed__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ErrorLed__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ErrorLed__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ErrorLed__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ErrorLed__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ErrorLed__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ErrorLed__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ErrorLed__PS CYREG_PRT0_PS
#define ErrorLed__SHIFT 7u
#define ErrorLed__SLW CYREG_PRT0_SLW

/* SR04Echo */
#define SR04Echo__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SR04Echo__0__MASK 0x20u
#define SR04Echo__0__PC CYREG_PRT0_PC5
#define SR04Echo__0__PORT 0u
#define SR04Echo__0__SHIFT 5u
#define SR04Echo__AG CYREG_PRT0_AG
#define SR04Echo__AMUX CYREG_PRT0_AMUX
#define SR04Echo__BIE CYREG_PRT0_BIE
#define SR04Echo__BIT_MASK CYREG_PRT0_BIT_MASK
#define SR04Echo__BYP CYREG_PRT0_BYP
#define SR04Echo__CTL CYREG_PRT0_CTL
#define SR04Echo__DM0 CYREG_PRT0_DM0
#define SR04Echo__DM1 CYREG_PRT0_DM1
#define SR04Echo__DM2 CYREG_PRT0_DM2
#define SR04Echo__DR CYREG_PRT0_DR
#define SR04Echo__INP_DIS CYREG_PRT0_INP_DIS
#define SR04Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SR04Echo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SR04Echo__LCD_EN CYREG_PRT0_LCD_EN
#define SR04Echo__MASK 0x20u
#define SR04Echo__PORT 0u
#define SR04Echo__PRT CYREG_PRT0_PRT
#define SR04Echo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SR04Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SR04Echo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SR04Echo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SR04Echo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SR04Echo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SR04Echo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SR04Echo__PS CYREG_PRT0_PS
#define SR04Echo__SHIFT 5u
#define SR04Echo__SLW CYREG_PRT0_SLW

/* SR04Trig */
#define SR04Trig__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SR04Trig__0__MASK 0x40u
#define SR04Trig__0__PC CYREG_PRT0_PC6
#define SR04Trig__0__PORT 0u
#define SR04Trig__0__SHIFT 6u
#define SR04Trig__AG CYREG_PRT0_AG
#define SR04Trig__AMUX CYREG_PRT0_AMUX
#define SR04Trig__BIE CYREG_PRT0_BIE
#define SR04Trig__BIT_MASK CYREG_PRT0_BIT_MASK
#define SR04Trig__BYP CYREG_PRT0_BYP
#define SR04Trig__CTL CYREG_PRT0_CTL
#define SR04Trig__DM0 CYREG_PRT0_DM0
#define SR04Trig__DM1 CYREG_PRT0_DM1
#define SR04Trig__DM2 CYREG_PRT0_DM2
#define SR04Trig__DR CYREG_PRT0_DR
#define SR04Trig__INP_DIS CYREG_PRT0_INP_DIS
#define SR04Trig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SR04Trig__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SR04Trig__LCD_EN CYREG_PRT0_LCD_EN
#define SR04Trig__MASK 0x40u
#define SR04Trig__PORT 0u
#define SR04Trig__PRT CYREG_PRT0_PRT
#define SR04Trig__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SR04Trig__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SR04Trig__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SR04Trig__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SR04Trig__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SR04Trig__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SR04Trig__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SR04Trig__PS CYREG_PRT0_PS
#define SR04Trig__SHIFT 6u
#define SR04Trig__SLW CYREG_PRT0_SLW

/* tone_out */
#define tone_out__0__INTTYPE CYREG_PICU12_INTTYPE2
#define tone_out__0__MASK 0x04u
#define tone_out__0__PC CYREG_PRT12_PC2
#define tone_out__0__PORT 12u
#define tone_out__0__SHIFT 2u
#define tone_out__AG CYREG_PRT12_AG
#define tone_out__BIE CYREG_PRT12_BIE
#define tone_out__BIT_MASK CYREG_PRT12_BIT_MASK
#define tone_out__BYP CYREG_PRT12_BYP
#define tone_out__DM0 CYREG_PRT12_DM0
#define tone_out__DM1 CYREG_PRT12_DM1
#define tone_out__DM2 CYREG_PRT12_DM2
#define tone_out__DR CYREG_PRT12_DR
#define tone_out__INP_DIS CYREG_PRT12_INP_DIS
#define tone_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define tone_out__MASK 0x04u
#define tone_out__PORT 12u
#define tone_out__PRT CYREG_PRT12_PRT
#define tone_out__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define tone_out__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define tone_out__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define tone_out__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define tone_out__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define tone_out__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define tone_out__PS CYREG_PRT12_PS
#define tone_out__SHIFT 2u
#define tone_out__SIO_CFG CYREG_PRT12_SIO_CFG
#define tone_out__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define tone_out__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define tone_out__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define tone_out__SLW CYREG_PRT12_SLW

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* TimerCountWidth */
#define TimerCountWidth_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimerCountWidth_TimerUDB_rstSts_stsreg__0__POS 0
#define TimerCountWidth_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define TimerCountWidth_TimerUDB_rstSts_stsreg__1__POS 1
#define TimerCountWidth_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define TimerCountWidth_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define TimerCountWidth_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimerCountWidth_TimerUDB_rstSts_stsreg__2__POS 2
#define TimerCountWidth_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimerCountWidth_TimerUDB_rstSts_stsreg__3__POS 3
#define TimerCountWidth_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define TimerCountWidth_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define TimerCountWidth_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define TimerCountWidth_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerCountWidth_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerCountWidth_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* ISR_ByteReceived */
#define ISR_ByteReceived__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_ByteReceived__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_ByteReceived__INTC_MASK 0x02u
#define ISR_ByteReceived__INTC_NUMBER 1u
#define ISR_ByteReceived__INTC_PRIOR_NUM 7u
#define ISR_ByteReceived__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_ByteReceived__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_ByteReceived__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isrPulseWidthFallingEdge */
#define isrPulseWidthFallingEdge__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrPulseWidthFallingEdge__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrPulseWidthFallingEdge__INTC_MASK 0x08u
#define isrPulseWidthFallingEdge__INTC_NUMBER 3u
#define isrPulseWidthFallingEdge__INTC_PRIOR_NUM 7u
#define isrPulseWidthFallingEdge__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isrPulseWidthFallingEdge__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrPulseWidthFallingEdge__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "FINAL"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
