|COMPLETE_PROJECT
LCD_RW <= Reciever:inst23.LCD_RW
RESETn => MultiTurbo_F_div_quater:inst28.RESETN
RESETn => Reciever:inst23.RESETn
RESETn => MSS_XTRCT:inst24.RESETn
RESETn => Transmitter:inst.RESETn
RESETn => sosnotif:inst10.resetN
RESETn => Turbo_F_div_100k:inst20.RESETN
CLK_IN => MultiTurbo_F_div_quater:inst28.CLK
CLK_IN => Reciever:inst23.CLK_IN
CLK_IN => MSS_XTRCT:inst24.CLK_IN
CLK_IN => Transmitter:inst.CLK_IN
CLK_IN => sosnotif:inst10.clk
CLK_IN => Turbo_F_div_100k:inst20.CLK
Turbo[0] => MultiTurbo_F_div_quater:inst28.TURBO[0]
Turbo[0] => Turbo_F_div_100k:inst20.TURBO
Turbo[1] => MultiTurbo_F_div_quater:inst28.TURBO[1]
ADC_DATA_CHIP[0] => MSS_XTRCT:inst24.ADC_DATA_CHIP[0]
ADC_DATA_CHIP[1] => MSS_XTRCT:inst24.ADC_DATA_CHIP[1]
ADC_DATA_CHIP[2] => MSS_XTRCT:inst24.ADC_DATA_CHIP[2]
ADC_DATA_CHIP[3] => MSS_XTRCT:inst24.ADC_DATA_CHIP[3]
ADC_DATA_CHIP[4] => MSS_XTRCT:inst24.ADC_DATA_CHIP[4]
ADC_DATA_CHIP[5] => MSS_XTRCT:inst24.ADC_DATA_CHIP[5]
ADC_DATA_CHIP[6] => MSS_XTRCT:inst24.ADC_DATA_CHIP[6]
ADC_DATA_CHIP[7] => MSS_XTRCT:inst24.ADC_DATA_CHIP[7]
KBD_DAT => Transmitter:inst.KBD_DAT
KBD_CLK => Transmitter:inst.KBD_CLK
LCD_EN <= Reciever:inst23.LCD_EN
LCD_RS <= Reciever:inst23.LCD_RS
LCD_ON <= Reciever:inst23.LCD_ON
LCD_BLON <= Reciever:inst23.LCD_BLON
VOLTAGE_TRANSLATORS_ENAn_CHIP <= MSS_XTRCT:inst24.VOLTAGE_TRANSLATORS_ENAn_CHIP
ADC_POWERDOWNn_CHIP <= MSS_XTRCT:inst24.ADC_POWERDOWNn_CHIP
CLK_ADC_CHIP <= MSS_XTRCT:inst24.CLK_ADC_CHIP
DACs_POWERDOWNn_CHIP <= MSS_XTRCT:inst24.DACs_POWERDOWNn_CHIP
CLK_PDACs_CHIP <= MSS_XTRCT:inst24.CLK_PDACs_CHIP
SDACs_SDATA_CHIP <= MSS_XTRCT:inst24.SDACs_SDATA_CHIP
SDACs_SCLK_CHIP <= MSS_XTRCT:inst24.SDACs_SCLK_CHIP
SDACs_SLATCH_CHIP <= MSS_XTRCT:inst24.SDACs_SLATCH_CHIP
BIT_INPUT_MUX_CARD <= MSS_XTRCT:inst24.BIT_INPUT_MUX_CARD
LCD_DATA[0] <= lcddata[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= lcddata[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= lcddata[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= lcddata[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= lcddata[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= lcddata[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= lcddata[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= lcddata[7].DB_MAX_OUTPUT_PORT_TYPE
PDAC_A_DATA_CHIP[0] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[0]
PDAC_A_DATA_CHIP[1] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[1]
PDAC_A_DATA_CHIP[2] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[2]
PDAC_A_DATA_CHIP[3] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[3]
PDAC_A_DATA_CHIP[4] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[4]
PDAC_A_DATA_CHIP[5] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[5]
PDAC_A_DATA_CHIP[6] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[6]
PDAC_A_DATA_CHIP[7] <= MSS_XTRCT:inst24.PDAC_A_DATA_CHIP[7]
PDAC_B_DATA_CHIP[0] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[0]
PDAC_B_DATA_CHIP[1] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[1]
PDAC_B_DATA_CHIP[2] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[2]
PDAC_B_DATA_CHIP[3] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[3]
PDAC_B_DATA_CHIP[4] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[4]
PDAC_B_DATA_CHIP[5] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[5]
PDAC_B_DATA_CHIP[6] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[6]
PDAC_B_DATA_CHIP[7] <= MSS_XTRCT:inst24.PDAC_B_DATA_CHIP[7]
shine[0] <= sosnotif:inst10.shine[0]
shine[1] <= sosnotif:inst10.shine[1]
shine[2] <= sosnotif:inst10.shine[2]
shine[3] <= sosnotif:inst10.shine[3]
shine[4] <= sosnotif:inst10.shine[4]
shine[5] <= sosnotif:inst10.shine[5]
shine[6] <= sosnotif:inst10.shine[6]
shine[7] <= sosnotif:inst10.shine[7]
shine[8] <= sosnotif:inst10.shine[8]
shine[9] <= sosnotif:inst10.shine[9]
shine[10] <= sosnotif:inst10.shine[10]
shine[11] <= sosnotif:inst10.shine[11]
shine[12] <= sosnotif:inst10.shine[12]
shine[13] <= sosnotif:inst10.shine[13]
shine[14] <= sosnotif:inst10.shine[14]
shine[15] <= sosnotif:inst10.shine[15]
shine[16] <= sosnotif:inst10.shine[16]
shine[17] <= sosnotif:inst10.shine[17]


|COMPLETE_PROJECT|Reciever:inst23
LCD_RW <= 2LCD:inst18.LCD_RW
CLK_IN => 2LCD:inst18.clk
CLK_IN => freq2morse_SM_final:inst9.clk
CLK_IN => SIN2FREQ:inst20.CLK_IN
RESETn => 2LCD:inst18.resetN
RESETn => freq2morse_SM_final:inst9.resetN
RESETn => SIN2FREQ:inst20.RESETn
slow_clk => freq2morse_SM_final:inst9.slow_clk
slow_clk => SIN2FREQ:inst20.slow_clk
ANALOG_IN[0] => SIN2FREQ:inst20.offset_binary_input[0]
ANALOG_IN[1] => SIN2FREQ:inst20.offset_binary_input[1]
ANALOG_IN[2] => SIN2FREQ:inst20.offset_binary_input[2]
ANALOG_IN[3] => SIN2FREQ:inst20.offset_binary_input[3]
ANALOG_IN[4] => SIN2FREQ:inst20.offset_binary_input[4]
ANALOG_IN[5] => SIN2FREQ:inst20.offset_binary_input[5]
ANALOG_IN[6] => SIN2FREQ:inst20.offset_binary_input[6]
ANALOG_IN[7] => SIN2FREQ:inst20.offset_binary_input[7]
LCD_EN <= 2LCD:inst18.LCD_EN
LCD_RS <= 2LCD:inst18.LCD_RS
LCD_ON <= 2LCD:inst18.LCD_ON
LCD_BLON <= 2LCD:inst18.LCD_BLON
Got_char <= fin.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= lcddata[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= lcddata[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= lcddata[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= lcddata[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= lcddata[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= lcddata[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= lcddata[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= lcddata[7].DB_MAX_OUTPUT_PORT_TYPE
morseout[0] <= mc[0].DB_MAX_OUTPUT_PORT_TYPE
morseout[1] <= mc[1].DB_MAX_OUTPUT_PORT_TYPE
morseout[2] <= mc[2].DB_MAX_OUTPUT_PORT_TYPE
morseout[3] <= mc[3].DB_MAX_OUTPUT_PORT_TYPE
morseout[4] <= mc[4].DB_MAX_OUTPUT_PORT_TYPE
morseout[5] <= mc[5].DB_MAX_OUTPUT_PORT_TYPE
morseout[6] <= mc[6].DB_MAX_OUTPUT_PORT_TYPE
morseout[7] <= mc[7].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|2LCD:inst18
LCD_RW <= LCD:inst8.rw
clk => LCD:inst8.clk
clk => LCD_Table:inst2.clk
resetN => LCD:inst8.reset_n
resetN => LCD_Table:inst2.resetN
ena => LCD_Table:inst2.ena
ADDR[0] => LCD_Table:inst2.ADDR[0]
ADDR[1] => LCD_Table:inst2.ADDR[1]
ADDR[2] => LCD_Table:inst2.ADDR[2]
ADDR[3] => LCD_Table:inst2.ADDR[3]
ADDR[4] => LCD_Table:inst2.ADDR[4]
ADDR[5] => LCD_Table:inst2.ADDR[5]
ADDR[6] => LCD_Table:inst2.ADDR[6]
ADDR[7] => LCD_Table:inst2.ADDR[7]
LCD_EN <= LCD:inst8.e
LCD_RS <= LCD:inst8.rs
LCD_ON <= LCD:inst8.pwr
LCD_BLON <= LCD:inst8.bkpwr
LCD_DATA[0] <= lcddata[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= lcddata[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= lcddata[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= lcddata[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= lcddata[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= lcddata[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= lcddata[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= lcddata[7].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|2LCD:inst18|LCD:inst8
clk => e~reg0.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_data[4]~reg0.CLK
clk => lcd_data[5]~reg0.CLK
clk => lcd_data[6]~reg0.CLK
clk => lcd_data[7]~reg0.CLK
clk => rw~reg0.CLK
clk => rs~reg0.CLK
clk => busy~reg0.CLK
clk => letter_count[0].CLK
clk => letter_count[1].CLK
clk => letter_count[2].CLK
clk => letter_count[3].CLK
clk => letter_count[4].CLK
clk => letter_count[5].CLK
clk => letter_count[6].CLK
clk => letter_count[7].CLK
clk => letter_count[8].CLK
clk => letter_count[9].CLK
clk => letter_count[10].CLK
clk => letter_count[11].CLK
clk => letter_count[12].CLK
clk => letter_count[13].CLK
clk => letter_count[14].CLK
clk => letter_count[15].CLK
clk => letter_count[16].CLK
clk => letter_count[17].CLK
clk => letter_count[18].CLK
clk => letter_count[19].CLK
clk => letter_count[20].CLK
clk => letter_count[21].CLK
clk => letter_count[22].CLK
clk => letter_count[23].CLK
clk => letter_count[24].CLK
clk => letter_count[25].CLK
clk => letter_count[26].CLK
clk => letter_count[27].CLK
clk => letter_count[28].CLK
clk => letter_count[29].CLK
clk => letter_count[30].CLK
clk => letter_count[31].CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => clk_count[31].CLK
clk => state~1.DATAIN
reset_n => letter_count[0].ACLR
reset_n => letter_count[1].ACLR
reset_n => letter_count[2].ACLR
reset_n => letter_count[3].ACLR
reset_n => letter_count[4].ACLR
reset_n => letter_count[5].ACLR
reset_n => letter_count[6].ACLR
reset_n => letter_count[7].ACLR
reset_n => letter_count[8].ACLR
reset_n => letter_count[9].ACLR
reset_n => letter_count[10].ACLR
reset_n => letter_count[11].ACLR
reset_n => letter_count[12].ACLR
reset_n => letter_count[13].ACLR
reset_n => letter_count[14].ACLR
reset_n => letter_count[15].ACLR
reset_n => letter_count[16].ACLR
reset_n => letter_count[17].ACLR
reset_n => letter_count[18].ACLR
reset_n => letter_count[19].ACLR
reset_n => letter_count[20].ACLR
reset_n => letter_count[21].ACLR
reset_n => letter_count[22].ACLR
reset_n => letter_count[23].ACLR
reset_n => letter_count[24].ACLR
reset_n => letter_count[25].ACLR
reset_n => letter_count[26].ACLR
reset_n => letter_count[27].ACLR
reset_n => letter_count[28].ACLR
reset_n => letter_count[29].ACLR
reset_n => letter_count[30].ACLR
reset_n => letter_count[31].ACLR
reset_n => clk_count[0].ACLR
reset_n => clk_count[1].ACLR
reset_n => clk_count[2].ACLR
reset_n => clk_count[3].ACLR
reset_n => clk_count[4].ACLR
reset_n => clk_count[5].ACLR
reset_n => clk_count[6].ACLR
reset_n => clk_count[7].ACLR
reset_n => clk_count[8].ACLR
reset_n => clk_count[9].ACLR
reset_n => clk_count[10].ACLR
reset_n => clk_count[11].ACLR
reset_n => clk_count[12].ACLR
reset_n => clk_count[13].ACLR
reset_n => clk_count[14].ACLR
reset_n => clk_count[15].ACLR
reset_n => clk_count[16].ACLR
reset_n => clk_count[17].ACLR
reset_n => clk_count[18].ACLR
reset_n => clk_count[19].ACLR
reset_n => clk_count[20].ACLR
reset_n => clk_count[21].ACLR
reset_n => clk_count[22].ACLR
reset_n => clk_count[23].ACLR
reset_n => clk_count[24].ACLR
reset_n => clk_count[25].ACLR
reset_n => clk_count[26].ACLR
reset_n => clk_count[27].ACLR
reset_n => clk_count[28].ACLR
reset_n => clk_count[29].ACLR
reset_n => clk_count[30].ACLR
reset_n => clk_count[31].ACLR
reset_n => state~3.DATAIN
reset_n => e~reg0.ENA
reset_n => busy~reg0.ENA
reset_n => rs~reg0.ENA
reset_n => rw~reg0.ENA
reset_n => lcd_data[7]~reg0.ENA
reset_n => lcd_data[6]~reg0.ENA
reset_n => lcd_data[5]~reg0.ENA
reset_n => lcd_data[4]~reg0.ENA
reset_n => lcd_data[3]~reg0.ENA
reset_n => lcd_data[2]~reg0.ENA
reset_n => lcd_data[1]~reg0.ENA
reset_n => lcd_data[0]~reg0.ENA
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => Selector0.IN3
lcd_enable => Selector35.IN3
lcd_enable => Selector36.IN2
lcd_enable => Selector34.IN2
lcd_bus[0] => lcd_data.DATAB
lcd_bus[1] => lcd_data.DATAB
lcd_bus[2] => lcd_data.DATAB
lcd_bus[3] => lcd_data.DATAB
lcd_bus[4] => lcd_data.DATAB
lcd_bus[5] => lcd_data.DATAB
lcd_bus[6] => lcd_data.DATAB
lcd_bus[7] => lcd_data.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs <= rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwr <= <VCC>
bkpwr <= <VCC>
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|2LCD:inst18|LCD_Table:inst2
clk => enable_LCD~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
resetN => enable_LCD~reg0.ACLR
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => enable_LCD~reg0.DATAIN
ADDR[0] => Mux0.IN263
ADDR[0] => Mux1.IN263
ADDR[0] => Mux2.IN263
ADDR[0] => Mux3.IN263
ADDR[0] => Mux4.IN263
ADDR[0] => Mux5.IN263
ADDR[0] => Mux6.IN263
ADDR[1] => Mux0.IN262
ADDR[1] => Mux1.IN262
ADDR[1] => Mux2.IN262
ADDR[1] => Mux3.IN262
ADDR[1] => Mux4.IN262
ADDR[1] => Mux5.IN262
ADDR[1] => Mux6.IN262
ADDR[2] => Mux0.IN261
ADDR[2] => Mux1.IN261
ADDR[2] => Mux2.IN261
ADDR[2] => Mux3.IN261
ADDR[2] => Mux4.IN261
ADDR[2] => Mux5.IN261
ADDR[2] => Mux6.IN261
ADDR[3] => Mux0.IN260
ADDR[3] => Mux1.IN260
ADDR[3] => Mux2.IN260
ADDR[3] => Mux3.IN260
ADDR[3] => Mux4.IN260
ADDR[3] => Mux5.IN260
ADDR[3] => Mux6.IN260
ADDR[4] => Mux0.IN259
ADDR[4] => Mux1.IN259
ADDR[4] => Mux2.IN259
ADDR[4] => Mux3.IN259
ADDR[4] => Mux4.IN259
ADDR[4] => Mux5.IN259
ADDR[4] => Mux6.IN259
ADDR[5] => Mux0.IN258
ADDR[5] => Mux1.IN258
ADDR[5] => Mux2.IN258
ADDR[5] => Mux3.IN258
ADDR[5] => Mux4.IN258
ADDR[5] => Mux5.IN258
ADDR[5] => Mux6.IN258
ADDR[6] => Mux0.IN257
ADDR[6] => Mux1.IN257
ADDR[6] => Mux2.IN257
ADDR[6] => Mux3.IN257
ADDR[6] => Mux4.IN257
ADDR[6] => Mux5.IN257
ADDR[6] => Mux6.IN257
ADDR[7] => Mux0.IN256
ADDR[7] => Mux1.IN256
ADDR[7] => Mux2.IN256
ADDR[7] => Mux3.IN256
ADDR[7] => Mux4.IN256
ADDR[7] => Mux5.IN256
ADDR[7] => Mux6.IN256
enable_LCD <= enable_LCD~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|freq2morse_SM_final:inst9
clk => isfin.CLK
clk => dold.CLK
clk => finlen[0].CLK
clk => finlen[1].CLK
clk => finlen[2].CLK
clk => inflen[0].CLK
clk => inflen[1].CLK
clk => inflen[2].CLK
clk => morsi[0].CLK
clk => morsi[1].CLK
clk => morsi[2].CLK
clk => morse_type[0].CLK
clk => morse_type[1].CLK
clk => morse_type[2].CLK
clk => morse_type[3].CLK
clk => morse_type[4].CLK
clk => out_trans.CLK
clk => state~5.DATAIN
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => out_trans.ENA
slow_clk => morse_type[4].ENA
slow_clk => morse_type[3].ENA
slow_clk => morse_type[2].ENA
slow_clk => morse_type[1].ENA
slow_clk => morse_type[0].ENA
slow_clk => morsi[2].ENA
slow_clk => morsi[1].ENA
slow_clk => morsi[0].ENA
slow_clk => inflen[2].ENA
slow_clk => inflen[1].ENA
slow_clk => inflen[0].ENA
slow_clk => finlen[2].ENA
slow_clk => finlen[1].ENA
slow_clk => finlen[0].ENA
resetN => finlen[0].ACLR
resetN => finlen[1].ACLR
resetN => finlen[2].ACLR
resetN => inflen[0].ACLR
resetN => inflen[1].ACLR
resetN => inflen[2].ACLR
resetN => morsi[0].ACLR
resetN => morsi[1].ACLR
resetN => morsi[2].ACLR
resetN => morse_type[0].ACLR
resetN => morse_type[1].ACLR
resetN => morse_type[2].ACLR
resetN => morse_type[3].ACLR
resetN => morse_type[4].ACLR
resetN => out_trans.ACLR
resetN => state~7.DATAIN
resetN => dold.ENA
resetN => isfin.ENA
endword => state.OUTPUTSELECT
endword => state.OUTPUTSELECT
endword => state.OUTPUTSELECT
endword => state.OUTPUTSELECT
endword => inflen.OUTPUTSELECT
endword => inflen.OUTPUTSELECT
endword => inflen.OUTPUTSELECT
endword => morsi.OUTPUTSELECT
endword => morsi.OUTPUTSELECT
endword => morsi.OUTPUTSELECT
f_ind[0] => Equal0.IN5
f_ind[0] => Equal1.IN5
f_ind[0] => Equal2.IN5
f_ind[0] => Equal3.IN5
f_ind[1] => Equal0.IN4
f_ind[1] => Equal1.IN4
f_ind[1] => Equal2.IN4
f_ind[1] => Equal3.IN4
f_ind[2] => Equal0.IN3
f_ind[2] => Equal1.IN3
f_ind[2] => Equal2.IN3
f_ind[2] => Equal3.IN3
morsecode[0] <= finlen[0].DB_MAX_OUTPUT_PORT_TYPE
morsecode[1] <= finlen[1].DB_MAX_OUTPUT_PORT_TYPE
morsecode[2] <= finlen[2].DB_MAX_OUTPUT_PORT_TYPE
morsecode[3] <= morse_type[0].DB_MAX_OUTPUT_PORT_TYPE
morsecode[4] <= morse_type[1].DB_MAX_OUTPUT_PORT_TYPE
morsecode[5] <= morse_type[2].DB_MAX_OUTPUT_PORT_TYPE
morsecode[6] <= morse_type[3].DB_MAX_OUTPUT_PORT_TYPE
morsecode[7] <= morse_type[4].DB_MAX_OUTPUT_PORT_TYPE
finish <= isfin.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|SIN2FREQ:inst20
F_TYPE[0] <= close_param[0].DB_MAX_OUTPUT_PORT_TYPE
F_TYPE[1] <= close_param[1].DB_MAX_OUTPUT_PORT_TYPE
F_TYPE[2] <= close_param[2].DB_MAX_OUTPUT_PORT_TYPE
RESETn => CLOSE_f_paramFin:inst15.RESETN
RESETn => f_finder_fin:inst.RESETN
RESETn => Histereres:inst16.RESETN
CLK_IN => CLOSE_f_paramFin:inst15.CLK
CLK_IN => f_finder_fin:inst.CLK
CLK_IN => Histereres:inst16.CLK
slow_clk => f_finder_fin:inst.slow_clk
offset_binary_input[0] => Histereres:inst16.offb[0]
offset_binary_input[1] => Histereres:inst16.offb[1]
offset_binary_input[2] => Histereres:inst16.offb[2]
offset_binary_input[3] => Histereres:inst16.offb[3]
offset_binary_input[4] => Histereres:inst16.offb[4]
offset_binary_input[5] => Histereres:inst16.offb[5]
offset_binary_input[6] => Histereres:inst16.offb[6]
offset_binary_input[7] => Histereres:inst16.offb[7]


|COMPLETE_PROJECT|Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15
RESETN => fin_param[0].ACLR
RESETN => fin_param[1].ACLR
RESETN => fin_param[2].PRESET
CLK => fin_param[0].CLK
CLK => fin_param[1].CLK
CLK => fin_param[2].CLK
n_param[0] => LessThan0.IN18
n_param[0] => Add0.IN18
n_param[0] => Add2.IN18
n_param[0] => LessThan2.IN18
n_param[0] => process_0.IN1
n_param[0] => Add6.IN18
n_param[0] => Equal0.IN8
n_param[0] => Equal1.IN5
n_param[0] => Equal2.IN8
n_param[1] => LessThan0.IN17
n_param[1] => Add0.IN17
n_param[1] => Add2.IN17
n_param[1] => LessThan2.IN17
n_param[1] => Add4.IN16
n_param[1] => Add6.IN17
n_param[1] => Equal0.IN5
n_param[1] => Equal1.IN8
n_param[1] => Equal2.IN7
n_param[2] => LessThan0.IN16
n_param[2] => Add0.IN16
n_param[2] => Add2.IN16
n_param[2] => LessThan2.IN16
n_param[2] => Add4.IN15
n_param[2] => Add6.IN16
n_param[2] => Equal0.IN4
n_param[2] => Equal1.IN4
n_param[2] => Equal2.IN6
n_param[3] => LessThan0.IN15
n_param[3] => Add0.IN15
n_param[3] => Add2.IN15
n_param[3] => LessThan2.IN15
n_param[3] => Add4.IN14
n_param[3] => Add6.IN15
n_param[3] => Equal0.IN3
n_param[3] => Equal1.IN3
n_param[3] => Equal2.IN5
n_param[4] => LessThan0.IN14
n_param[4] => Add0.IN14
n_param[4] => Add2.IN14
n_param[4] => LessThan2.IN14
n_param[4] => Add4.IN13
n_param[4] => Add6.IN14
n_param[4] => Equal0.IN2
n_param[4] => Equal1.IN2
n_param[4] => Equal2.IN4
n_param[5] => LessThan0.IN13
n_param[5] => Add0.IN13
n_param[5] => Add2.IN13
n_param[5] => LessThan2.IN13
n_param[5] => Add4.IN12
n_param[5] => Add6.IN13
n_param[5] => Equal0.IN7
n_param[5] => Equal1.IN7
n_param[5] => Equal2.IN3
n_param[6] => LessThan0.IN12
n_param[6] => Add0.IN12
n_param[6] => Add2.IN12
n_param[6] => LessThan2.IN12
n_param[6] => Add4.IN11
n_param[6] => Add6.IN12
n_param[6] => Equal0.IN6
n_param[6] => Equal1.IN6
n_param[6] => Equal2.IN2
n_param[7] => LessThan0.IN11
n_param[7] => Add0.IN11
n_param[7] => Add2.IN11
n_param[7] => LessThan2.IN11
n_param[7] => Add4.IN10
n_param[7] => Add6.IN11
n_param[7] => Equal0.IN1
n_param[7] => Equal1.IN1
n_param[7] => Equal2.IN1
n_param[8] => LessThan0.IN10
n_param[8] => Add0.IN10
n_param[8] => Add2.IN10
n_param[8] => LessThan2.IN10
n_param[8] => Add4.IN9
n_param[8] => Add6.IN10
n_param[8] => Equal0.IN0
n_param[8] => Equal1.IN0
n_param[8] => Equal2.IN0
close_param[0] <= fin_param[0].DB_MAX_OUTPUT_PORT_TYPE
close_param[1] <= fin_param[1].DB_MAX_OUTPUT_PORT_TYPE
close_param[2] <= fin_param[2].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|SIN2FREQ:inst20|f_finder_fin:inst
RESETN => n[0].ACLR
RESETN => n[1].ACLR
RESETN => n[2].ACLR
RESETN => n[3].ACLR
RESETN => n[4].ACLR
RESETN => n[5].ACLR
RESETN => n[6].ACLR
RESETN => n[7].ACLR
RESETN => n[8].ACLR
RESETN => per_num[0].ACLR
RESETN => per_num[1].ACLR
RESETN => per_num[2].ACLR
RESETN => per_num[3].ACLR
RESETN => per_num[4].ACLR
RESETN => per_num[5].ACLR
RESETN => per_num[6].ACLR
RESETN => count_t[12].ACLR
RESETN => count_t[13].ACLR
RESETN => count_t[14].ACLR
RESETN => count_t[15].ACLR
RESETN => count_t[16].ACLR
RESETN => count_t[17].ACLR
RESETN => count_t[18].ACLR
RESETN => count_t[19].ACLR
RESETN => count_high[0].ACLR
RESETN => count_high[1].ACLR
RESETN => count_high[2].ACLR
RESETN => count_high[3].ACLR
RESETN => count_high[4].ACLR
RESETN => count_high[5].ACLR
RESETN => count_high[6].ACLR
RESETN => count_high[7].ACLR
RESETN => count_high[8].ACLR
RESETN => count_high[9].ACLR
RESETN => count_high[10].ACLR
RESETN => count_high[11].ACLR
RESETN => count_high[12].ACLR
RESETN => count_high[13].ACLR
RESETN => count_high[14].ACLR
RESETN => count_high[15].ACLR
RESETN => count_high[16].ACLR
RESETN => count_high[17].ACLR
RESETN => count_high[18].ACLR
RESETN => count_high[19].ACLR
RESETN => count_low[0].ACLR
RESETN => count_low[1].ACLR
RESETN => count_low[2].ACLR
RESETN => count_low[3].ACLR
RESETN => count_low[4].ACLR
RESETN => count_low[5].ACLR
RESETN => count_low[6].ACLR
RESETN => count_low[7].ACLR
RESETN => count_low[8].ACLR
RESETN => count_low[9].ACLR
RESETN => count_low[10].ACLR
RESETN => count_low[11].ACLR
RESETN => count_low[12].ACLR
RESETN => count_low[13].ACLR
RESETN => count_low[14].ACLR
RESETN => count_low[15].ACLR
RESETN => count_low[16].ACLR
RESETN => count_low[17].ACLR
RESETN => count_low[18].ACLR
RESETN => count_low[19].ACLR
RESETN => count_ttwo[0].ACLR
RESETN => count_ttwo[1].ACLR
RESETN => count_ttwo[2].ACLR
RESETN => count_ttwo[3].ACLR
RESETN => count_ttwo[4].ACLR
RESETN => count_ttwo[5].ACLR
RESETN => count_ttwo[6].ACLR
RESETN => count_ttwo[7].ACLR
RESETN => count_ttwo[8].ACLR
RESETN => count_ttwo[9].ACLR
RESETN => count_ttwo[10].ACLR
RESETN => count_ttwo[11].ACLR
RESETN => count_ttwo[12].ACLR
RESETN => count_ttwo[13].ACLR
RESETN => count_ttwo[14].ACLR
RESETN => count_ttwo[15].ACLR
RESETN => count_ttwo[16].ACLR
RESETN => count_ttwo[17].ACLR
RESETN => count_ttwo[18].ACLR
RESETN => count_ttwo[19].ACLR
RESETN => count_tone[0].ACLR
RESETN => count_tone[1].ACLR
RESETN => count_tone[2].ACLR
RESETN => count_tone[3].ACLR
RESETN => count_tone[4].ACLR
RESETN => count_tone[5].ACLR
RESETN => count_tone[6].ACLR
RESETN => count_tone[7].ACLR
RESETN => count_tone[8].ACLR
RESETN => count_tone[9].ACLR
RESETN => count_tone[10].ACLR
RESETN => count_tone[11].ACLR
RESETN => count_tone[12].ACLR
RESETN => count_tone[13].ACLR
RESETN => count_tone[14].ACLR
RESETN => count_tone[15].ACLR
RESETN => count_tone[16].ACLR
RESETN => count_tone[17].ACLR
RESETN => count_tone[18].ACLR
RESETN => count_tone[19].ACLR
RESETN => state~9.DATAIN
RESETN => hush.ENA
CLK => hush.CLK
CLK => n[0].CLK
CLK => n[1].CLK
CLK => n[2].CLK
CLK => n[3].CLK
CLK => n[4].CLK
CLK => n[5].CLK
CLK => n[6].CLK
CLK => n[7].CLK
CLK => n[8].CLK
CLK => per_num[0].CLK
CLK => per_num[1].CLK
CLK => per_num[2].CLK
CLK => per_num[3].CLK
CLK => per_num[4].CLK
CLK => per_num[5].CLK
CLK => per_num[6].CLK
CLK => count_t[12].CLK
CLK => count_t[13].CLK
CLK => count_t[14].CLK
CLK => count_t[15].CLK
CLK => count_t[16].CLK
CLK => count_t[17].CLK
CLK => count_t[18].CLK
CLK => count_t[19].CLK
CLK => count_high[0].CLK
CLK => count_high[1].CLK
CLK => count_high[2].CLK
CLK => count_high[3].CLK
CLK => count_high[4].CLK
CLK => count_high[5].CLK
CLK => count_high[6].CLK
CLK => count_high[7].CLK
CLK => count_high[8].CLK
CLK => count_high[9].CLK
CLK => count_high[10].CLK
CLK => count_high[11].CLK
CLK => count_high[12].CLK
CLK => count_high[13].CLK
CLK => count_high[14].CLK
CLK => count_high[15].CLK
CLK => count_high[16].CLK
CLK => count_high[17].CLK
CLK => count_high[18].CLK
CLK => count_high[19].CLK
CLK => count_low[0].CLK
CLK => count_low[1].CLK
CLK => count_low[2].CLK
CLK => count_low[3].CLK
CLK => count_low[4].CLK
CLK => count_low[5].CLK
CLK => count_low[6].CLK
CLK => count_low[7].CLK
CLK => count_low[8].CLK
CLK => count_low[9].CLK
CLK => count_low[10].CLK
CLK => count_low[11].CLK
CLK => count_low[12].CLK
CLK => count_low[13].CLK
CLK => count_low[14].CLK
CLK => count_low[15].CLK
CLK => count_low[16].CLK
CLK => count_low[17].CLK
CLK => count_low[18].CLK
CLK => count_low[19].CLK
CLK => count_ttwo[0].CLK
CLK => count_ttwo[1].CLK
CLK => count_ttwo[2].CLK
CLK => count_ttwo[3].CLK
CLK => count_ttwo[4].CLK
CLK => count_ttwo[5].CLK
CLK => count_ttwo[6].CLK
CLK => count_ttwo[7].CLK
CLK => count_ttwo[8].CLK
CLK => count_ttwo[9].CLK
CLK => count_ttwo[10].CLK
CLK => count_ttwo[11].CLK
CLK => count_ttwo[12].CLK
CLK => count_ttwo[13].CLK
CLK => count_ttwo[14].CLK
CLK => count_ttwo[15].CLK
CLK => count_ttwo[16].CLK
CLK => count_ttwo[17].CLK
CLK => count_ttwo[18].CLK
CLK => count_ttwo[19].CLK
CLK => count_tone[0].CLK
CLK => count_tone[1].CLK
CLK => count_tone[2].CLK
CLK => count_tone[3].CLK
CLK => count_tone[4].CLK
CLK => count_tone[5].CLK
CLK => count_tone[6].CLK
CLK => count_tone[7].CLK
CLK => count_tone[8].CLK
CLK => count_tone[9].CLK
CLK => count_tone[10].CLK
CLK => count_tone[11].CLK
CLK => count_tone[12].CLK
CLK => count_tone[13].CLK
CLK => count_tone[14].CLK
CLK => count_tone[15].CLK
CLK => count_tone[16].CLK
CLK => count_tone[17].CLK
CLK => count_tone[18].CLK
CLK => count_tone[19].CLK
CLK => state~7.DATAIN
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => hush.DATAB
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => per_num.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_tone.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_high.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_ttwo.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_t.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => count_low.OUTPUTSELECT
current_amp => Selector106.IN4
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => state.OUTPUTSELECT
current_amp => Selector105.IN0
current_amp => Selector105.IN1
n_param[0] <= n[0].DB_MAX_OUTPUT_PORT_TYPE
n_param[1] <= n[1].DB_MAX_OUTPUT_PORT_TYPE
n_param[2] <= n[2].DB_MAX_OUTPUT_PORT_TYPE
n_param[3] <= n[3].DB_MAX_OUTPUT_PORT_TYPE
n_param[4] <= n[4].DB_MAX_OUTPUT_PORT_TYPE
n_param[5] <= n[5].DB_MAX_OUTPUT_PORT_TYPE
n_param[6] <= n[6].DB_MAX_OUTPUT_PORT_TYPE
n_param[7] <= n[7].DB_MAX_OUTPUT_PORT_TYPE
n_param[8] <= n[8].DB_MAX_OUTPUT_PORT_TYPE
charend <= hush.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Reciever:inst23|SIN2FREQ:inst20|Histereres:inst16
RESETN => tmp_out.ACLR
CLK => tmp_out.CLK
offb[0] => LessThan0.IN16
offb[0] => LessThan1.IN16
offb[1] => LessThan0.IN15
offb[1] => LessThan1.IN15
offb[2] => LessThan0.IN14
offb[2] => LessThan1.IN14
offb[3] => LessThan0.IN13
offb[3] => LessThan1.IN13
offb[4] => LessThan0.IN12
offb[4] => LessThan1.IN12
offb[5] => LessThan0.IN11
offb[5] => LessThan1.IN11
offb[6] => LessThan0.IN10
offb[6] => LessThan1.IN10
offb[7] => LessThan0.IN9
offb[7] => LessThan1.IN9
highorlow <= tmp_out.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|MultiTurbo_F_div_quater:inst28
RESETN => qone_sec_flag.ACLR
RESETN => one_sec[0].ACLR
RESETN => one_sec[1].ACLR
RESETN => one_sec[2].ACLR
RESETN => one_sec[3].ACLR
RESETN => one_sec[4].ACLR
RESETN => one_sec[5].ACLR
RESETN => one_sec[6].ACLR
RESETN => one_sec[7].ACLR
RESETN => one_sec[8].ACLR
RESETN => one_sec[9].ACLR
RESETN => one_sec[10].ACLR
RESETN => one_sec[11].ACLR
RESETN => one_sec[12].ACLR
RESETN => one_sec[13].ACLR
RESETN => one_sec[14].ACLR
RESETN => one_sec[15].ACLR
RESETN => one_sec[16].ACLR
RESETN => one_sec[17].ACLR
RESETN => one_sec[18].ACLR
RESETN => one_sec[19].ACLR
RESETN => one_sec[20].ACLR
RESETN => one_sec[21].ACLR
RESETN => one_sec[22].ACLR
RESETN => one_sec[23].ACLR
RESETN => one_sec[24].ACLR
RESETN => one_sec[25].ACLR
RESETN => one_sec[26].ACLR
RESETN => one_sec[27].ACLR
RESETN => one_sec[28].ACLR
RESETN => one_sec[29].ACLR
RESETN => one_sec[30].ACLR
RESETN => one_sec[31].ACLR
CLK => qone_sec_flag.CLK
CLK => one_sec[0].CLK
CLK => one_sec[1].CLK
CLK => one_sec[2].CLK
CLK => one_sec[3].CLK
CLK => one_sec[4].CLK
CLK => one_sec[5].CLK
CLK => one_sec[6].CLK
CLK => one_sec[7].CLK
CLK => one_sec[8].CLK
CLK => one_sec[9].CLK
CLK => one_sec[10].CLK
CLK => one_sec[11].CLK
CLK => one_sec[12].CLK
CLK => one_sec[13].CLK
CLK => one_sec[14].CLK
CLK => one_sec[15].CLK
CLK => one_sec[16].CLK
CLK => one_sec[17].CLK
CLK => one_sec[18].CLK
CLK => one_sec[19].CLK
CLK => one_sec[20].CLK
CLK => one_sec[21].CLK
CLK => one_sec[22].CLK
CLK => one_sec[23].CLK
CLK => one_sec[24].CLK
CLK => one_sec[25].CLK
CLK => one_sec[26].CLK
CLK => one_sec[27].CLK
CLK => one_sec[28].CLK
CLK => one_sec[29].CLK
CLK => one_sec[30].CLK
CLK => one_sec[31].CLK
TURBO[0] => Equal0.IN0
TURBO[0] => Equal2.IN1
TURBO[0] => Equal4.IN1
TURBO[1] => Equal0.IN1
TURBO[1] => Equal2.IN0
TURBO[1] => Equal4.IN0
QuaterSec <= qone_sec_flag.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|MSS_XTRCT:inst24
ADC_POWERDOWNn_CHIP <= MSS_Core:inst.ADC_POWERDOWNn_CHIP
CLK_IN => MSS_Core:inst.CLK_IN
RESETn => MSS_Core:inst.RESETn
ADC_PART_EXT_ENABLE_USER => MSS_Core:inst.ADC_PART_EXT_ENABLE_USER
PDACs_PART_EXT_ENABLE_USER => MSS_Core:inst.PDACs_PART_EXT_ENABLE_USER
INT_EXT_ENABLE_USER => MSS_Core:inst.INT_EXT_ENABLES_FOR_UNITS_USER
ADC_DATA_CHIP[0] => MSS_Core:inst.ADC_DATA_CHIP[0]
ADC_DATA_CHIP[1] => MSS_Core:inst.ADC_DATA_CHIP[1]
ADC_DATA_CHIP[2] => MSS_Core:inst.ADC_DATA_CHIP[2]
ADC_DATA_CHIP[3] => MSS_Core:inst.ADC_DATA_CHIP[3]
ADC_DATA_CHIP[4] => MSS_Core:inst.ADC_DATA_CHIP[4]
ADC_DATA_CHIP[5] => MSS_Core:inst.ADC_DATA_CHIP[5]
ADC_DATA_CHIP[6] => MSS_Core:inst.ADC_DATA_CHIP[6]
ADC_DATA_CHIP[7] => MSS_Core:inst.ADC_DATA_CHIP[7]
PDAC_A_DATA_USER[0] => MSS_Core:inst.PDAC_A_DATA_USER[0]
PDAC_A_DATA_USER[1] => MSS_Core:inst.PDAC_A_DATA_USER[1]
PDAC_A_DATA_USER[2] => MSS_Core:inst.PDAC_A_DATA_USER[2]
PDAC_A_DATA_USER[3] => MSS_Core:inst.PDAC_A_DATA_USER[3]
PDAC_A_DATA_USER[4] => MSS_Core:inst.PDAC_A_DATA_USER[4]
PDAC_A_DATA_USER[5] => MSS_Core:inst.PDAC_A_DATA_USER[5]
PDAC_A_DATA_USER[6] => MSS_Core:inst.PDAC_A_DATA_USER[6]
PDAC_A_DATA_USER[7] => MSS_Core:inst.PDAC_A_DATA_USER[7]
PDAC_B_DATA_USER[0] => MSS_Core:inst.PDAC_B_DATA_USER[0]
PDAC_B_DATA_USER[1] => MSS_Core:inst.PDAC_B_DATA_USER[1]
PDAC_B_DATA_USER[2] => MSS_Core:inst.PDAC_B_DATA_USER[2]
PDAC_B_DATA_USER[3] => MSS_Core:inst.PDAC_B_DATA_USER[3]
PDAC_B_DATA_USER[4] => MSS_Core:inst.PDAC_B_DATA_USER[4]
PDAC_B_DATA_USER[5] => MSS_Core:inst.PDAC_B_DATA_USER[5]
PDAC_B_DATA_USER[6] => MSS_Core:inst.PDAC_B_DATA_USER[6]
PDAC_B_DATA_USER[7] => MSS_Core:inst.PDAC_B_DATA_USER[7]
SDAC_A_DATA_USER[0] => MSS_Core:inst.SDAC_0_DATA_USER[0]
SDAC_A_DATA_USER[1] => MSS_Core:inst.SDAC_0_DATA_USER[1]
SDAC_A_DATA_USER[2] => MSS_Core:inst.SDAC_0_DATA_USER[2]
SDAC_A_DATA_USER[3] => MSS_Core:inst.SDAC_0_DATA_USER[3]
SDAC_A_DATA_USER[4] => MSS_Core:inst.SDAC_0_DATA_USER[4]
SDAC_A_DATA_USER[5] => MSS_Core:inst.SDAC_0_DATA_USER[5]
SDAC_A_DATA_USER[6] => MSS_Core:inst.SDAC_0_DATA_USER[6]
SDAC_A_DATA_USER[7] => MSS_Core:inst.SDAC_0_DATA_USER[7]
SDAC_B_DATA_USER[0] => MSS_Core:inst.SDAC_1_DATA_USER[0]
SDAC_B_DATA_USER[1] => MSS_Core:inst.SDAC_1_DATA_USER[1]
SDAC_B_DATA_USER[2] => MSS_Core:inst.SDAC_1_DATA_USER[2]
SDAC_B_DATA_USER[3] => MSS_Core:inst.SDAC_1_DATA_USER[3]
SDAC_B_DATA_USER[4] => MSS_Core:inst.SDAC_1_DATA_USER[4]
SDAC_B_DATA_USER[5] => MSS_Core:inst.SDAC_1_DATA_USER[5]
SDAC_B_DATA_USER[6] => MSS_Core:inst.SDAC_1_DATA_USER[6]
SDAC_B_DATA_USER[7] => MSS_Core:inst.SDAC_1_DATA_USER[7]
CLK_ADC_CHIP <= MSS_Core:inst.CLK_ADC_CHIP
DACs_POWERDOWNn_CHIP <= MSS_Core:inst.DACs_POWERDOWNn_CHIP
CLK_PDACs_CHIP <= MSS_Core:inst.CLK_PDACs_CHIP
VOLTAGE_TRANSLATORS_ENAn_CHIP <= MSS_Core:inst.VOLTAGE_TRANSLATORS_ENAn_CHIP
BIT_INPUT_MUX_CARD <= MSS_Core:inst.BIT_INPUT_MUX_CARD
SDACs_SDATA_CHIP <= MSS_Core:inst.SDACs_SDATA_CHIP
SDACs_SCLK_CHIP <= MSS_Core:inst.SDACs_SCLK_CHIP
SDACs_SLATCH_CHIP <= MSS_Core:inst.SDACs_SLATCH_CHIP
ADC_DATA_USER[0] <= MSS_Core:inst.ADC_DATA_USER[0]
ADC_DATA_USER[1] <= MSS_Core:inst.ADC_DATA_USER[1]
ADC_DATA_USER[2] <= MSS_Core:inst.ADC_DATA_USER[2]
ADC_DATA_USER[3] <= MSS_Core:inst.ADC_DATA_USER[3]
ADC_DATA_USER[4] <= MSS_Core:inst.ADC_DATA_USER[4]
ADC_DATA_USER[5] <= MSS_Core:inst.ADC_DATA_USER[5]
ADC_DATA_USER[6] <= MSS_Core:inst.ADC_DATA_USER[6]
ADC_DATA_USER[7] <= MSS_Core:inst.ADC_DATA_USER[7]
PDAC_A_DATA_CHIP[0] <= MSS_Core:inst.PDAC_A_DATA_CHIP[0]
PDAC_A_DATA_CHIP[1] <= MSS_Core:inst.PDAC_A_DATA_CHIP[1]
PDAC_A_DATA_CHIP[2] <= MSS_Core:inst.PDAC_A_DATA_CHIP[2]
PDAC_A_DATA_CHIP[3] <= MSS_Core:inst.PDAC_A_DATA_CHIP[3]
PDAC_A_DATA_CHIP[4] <= MSS_Core:inst.PDAC_A_DATA_CHIP[4]
PDAC_A_DATA_CHIP[5] <= MSS_Core:inst.PDAC_A_DATA_CHIP[5]
PDAC_A_DATA_CHIP[6] <= MSS_Core:inst.PDAC_A_DATA_CHIP[6]
PDAC_A_DATA_CHIP[7] <= MSS_Core:inst.PDAC_A_DATA_CHIP[7]
PDAC_B_DATA_CHIP[0] <= MSS_Core:inst.PDAC_B_DATA_CHIP[0]
PDAC_B_DATA_CHIP[1] <= MSS_Core:inst.PDAC_B_DATA_CHIP[1]
PDAC_B_DATA_CHIP[2] <= MSS_Core:inst.PDAC_B_DATA_CHIP[2]
PDAC_B_DATA_CHIP[3] <= MSS_Core:inst.PDAC_B_DATA_CHIP[3]
PDAC_B_DATA_CHIP[4] <= MSS_Core:inst.PDAC_B_DATA_CHIP[4]
PDAC_B_DATA_CHIP[5] <= MSS_Core:inst.PDAC_B_DATA_CHIP[5]
PDAC_B_DATA_CHIP[6] <= MSS_Core:inst.PDAC_B_DATA_CHIP[6]
PDAC_B_DATA_CHIP[7] <= MSS_Core:inst.PDAC_B_DATA_CHIP[7]


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst
CLK_IN => CLK_IN_ibuf.PADIO
RESETn => RESETn_ibuf.PADIO
ADC_PART_EXT_ENABLE_USER => ADC_PART_EXT_ENABLE_USER_ibuf.PADIO
ADC_POWERDOWNn_USER => ADC_POWERDOWNn_USER_ibuf.PADIO
ADC_POWERDOWNn_CHIP <= ADC_POWERDOWNn_CHIP_obuf.PADIO
ADC_DATA_USER[0] <= ADC_DATA_USER_obuf_0_.PADIO
ADC_DATA_USER[1] <= ADC_DATA_USER_obuf_1_.PADIO
ADC_DATA_USER[2] <= ADC_DATA_USER_obuf_2_.PADIO
ADC_DATA_USER[3] <= ADC_DATA_USER_obuf_3_.PADIO
ADC_DATA_USER[4] <= ADC_DATA_USER_obuf_4_.PADIO
ADC_DATA_USER[5] <= ADC_DATA_USER_obuf_5_.PADIO
ADC_DATA_USER[6] <= ADC_DATA_USER_obuf_6_.PADIO
ADC_DATA_USER[7] <= ADC_DATA_USER_obuf_7_.PADIO
ADC_DATA_CHIP[0] => ADC_DATA_CHIP_ibuf_0_.PADIO
ADC_DATA_CHIP[1] => ADC_DATA_CHIP_ibuf_1_.PADIO
ADC_DATA_CHIP[2] => ADC_DATA_CHIP_ibuf_2_.PADIO
ADC_DATA_CHIP[3] => ADC_DATA_CHIP_ibuf_3_.PADIO
ADC_DATA_CHIP[4] => ADC_DATA_CHIP_ibuf_4_.PADIO
ADC_DATA_CHIP[5] => ADC_DATA_CHIP_ibuf_5_.PADIO
ADC_DATA_CHIP[6] => ADC_DATA_CHIP_ibuf_6_.PADIO
ADC_DATA_CHIP[7] => ADC_DATA_CHIP_ibuf_7_.PADIO
ADC_RESET_USER => ADC_RESET_USER_ibuf.PADIO
ADC_DATA_ENABLE_USER => ADC_DATA_ENABLE_USER_ibuf.PADIO
CLK_ADC_CHIP <= CLK_ADC_CHIP_obuf.PADIO
DACs_POWERDOWNn_USER => DACs_POWERDOWNn_USER_ibuf.PADIO
DACs_POWERDOWNn_CHIP <= DACs_POWERDOWNn_CHIP_obuf.PADIO
PDACs_PART_EXT_ENABLE_USER => PDACs_PART_EXT_ENABLE_USER_ibuf.PADIO
PDACs_NORMAL_ENABLE_USER => PDACs_NORMAL_ENABLE_USER_ibuf.PADIO
PDAC_A_DATA_USER[0] => PDAC_A_DATA_USER_ibuf_0_.PADIO
PDAC_A_DATA_USER[1] => PDAC_A_DATA_USER_ibuf_1_.PADIO
PDAC_A_DATA_USER[2] => PDAC_A_DATA_USER_ibuf_2_.PADIO
PDAC_A_DATA_USER[3] => PDAC_A_DATA_USER_ibuf_3_.PADIO
PDAC_A_DATA_USER[4] => PDAC_A_DATA_USER_ibuf_4_.PADIO
PDAC_A_DATA_USER[5] => PDAC_A_DATA_USER_ibuf_5_.PADIO
PDAC_A_DATA_USER[6] => PDAC_A_DATA_USER_ibuf_6_.PADIO
PDAC_A_DATA_USER[7] => PDAC_A_DATA_USER_ibuf_7_.PADIO
PDAC_A_DATA_CHIP[0] <= PDAC_A_DATA_CHIP_obuf_0_.PADIO
PDAC_A_DATA_CHIP[1] <= PDAC_A_DATA_CHIP_obuf_1_.PADIO
PDAC_A_DATA_CHIP[2] <= PDAC_A_DATA_CHIP_obuf_2_.PADIO
PDAC_A_DATA_CHIP[3] <= PDAC_A_DATA_CHIP_obuf_3_.PADIO
PDAC_A_DATA_CHIP[4] <= PDAC_A_DATA_CHIP_obuf_4_.PADIO
PDAC_A_DATA_CHIP[5] <= PDAC_A_DATA_CHIP_obuf_5_.PADIO
PDAC_A_DATA_CHIP[6] <= PDAC_A_DATA_CHIP_obuf_6_.PADIO
PDAC_A_DATA_CHIP[7] <= PDAC_A_DATA_CHIP_obuf_7_.PADIO
PDAC_A_RESET_USER => PDAC_A_RESET_USER_ibuf.PADIO
PDAC_A_DATA_ENABLE_USER => PDAC_A_DATA_ENABLE_USER_ibuf.PADIO
PDAC_B_DATA_USER[0] => PDAC_B_DATA_USER_ibuf_0_.PADIO
PDAC_B_DATA_USER[1] => PDAC_B_DATA_USER_ibuf_1_.PADIO
PDAC_B_DATA_USER[2] => PDAC_B_DATA_USER_ibuf_2_.PADIO
PDAC_B_DATA_USER[3] => PDAC_B_DATA_USER_ibuf_3_.PADIO
PDAC_B_DATA_USER[4] => PDAC_B_DATA_USER_ibuf_4_.PADIO
PDAC_B_DATA_USER[5] => PDAC_B_DATA_USER_ibuf_5_.PADIO
PDAC_B_DATA_USER[6] => PDAC_B_DATA_USER_ibuf_6_.PADIO
PDAC_B_DATA_USER[7] => PDAC_B_DATA_USER_ibuf_7_.PADIO
PDAC_B_DATA_CHIP[0] <= PDAC_B_DATA_CHIP_obuf_0_.PADIO
PDAC_B_DATA_CHIP[1] <= PDAC_B_DATA_CHIP_obuf_1_.PADIO
PDAC_B_DATA_CHIP[2] <= PDAC_B_DATA_CHIP_obuf_2_.PADIO
PDAC_B_DATA_CHIP[3] <= PDAC_B_DATA_CHIP_obuf_3_.PADIO
PDAC_B_DATA_CHIP[4] <= PDAC_B_DATA_CHIP_obuf_4_.PADIO
PDAC_B_DATA_CHIP[5] <= PDAC_B_DATA_CHIP_obuf_5_.PADIO
PDAC_B_DATA_CHIP[6] <= PDAC_B_DATA_CHIP_obuf_6_.PADIO
PDAC_B_DATA_CHIP[7] <= PDAC_B_DATA_CHIP_obuf_7_.PADIO
PDAC_B_RESET_USER => PDAC_B_RESET_USER_ibuf.PADIO
PDAC_B_DATA_ENABLE_USER => PDAC_B_DATA_ENABLE_USER_ibuf.PADIO
CLK_PDACs_CHIP <= CLK_PDACs_CHIP_obuf.PADIO
SDACs_PART_EXT_ENABLE_USER => SDACs_PART_EXT_ENABLE_USER_ibuf.PADIO
SDACs_SCAN_ENABLE_USER => SDACs_SCAN_ENABLE_USER_ibuf.PADIO
SDACs_NORMAL_ENABLE_USER => SDACs_NORMAL_ENABLE_USER_ibuf.PADIO
SDAC_0_DATA_USER[0] => SDAC_0_DATA_USER_ibuf_0_.PADIO
SDAC_0_DATA_USER[1] => SDAC_0_DATA_USER_ibuf_1_.PADIO
SDAC_0_DATA_USER[2] => SDAC_0_DATA_USER_ibuf_2_.PADIO
SDAC_0_DATA_USER[3] => SDAC_0_DATA_USER_ibuf_3_.PADIO
SDAC_0_DATA_USER[4] => SDAC_0_DATA_USER_ibuf_4_.PADIO
SDAC_0_DATA_USER[5] => SDAC_0_DATA_USER_ibuf_5_.PADIO
SDAC_0_DATA_USER[6] => SDAC_0_DATA_USER_ibuf_6_.PADIO
SDAC_0_DATA_USER[7] => SDAC_0_DATA_USER_ibuf_7_.PADIO
SDAC_0_RESET_USER => SDAC_0_RESET_USER_ibuf.PADIO
SDAC_0_DATA_ENABLE_USER => SDAC_0_DATA_ENABLE_USER_ibuf.PADIO
SDAC_1_DATA_USER[0] => SDAC_1_DATA_USER_ibuf_0_.PADIO
SDAC_1_DATA_USER[1] => SDAC_1_DATA_USER_ibuf_1_.PADIO
SDAC_1_DATA_USER[2] => SDAC_1_DATA_USER_ibuf_2_.PADIO
SDAC_1_DATA_USER[3] => SDAC_1_DATA_USER_ibuf_3_.PADIO
SDAC_1_DATA_USER[4] => SDAC_1_DATA_USER_ibuf_4_.PADIO
SDAC_1_DATA_USER[5] => SDAC_1_DATA_USER_ibuf_5_.PADIO
SDAC_1_DATA_USER[6] => SDAC_1_DATA_USER_ibuf_6_.PADIO
SDAC_1_DATA_USER[7] => SDAC_1_DATA_USER_ibuf_7_.PADIO
SDAC_1_RESET_USER => SDAC_1_RESET_USER_ibuf.PADIO
SDAC_1_DATA_ENABLE_USER => SDAC_1_DATA_ENABLE_USER_ibuf.PADIO
SDACs_SDATA_CHIP <= SDACs_SDATA_CHIP_obuf.PADIO
SDACs_SCLK_CHIP <= SDACs_SCLK_CHIP_obuf.PADIO
SDACs_SLATCH_CHIP <= SDACs_SLATCH_CHIP_obuf.PADIO
INT_EXT_ENABLES_FOR_UNITS_USER => INT_EXT_ENABLES_FOR_UNITS_USER_ibuf.PADIO
VOLTAGE_TRANSLATORS_ENAn_USER => VOLTAGE_TRANSLATORS_ENAn_USER_ibuf.PADIO
VOLTAGE_TRANSLATORS_ENAn_CHIP <= VOLTAGE_TRANSLATORS_ENAn_CHIP_obuf.PADIO
BIT_INPUT_MUX_USER => BIT_INPUT_MUX_USER_ibuf.PADIO
BIT_INPUT_MUX_CARD <= BIT_INPUT_MUX_CARD_obuf.PADIO


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER
clock => reg_q_7_.CLK
clock => reg_q_6_.CLK
clock => reg_q_5_.CLK
clock => reg_q_4_.CLK
clock => reg_q_3_.CLK
clock => reg_q_2_.CLK
clock => reg_q_1_.CLK
clock => reg_q_0_.CLK
q[0] <= reg_q_0_.REGOUT
q[1] <= reg_q_1_.REGOUT
q[2] <= reg_q_2_.REGOUT
q[3] <= reg_q_3_.REGOUT
q[4] <= reg_q_4_.REGOUT
q[5] <= reg_q_5_.REGOUT
q[6] <= reg_q_6_.REGOUT
q[7] <= reg_q_7_.REGOUT
clk_en => ~NO_FANOUT~
aclear => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclear => reg_q_7_.SCLR
sclear => reg_q_6_.SCLR
sclear => reg_q_5_.SCLR
sclear => reg_q_4_.SCLR
sclear => reg_q_3_.SCLR
sclear => reg_q_2_.SCLR
sclear => reg_q_1_.SCLR
sclear => reg_q_0_.SCLR
updn => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|P_DAC_Interface:U3
CLK_IN => altsyncram:U1_altsyncram_component.clock0
CLK_IN => altsyncram:U2_altsyncram_component.clock0
CLK_IN => reg_DATA_TO_PDAC_B_sig_6_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_5_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_4_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_3_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_2_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_1_.CLK
CLK_IN => reg_DATA_TO_PDAC_B_sig_0_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_6_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_5_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_4_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_3_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_2_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_1_.CLK
CLK_IN => reg_DATA_TO_PDAC_A_sig_0_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_7_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_6_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_5_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_4_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_3_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_2_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_1_.CLK
CLK_IN => reg_DATA_IN_PDAC_B_sig_0_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_7_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_6_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_5_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_4_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_3_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_2_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_1_.CLK
CLK_IN => reg_DATA_IN_PDAC_A_sig_0_.CLK
CLK_IN => reg_CLK_TO_PDACs_sig.CLK
CLK_IN => U3_reg_next_state_1_.CLK
CLK_IN => U3_reg_next_state_0_.CLK
CLK_IN => U3_reg_ENABLE_OUT.CLK
RESETn => ix53739z1315.IN0
ENABLE => ix41708z52923.DATAA
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_6_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_5_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_4_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_3_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_2_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_1_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_B_sig_0_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_6_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_5_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_4_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_3_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_2_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_1_.SLOAD
NORM_ENABLE => reg_DATA_IN_PDAC_A_sig_0_.SLOAD
NORM_ENABLE => ix56135z52923.DATAA
NORM_ENABLE => ix52742z52923.DATAA
DATA_IN_PDAC_A[0] => altsyncram:U1_altsyncram_component.address_a[0]
DATA_IN_PDAC_A[0] => reg_DATA_IN_PDAC_A_sig_0_.DATAIN
DATA_IN_PDAC_A[1] => altsyncram:U1_altsyncram_component.address_a[1]
DATA_IN_PDAC_A[1] => reg_DATA_IN_PDAC_A_sig_1_.DATAIN
DATA_IN_PDAC_A[2] => altsyncram:U1_altsyncram_component.address_a[2]
DATA_IN_PDAC_A[2] => reg_DATA_IN_PDAC_A_sig_2_.DATAIN
DATA_IN_PDAC_A[3] => altsyncram:U1_altsyncram_component.address_a[3]
DATA_IN_PDAC_A[3] => reg_DATA_IN_PDAC_A_sig_3_.DATAIN
DATA_IN_PDAC_A[4] => altsyncram:U1_altsyncram_component.address_a[4]
DATA_IN_PDAC_A[4] => reg_DATA_IN_PDAC_A_sig_4_.DATAIN
DATA_IN_PDAC_A[5] => altsyncram:U1_altsyncram_component.address_a[5]
DATA_IN_PDAC_A[5] => reg_DATA_IN_PDAC_A_sig_5_.DATAIN
DATA_IN_PDAC_A[6] => altsyncram:U1_altsyncram_component.address_a[6]
DATA_IN_PDAC_A[6] => reg_DATA_IN_PDAC_A_sig_6_.DATAIN
DATA_IN_PDAC_A[7] => altsyncram:U1_altsyncram_component.address_a[7]
DATA_IN_PDAC_A[7] => ix52742z52923.DATAB
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_6_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_5_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_4_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_3_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_2_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_1_.SCLR
PDAC_A_RESET => reg_DATA_TO_PDAC_A_sig_0_.SCLR
PDAC_A_RESET => ix7507z52923.DATAA
PDAC_A_RESET => ix27592z52923.DATAA
DATA_IN_ENABLE_PDAC_A => ix7507z52923.DATAB
DATA_TO_PDAC_A[0] <= reg_DATA_TO_PDAC_A_sig_0_.REGOUT
DATA_TO_PDAC_A[1] <= reg_DATA_TO_PDAC_A_sig_1_.REGOUT
DATA_TO_PDAC_A[2] <= reg_DATA_TO_PDAC_A_sig_2_.REGOUT
DATA_TO_PDAC_A[3] <= reg_DATA_TO_PDAC_A_sig_3_.REGOUT
DATA_TO_PDAC_A[4] <= reg_DATA_TO_PDAC_A_sig_4_.REGOUT
DATA_TO_PDAC_A[5] <= reg_DATA_TO_PDAC_A_sig_5_.REGOUT
DATA_TO_PDAC_A[6] <= reg_DATA_TO_PDAC_A_sig_6_.REGOUT
DATA_TO_PDAC_A[7] <= <UNC>
DATA_IN_PDAC_B[0] => altsyncram:U2_altsyncram_component.address_a[0]
DATA_IN_PDAC_B[0] => reg_DATA_IN_PDAC_B_sig_0_.DATAIN
DATA_IN_PDAC_B[1] => altsyncram:U2_altsyncram_component.address_a[1]
DATA_IN_PDAC_B[1] => reg_DATA_IN_PDAC_B_sig_1_.DATAIN
DATA_IN_PDAC_B[2] => altsyncram:U2_altsyncram_component.address_a[2]
DATA_IN_PDAC_B[2] => reg_DATA_IN_PDAC_B_sig_2_.DATAIN
DATA_IN_PDAC_B[3] => altsyncram:U2_altsyncram_component.address_a[3]
DATA_IN_PDAC_B[3] => reg_DATA_IN_PDAC_B_sig_3_.DATAIN
DATA_IN_PDAC_B[4] => altsyncram:U2_altsyncram_component.address_a[4]
DATA_IN_PDAC_B[4] => reg_DATA_IN_PDAC_B_sig_4_.DATAIN
DATA_IN_PDAC_B[5] => altsyncram:U2_altsyncram_component.address_a[5]
DATA_IN_PDAC_B[5] => reg_DATA_IN_PDAC_B_sig_5_.DATAIN
DATA_IN_PDAC_B[6] => altsyncram:U2_altsyncram_component.address_a[6]
DATA_IN_PDAC_B[6] => reg_DATA_IN_PDAC_B_sig_6_.DATAIN
DATA_IN_PDAC_B[7] => altsyncram:U2_altsyncram_component.address_a[7]
DATA_IN_PDAC_B[7] => ix56135z52923.DATAB
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_6_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_5_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_4_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_3_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_2_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_1_.SCLR
PDAC_B_RESET => reg_DATA_TO_PDAC_B_sig_0_.SCLR
PDAC_B_RESET => ix35834z52923.DATAA
PDAC_B_RESET => ix16259z52923.DATAA
DATA_IN_ENABLE_PDAC_B => ix35834z52923.DATAB
DATA_TO_PDAC_B[0] <= reg_DATA_TO_PDAC_B_sig_0_.REGOUT
DATA_TO_PDAC_B[1] <= reg_DATA_TO_PDAC_B_sig_1_.REGOUT
DATA_TO_PDAC_B[2] <= reg_DATA_TO_PDAC_B_sig_2_.REGOUT
DATA_TO_PDAC_B[3] <= reg_DATA_TO_PDAC_B_sig_3_.REGOUT
DATA_TO_PDAC_B[4] <= reg_DATA_TO_PDAC_B_sig_4_.REGOUT
DATA_TO_PDAC_B[5] <= reg_DATA_TO_PDAC_B_sig_5_.REGOUT
DATA_TO_PDAC_B[6] <= reg_DATA_TO_PDAC_B_sig_6_.REGOUT
DATA_TO_PDAC_B[7] <= <UNC>
CLK_TO_PDACs <= <UNC>
RECREATED_ENABLE_TP <= <UNC>
p_DATA_TO_PDAC_A_sig_6n2ss1_7_ <= ix27592z52923.COMBOUT
p_rtlc6n108 <= ix7507z52923.COMBOUT
p_DATA_TO_PDAC_B_sig_6n4ss1_7_ <= ix16259z52923.COMBOUT
p_rtlc6n116 <= ix35834z52923.COMBOUT
px3 <= ix37499z52923.COMBOUT
p_PDACs_PART_INT_ENABLE => ix40711z52923.DATAD
p_PDACs_PART_INT_ENABLE => ix37499z52923.DATAD
p_PDACs_PART_EXT_ENABLE_USER_int => ix40711z52923.DATAC
p_PDACs_PART_EXT_ENABLE_USER_int => ix37499z52923.DATAC
p_INT_EXT_ENABLES_FOR_UNITS_USER_int => ix40711z52923.DATAB
p_INT_EXT_ENABLES_FOR_UNITS_USER_int => ix37499z52923.DATAB


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gp81:auto_generated.address_a[0]
address_a[1] => altsyncram_gp81:auto_generated.address_a[1]
address_a[2] => altsyncram_gp81:auto_generated.address_a[2]
address_a[3] => altsyncram_gp81:auto_generated.address_a[3]
address_a[4] => altsyncram_gp81:auto_generated.address_a[4]
address_a[5] => altsyncram_gp81:auto_generated.address_a[5]
address_a[6] => altsyncram_gp81:auto_generated.address_a[6]
address_a[7] => altsyncram_gp81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gp81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gp81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gp81:auto_generated.q_a[0]
q_a[1] <= altsyncram_gp81:auto_generated.q_a[1]
q_a[2] <= altsyncram_gp81:auto_generated.q_a[2]
q_a[3] <= altsyncram_gp81:auto_generated.q_a[3]
q_a[4] <= altsyncram_gp81:auto_generated.q_a[4]
q_a[5] <= altsyncram_gp81:auto_generated.q_a[5]
q_a[6] <= altsyncram_gp81:auto_generated.q_a[6]
q_a[7] <= altsyncram_gp81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gp81:auto_generated.address_a[0]
address_a[1] => altsyncram_gp81:auto_generated.address_a[1]
address_a[2] => altsyncram_gp81:auto_generated.address_a[2]
address_a[3] => altsyncram_gp81:auto_generated.address_a[3]
address_a[4] => altsyncram_gp81:auto_generated.address_a[4]
address_a[5] => altsyncram_gp81:auto_generated.address_a[5]
address_a[6] => altsyncram_gp81:auto_generated.address_a[6]
address_a[7] => altsyncram_gp81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gp81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gp81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gp81:auto_generated.q_a[0]
q_a[1] <= altsyncram_gp81:auto_generated.q_a[1]
q_a[2] <= altsyncram_gp81:auto_generated.q_a[2]
q_a[3] <= altsyncram_gp81:auto_generated.q_a[3]
q_a[4] <= altsyncram_gp81:auto_generated.q_a[4]
q_a[5] <= altsyncram_gp81:auto_generated.q_a[5]
q_a[6] <= altsyncram_gp81:auto_generated.q_a[6]
q_a[7] <= altsyncram_gp81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|S_DAC_Interface:U4
CLK_IN => altsyncram:U2_altsyncram_component.clock0
CLK_IN => reg_START_P2S.CLK
CLK_IN => reg_NEXT_STATE_9_.CLK
CLK_IN => reg_NEXT_STATE_8_.CLK
CLK_IN => reg_NEXT_STATE_7_.CLK
CLK_IN => reg_NEXT_STATE_6_.CLK
CLK_IN => reg_NEXT_STATE_5_.CLK
CLK_IN => reg_NEXT_STATE_4_.CLK
CLK_IN => reg_NEXT_STATE_3_.CLK
CLK_IN => reg_NEXT_STATE_2_.CLK
CLK_IN => reg_NEXT_STATE_10_.CLK
CLK_IN => reg_NEXT_STATE_1_.CLK
CLK_IN => reg_NEXT_STATE_0_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_7_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_6_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_5_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_4_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_3_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_2_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_1_.CLK
CLK_IN => reg_DATA_TO_P2S_sig_0_.CLK
CLK_IN => reg_DATA_TO_P2S_7_.CLK
CLK_IN => reg_DATA_TO_P2S_6_.CLK
CLK_IN => reg_DATA_TO_P2S_5_.CLK
CLK_IN => reg_DATA_TO_P2S_4_.CLK
CLK_IN => reg_DATA_TO_P2S_3_.CLK
CLK_IN => reg_DATA_TO_P2S_2_.CLK
CLK_IN => reg_DATA_TO_P2S_1_.CLK
CLK_IN => reg_DATA_TO_P2S_0_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_7_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_6_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_5_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_4_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_3_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_2_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_1_.CLK
CLK_IN => reg_DATA_LATCH_SDAC1_0_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_7_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_6_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_5_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_4_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_3_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_2_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_1_.CLK
CLK_IN => reg_DATA_LATCH_SDAC0_0_.CLK
CLK_IN => reg_ADDRESS_TO_P2S_1_.CLK
CLK_IN => U1_reg_shift_register_8_.CLK
CLK_IN => U1_reg_shift_register_7_.CLK
CLK_IN => U1_reg_shift_register_6_.CLK
CLK_IN => U1_reg_shift_register_5_.CLK
CLK_IN => U1_reg_shift_register_4_.CLK
CLK_IN => U1_reg_shift_register_3_.CLK
CLK_IN => U1_reg_shift_register_2_.CLK
CLK_IN => U1_reg_shift_register_1_.CLK
CLK_IN => U1_reg_shift_register_0_.CLK
CLK_IN => U1_reg_shift_enable.CLK
CLK_IN => U1_reg_next_state_shift_5_.CLK
CLK_IN => U1_reg_next_state_shift_4_.CLK
CLK_IN => U1_reg_next_state_shift_3_.CLK
CLK_IN => U1_reg_next_state_shift_2_.CLK
CLK_IN => U1_reg_next_state_shift_1_.CLK
CLK_IN => U1_reg_next_state_shift_0_.CLK
CLK_IN => U1_reg_SLATCH.CLK
CLK_IN => U1_modgen_counter_count_reg_q_3_.CLK
CLK_IN => U1_modgen_counter_count_reg_q_2_.CLK
CLK_IN => U1_modgen_counter_count_reg_q_1_.CLK
CLK_IN => U1_modgen_counter_count_reg_q_0_.CLK
RESETn => ix56170z1315.IN0
ENABLE => altsyncram:U2_altsyncram_component.clocken0
ENABLE => reg_START_P2S.ENA
ENABLE => reg_NEXT_STATE_9_.ENA
ENABLE => reg_NEXT_STATE_8_.ENA
ENABLE => reg_NEXT_STATE_7_.ENA
ENABLE => reg_NEXT_STATE_6_.ENA
ENABLE => reg_NEXT_STATE_5_.ENA
ENABLE => reg_NEXT_STATE_4_.ENA
ENABLE => reg_NEXT_STATE_3_.ENA
ENABLE => reg_NEXT_STATE_2_.ENA
ENABLE => reg_NEXT_STATE_10_.ENA
ENABLE => reg_NEXT_STATE_1_.ENA
ENABLE => reg_NEXT_STATE_0_.ENA
ENABLE => reg_DATA_TO_P2S_sig_7_.ENA
ENABLE => reg_DATA_TO_P2S_sig_6_.ENA
ENABLE => reg_DATA_TO_P2S_sig_5_.ENA
ENABLE => reg_DATA_TO_P2S_sig_4_.ENA
ENABLE => reg_DATA_TO_P2S_sig_3_.ENA
ENABLE => reg_DATA_TO_P2S_sig_2_.ENA
ENABLE => reg_DATA_TO_P2S_sig_1_.ENA
ENABLE => reg_DATA_TO_P2S_sig_0_.ENA
ENABLE => U1_reg_shift_enable.ENA
ENABLE => U1_reg_next_state_shift_5_.ENA
ENABLE => U1_reg_next_state_shift_4_.ENA
ENABLE => U1_reg_next_state_shift_3_.ENA
ENABLE => U1_reg_next_state_shift_2_.ENA
ENABLE => U1_reg_next_state_shift_1_.ENA
ENABLE => U1_reg_next_state_shift_0_.ENA
ENABLE => U1_reg_SLATCH.ENA
ENABLE => ix37073z52925.DATAA
ENABLE => ix39060z52923.DATAA
ENABLE => ix7447z52924.DATAA
ENABLE => ix65350z52924.DATAA
ENABLE => ix56931z52924.DATAA
SCAN_ENABLE => ix51185z52924.DATAA
SCAN_ENABLE => ix52182z52923.DATAA
NORM_ENABLE => reg_DATA_TO_P2S_sig_7_.SLOAD
NORM_ENABLE => reg_DATA_TO_P2S_sig_2_.SLOAD
NORM_ENABLE => reg_DATA_TO_P2S_sig_0_.SLOAD
NORM_ENABLE => ix1531z52923.DATAA
NORM_ENABLE => ix65073z52923.DATAA
NORM_ENABLE => ix64076z52923.DATAA
NORM_ENABLE => ix63079z52923.DATAA
NORM_ENABLE => ix62082z52923.DATAA
DATA_IN_SDAC0[0] => ix56931z52923.DATAA
DATA_IN_SDAC0[1] => ix55934z1315.IN0
DATA_IN_SDAC0[2] => ix54937z52923.DATAA
DATA_IN_SDAC0[3] => ix53940z1315.IN0
DATA_IN_SDAC0[4] => ix52943z1315.IN0
DATA_IN_SDAC0[5] => ix51946z1315.IN0
DATA_IN_SDAC0[6] => ix50949z1315.IN0
DATA_IN_SDAC0[7] => ix49952z52923.DATAA
SDAC0_RESET => reg_DATA_LATCH_SDAC0_6_.SCLR
SDAC0_RESET => reg_DATA_LATCH_SDAC0_5_.SCLR
SDAC0_RESET => reg_DATA_LATCH_SDAC0_4_.SCLR
SDAC0_RESET => reg_DATA_LATCH_SDAC0_3_.SCLR
SDAC0_RESET => reg_DATA_LATCH_SDAC0_1_.SCLR
SDAC0_RESET => ix56931z52924.DATAB
SDAC0_RESET => ix56931z52923.DATAB
SDAC0_RESET => ix54937z52923.DATAB
SDAC0_RESET => ix49952z52923.DATAB
DATA_IN_SDAC0_ENABLE => ix56931z52924.DATAC
DATA_IN_SDAC1[0] => ix65350z52923.DATAA
DATA_IN_SDAC1[1] => ix64353z1315.IN0
DATA_IN_SDAC1[2] => ix63356z52923.DATAA
DATA_IN_SDAC1[3] => ix62359z1315.IN0
DATA_IN_SDAC1[4] => ix61362z1315.IN0
DATA_IN_SDAC1[5] => ix60365z1315.IN0
DATA_IN_SDAC1[6] => ix59368z1315.IN0
DATA_IN_SDAC1[7] => ix58371z52923.DATAA
SDAC1_RESET => reg_DATA_LATCH_SDAC1_6_.SCLR
SDAC1_RESET => reg_DATA_LATCH_SDAC1_5_.SCLR
SDAC1_RESET => reg_DATA_LATCH_SDAC1_4_.SCLR
SDAC1_RESET => reg_DATA_LATCH_SDAC1_3_.SCLR
SDAC1_RESET => reg_DATA_LATCH_SDAC1_1_.SCLR
SDAC1_RESET => ix65350z52924.DATAB
SDAC1_RESET => ix65350z52923.DATAB
SDAC1_RESET => ix63356z52923.DATAB
SDAC1_RESET => ix58371z52923.DATAB
DATA_IN_SDAC1_ENABLE => ix65350z52924.DATAC
SDATA_OUT <= <UNC>
SCLK_OUT <= <UNC>
SLATCH_OUT <= <UNC>
p_U1_shift_register_4n2ss1_9_ <= ix40266z52923.COMBOUT
p_U1_rtlc4n80 <= ix7447z52924.COMBOUT
p_U1_next_state_shift_3_ <= U1_reg_next_state_shift_3_.REGOUT
p_U1_next_state_shift_5_ <= U1_reg_next_state_shift_5_.REGOUT
p_SDACs_PART_INT_ENABLE => ix38063z52924.DATAD
p_SDACs_PART_EXT_ENABLE_USER_int => ix38063z52924.DATAC
p_INT_EXT_ENABLES_FOR_UNITS_USER_int => ix38063z52924.DATAB


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jp81:auto_generated.address_a[0]
address_a[1] => altsyncram_jp81:auto_generated.address_a[1]
address_a[2] => altsyncram_jp81:auto_generated.address_a[2]
address_a[3] => altsyncram_jp81:auto_generated.address_a[3]
address_a[4] => altsyncram_jp81:auto_generated.address_a[4]
address_a[5] => altsyncram_jp81:auto_generated.address_a[5]
address_a[6] => altsyncram_jp81:auto_generated.address_a[6]
address_a[7] => altsyncram_jp81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jp81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_jp81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jp81:auto_generated.q_a[0]
q_a[1] <= altsyncram_jp81:auto_generated.q_a[1]
q_a[2] <= altsyncram_jp81:auto_generated.q_a[2]
q_a[3] <= altsyncram_jp81:auto_generated.q_a[3]
q_a[4] <= altsyncram_jp81:auto_generated.q_a[4]
q_a[5] <= altsyncram_jp81:auto_generated.q_a[5]
q_a[6] <= altsyncram_jp81:auto_generated.q_a[6]
q_a[7] <= altsyncram_jp81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|COMPLETE_PROJECT|MSS_XTRCT:inst24|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|COMPLETE_PROJECT|Transmitter:inst
Wave_to_MSS[0] <= PDAC_A_DATA_USER[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[1] <= PDAC_A_DATA_USER[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[2] <= PDAC_A_DATA_USER[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[3] <= PDAC_A_DATA_USER[3].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[4] <= PDAC_A_DATA_USER[4].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[5] <= PDAC_A_DATA_USER[5].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[6] <= PDAC_A_DATA_USER[6].DB_MAX_OUTPUT_PORT_TYPE
Wave_to_MSS[7] <= PDAC_A_DATA_USER[7].DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => FREQ2SIN:inst31.CLK_IN
CLK_IN => MORSE2FREQ:inst.CLK_IN
CLK_IN => U2M:inst21.CLK_IN
slow_clk => MORSE2FREQ:inst.slow_clk
slow_clk => U2M:inst21.slow_clk
RESETn => MORSE2FREQ:inst.RESETn
RESETn => U2M:inst21.RESETn
RESETn => FREQ2SIN:inst31.RESETn
KBD_DAT => U2M:inst21.KBD_DAT
KBD_CLK => U2M:inst21.KBD_CLK


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31
Sin_out[0] <= PDAC_A_DATA_USER[0].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[1] <= PDAC_A_DATA_USER[1].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[2] <= PDAC_A_DATA_USER[2].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[3] <= PDAC_A_DATA_USER[3].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[4] <= PDAC_A_DATA_USER[4].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[5] <= PDAC_A_DATA_USER[5].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[6] <= PDAC_A_DATA_USER[6].DB_MAX_OUTPUT_PORT_TYPE
Sin_out[7] <= PDAC_A_DATA_USER[7].DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => SinTableTC:inst25.CLK
CLK_IN => counter256:inst7.clock
RESETn => SinTableTC:inst25.RESET_N
RESETn => inst11.IN0
SinEnable => SinTableTC:inst25.ENA
SinEnable => counter256:inst7.cnt_en
clk_ena => counter256:inst7.clk_en


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31|sign2bin:inst6
signed_int[0] => binary_offset[0].DATAIN
signed_int[1] => binary_offset[1].DATAIN
signed_int[2] => binary_offset[2].DATAIN
signed_int[3] => binary_offset[3].DATAIN
signed_int[4] => binary_offset[4].DATAIN
signed_int[5] => binary_offset[5].DATAIN
signed_int[6] => binary_offset[6].DATAIN
signed_int[7] => binary_offset[7].DATAIN
binary_offset[0] <= signed_int[0].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[1] <= signed_int[1].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[2] <= signed_int[2].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[3] <= signed_int[3].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[4] <= signed_int[4].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[5] <= signed_int[5].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[6] <= signed_int[6].DB_MAX_OUTPUT_PORT_TYPE
binary_offset[7] <= signed_int[7].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31|SinTableTC:inst25
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
RESET_N => Q[0]~reg0.ACLR
RESET_N => Q[1]~reg0.ACLR
RESET_N => Q[2]~reg0.ACLR
RESET_N => Q[3]~reg0.ACLR
RESET_N => Q[4]~reg0.ACLR
RESET_N => Q[5]~reg0.ACLR
RESET_N => Q[6]~reg0.ACLR
RESET_N => Q[7]~reg0.ACLR
ENA => Q[7]~reg0.ENA
ENA => Q[6]~reg0.ENA
ENA => Q[5]~reg0.ENA
ENA => Q[4]~reg0.ENA
ENA => Q[3]~reg0.ENA
ENA => Q[2]~reg0.ENA
ENA => Q[1]~reg0.ENA
ENA => Q[0]~reg0.ENA
ADDR[0] => Mux0.IN263
ADDR[0] => Mux1.IN263
ADDR[0] => Mux2.IN263
ADDR[0] => Mux3.IN263
ADDR[0] => Mux4.IN263
ADDR[0] => Mux5.IN263
ADDR[0] => Mux6.IN263
ADDR[0] => Mux7.IN134
ADDR[1] => Mux0.IN262
ADDR[1] => Mux1.IN262
ADDR[1] => Mux2.IN262
ADDR[1] => Mux3.IN262
ADDR[1] => Mux4.IN262
ADDR[1] => Mux5.IN262
ADDR[1] => Mux6.IN262
ADDR[1] => Mux7.IN133
ADDR[2] => Mux0.IN261
ADDR[2] => Mux1.IN261
ADDR[2] => Mux2.IN261
ADDR[2] => Mux3.IN261
ADDR[2] => Mux4.IN261
ADDR[2] => Mux5.IN261
ADDR[2] => Mux6.IN261
ADDR[2] => Mux7.IN132
ADDR[3] => Mux0.IN260
ADDR[3] => Mux1.IN260
ADDR[3] => Mux2.IN260
ADDR[3] => Mux3.IN260
ADDR[3] => Mux4.IN260
ADDR[3] => Mux5.IN260
ADDR[3] => Mux6.IN260
ADDR[3] => Mux7.IN131
ADDR[4] => Mux0.IN259
ADDR[4] => Mux1.IN259
ADDR[4] => Mux2.IN259
ADDR[4] => Mux3.IN259
ADDR[4] => Mux4.IN259
ADDR[4] => Mux5.IN259
ADDR[4] => Mux6.IN259
ADDR[4] => Mux7.IN130
ADDR[5] => Mux0.IN258
ADDR[5] => Mux1.IN258
ADDR[5] => Mux2.IN258
ADDR[5] => Mux3.IN258
ADDR[5] => Mux4.IN258
ADDR[5] => Mux5.IN258
ADDR[5] => Mux6.IN258
ADDR[5] => Mux7.IN129
ADDR[6] => Mux0.IN257
ADDR[6] => Mux1.IN257
ADDR[6] => Mux2.IN257
ADDR[6] => Mux3.IN257
ADDR[6] => Mux4.IN257
ADDR[6] => Mux5.IN257
ADDR[6] => Mux6.IN257
ADDR[6] => Mux7.IN128
ADDR[7] => Mux0.IN256
ADDR[7] => Mux1.IN256
ADDR[7] => Mux2.IN256
ADDR[7] => Mux3.IN256
ADDR[7] => Mux4.IN256
ADDR[7] => Mux5.IN256
ADDR[7] => Mux6.IN256
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31|counter256:inst7
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31|counter256:inst7|lpm_counter:lpm_counter_component
clock => cntr_1cj:auto_generated.clock
clk_en => cntr_1cj:auto_generated.clk_en
cnt_en => cntr_1cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_1cj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_1cj:auto_generated.q[0]
q[1] <= cntr_1cj:auto_generated.q[1]
q[2] <= cntr_1cj:auto_generated.q[2]
q[3] <= cntr_1cj:auto_generated.q[3]
q[4] <= cntr_1cj:auto_generated.q[4]
q[5] <= cntr_1cj:auto_generated.q[5]
q[6] <= cntr_1cj:auto_generated.q[6]
q[7] <= cntr_1cj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|COMPLETE_PROJECT|Transmitter:inst|FREQ2SIN:inst31|counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[7].IN0
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst
enable_trans <= et.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => StateMachinefin:inst.clk
CLK_IN => Clk_Divider:inst4.Clk_in
CLK_IN => Clk_Divider:inst7.Clk_in
CLK_IN => Clk_Divider:inst5.Clk_in
CLK_IN => Clk_Divider:inst6.Clk_in
CLK_IN => mux4to1:inst21.clock
slow_clk => StateMachinefin:inst.slow_clk
RESETn => StateMachinefin:inst.resetN
RESETn => Clk_Divider:inst4.Resetn
RESETn => Clk_Divider:inst7.Resetn
RESETn => Clk_Divider:inst5.Resetn
RESETn => Clk_Divider:inst6.Resetn
enM2F => StateMachinefin:inst.enqueue
Morse_Code[0] => StateMachinefin:inst.morse_code[0]
Morse_Code[1] => StateMachinefin:inst.morse_code[1]
Morse_Code[2] => StateMachinefin:inst.morse_code[2]
Morse_Code[3] => StateMachinefin:inst.morse_code[3]
Morse_Code[4] => StateMachinefin:inst.morse_code[4]
Morse_Code[5] => StateMachinefin:inst.morse_code[5]
Morse_Code[6] => StateMachinefin:inst.morse_code[6]
Morse_Code[7] => StateMachinefin:inst.morse_code[7]
current_frequency <= mux2:inst12.result


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst
clk => dynamlenght[0].CLK
clk => dynamlenght[1].CLK
clk => dynamlenght[2].CLK
clk => out_tmp[0].CLK
clk => out_tmp[1].CLK
clk => out_tmp[2].CLK
clk => morsecnt[0].CLK
clk => morsecnt[1].CLK
clk => morsecnt[2].CLK
clk => out_trans.CLK
clk => state~5.DATAIN
slow_clk => out_tmp.OUTPUTSELECT
slow_clk => out_tmp.OUTPUTSELECT
slow_clk => out_tmp.OUTPUTSELECT
slow_clk => dynamlenght.OUTPUTSELECT
slow_clk => dynamlenght.OUTPUTSELECT
slow_clk => dynamlenght.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => state.OUTPUTSELECT
slow_clk => out_trans.ENA
slow_clk => morsecnt[2].ENA
slow_clk => morsecnt[1].ENA
slow_clk => morsecnt[0].ENA
resetN => process_0.IN0
enqueue => process_0.IN1
morse_code[0] => Add0.IN6
morse_code[0] => Mux0.IN10
morse_code[1] => Add0.IN5
morse_code[1] => Mux0.IN9
morse_code[2] => Add0.IN4
morse_code[2] => Mux0.IN8
morse_code[3] => Mux0.IN7
morse_code[4] => Mux0.IN6
morse_code[5] => Mux0.IN5
morse_code[6] => Mux0.IN4
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => Mux0.IN3
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
morse_code[7] => state.OUTPUTSELECT
chosen_f[0] <= out_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
chosen_f[1] <= out_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
chosen_f[2] <= out_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
en_trans <= out_trans.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux2:inst12
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux2:inst12|LPM_MUX:lpm_mux_component
data[0][0] => mux_03e:auto_generated.data[0]
data[1][0] => mux_03e:auto_generated.data[1]
sel[0] => mux_03e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_03e:auto_generated.result[0]


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux2:inst12|LPM_MUX:lpm_mux_component|mux_03e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux4to1:inst21
clock => LPM_MUX:lpm_mux_component.CLOCK
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux4to1:inst21|LPM_MUX:lpm_mux_component
data[0][0] => mux_gke:auto_generated.data[0]
data[1][0] => mux_gke:auto_generated.data[1]
data[2][0] => mux_gke:auto_generated.data[2]
data[3][0] => mux_gke:auto_generated.data[3]
sel[0] => mux_gke:auto_generated.sel[0]
sel[1] => mux_gke:auto_generated.sel[1]
clock => mux_gke:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gke:auto_generated.result[0]


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|mux4to1:inst21|LPM_MUX:lpm_mux_component|mux_gke:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|Clk_Divider:inst4
Clk_in => clk_out_sig.CLK
Clk_in => clk_div_param[0].CLK
Clk_in => clk_div_param[1].CLK
Clk_in => clk_div_param[2].CLK
Clk_in => clk_div_param[3].CLK
Clk_in => clk_div_param[4].CLK
Clk_in => clk_div_param[5].CLK
Clk_in => clk_div_param[6].CLK
Clk_in => clk_div_param[7].CLK
Clk_in => clk_div_param[8].CLK
Clk_in => clk_div_param[9].CLK
Clk_in => clk_div_param[10].CLK
Clk_in => clk_div_param[11].CLK
Clk_in => clk_div_param[12].CLK
Clk_in => clk_div_param[13].CLK
Clk_in => clk_div_param[14].CLK
Clk_in => clk_div_param[15].CLK
Clk_in => clk_div_param[16].CLK
Clk_in => clk_div_param[17].CLK
Clk_in => clk_div_param[18].CLK
Clk_in => clk_div_param[19].CLK
Clk_in => clk_div_param[20].CLK
Clk_in => clk_div_param[21].CLK
Clk_in => clk_div_param[22].CLK
Clk_in => clk_div_param[23].CLK
Clk_in => clk_div_param[24].CLK
Clk_in => clk_div_param[25].CLK
Resetn => clk_div_param[0].ACLR
Resetn => clk_div_param[1].PRESET
Resetn => clk_div_param[2].PRESET
Resetn => clk_div_param[3].ACLR
Resetn => clk_div_param[4].ACLR
Resetn => clk_div_param[5].ACLR
Resetn => clk_div_param[6].PRESET
Resetn => clk_div_param[7].ACLR
Resetn => clk_div_param[8].ACLR
Resetn => clk_div_param[9].ACLR
Resetn => clk_div_param[10].ACLR
Resetn => clk_div_param[11].ACLR
Resetn => clk_div_param[12].ACLR
Resetn => clk_div_param[13].ACLR
Resetn => clk_div_param[14].ACLR
Resetn => clk_div_param[15].ACLR
Resetn => clk_div_param[16].ACLR
Resetn => clk_div_param[17].ACLR
Resetn => clk_div_param[18].ACLR
Resetn => clk_div_param[19].ACLR
Resetn => clk_div_param[20].ACLR
Resetn => clk_div_param[21].ACLR
Resetn => clk_div_param[22].ACLR
Resetn => clk_div_param[23].ACLR
Resetn => clk_div_param[24].ACLR
Resetn => clk_div_param[25].ACLR
Resetn => clk_out_sig.ENA
Clk_out <= clk_out_sig.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|Clk_Divider:inst7
Clk_in => clk_out_sig.CLK
Clk_in => clk_div_param[0].CLK
Clk_in => clk_div_param[1].CLK
Clk_in => clk_div_param[2].CLK
Clk_in => clk_div_param[3].CLK
Clk_in => clk_div_param[4].CLK
Clk_in => clk_div_param[5].CLK
Clk_in => clk_div_param[6].CLK
Clk_in => clk_div_param[7].CLK
Clk_in => clk_div_param[8].CLK
Clk_in => clk_div_param[9].CLK
Clk_in => clk_div_param[10].CLK
Clk_in => clk_div_param[11].CLK
Clk_in => clk_div_param[12].CLK
Clk_in => clk_div_param[13].CLK
Clk_in => clk_div_param[14].CLK
Clk_in => clk_div_param[15].CLK
Clk_in => clk_div_param[16].CLK
Clk_in => clk_div_param[17].CLK
Clk_in => clk_div_param[18].CLK
Clk_in => clk_div_param[19].CLK
Clk_in => clk_div_param[20].CLK
Clk_in => clk_div_param[21].CLK
Clk_in => clk_div_param[22].CLK
Clk_in => clk_div_param[23].CLK
Clk_in => clk_div_param[24].CLK
Clk_in => clk_div_param[25].CLK
Resetn => clk_div_param[0].PRESET
Resetn => clk_div_param[1].PRESET
Resetn => clk_div_param[2].ACLR
Resetn => clk_div_param[3].PRESET
Resetn => clk_div_param[4].ACLR
Resetn => clk_div_param[5].ACLR
Resetn => clk_div_param[6].PRESET
Resetn => clk_div_param[7].ACLR
Resetn => clk_div_param[8].ACLR
Resetn => clk_div_param[9].ACLR
Resetn => clk_div_param[10].ACLR
Resetn => clk_div_param[11].ACLR
Resetn => clk_div_param[12].ACLR
Resetn => clk_div_param[13].ACLR
Resetn => clk_div_param[14].ACLR
Resetn => clk_div_param[15].ACLR
Resetn => clk_div_param[16].ACLR
Resetn => clk_div_param[17].ACLR
Resetn => clk_div_param[18].ACLR
Resetn => clk_div_param[19].ACLR
Resetn => clk_div_param[20].ACLR
Resetn => clk_div_param[21].ACLR
Resetn => clk_div_param[22].ACLR
Resetn => clk_div_param[23].ACLR
Resetn => clk_div_param[24].ACLR
Resetn => clk_div_param[25].ACLR
Resetn => clk_out_sig.ENA
Clk_out <= clk_out_sig.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|Clk_Divider:inst5
Clk_in => clk_out_sig.CLK
Clk_in => clk_div_param[0].CLK
Clk_in => clk_div_param[1].CLK
Clk_in => clk_div_param[2].CLK
Clk_in => clk_div_param[3].CLK
Clk_in => clk_div_param[4].CLK
Clk_in => clk_div_param[5].CLK
Clk_in => clk_div_param[6].CLK
Clk_in => clk_div_param[7].CLK
Clk_in => clk_div_param[8].CLK
Clk_in => clk_div_param[9].CLK
Clk_in => clk_div_param[10].CLK
Clk_in => clk_div_param[11].CLK
Clk_in => clk_div_param[12].CLK
Clk_in => clk_div_param[13].CLK
Clk_in => clk_div_param[14].CLK
Clk_in => clk_div_param[15].CLK
Clk_in => clk_div_param[16].CLK
Clk_in => clk_div_param[17].CLK
Clk_in => clk_div_param[18].CLK
Clk_in => clk_div_param[19].CLK
Clk_in => clk_div_param[20].CLK
Clk_in => clk_div_param[21].CLK
Clk_in => clk_div_param[22].CLK
Clk_in => clk_div_param[23].CLK
Clk_in => clk_div_param[24].CLK
Clk_in => clk_div_param[25].CLK
Resetn => clk_div_param[0].PRESET
Resetn => clk_div_param[1].PRESET
Resetn => clk_div_param[2].ACLR
Resetn => clk_div_param[3].ACLR
Resetn => clk_div_param[4].ACLR
Resetn => clk_div_param[5].PRESET
Resetn => clk_div_param[6].ACLR
Resetn => clk_div_param[7].PRESET
Resetn => clk_div_param[8].ACLR
Resetn => clk_div_param[9].ACLR
Resetn => clk_div_param[10].ACLR
Resetn => clk_div_param[11].ACLR
Resetn => clk_div_param[12].ACLR
Resetn => clk_div_param[13].ACLR
Resetn => clk_div_param[14].ACLR
Resetn => clk_div_param[15].ACLR
Resetn => clk_div_param[16].ACLR
Resetn => clk_div_param[17].ACLR
Resetn => clk_div_param[18].ACLR
Resetn => clk_div_param[19].ACLR
Resetn => clk_div_param[20].ACLR
Resetn => clk_div_param[21].ACLR
Resetn => clk_div_param[22].ACLR
Resetn => clk_div_param[23].ACLR
Resetn => clk_div_param[24].ACLR
Resetn => clk_div_param[25].ACLR
Resetn => clk_out_sig.ENA
Clk_out <= clk_out_sig.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|MORSE2FREQ:inst|Clk_Divider:inst6
Clk_in => clk_out_sig.CLK
Clk_in => clk_div_param[0].CLK
Clk_in => clk_div_param[1].CLK
Clk_in => clk_div_param[2].CLK
Clk_in => clk_div_param[3].CLK
Clk_in => clk_div_param[4].CLK
Clk_in => clk_div_param[5].CLK
Clk_in => clk_div_param[6].CLK
Clk_in => clk_div_param[7].CLK
Clk_in => clk_div_param[8].CLK
Clk_in => clk_div_param[9].CLK
Clk_in => clk_div_param[10].CLK
Clk_in => clk_div_param[11].CLK
Clk_in => clk_div_param[12].CLK
Clk_in => clk_div_param[13].CLK
Clk_in => clk_div_param[14].CLK
Clk_in => clk_div_param[15].CLK
Clk_in => clk_div_param[16].CLK
Clk_in => clk_div_param[17].CLK
Clk_in => clk_div_param[18].CLK
Clk_in => clk_div_param[19].CLK
Clk_in => clk_div_param[20].CLK
Clk_in => clk_div_param[21].CLK
Clk_in => clk_div_param[22].CLK
Clk_in => clk_div_param[23].CLK
Clk_in => clk_div_param[24].CLK
Clk_in => clk_div_param[25].CLK
Resetn => clk_div_param[0].PRESET
Resetn => clk_div_param[1].PRESET
Resetn => clk_div_param[2].ACLR
Resetn => clk_div_param[3].ACLR
Resetn => clk_div_param[4].ACLR
Resetn => clk_div_param[5].ACLR
Resetn => clk_div_param[6].PRESET
Resetn => clk_div_param[7].PRESET
Resetn => clk_div_param[8].ACLR
Resetn => clk_div_param[9].ACLR
Resetn => clk_div_param[10].ACLR
Resetn => clk_div_param[11].ACLR
Resetn => clk_div_param[12].ACLR
Resetn => clk_div_param[13].ACLR
Resetn => clk_div_param[14].ACLR
Resetn => clk_div_param[15].ACLR
Resetn => clk_div_param[16].ACLR
Resetn => clk_div_param[17].ACLR
Resetn => clk_div_param[18].ACLR
Resetn => clk_div_param[19].ACLR
Resetn => clk_div_param[20].ACLR
Resetn => clk_div_param[21].ACLR
Resetn => clk_div_param[22].ACLR
Resetn => clk_div_param[23].ACLR
Resetn => clk_div_param[24].ACLR
Resetn => clk_div_param[25].ACLR
Resetn => clk_out_sig.ENA
Clk_out <= clk_out_sig.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21
enqueue <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => char2morseTable:inst3.clk
CLK_IN => ena_morse:inst.clk
CLK_IN => KBD:inst1.clk
CLK_IN => ENABLE_TRANS:inst2.CLK
RESETn => char2morseTable:inst3.resetN
RESETn => ena_morse:inst.resetN
RESETn => KBD:inst1.resetN
RESETn => ENABLE_TRANS:inst2.RESETN
KBD_DAT => KBD:inst1.KBD_DAT
KBD_CLK => KBD:inst1.KBD_CLK
slow_clk => ENABLE_TRANS:inst2.quatersec
q[0] <= MORSE_CODE[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= MORSE_CODE[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= MORSE_CODE[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= MORSE_CODE[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= MORSE_CODE[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= MORSE_CODE[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= MORSE_CODE[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= MORSE_CODE[7].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|char2morseTable:inst3
clk => enqueue~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
resetN => enqueue~reg0.ACLR
resetN => q[0]~reg0.ACLR
resetN => q[1]~reg0.ACLR
resetN => q[2]~reg0.ACLR
resetN => q[3]~reg0.ACLR
resetN => q[4]~reg0.ACLR
resetN => q[5]~reg0.ACLR
resetN => q[6]~reg0.ACLR
resetN => q[7]~reg0.ACLR
ena => enqueue~reg0.DATAIN
ena => q[7]~reg0.ENA
ena => q[6]~reg0.ENA
ena => q[5]~reg0.ENA
ena => q[4]~reg0.ENA
ena => q[3]~reg0.ENA
ena => q[2]~reg0.ENA
ena => q[1]~reg0.ENA
ena => q[0]~reg0.ENA
enqueue <= enqueue~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => Mux0.IN263
ADDR[0] => Mux1.IN263
ADDR[0] => Mux2.IN263
ADDR[0] => Mux3.IN263
ADDR[0] => Mux4.IN263
ADDR[0] => Mux5.IN263
ADDR[0] => Mux6.IN263
ADDR[0] => Mux7.IN263
ADDR[1] => Mux0.IN262
ADDR[1] => Mux1.IN262
ADDR[1] => Mux2.IN262
ADDR[1] => Mux3.IN262
ADDR[1] => Mux4.IN262
ADDR[1] => Mux5.IN262
ADDR[1] => Mux6.IN262
ADDR[1] => Mux7.IN262
ADDR[2] => Mux0.IN261
ADDR[2] => Mux1.IN261
ADDR[2] => Mux2.IN261
ADDR[2] => Mux3.IN261
ADDR[2] => Mux4.IN261
ADDR[2] => Mux5.IN261
ADDR[2] => Mux6.IN261
ADDR[2] => Mux7.IN261
ADDR[3] => Mux0.IN260
ADDR[3] => Mux1.IN260
ADDR[3] => Mux2.IN260
ADDR[3] => Mux3.IN260
ADDR[3] => Mux4.IN260
ADDR[3] => Mux5.IN260
ADDR[3] => Mux6.IN260
ADDR[3] => Mux7.IN260
ADDR[4] => Mux0.IN259
ADDR[4] => Mux1.IN259
ADDR[4] => Mux2.IN259
ADDR[4] => Mux3.IN259
ADDR[4] => Mux4.IN259
ADDR[4] => Mux5.IN259
ADDR[4] => Mux6.IN259
ADDR[4] => Mux7.IN259
ADDR[5] => Mux0.IN258
ADDR[5] => Mux1.IN258
ADDR[5] => Mux2.IN258
ADDR[5] => Mux3.IN258
ADDR[5] => Mux4.IN258
ADDR[5] => Mux5.IN258
ADDR[5] => Mux6.IN258
ADDR[5] => Mux7.IN258
ADDR[6] => Mux0.IN257
ADDR[6] => Mux1.IN257
ADDR[6] => Mux2.IN257
ADDR[6] => Mux3.IN257
ADDR[6] => Mux4.IN257
ADDR[6] => Mux5.IN257
ADDR[6] => Mux6.IN257
ADDR[6] => Mux7.IN257
ADDR[7] => Mux0.IN256
ADDR[7] => Mux1.IN256
ADDR[7] => Mux2.IN256
ADDR[7] => Mux3.IN256
ADDR[7] => Mux4.IN256
ADDR[7] => Mux5.IN256
ADDR[7] => Mux6.IN256
ADDR[7] => Mux7.IN256
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|ena_morse:inst
clk => outena.CLK
clk => present_state.CLK
resetN => outena.ACLR
resetN => present_state.ACLR
make => next_state.DATAB
make => innerenable.DATAB
break => next_state.DATAA
dout <= outena.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|KBD:inst1
break <= byterec:byte_receiver.break
resetN => byterec:byte_receiver.resetN
resetN => bitrec:bit_receiver.resetN
resetN => lpf:cleaner.resetN
clk => byterec:byte_receiver.clk
clk => bitrec:bit_receiver.clk
clk => lpf:cleaner.clk
KBD_CLK => lpf:cleaner.din
KBD_DAT => bitrec:bit_receiver.kbd_dat
make <= byterec:byte_receiver.make
dout[0] <= byterec:byte_receiver.dout[0]
dout[1] <= byterec:byte_receiver.dout[1]
dout[2] <= byterec:byte_receiver.dout[2]
dout[3] <= byterec:byte_receiver.dout[3]
dout[4] <= byterec:byte_receiver.dout[4]
dout[5] <= byterec:byte_receiver.dout[5]
dout[6] <= byterec:byte_receiver.dout[6]
dout[7] <= byterec:byte_receiver.dout[7]
dout[8] <= byterec:byte_receiver.dout[8]


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|KBD:inst1|byterec:byte_receiver
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
resetN => dout[8]~reg0.ACLR
resetN => present_state~3.DATAIN
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => present_state~1.DATAIN
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => Selector1.IN2
din_new => Selector2.IN2
din_new => Selector3.IN2
din[0] => LessThan0.IN16
din[0] => LessThan1.IN16
din[0] => Equal0.IN4
din[0] => Equal1.IN3
din[0] => dout[0]~reg0.DATAIN
din[1] => LessThan0.IN15
din[1] => LessThan1.IN15
din[1] => Equal0.IN3
din[1] => Equal1.IN2
din[1] => dout[1]~reg0.DATAIN
din[2] => LessThan0.IN14
din[2] => LessThan1.IN14
din[2] => Equal0.IN2
din[2] => Equal1.IN1
din[2] => dout[2]~reg0.DATAIN
din[3] => LessThan0.IN13
din[3] => LessThan1.IN13
din[3] => Equal0.IN1
din[3] => Equal1.IN0
din[3] => dout[3]~reg0.DATAIN
din[4] => LessThan0.IN12
din[4] => LessThan1.IN12
din[4] => Equal0.IN0
din[4] => Equal1.IN7
din[4] => dout[4]~reg0.DATAIN
din[5] => LessThan0.IN11
din[5] => LessThan1.IN11
din[5] => Equal0.IN7
din[5] => Equal1.IN6
din[5] => dout[5]~reg0.DATAIN
din[6] => LessThan0.IN10
din[6] => LessThan1.IN10
din[6] => Equal0.IN6
din[6] => Equal1.IN5
din[6] => dout[6]~reg0.DATAIN
din[7] => LessThan0.IN9
din[7] => LessThan1.IN9
din[7] => Equal0.IN5
din[7] => Equal1.IN4
din[7] => dout[7]~reg0.DATAIN
make <= make.DB_MAX_OUTPUT_PORT_TYPE
break <= break.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|KBD:inst1|bitrec:bit_receiver
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
resetN => count[0].ACLR
resetN => count[1].ACLR
resetN => count[2].ACLR
resetN => count[3].ACLR
resetN => shift_reg[0].ACLR
resetN => shift_reg[1].ACLR
resetN => shift_reg[2].ACLR
resetN => shift_reg[3].ACLR
resetN => shift_reg[4].ACLR
resetN => shift_reg[5].ACLR
resetN => shift_reg[6].ACLR
resetN => shift_reg[7].ACLR
resetN => shift_reg[8].ACLR
resetN => shift_reg[9].ACLR
resetN => cur_state~3.DATAIN
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => cur_state~1.DATAIN
kbd_clk => Selector0.IN3
kbd_clk => next_state.high_clk.DATAB
kbd_clk => Selector3.IN3
kbd_clk => process_3.IN0
kbd_clk => Selector1.IN2
kbd_clk => next_state.cnt_shift.DATAB
kbd_clk => Selector2.IN2
kbd_dat => shift_reg.DATAB
kbd_dat => process_3.IN1
kbd_dat => process_3.IN1
dout_new <= dout_new.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|KBD:inst1|lpf:cleaner
resetN => shiftreg[0].ACLR
resetN => shiftreg[1].ACLR
resetN => shiftreg[2].ACLR
resetN => shiftreg[3].ACLR
resetN => dout~reg0.ACLR
clk => dout~reg0.CLK
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
din => shiftreg[0].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Transmitter:inst|U2M:inst21|ENABLE_TRANS:inst2
RESETN => counter[0].ACLR
RESETN => counter[1].ACLR
RESETN => counter[2].ACLR
RESETN => counter[3].ACLR
RESETN => counter[4].ACLR
RESETN => counter[5].ACLR
RESETN => counter[6].ACLR
RESETN => counter[7].ACLR
RESETN => counter[8].ACLR
RESETN => counter[9].ACLR
RESETN => counter[10].ACLR
RESETN => counter[11].ACLR
RESETN => counter[12].ACLR
RESETN => counter[13].ACLR
RESETN => counter[14].ACLR
RESETN => counter[15].ACLR
RESETN => counter[16].ACLR
RESETN => counter[17].ACLR
RESETN => counter[18].ACLR
RESETN => counter[19].ACLR
RESETN => counter[20].ACLR
RESETN => counter[21].ACLR
RESETN => counter[22].ACLR
RESETN => counter[23].ACLR
RESETN => counter[24].ACLR
RESETN => counter[25].ACLR
RESETN => counter[26].ACLR
RESETN => counter[27].ACLR
RESETN => counter[28].ACLR
RESETN => counter[29].ACLR
RESETN => counter[30].ACLR
RESETN => counter[31].ACLR
RESETN => tmp_ena.ACLR
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => counter[16].CLK
CLK => counter[17].CLK
CLK => counter[18].CLK
CLK => counter[19].CLK
CLK => counter[20].CLK
CLK => counter[21].CLK
CLK => counter[22].CLK
CLK => counter[23].CLK
CLK => counter[24].CLK
CLK => counter[25].CLK
CLK => counter[26].CLK
CLK => counter[27].CLK
CLK => counter[28].CLK
CLK => counter[29].CLK
CLK => counter[30].CLK
CLK => counter[31].CLK
CLK => tmp_ena.CLK
leng[0] => Add0.IN6
leng[1] => Add0.IN5
leng[2] => Add0.IN4
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
make => counter.OUTPUTSELECT
quatersec => process_0.IN1
enab_trans <= tmp_ena.DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|sosnotif:inst10
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => outtmp[0].CLK
clk => outtmp[1].CLK
clk => outtmp[2].CLK
clk => outtmp[3].CLK
clk => outtmp[4].CLK
clk => outtmp[5].CLK
clk => outtmp[6].CLK
clk => outtmp[7].CLK
clk => outtmp[8].CLK
clk => outtmp[9].CLK
clk => outtmp[10].CLK
clk => outtmp[11].CLK
clk => outtmp[12].CLK
clk => outtmp[13].CLK
clk => outtmp[14].CLK
clk => outtmp[15].CLK
clk => outtmp[16].CLK
clk => outtmp[17].CLK
clk => state~11.DATAIN
resetN => tmp[0].ACLR
resetN => tmp[1].ACLR
resetN => tmp[2].ACLR
resetN => tmp[3].ACLR
resetN => tmp[4].ACLR
resetN => tmp[5].ACLR
resetN => tmp[6].ACLR
resetN => tmp[7].ACLR
resetN => outtmp[0].ACLR
resetN => outtmp[1].ACLR
resetN => outtmp[2].ACLR
resetN => outtmp[3].ACLR
resetN => outtmp[4].ACLR
resetN => outtmp[5].ACLR
resetN => outtmp[6].ACLR
resetN => outtmp[7].ACLR
resetN => outtmp[8].ACLR
resetN => outtmp[9].ACLR
resetN => outtmp[10].ACLR
resetN => outtmp[11].ACLR
resetN => outtmp[12].ACLR
resetN => outtmp[13].ACLR
resetN => outtmp[14].ACLR
resetN => outtmp[15].ACLR
resetN => outtmp[16].ACLR
resetN => outtmp[17].ACLR
resetN => state~13.DATAIN
lcddata[0] => tmp[0].DATAIN
lcddata[1] => tmp[1].DATAIN
lcddata[2] => tmp[2].DATAIN
lcddata[3] => tmp[3].DATAIN
lcddata[4] => tmp[4].DATAIN
lcddata[5] => tmp[5].DATAIN
lcddata[6] => tmp[6].DATAIN
lcddata[7] => tmp[7].DATAIN
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => outtmp[17].ENA
ena => outtmp[16].ENA
ena => outtmp[15].ENA
ena => outtmp[14].ENA
ena => outtmp[13].ENA
ena => outtmp[12].ENA
ena => outtmp[11].ENA
ena => outtmp[10].ENA
ena => outtmp[9].ENA
ena => outtmp[8].ENA
ena => outtmp[7].ENA
ena => outtmp[6].ENA
ena => outtmp[5].ENA
ena => outtmp[4].ENA
ena => outtmp[3].ENA
ena => outtmp[2].ENA
ena => outtmp[1].ENA
ena => outtmp[0].ENA
shine[0] <= outtmp[0].DB_MAX_OUTPUT_PORT_TYPE
shine[1] <= outtmp[1].DB_MAX_OUTPUT_PORT_TYPE
shine[2] <= outtmp[2].DB_MAX_OUTPUT_PORT_TYPE
shine[3] <= outtmp[3].DB_MAX_OUTPUT_PORT_TYPE
shine[4] <= outtmp[4].DB_MAX_OUTPUT_PORT_TYPE
shine[5] <= outtmp[5].DB_MAX_OUTPUT_PORT_TYPE
shine[6] <= outtmp[6].DB_MAX_OUTPUT_PORT_TYPE
shine[7] <= outtmp[7].DB_MAX_OUTPUT_PORT_TYPE
shine[8] <= outtmp[8].DB_MAX_OUTPUT_PORT_TYPE
shine[9] <= outtmp[9].DB_MAX_OUTPUT_PORT_TYPE
shine[10] <= outtmp[10].DB_MAX_OUTPUT_PORT_TYPE
shine[11] <= outtmp[11].DB_MAX_OUTPUT_PORT_TYPE
shine[12] <= outtmp[12].DB_MAX_OUTPUT_PORT_TYPE
shine[13] <= outtmp[13].DB_MAX_OUTPUT_PORT_TYPE
shine[14] <= outtmp[14].DB_MAX_OUTPUT_PORT_TYPE
shine[15] <= outtmp[15].DB_MAX_OUTPUT_PORT_TYPE
shine[16] <= outtmp[16].DB_MAX_OUTPUT_PORT_TYPE
shine[17] <= outtmp[17].DB_MAX_OUTPUT_PORT_TYPE


|COMPLETE_PROJECT|Turbo_F_div_100k:inst20
RESETN => qone_sec_flag.ACLR
RESETN => one_sec[0].ACLR
RESETN => one_sec[1].ACLR
RESETN => one_sec[2].ACLR
RESETN => one_sec[3].ACLR
RESETN => one_sec[4].ACLR
RESETN => one_sec[5].ACLR
RESETN => one_sec[6].ACLR
RESETN => one_sec[7].ACLR
RESETN => one_sec[8].ACLR
RESETN => one_sec[9].ACLR
RESETN => one_sec[10].ACLR
RESETN => one_sec[11].ACLR
RESETN => one_sec[12].ACLR
RESETN => one_sec[13].ACLR
RESETN => one_sec[14].ACLR
RESETN => one_sec[15].ACLR
RESETN => one_sec[16].ACLR
RESETN => one_sec[17].ACLR
RESETN => one_sec[18].ACLR
RESETN => one_sec[19].ACLR
RESETN => one_sec[20].ACLR
RESETN => one_sec[21].ACLR
RESETN => one_sec[22].ACLR
RESETN => one_sec[23].ACLR
RESETN => one_sec[24].ACLR
RESETN => one_sec[25].ACLR
RESETN => one_sec[26].ACLR
RESETN => one_sec[27].ACLR
RESETN => one_sec[28].ACLR
RESETN => one_sec[29].ACLR
RESETN => one_sec[30].ACLR
RESETN => one_sec[31].ACLR
CLK => qone_sec_flag.CLK
CLK => one_sec[0].CLK
CLK => one_sec[1].CLK
CLK => one_sec[2].CLK
CLK => one_sec[3].CLK
CLK => one_sec[4].CLK
CLK => one_sec[5].CLK
CLK => one_sec[6].CLK
CLK => one_sec[7].CLK
CLK => one_sec[8].CLK
CLK => one_sec[9].CLK
CLK => one_sec[10].CLK
CLK => one_sec[11].CLK
CLK => one_sec[12].CLK
CLK => one_sec[13].CLK
CLK => one_sec[14].CLK
CLK => one_sec[15].CLK
CLK => one_sec[16].CLK
CLK => one_sec[17].CLK
CLK => one_sec[18].CLK
CLK => one_sec[19].CLK
CLK => one_sec[20].CLK
CLK => one_sec[21].CLK
CLK => one_sec[22].CLK
CLK => one_sec[23].CLK
CLK => one_sec[24].CLK
CLK => one_sec[25].CLK
CLK => one_sec[26].CLK
CLK => one_sec[27].CLK
CLK => one_sec[28].CLK
CLK => one_sec[29].CLK
CLK => one_sec[30].CLK
CLK => one_sec[31].CLK
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => one_sec.OUTPUTSELECT
TURBO => qone_sec_flag.OUTPUTSELECT
QuaterSec <= qone_sec_flag.DB_MAX_OUTPUT_PORT_TYPE


