<annotationInfo>
<item  id="15" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="40" name="tmp_1" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_1_fu_186_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="24" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="48" name="tmp_3" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_3_fu_194_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="34" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="57" name="tmp_4" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_4_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="37" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="57" name="tmp_5" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_5_fu_206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="44" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="62" name="tmp_6" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_6_reg_247" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="55" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="81" name="tmp_7" contextFuncName="read_pixel_data" moduleName="read_pixel_data" rtlName="tmp_7_fu_222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="12" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="123" name="tmp" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_fu_177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="14" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="123" name="i_2" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="i_2_fu_183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="22" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_8" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_8_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_9" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_9_fu_201_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="24" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp_fu_211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="25" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_0_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_0_trunc_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="26" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_1" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_1_reg_492" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="27" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_10" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_10_fu_227_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="28" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp3" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp3_fu_237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="29" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_1_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_1_trunc_fu_405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="30" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_2" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_2_reg_502" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="31" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_11" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_11_fu_253_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="32" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp6" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp6_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="33" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_2_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_2_trunc_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="34" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_3" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_3_reg_512" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="35" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_12" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_12_fu_279_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="36" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp9" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp9_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="37" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_3_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_3_trunc_fu_417_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="38" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_4" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_4_reg_522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="39" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_13" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_13_fu_305_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="40" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp1" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp1_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_4_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_4_trunc_fu_423_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="42" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_5" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_5_reg_532" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="43" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_14" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_14_fu_331_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="44" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp2" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp2_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="45" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_5_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_5_trunc_fu_429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="46" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_6" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_6_reg_542" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="47" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_15" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_15_fu_357_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="48" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp4" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp4_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="49" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_6_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_6_trunc_fu_435_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="50" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="p_Result_7" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="p_Result_7_reg_552" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="51" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_16" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_16_fu_383_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="52" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="icmp5" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="icmp5_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="53" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_V_7_trunc" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="tmp_V_7_trunc_fu_441_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="54" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="130" name="tmp_Data_V_4" contextFuncName="pix_threshold" moduleName="pix_threshold" rtlName="StreamOut_V_Data_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="11" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="104" name="tmp" contextFuncName="send_output" moduleName="send_output" rtlName="tmp_fu_105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="13" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="104" name="i_1" contextFuncName="send_output" moduleName="send_output" rtlName="i_1_fu_111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="9" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="154" name="VideoBuffer_V_Data_V" contextFuncName="myproject" moduleName="myproject" rtlName="VideoBuffer_V_Data_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="12" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="154" name="VideoBuffer_V_User_V" contextFuncName="myproject" moduleName="myproject" rtlName="VideoBuffer_V_User_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="15" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="157" name="ThresholdOut_V_Data_s" contextFuncName="myproject" moduleName="myproject" rtlName="ThresholdOut_V_Data_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="18" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="157" name="ThresholdOut_V_User_s" contextFuncName="myproject" moduleName="myproject" rtlName="ThresholdOut_V_User_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="21" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="160" name="" contextFuncName="myproject" moduleName="myproject" rtlName="read_pixel_data_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="22" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="162" name="" contextFuncName="myproject" moduleName="myproject" rtlName="pix_threshold_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp" linenumber="164" name="" contextFuncName="myproject" moduleName="myproject" rtlName="send_output_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"&gt;&lt;\/item&gt;
<item  id="99" filename="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject_axi.cpp" linenumber="21" name="" contextFuncName="myproject_axi" moduleName="myproject_axi" rtlName="grp_myproject_fu_302" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding"><\/item>
</annotationInfo>
