// Seed: 1436906607
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2
    , id_8,
    input id_3,
    output id_4,
    input id_5,
    input supply1 id_6,
    input id_7
);
  logic id_9;
  logic id_10;
  type_18(
      1'b0, 1
  );
  logic id_11;
  assign id_9 = id_6[1];
endmodule
