
*** Running vivado
    with args -log BD_core_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_core_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Feb  8 00:02:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source BD_core_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top BD_core_0 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 475484
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1839.941 ; gain = 338.848 ; free physical = 4270 ; free virtual = 8044
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_core_0' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.gen/sources_1/bd/BD/ip/BD_core_0/synth/BD_core_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RV32RocketCoreTop' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/RV32RocketCoreTop.v:2]
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ChipTop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_5' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FixedClockBroadcast_5.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_5' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FixedClockBroadcast_5.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i1_o3_a32d64s2k2z4c' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_sbus_i1_o3_a32d64s2k2z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i1_o3_a32d64s2k2z4c' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_sbus_i1_o3_a32d64s2k2z4c.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_sbus_to_port_named_mmio_port_axi4' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_sbus_to_port_named_mmio_port_axi4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4Buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleAW' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleAW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x61' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x61.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x61' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x61.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleAW' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleAW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleW' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x73' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x73.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x73' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x73.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleW' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleB' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleB.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x6' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x6' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleB' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleB.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleAR' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleAR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleAR' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleAR.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleR' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleR.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x71' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x71.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x71' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x71.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleR' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_AXI4BundleR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4Buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Queue1_BundleMap' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_BundleMap' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4Deinterleaver.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI4BundleR' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue8_AXI4BundleR.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_8x77' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_8x77.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x77' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_8x77.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI4BundleR' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue8_AXI4BundleR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4Deinterleaver.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLToAXI4.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleW' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleW' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleARW' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleARW' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLToAXI4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_sbus_to_port_named_mmio_port_axi4' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_sbus_to_port_named_mmio_port_axi4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a13d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a13d64s3k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a13d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a13d64s3k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x98' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x98.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x98' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x98.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a13d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a13d64s3k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a13d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a13d64s3k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x78' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x78.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x78' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x78.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a13d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a13d64s3k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a13d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a13d64s3k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a13d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a13d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a28d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a28d64s3k1z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a28d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a28d64s3k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o6_a28d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_cbus_out_i1_o6_a28d64s3k1z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o6_a28d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_cbus_out_i1_o6_a28d64s3k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a28d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a28d64s3k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a28d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a28d64s3k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x114' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x114.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x114' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x114.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a28d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a28d64s3k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a28d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a28d64s3k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x79' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x79' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a28d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a28d64s3k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a28d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a28d64s3k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_TLBundleA_a14d64s3k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_TLBundleA_a14d64s3k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a14d64s3k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a14d64s3k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x100' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x100.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x100' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x100.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a14d64s3k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s3k1z4u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a14d64s3k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a14d64s3k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s3k1z4u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a14d64s3k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a26d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a26d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a28d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a28d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a17d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Repeater_TLBundleA_a17d64s3k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a21d64s3k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a21d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a21d64s3k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x102' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x102.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x102' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_2x102.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a21d64s3k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a21d64s3k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a21d64s3k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a21d64s3k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s3k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a21d64s3k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_cbus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/MemoryBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FixedClockBroadcast_3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FixedClockBroadcast_3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_mbus_i1_o2_a31d64s4k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_mbus_i1_o2_a31d64s4k1z3u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_mbus_i1_o2_a31d64s4k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_mbus_i1_o2_a31d64s4k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ProbePicker.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ProbePicker.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4UserYanker_1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Queue1_BundleMap_6' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_BundleMap_6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_BundleMap_6' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_BundleMap_6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4UserYanker_1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4IdIndexer_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/AXI4IdIndexer_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLToAXI4_1.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleARW_1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleARW_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleARW_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_AXI4BundleARW_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLToAXI4_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a28d64s4k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a28d64s4k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a28d64s4k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleA_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a28d64s4k1z3u' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a28d64s4k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue2_TLBundleD_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a28d64s4k1z3u' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/MemoryBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManagerWrapper' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CoherenceManagerWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcast.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BroadcastFilter' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BroadcastFilter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BroadcastFilter' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BroadcastFilter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue8_TLBroadcastData' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue8_TLBroadcastData.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_8x72' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_8x72.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x72' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/ram_8x72.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_TLBroadcastData' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue8_TLBroadcastData.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_1.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_2' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_2' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_2.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_3' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_3' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcastTracker_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcast' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcast.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BankBinder' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BankBinder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BankBinder' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BankBinder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManagerWrapper' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CoherenceManagerWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TilePRCIDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/RocketTile.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k2z4c' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k2z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k2z4c' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k2z4c.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i4_o1' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/IntXbar_i4_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i4_o1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/IntXbar_i4_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DCache' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:64]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_TLBEntryData' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/OptimizationBarrier_TLBEntryData.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_TLBEntryData' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/OptimizationBarrier_TLBEntryData.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker_s2' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PMPChecker_s2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker_s2' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PMPChecker_s2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PMAChecker' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PMAChecker.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PMAChecker' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/PMAChecker.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2756]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2767]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2803]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2875]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2911]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2947]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:2983]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:3019]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:3055]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:3091]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:3127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:3163]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/MaxPeriodFibonacciLFSR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/MaxPeriodFibonacciLFSR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'rockettile_dcache_tag_array' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/rockettile_dcache_tag_array.sv:2]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_dcache_tag_array_ext' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1645]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_tag_array_ext' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:756]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_tag_array' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/rockettile_dcache_tag_array.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_dcache_data_arrays_0_ext' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1548]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_data_arrays_0_ext' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_data_arrays_0' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/rockettile_dcache_data_arrays_0.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_data_arrays_1' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/rockettile_dcache_data_arrays_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (0#1) [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCacheDataArray.sv:2]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:1376]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TilePRCIDomain.sv:221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TilePRCIDomain.sv:227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TilePRCIDomain.sv:233]
WARNING: [Synth 8-689] width (32) of port connection 'axi4_mem_0_bits_aw_bits_addr' does not match port width (31) of module 'ChipTop' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/RV32RocketCoreTop.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'axi4_mem_0_bits_ar_bits_addr' does not match port width (31) of module 'ChipTop' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/RV32RocketCoreTop.v:231]
WARNING: [Synth 8-6014] Unused sequential element c_first_counter_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLBroadcast.sv:329]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1671]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1574]
WARNING: [Synth 8-6014] Unused sequential element s2_vaddr_r_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:1768]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1768]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1865]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element reg_mstatus_gva_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CSRFile.sv:511]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:841]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:858]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:859]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:899]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:900]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:902]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:903]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:914]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:915]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:917]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:918]
WARNING: [Synth 8-6014] Unused sequential element rocc_blocked_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:993]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:995]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:996]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:997]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:998]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/chipyard.harness.TestHarness.RV32RocketFPGAConfig.top.mems.v:1962]
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[0] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[7] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[6] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[5] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[4] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[63] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[62] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[61] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[60] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[59] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[58] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[57] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[56] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[55] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[54] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[53] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[52] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[51] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[50] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[49] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[48] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[47] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[46] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[45] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[44] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[43] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[42] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[41] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[40] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[39] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[38] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[37] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[36] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[35] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[34] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[33] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[32] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[31] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[30] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[29] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[28] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[27] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[26] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[25] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[24] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[23] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[22] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[21] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[11] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[10] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[9] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[8] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[7] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[6] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[5] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[4] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[27] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[26] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[25] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[24] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[23] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[22] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[21] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[20] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[19] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[18] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[17] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[16] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[2] in module TLRAM_ScratchpadBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[1] in module TLRAM_ScratchpadBank is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.020 ; gain = 644.926 ; free physical = 3773 ; free virtual = 7554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.926 ; gain = 653.832 ; free physical = 3785 ; free virtual = 7566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.926 ; gain = 653.832 ; free physical = 3785 ; free virtual = 7566
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_pbus.sv:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/TLAtomicAutomata_cbus.sv:283]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram_reg' and it is trimmed from '100' to '13' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Queue1_TLBundleA_a14d64s3k1z4u.sv:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PeripheryBus_cbus'
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '32' to '12' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:897]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '32' to '12' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:897]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '32' to '22' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/DCache.sv:1050]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_pipe_b_br_pc_reg' and it is trimmed from '32' to '2' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BTB.sv:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typ_reg' and it is trimmed from '2' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPToInt.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typeTagOut_reg' and it is trimmed from '2' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPToInt.sv:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_typ_reg' and it is trimmed from '2' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/IntToFP.sv:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_typeTagIn_reg' and it is trimmed from '2' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/IntToFP.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '33' to '17' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPUFMAPipe_l3_f16.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '33' to '17' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPUFMAPipe_l3_f16.sv:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPU.sv:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPU.sv:201]
WARNING: [Synth 8-3936] Found unconnected internal register 'load_wb_typeTag_reg' and it is trimmed from '2' to '1' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/FPU.sv:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '32' to '10' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CSRFile.sv:278]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '32' to '16' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CSRFile.sv:282]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mcounteren_reg' and it is trimmed from '32' to '3' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CSRFile.sv:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_scounteren_reg' and it is trimmed from '32' to '3' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/CSRFile.sv:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:931]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:931]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/Rocket.sv:942]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                           000001 |                              000
                 iSTATE5 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                 iSTATE3 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PeripheryBus_cbus'
INFO: [Synth 8-6904] The RAM "split_rockettile_dcache_tag_array_ext:/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_rockettile_dcache_data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "split_rockettile_icache_tag_array_ext:/ram_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_rockettile_icache_data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "split_mem_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2723.902 ; gain = 1222.809 ; free physical = 3177 ; free virtual = 6965
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier_TLBEntryData) to 'inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'inst/chiptop/system/tile_prci_domain/intsource_2'
INFO: [Synth 8-223] decloning instance 'inst/chiptop/system/plic_domain/intsource' (IntSyncCrossingSource_n1x1) to 'inst/chiptop/system/plic_domain/intsource_1'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 13    
	   3 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 10    
	   4 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 44    
	   3 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 24    
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 50    
	   3 Input    1 Bit       Adders := 5     
	   4 Input    1 Bit       Adders := 19    
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 20    
	   2 Input     20 Bit         XORs := 10    
	   2 Input     18 Bit         XORs := 16    
	   2 Input     17 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 20    
	   2 Input      9 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	              105 Bit    Registers := 1     
	               73 Bit    Registers := 2     
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 7     
	               58 Bit    Registers := 2     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 74    
	               33 Bit    Registers := 43    
	               32 Bit    Registers := 79    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 10    
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 38    
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 70    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 93    
	                8 Bit    Registers := 71    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 27    
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 174   
	                2 Bit    Registers := 85    
	                1 Bit    Registers := 778   
+---Multipliers : 
	              41x41  Multipliers := 1     
+---RAMs : 
	              64K Bit	(8192 X 8 bit)          RAMs := 8     
	              16K Bit	(512 X 32 bit)          RAMs := 16    
	               4K Bit	(512 X 8 bit)          RAMs := 64    
	               1K Bit	(64 X 21 bit)          RAMs := 8     
	               1K Bit	(64 X 22 bit)          RAMs := 8     
+---Muxes : 
	   2 Input 1056 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 37    
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 12    
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   4 Input   42 Bit        Muxes := 16    
	   2 Input   33 Bit        Muxes := 18    
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 179   
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 13    
	   2 Input   30 Bit        Muxes := 10    
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 8     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 15    
	   2 Input   25 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 10    
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 51    
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 16    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 13    
	   2 Input   13 Bit        Muxes := 49    
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 30    
	   2 Input    8 Bit        Muxes := 71    
	   2 Input    7 Bit        Muxes := 21    
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 30    
	   2 Input    5 Bit        Muxes := 50    
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 53    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 257   
	   8 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 138   
	   4 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 776   
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design BD_core_0 has port M_AXI_MEM_AWADDR[31] driven by constant 0
INFO: [Synth 8-3917] design BD_core_0 has port M_AXI_MEM_ARADDR[31] driven by constant 0
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'history_reg[7:0]' into 'history_reg[7:0]' [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/BTB.sv:355]
WARNING: [Synth 8-3917] design RocketTile__GB0 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg " of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_0_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_0_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_0_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_0_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_0_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_0_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_0_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_0_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/special_entry_data_0_reg[17]' (FDE) to 'frontend/tlb/special_entry_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\special_entry_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/superpage_entries_3_data_0_reg[17]' (FDE) to 'frontend/tlb/superpage_entries_3_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_3_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/superpage_entries_2_data_0_reg[17]' (FDE) to 'frontend/tlb/superpage_entries_2_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_2_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/superpage_entries_1_data_0_reg[17]' (FDE) to 'frontend/tlb/superpage_entries_1_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_1_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/superpage_entries_0_data_0_reg[17]' (FDE) to 'frontend/tlb/superpage_entries_0_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_0_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_7_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_7_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_7_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_7_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_7_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_7_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_7_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_7_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_7_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_7_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_7_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_7_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_6_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_6_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_6_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_6_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_6_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_6_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_6_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_6_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_6_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_6_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_6_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_6_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_5_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_5_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_5_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_5_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_5_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_5_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_5_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_5_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_5_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_5_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_5_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_5_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_4_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_4_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_4_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_4_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_4_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_4_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_4_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_4_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_4_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_4_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_4_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_4_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_3_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_3_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_3_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_3_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_3_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_3_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_3_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_3_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_3_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_3_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_3_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_3_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_2_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_2_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_2_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_2_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_2_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_2_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_2_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_2_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_2_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_2_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_2_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_2_data_0_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_1_data_3_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_1_data_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_1_data_3_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_1_data_2_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_1_data_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_1_data_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_1_data_1_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_1_data_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_1_data_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/tlb/sectored_entries_0_1_data_0_reg[17]' (FDE) to 'frontend/tlb/sectored_entries_0_1_data_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_1_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/s1_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_0_reg[0]' (FDRE) to 'ptw/tags_0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_0_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_1_reg[0]' (FDRE) to 'ptw/tags_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_1_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_2_reg[0]' (FDRE) to 'ptw/tags_2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_3_reg[0]' (FDRE) to 'ptw/tags_3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_3_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_4_reg[0]' (FDRE) to 'ptw/tags_4_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_4_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_5_reg[0]' (FDRE) to 'ptw/tags_5_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_5_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_6_reg[0]' (FDRE) to 'ptw/tags_6_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_6_reg[1] )
INFO: [Synth 8-3886] merging instance 'ptw/tags_7_reg[0]' (FDRE) to 'ptw/tags_7_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\tags_7_reg[1] )
INFO: [Synth 8-3886] merging instance 'frontend/s2_partial_insn_reg[0]' (FDE) to 'frontend/s2_partial_insn_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frontend/s2_partial_insn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/elts_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/elts_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/elts_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/elts_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/elts_0_pc_reg[0] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32RocketFPGAConfig/gen-collateral/MulDiv.sv:73]
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[7]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[6]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[16]' (FDE) to 'core/csr/reg_mie_reg[17]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[17]' (FDE) to 'core/csr/reg_mie_reg[18]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[18]' (FDE) to 'core/csr/reg_mie_reg[19]'
INFO: [Synth 8-3886] merging instance 'core/csr/reg_mie_reg[19]' (FDE) to 'core/csr/reg_mie_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mie_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design RocketTile__GB2 has port auto_buffer_out_c_bits_source[1] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg, operation Mode is: (C+A*B)'.
DSP Report: register fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg is absorbed into DSP fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg.
DSP Report: operator fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b0 is absorbed into DSP fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg.
DSP Report: operator fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg.
INFO: [Synth 8-6904] The RAM "pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=98) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cbus/wrapped_error_device/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=100) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bank/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=114) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=97) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cbus/wrapped_error_device/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=100) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "bank/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=113) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_1/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_1/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_1/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_1/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_14_27 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_6/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_70_77 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_6/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_6/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_6/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_6/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_14_27 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_5/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_ext/Memory_reg_0_1_56_60 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_7/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_56_60 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance sbus/i_7/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_56_60 from module SystemBus due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2735.828 ; gain = 1234.734 ; free physical = 2784 ; free virtual = 4107
---------------------------------------------------------------------------------
 Sort Area is RocketTile__GB1 _prod_T_40_3 : 0 0 : 3609 7237 : Used 1 time 0
 Sort Area is RocketTile__GB1 _prod_T_40_3 : 0 1 : 3628 7237 : Used 1 time 0
 Sort Area is RocketTile__GB1 _prod_T_40_0 : 0 0 : 3137 6765 : Used 1 time 0
 Sort Area is RocketTile__GB1 _prod_T_40_0 : 0 1 : 3628 6765 : Used 1 time 0
 Sort Area is RocketTile__GB3 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is RocketTile__GB3 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is RocketTile__GB1 _prod_T_40_5 : 0 0 : 1653 1653 : Used 1 time 0
 Sort Area is RocketTile__GB3 fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg_3 : 0 0 : 954 954 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|bank              | ram/mem/mem_ext/mem_0_0/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_1/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_2/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_3/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_4/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_5/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_6/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_7/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name               | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/btb             | table_ext/Memory_reg                                                             | Implied   | 512 x 1              | RAM256X1D x 2  | 
|core                      | rf_ext/Memory_reg                                                                | Implied   | 32 x 32              | RAM32M16 x 6   | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|BD_core_0                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 116              | RAM32M16 x 9   | 
|BD_core_0                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|BD_core_0                 | buffer/nodeIn_b_q/ram_ext/Memory_reg                                             | Implied   | 2 x 40               | RAM32M16 x 3   | 
|BD_core_0                 | buffer/nodeOut_c_q/ram_ext/Memory_reg                                            | Implied   | 2 x 108              | RAM32M16 x 8   | 
|BD_core_0                 | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_ext/Memory_reg   | Implied   | 2 x 6                | RAM32M16 x 1   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg   | Implied   | 2 x 71               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_ext/Memory_reg | Implied   | 2 x 61               | RAM32M16 x 5   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_ext/Memory_reg  | Implied   | 2 x 73               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg | Implied   | 2 x 61               | RAM32M16 x 5   | 
|pbus                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 97               | RAM32M16 x 7   | 
|pbus                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 78               | RAM32M16 x 6   | 
|pbus                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 98               | RAM32M16 x 7   | 
|pbus                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                           | Implied   | 2 x 78               | RAM32M16 x 6   | 
|cbus/wrapped_error_device | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 100              | RAM32M16 x 8   | 
|cbus/wrapped_error_device | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|cbus                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 114              | RAM32M16 x 9   | 
|cbus                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|cbus                      | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                       | Implied   | 2 x 102              | RAM32M16 x 8   | 
|cbus                      | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                        | Implied   | 2 x 78               | RAM32M16 x 6   | 
|mbus                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                           | Implied   | 2 x 79               | RAM32M16 x 6   | 
|mbus                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 114              | RAM32M16 x 9   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker/o_data_q/ram_ext/Memory_reg                                   | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_1/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_2/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_3/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|bank                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 113              | RAM32M16 x 9   | 
|bank                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv                    | A2*B2            | 25     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | (PCIN>>17)+A2*B2 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | (PCIN>>17)+A2*B2 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24 | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24 | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e5_s11 | (C+A*B)'         | 11     | 11     | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 2735.828 ; gain = 1234.734 ; free physical = 1351 ; free virtual = 2794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache  | rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg  | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data       | rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|bank              | ram/mem/mem_ext/mem_0_0/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_1/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_2/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_3/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_4/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_5/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_6/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank              | ram/mem/mem_ext/mem_0_7/ram_reg                                                      | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
+------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name               | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_0/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_1/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_3/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_4/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_5/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_6/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/icache          | rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_7/ram_reg      | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\frontend/btb             | table_ext/Memory_reg                                                             | Implied   | 512 x 1              | RAM256X1D x 2  | 
|core                      | rf_ext/Memory_reg                                                                | Implied   | 32 x 32              | RAM32M16 x 6   | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|dcache                    | rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg      | Implied   | 64 x 22              | RAM64M8 x 4    | 
|BD_core_0                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 116              | RAM32M16 x 9   | 
|BD_core_0                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|BD_core_0                 | buffer/nodeIn_b_q/ram_ext/Memory_reg                                             | Implied   | 2 x 40               | RAM32M16 x 3   | 
|BD_core_0                 | buffer/nodeOut_c_q/ram_ext/Memory_reg                                            | Implied   | 2 x 108              | RAM32M16 x 8   | 
|BD_core_0                 | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_ext/Memory_reg   | Implied   | 2 x 6                | RAM32M16 x 1   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg   | Implied   | 2 x 71               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_ext/Memory_reg     | Implied   | 8 x 77               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_ext/Memory_reg | Implied   | 2 x 61               | RAM32M16 x 5   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_ext/Memory_reg  | Implied   | 2 x 73               | RAM32M16 x 6   | 
|sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg | Implied   | 2 x 61               | RAM32M16 x 5   | 
|pbus                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 97               | RAM32M16 x 7   | 
|pbus                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 78               | RAM32M16 x 6   | 
|pbus                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 98               | RAM32M16 x 7   | 
|pbus                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                           | Implied   | 2 x 78               | RAM32M16 x 6   | 
|cbus/wrapped_error_device | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 100              | RAM32M16 x 8   | 
|cbus/wrapped_error_device | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|cbus                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 114              | RAM32M16 x 9   | 
|cbus                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
|cbus                      | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                       | Implied   | 2 x 102              | RAM32M16 x 8   | 
|cbus                      | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                        | Implied   | 2 x 78               | RAM32M16 x 6   | 
|mbus                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                           | Implied   | 2 x 79               | RAM32M16 x 6   | 
|mbus                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 114              | RAM32M16 x 9   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker/o_data_q/ram_ext/Memory_reg                                   | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_1/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_2/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|\coh_wrapper/broadcast_1  | TLBroadcastTracker_3/o_data_q/ram_ext/Memory_reg                                 | Implied   | 8 x 72               | RAM32M16 x 6   | 
|bank                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 113              | RAM32M16 x 9   | 
|bank                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                             | Implied   | 2 x 79               | RAM32M16 x 6   | 
+--------------------------+----------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_0/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_8/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_9/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_10/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_11/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_12/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_13/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_15/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_16/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_17/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_18/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_19/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_20/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_21/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_22/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_23/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_24/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_25/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_26/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_27/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_28/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_29/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_30/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_2/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_31/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_5/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_6/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_5/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_7/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 2743.832 ; gain = 1242.738 ; free physical = 621 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0/rockettile_icache_data_arrays_0_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1/rockettile_icache_data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 2775.723 ; gain = 1274.629 ; free physical = 601 ; free virtual = 2078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 2775.723 ; gain = 1274.629 ; free physical = 593 ; free virtual = 2070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 2788.004 ; gain = 1286.910 ; free physical = 573 ; free virtual = 2050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 2788.004 ; gain = 1286.910 ; free physical = 574 ; free virtual = 2052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 2788.004 ; gain = 1286.910 ; free physical = 565 ; free virtual = 2043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 2788.004 ; gain = 1286.910 ; free physical = 565 ; free virtual = 2043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv                    | A'*B'          | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | PCIN>>17+A'*B' | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                    | PCIN>>17+A'*B' | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e5_s11 | (C+A*B)'       | 11     | 11     | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|MulAddRecFNPipe_l2_e8_s24 | A*B'           | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24 | PCIN>>17+A*B   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   386|
|2     |DSP48E2   |     7|
|3     |LUT1      |   175|
|4     |LUT2      |  1796|
|5     |LUT3      |  4030|
|6     |LUT4      |  3959|
|7     |LUT5      |  4459|
|8     |LUT6      | 11028|
|9     |MUXF7     |   974|
|10    |MUXF8     |    28|
|11    |RAM16X1D  |     2|
|12    |RAM256X1D |     2|
|13    |RAM32M    |     8|
|14    |RAM32M16  |   156|
|15    |RAM32X1D  |    14|
|16    |RAM64M8   |    48|
|17    |RAM64X1D  |     8|
|18    |RAMB18E2  |    80|
|19    |RAMB36E2  |    16|
|20    |FDCE      |     5|
|21    |FDPE      |     1|
|22    |FDRE      | 12110|
|23    |FDSE      |    89|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+----------------------------------------------------------------+------+
|      |Instance                                                  |Module                                                          |Cells |
+------+----------------------------------------------------------+----------------------------------------------------------------+------+
|1     |top                                                       |                                                                | 39381|
|2     |  inst                                                    |RV32RocketCoreTop                                               | 39332|
|3     |    chiptop                                               |ChipTop                                                         | 39332|
|4     |      system                                              |DigitalTop                                                      | 39332|
|5     |        bank                                              |ScratchpadBank                                                  |   299|
|6     |          buffer                                          |TLBuffer_a28d64s4k1z3u_153                                      |    51|
|7     |            nodeIn_d_q                                    |Queue2_TLBundleD_a28d64s4k1z3u_161                              |    15|
|8     |              ram_ext                                     |ram_2x79_164                                                    |     7|
|9     |            nodeOut_a_q                                   |Queue2_TLBundleA_a28d64s4k1z3u_162                              |    36|
|10    |              ram_ext                                     |ram_2x114_163                                                   |    26|
|11    |          fragmenter                                      |TLFragmenter_ScratchpadBank                                     |    84|
|12    |            repeater                                      |Repeater_TLBundleA_a28d64s4k1z3u                                |    70|
|13    |          ram                                             |TLRAM_ScratchpadBank                                            |   164|
|14    |            mem                                           |mem                                                             |    16|
|15    |              mem_ext                                     |mem_ext                                                         |    16|
|16    |                mem_0_0                                   |split_mem_ext                                                   |     2|
|17    |                mem_0_1                                   |split_mem_ext_154                                               |     2|
|18    |                mem_0_2                                   |split_mem_ext_155                                               |     2|
|19    |                mem_0_3                                   |split_mem_ext_156                                               |     2|
|20    |                mem_0_4                                   |split_mem_ext_157                                               |     2|
|21    |                mem_0_5                                   |split_mem_ext_158                                               |     2|
|22    |                mem_0_6                                   |split_mem_ext_159                                               |     2|
|23    |                mem_0_7                                   |split_mem_ext_160                                               |     2|
|24    |        bootrom_domain                                    |BootROMClockSinkDomain                                          |   903|
|25    |          bootrom                                         |TLROM                                                           |   903|
|26    |        cbus                                              |PeripheryBus_cbus                                               |  1579|
|27    |          atomics                                         |TLAtomicAutomata_cbus                                           |   658|
|28    |          buffer                                          |TLBuffer_a28d64s3k1z4u                                          |   252|
|29    |            nodeIn_d_q                                    |Queue2_TLBundleD_a28d64s3k1z4u                                  |   119|
|30    |              ram_ext                                     |ram_2x79_152                                                    |   107|
|31    |            nodeOut_a_q                                   |Queue2_TLBundleA_a28d64s3k1z4u                                  |   133|
|32    |              ram_ext                                     |ram_2x114_151                                                   |   122|
|33    |          coupler_to_bootrom                              |TLInterconnectCoupler_cbus_to_bootrom                           |    93|
|34    |            fragmenter                                    |TLFragmenter_BootROM                                            |    93|
|35    |              repeater                                    |Repeater_TLBundleA_a17d64s3k1z3u                                |    82|
|36    |          coupler_to_clint                                |TLInterconnectCoupler_cbus_to_clint                             |   152|
|37    |            fragmenter                                    |TLFragmenter_CLINT                                              |   152|
|38    |              repeater                                    |Repeater_TLBundleA_a26d64s3k1z3u                                |   142|
|39    |          coupler_to_plic                                 |TLInterconnectCoupler_cbus_to_plic                              |    38|
|40    |            fragmenter                                    |TLFragmenter_PLIC                                               |    38|
|41    |              repeater                                    |Repeater_TLBundleA_a28d64s3k1z3u                                |    23|
|42    |          coupler_to_prci_ctrl                            |TLInterconnectCoupler_cbus_to_prci_ctrl                         |    36|
|43    |            buffer                                        |TLBuffer_a21d64s3k1z3u                                          |    36|
|44    |              nodeIn_d_q                                  |Queue2_TLBundleD_a21d64s3k1z3u                                  |    14|
|45    |                ram_ext                                   |ram_2x78_150                                                    |     4|
|46    |              nodeOut_a_q                                 |Queue2_TLBundleA_a21d64s3k1z3u                                  |    22|
|47    |                ram_ext                                   |ram_2x102                                                       |    17|
|48    |          in_xbar                                         |TLXbar_cbus_in_i2_o1_a28d64s3k1z4u                              |    62|
|49    |          out_xbar                                        |TLXbar_cbus_out_i1_o6_a28d64s3k1z4u                             |   170|
|50    |          wrapped_error_device                            |ErrorDeviceWrapper                                              |   112|
|51    |            buffer                                        |TLBuffer_a14d64s3k1z4u                                          |    35|
|52    |              nodeIn_d_q                                  |Queue2_TLBundleD_a14d64s3k1z4u                                  |    25|
|53    |                ram_ext                                   |ram_2x79_149                                                    |    15|
|54    |              nodeOut_a_q                                 |Queue2_TLBundleA_a14d64s3k1z4u                                  |    10|
|55    |                ram_ext                                   |ram_2x100                                                       |     1|
|56    |            error                                         |TLError                                                         |    77|
|57    |              a_q                                         |Queue1_TLBundleA_a14d64s3k1z4u                                  |    45|
|58    |        chipyard_prcictrl_domain                          |ChipyardPRCICtrlClockSinkDomain                                 |   157|
|59    |          clock_gater                                     |TileClockGater                                                  |     1|
|60    |            regs_0                                        |AsyncResetRegVec_w1_i1                                          |     1|
|61    |          fragmenter                                      |TLFragmenter_TileClockGater                                     |    69|
|62    |            repeater                                      |Repeater_TLBundleA_a21d64s3k1z3u_148                            |    59|
|63    |          fragmenter_1                                    |TLFragmenter_TileResetSetter                                    |    54|
|64    |            repeater                                      |Repeater_TLBundleA_a21d64s3k1z3u                                |    44|
|65    |          resetSynchronizer                               |ClockGroupResetSynchronizer                                     |    13|
|66    |            nodeOut_member_allClocks_uncore_reset_catcher |ResetCatchAndSync_d3                                            |    13|
|67    |              io_sync_reset_chain                         |AsyncResetSynchronizerShiftReg_w1_d3_i0                         |    13|
|68    |                output_chain                              |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0                   |    13|
|69    |          xbar                                            |TLXbar_prcibus_i1_o2_a21d64s3k1z3u                              |    20|
|70    |        clint_domain                                      |CLINTClockSinkDomain                                            |   209|
|71    |          clint                                           |CLINT                                                           |   207|
|72    |          intsource                                       |IntSyncCrossingSource_n1x2                                      |     2|
|73    |            reg_0                                         |AsyncResetRegVec_w2_i0                                          |     2|
|74    |        coh_wrapper                                       |CoherenceManagerWrapper                                         |   695|
|75    |          broadcast_1                                     |TLBroadcast                                                     |   695|
|76    |            TLBroadcastTracker                            |TLBroadcastTracker                                              |   288|
|77    |              o_data_q                                    |Queue8_TLBroadcastData_147                                      |   229|
|78    |            TLBroadcastTracker_1                          |TLBroadcastTracker_1                                            |   106|
|79    |              o_data_q                                    |Queue8_TLBroadcastData_146                                      |    42|
|80    |            TLBroadcastTracker_2                          |TLBroadcastTracker_2                                            |   119|
|81    |              o_data_q                                    |Queue8_TLBroadcastData_145                                      |    59|
|82    |            TLBroadcastTracker_3                          |TLBroadcastTracker_3                                            |   112|
|83    |              o_data_q                                    |Queue8_TLBroadcastData                                          |    39|
|84    |        mbus                                              |MemoryBus                                                       |   950|
|85    |          buffer_1                                        |TLBuffer_a28d64s4k1z3u                                          |    38|
|86    |            nodeIn_d_q                                    |Queue2_TLBundleD_a28d64s4k1z3u                                  |    19|
|87    |              ram_ext                                     |ram_2x79_144                                                    |     8|
|88    |            nodeOut_a_q                                   |Queue2_TLBundleA_a28d64s4k1z3u                                  |    19|
|89    |              ram_ext                                     |ram_2x114                                                       |    10|
|90    |          coupler_to_memory_controller_port_named_axi4    |TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4 |   813|
|91    |            axi4yank                                      |AXI4UserYanker_1                                                |   385|
|92    |              Queue1_BundleMap                            |Queue1_BundleMap_6                                              |     8|
|93    |              Queue1_BundleMap_1                          |Queue1_BundleMap_6_113                                          |     8|
|94    |              Queue1_BundleMap_10                         |Queue1_BundleMap_6_114                                          |    11|
|95    |              Queue1_BundleMap_11                         |Queue1_BundleMap_6_115                                          |    21|
|96    |              Queue1_BundleMap_12                         |Queue1_BundleMap_6_116                                          |     9|
|97    |              Queue1_BundleMap_13                         |Queue1_BundleMap_6_117                                          |     8|
|98    |              Queue1_BundleMap_14                         |Queue1_BundleMap_6_118                                          |     9|
|99    |              Queue1_BundleMap_15                         |Queue1_BundleMap_6_119                                          |    16|
|100   |              Queue1_BundleMap_16                         |Queue1_BundleMap_6_120                                          |     8|
|101   |              Queue1_BundleMap_17                         |Queue1_BundleMap_6_121                                          |     8|
|102   |              Queue1_BundleMap_18                         |Queue1_BundleMap_6_122                                          |    10|
|103   |              Queue1_BundleMap_19                         |Queue1_BundleMap_6_123                                          |    34|
|104   |              Queue1_BundleMap_2                          |Queue1_BundleMap_6_124                                          |    13|
|105   |              Queue1_BundleMap_20                         |Queue1_BundleMap_6_125                                          |     8|
|106   |              Queue1_BundleMap_21                         |Queue1_BundleMap_6_126                                          |     8|
|107   |              Queue1_BundleMap_22                         |Queue1_BundleMap_6_127                                          |    10|
|108   |              Queue1_BundleMap_23                         |Queue1_BundleMap_6_128                                          |    18|
|109   |              Queue1_BundleMap_24                         |Queue1_BundleMap_6_129                                          |     8|
|110   |              Queue1_BundleMap_25                         |Queue1_BundleMap_6_130                                          |     8|
|111   |              Queue1_BundleMap_26                         |Queue1_BundleMap_6_131                                          |    10|
|112   |              Queue1_BundleMap_27                         |Queue1_BundleMap_6_132                                          |    22|
|113   |              Queue1_BundleMap_28                         |Queue1_BundleMap_6_133                                          |     8|
|114   |              Queue1_BundleMap_29                         |Queue1_BundleMap_6_134                                          |     8|
|115   |              Queue1_BundleMap_3                          |Queue1_BundleMap_6_135                                          |    26|
|116   |              Queue1_BundleMap_30                         |Queue1_BundleMap_6_136                                          |     8|
|117   |              Queue1_BundleMap_31                         |Queue1_BundleMap_6_137                                          |    17|
|118   |              Queue1_BundleMap_4                          |Queue1_BundleMap_6_138                                          |     8|
|119   |              Queue1_BundleMap_5                          |Queue1_BundleMap_6_139                                          |     9|
|120   |              Queue1_BundleMap_6                          |Queue1_BundleMap_6_140                                          |    10|
|121   |              Queue1_BundleMap_7                          |Queue1_BundleMap_6_141                                          |    20|
|122   |              Queue1_BundleMap_8                          |Queue1_BundleMap_6_142                                          |     8|
|123   |              Queue1_BundleMap_9                          |Queue1_BundleMap_6_143                                          |     8|
|124   |            tl2axi4                                       |TLToAXI4_1                                                      |   428|
|125   |              nodeOut_w_deq_q                             |Queue1_AXI4BundleW_112                                          |   171|
|126   |              queue_arw_deq_q                             |Queue1_AXI4BundleARW_1                                          |   173|
|127   |          mbus_xbar                                       |TLXbar_mbus_i1_o2_a31d64s4k1z3u                                 |    99|
|128   |        pbus                                              |PeripheryBus_pbus                                               |   925|
|129   |          atomics                                         |TLAtomicAutomata_pbus                                           |   642|
|130   |          buffer                                          |TLBuffer_a13d64s3k1z3u                                          |    47|
|131   |            nodeIn_d_q                                    |Queue2_TLBundleD_a13d64s3k1z3u_108                              |    25|
|132   |              ram_ext                                     |ram_2x78_111                                                    |    20|
|133   |            nodeOut_a_q                                   |Queue2_TLBundleA_a13d64s3k1z3u_109                              |    22|
|134   |              ram_ext                                     |ram_2x98_110                                                    |    11|
|135   |          buffer_1                                        |TLBuffer_a13d64s3k1z3u_107                                      |    41|
|136   |            nodeIn_d_q                                    |Queue2_TLBundleD_a13d64s3k1z3u                                  |    16|
|137   |              ram_ext                                     |ram_2x78                                                        |    10|
|138   |            nodeOut_a_q                                   |Queue2_TLBundleA_a13d64s3k1z3u                                  |    25|
|139   |              ram_ext                                     |ram_2x98                                                        |    21|
|140   |          coupler_to_bootaddressreg                       |TLInterconnectCoupler_pbus_to_bootaddressreg                    |   131|
|141   |            fragmenter                                    |TLFragmenter_BootAddrReg                                        |   131|
|142   |              repeater                                    |Repeater_TLBundleA_a13d64s3k1z3u                                |   121|
|143   |        plic_domain                                       |PLICClockSinkDomain                                             |    25|
|144   |          plic                                            |TLPLIC                                                          |    25|
|145   |            out_back_front_q                              |Queue1_RegMapperInput_i23_m8                                    |    23|
|146   |        sbus                                              |SystemBus                                                       |   754|
|147   |          coupler_to_port_named_mmio_port_axi4            |TLInterconnectCoupler_sbus_to_port_named_mmio_port_axi4         |   612|
|148   |            axi4buf                                       |AXI4Buffer                                                      |    86|
|149   |              nodeIn_b_deq_q                              |Queue2_AXI4BundleB                                              |    22|
|150   |                ram_ext                                   |ram_2x6                                                         |    10|
|151   |              nodeIn_r_deq_q                              |Queue2_AXI4BundleR                                              |    26|
|152   |                ram_ext                                   |ram_2x71                                                        |    20|
|153   |              nodeOut_ar_deq_q                            |Queue2_AXI4BundleAR                                             |    11|
|154   |                ram_ext                                   |ram_2x61_106                                                    |     4|
|155   |              nodeOut_aw_deq_q                            |Queue2_AXI4BundleAW                                             |    13|
|156   |                ram_ext                                   |ram_2x61                                                        |     4|
|157   |              nodeOut_w_deq_q                             |Queue2_AXI4BundleW                                              |    14|
|158   |                ram_ext                                   |ram_2x73                                                        |     7|
|159   |            axi4deint                                     |AXI4Deinterleaver                                               |   193|
|160   |              qs_queue_0                                  |Queue8_AXI4BundleR                                              |    33|
|161   |                ram_ext                                   |ram_8x77_105                                                    |    18|
|162   |              qs_queue_1                                  |Queue8_AXI4BundleR_102                                          |    31|
|163   |                ram_ext                                   |ram_8x77_104                                                    |    16|
|164   |              qs_queue_2                                  |Queue8_AXI4BundleR_103                                          |   107|
|165   |                ram_ext                                   |ram_8x77                                                        |    92|
|166   |            axi4yank                                      |AXI4UserYanker                                                  |    51|
|167   |              Queue1_BundleMap                            |Queue1_BundleMap                                                |    11|
|168   |              Queue1_BundleMap_1                          |Queue1_BundleMap_97                                             |     7|
|169   |              Queue1_BundleMap_2                          |Queue1_BundleMap_98                                             |     8|
|170   |              Queue1_BundleMap_3                          |Queue1_BundleMap_99                                             |     6|
|171   |              Queue1_BundleMap_4                          |Queue1_BundleMap_100                                            |     9|
|172   |              Queue1_BundleMap_5                          |Queue1_BundleMap_101                                            |    10|
|173   |            tl2axi4                                       |TLToAXI4                                                        |   282|
|174   |              nodeOut_w_deq_q                             |Queue1_AXI4BundleW                                              |   152|
|175   |              queue_arw_deq_q                             |Queue1_AXI4BundleARW                                            |   105|
|176   |          system_bus_xbar                                 |TLXbar_sbus_i1_o3_a32d64s2k2z4c                                 |   142|
|177   |        tile_prci_domain                                  |TilePRCIDomain                                                  | 32786|
|178   |          buffer                                          |TLBuffer_a32d64s2k2z4c_1                                        |   283|
|179   |            nodeIn_b_q                                    |Queue2_TLBundleB_a32d64s2k2z4c                                  |    12|
|180   |              ram_ext                                     |ram_2x40                                                        |     4|
|181   |            nodeIn_d_q                                    |Queue2_TLBundleD_a32d64s2k2z4c                                  |    82|
|182   |              ram_ext                                     |ram_2x79                                                        |    74|
|183   |            nodeOut_a_q                                   |Queue2_TLBundleA_a32d64s2k2z4c                                  |    65|
|184   |              ram_ext                                     |ram_2x117                                                       |    57|
|185   |            nodeOut_c_q                                   |Queue2_TLBundleC_a32d64s2k2z4c                                  |   109|
|186   |              ram_ext                                     |ram_2x108                                                       |   100|
|187   |            nodeOut_e_q                                   |Queue2_TLBundleE_a32d64s2k2z4c                                  |    15|
|188   |              ram_sink_ext                                |ram_sink_2x2                                                    |     7|
|189   |          element_reset_domain_rockettile                 |RocketTile                                                      | 32503|
|190   |            core                                          |Rocket                                                          |  6498|
|191   |              csr                                         |CSRFile                                                         |  3466|
|192   |              div                                         |MulDiv                                                          |   806|
|193   |              ibuf                                        |IBuf                                                            |   302|
|194   |              rf_ext                                      |rf_31x32                                                        |    73|
|195   |            dcache                                        |DCache                                                          |  5267|
|196   |              data                                        |DCacheDataArray                                                 |   400|
|197   |                rockettile_dcache_data_arrays_0           |rockettile_dcache_data_arrays_0                                 |   205|
|198   |                  rockettile_dcache_data_arrays_0_ext     |rockettile_dcache_data_arrays_0_ext_64                          |   205|
|199   |                    mem_0_0                               |split_rockettile_dcache_data_arrays_0_ext_65                    |     9|
|200   |                    mem_0_1                               |split_rockettile_dcache_data_arrays_0_ext_66                    |     9|
|201   |                    mem_0_10                              |split_rockettile_dcache_data_arrays_0_ext_67                    |     5|
|202   |                    mem_0_11                              |split_rockettile_dcache_data_arrays_0_ext_68                    |     7|
|203   |                    mem_0_12                              |split_rockettile_dcache_data_arrays_0_ext_69                    |     3|
|204   |                    mem_0_13                              |split_rockettile_dcache_data_arrays_0_ext_70                    |    11|
|205   |                    mem_0_14                              |split_rockettile_dcache_data_arrays_0_ext_71                    |     7|
|206   |                    mem_0_15                              |split_rockettile_dcache_data_arrays_0_ext_72                    |     9|
|207   |                    mem_0_16                              |split_rockettile_dcache_data_arrays_0_ext_73                    |     1|
|208   |                    mem_0_17                              |split_rockettile_dcache_data_arrays_0_ext_74                    |     1|
|209   |                    mem_0_18                              |split_rockettile_dcache_data_arrays_0_ext_75                    |     1|
|210   |                    mem_0_19                              |split_rockettile_dcache_data_arrays_0_ext_76                    |    11|
|211   |                    mem_0_2                               |split_rockettile_dcache_data_arrays_0_ext_77                    |     9|
|212   |                    mem_0_20                              |split_rockettile_dcache_data_arrays_0_ext_78                    |     9|
|213   |                    mem_0_21                              |split_rockettile_dcache_data_arrays_0_ext_79                    |     5|
|214   |                    mem_0_22                              |split_rockettile_dcache_data_arrays_0_ext_80                    |     7|
|215   |                    mem_0_23                              |split_rockettile_dcache_data_arrays_0_ext_81                    |     3|
|216   |                    mem_0_24                              |split_rockettile_dcache_data_arrays_0_ext_82                    |     6|
|217   |                    mem_0_25                              |split_rockettile_dcache_data_arrays_0_ext_83                    |     5|
|218   |                    mem_0_26                              |split_rockettile_dcache_data_arrays_0_ext_84                    |     4|
|219   |                    mem_0_27                              |split_rockettile_dcache_data_arrays_0_ext_85                    |     3|
|220   |                    mem_0_28                              |split_rockettile_dcache_data_arrays_0_ext_86                    |    12|
|221   |                    mem_0_29                              |split_rockettile_dcache_data_arrays_0_ext_87                    |    13|
|222   |                    mem_0_3                               |split_rockettile_dcache_data_arrays_0_ext_88                    |     9|
|223   |                    mem_0_30                              |split_rockettile_dcache_data_arrays_0_ext_89                    |    14|
|224   |                    mem_0_31                              |split_rockettile_dcache_data_arrays_0_ext_90                    |    18|
|225   |                    mem_0_4                               |split_rockettile_dcache_data_arrays_0_ext_91                    |     1|
|226   |                    mem_0_5                               |split_rockettile_dcache_data_arrays_0_ext_92                    |     1|
|227   |                    mem_0_6                               |split_rockettile_dcache_data_arrays_0_ext_93                    |     1|
|228   |                    mem_0_7                               |split_rockettile_dcache_data_arrays_0_ext_94                    |     1|
|229   |                    mem_0_8                               |split_rockettile_dcache_data_arrays_0_ext_95                    |     7|
|230   |                    mem_0_9                               |split_rockettile_dcache_data_arrays_0_ext_96                    |     3|
|231   |                rockettile_dcache_data_arrays_1           |rockettile_dcache_data_arrays_1                                 |   195|
|232   |                  rockettile_dcache_data_arrays_0_ext     |rockettile_dcache_data_arrays_0_ext                             |   195|
|233   |                    mem_0_0                               |split_rockettile_dcache_data_arrays_0_ext                       |     2|
|234   |                    mem_0_1                               |split_rockettile_dcache_data_arrays_0_ext_33                    |     2|
|235   |                    mem_0_10                              |split_rockettile_dcache_data_arrays_0_ext_34                    |     2|
|236   |                    mem_0_11                              |split_rockettile_dcache_data_arrays_0_ext_35                    |     3|
|237   |                    mem_0_12                              |split_rockettile_dcache_data_arrays_0_ext_36                    |     2|
|238   |                    mem_0_13                              |split_rockettile_dcache_data_arrays_0_ext_37                    |     2|
|239   |                    mem_0_14                              |split_rockettile_dcache_data_arrays_0_ext_38                    |    79|
|240   |                    mem_0_15                              |split_rockettile_dcache_data_arrays_0_ext_39                    |     3|
|241   |                    mem_0_16                              |split_rockettile_dcache_data_arrays_0_ext_40                    |     2|
|242   |                    mem_0_17                              |split_rockettile_dcache_data_arrays_0_ext_41                    |     2|
|243   |                    mem_0_18                              |split_rockettile_dcache_data_arrays_0_ext_42                    |     2|
|244   |                    mem_0_19                              |split_rockettile_dcache_data_arrays_0_ext_43                    |     3|
|245   |                    mem_0_2                               |split_rockettile_dcache_data_arrays_0_ext_44                    |     2|
|246   |                    mem_0_20                              |split_rockettile_dcache_data_arrays_0_ext_45                    |     2|
|247   |                    mem_0_21                              |split_rockettile_dcache_data_arrays_0_ext_46                    |     2|
|248   |                    mem_0_22                              |split_rockettile_dcache_data_arrays_0_ext_47                    |     2|
|249   |                    mem_0_23                              |split_rockettile_dcache_data_arrays_0_ext_48                    |     3|
|250   |                    mem_0_24                              |split_rockettile_dcache_data_arrays_0_ext_49                    |     2|
|251   |                    mem_0_25                              |split_rockettile_dcache_data_arrays_0_ext_50                    |     2|
|252   |                    mem_0_26                              |split_rockettile_dcache_data_arrays_0_ext_51                    |     2|
|253   |                    mem_0_27                              |split_rockettile_dcache_data_arrays_0_ext_52                    |     3|
|254   |                    mem_0_28                              |split_rockettile_dcache_data_arrays_0_ext_53                    |    10|
|255   |                    mem_0_29                              |split_rockettile_dcache_data_arrays_0_ext_54                    |    10|
|256   |                    mem_0_3                               |split_rockettile_dcache_data_arrays_0_ext_55                    |     3|
|257   |                    mem_0_30                              |split_rockettile_dcache_data_arrays_0_ext_56                    |    10|
|258   |                    mem_0_31                              |split_rockettile_dcache_data_arrays_0_ext_57                    |    25|
|259   |                    mem_0_4                               |split_rockettile_dcache_data_arrays_0_ext_58                    |     2|
|260   |                    mem_0_5                               |split_rockettile_dcache_data_arrays_0_ext_59                    |     2|
|261   |                    mem_0_6                               |split_rockettile_dcache_data_arrays_0_ext_60                    |     2|
|262   |                    mem_0_7                               |split_rockettile_dcache_data_arrays_0_ext_61                    |     3|
|263   |                    mem_0_8                               |split_rockettile_dcache_data_arrays_0_ext_62                    |     2|
|264   |                    mem_0_9                               |split_rockettile_dcache_data_arrays_0_ext_63                    |     2|
|265   |              lfsr_prng                                   |MaxPeriodFibonacciLFSR_25                                       |    20|
|266   |              rockettile_dcache_tag_array                 |rockettile_dcache_tag_array                                     |   479|
|267   |                rockettile_dcache_tag_array_ext           |rockettile_dcache_tag_array_ext                                 |   479|
|268   |                  mem_0_0                                 |split_rockettile_dcache_tag_array_ext                           |    20|
|269   |                  mem_0_1                                 |split_rockettile_dcache_tag_array_ext_26                        |    21|
|270   |                  mem_0_2                                 |split_rockettile_dcache_tag_array_ext_27                        |    42|
|271   |                  mem_0_3                                 |split_rockettile_dcache_tag_array_ext_28                        |    39|
|272   |                  mem_0_4                                 |split_rockettile_dcache_tag_array_ext_29                        |    84|
|273   |                  mem_0_5                                 |split_rockettile_dcache_tag_array_ext_30                        |    47|
|274   |                  mem_0_6                                 |split_rockettile_dcache_tag_array_ext_31                        |    91|
|275   |                  mem_0_7                                 |split_rockettile_dcache_tag_array_ext_32                        |   135|
|276   |            dcacheArb                                     |HellaCacheArbiter                                               |    32|
|277   |            fpuOpt                                        |FPU                                                             | 10059|
|278   |              divSqrt                                     |DivSqrtRecFM_small_e5_s11                                       |   272|
|279   |                divSqrtRecFNToRaw                         |DivSqrtRecFMToRaw_small_e5_s11                                  |   272|
|280   |                  divSqrtRawFN                            |DivSqrtRawFN_small_e5_s11                                       |   272|
|281   |              divSqrt_1                                   |DivSqrtRecFM_small_e8_s24                                       |  2150|
|282   |                divSqrtRecFNToRaw                         |DivSqrtRecFMToRaw_small_e8_s24                                  |  2147|
|283   |                  divSqrtRawFN                            |DivSqrtRawFN_small_e8_s24                                       |  2147|
|284   |                roundRawFNToRecFN                         |RoundRawFNToRecFN_e8_s24_23                                     |     3|
|285   |                  roundAnyRawFNToRecFN                    |RoundAnyRawFNToRecFN_ie8_is26_oe8_os24_24                       |     3|
|286   |              fpiu                                        |FPToInt                                                         |   765|
|287   |                conv                                      |RecFNToIN_e8_s24_i32                                            |    90|
|288   |                dcmp                                      |CompareRecFN                                                    |    25|
|289   |              fpmu                                        |FPToFP                                                          |   317|
|290   |                narrower                                  |RecFNToRecFN                                                    |     1|
|291   |                  roundAnyRawFNToRecFN                    |RoundAnyRawFNToRecFN_ie8_is24_oe5_os11                          |     1|
|292   |              hfma                                        |FPUFMAPipe_l3_f16                                               |   665|
|293   |                fma                                       |MulAddRecFNPipe_l2_e5_s11                                       |   602|
|294   |                  mulAddRecFNToRaw_postMul                |MulAddRecFNToRaw_postMul_e5_s11                                 |     1|
|295   |              ifpu                                        |IntToFP                                                         |   781|
|296   |                i2fResults_i2f_1                          |INToRecFN_i32_e8_s24                                            |   228|
|297   |                  roundAnyRawFNToRecFN                    |RoundAnyRawFNToRecFN_ie6_is32_oe8_os24                          |   228|
|298   |              regfile_ext                                 |regfile_32x33                                                   |  3575|
|299   |              sfma                                        |FPUFMAPipe_l3_f32                                               |  1387|
|300   |                fma                                       |MulAddRecFNPipe_l2_e8_s24                                       |  1297|
|301   |                  mulAddRecFNToRaw_preMul                 |MulAddRecFNToRaw_preMul_e8_s24                                  |   348|
|302   |                  roundRawFNToRecFN                       |RoundRawFNToRecFN_e8_s24                                        |   137|
|303   |                    roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_ie8_is26_oe8_os24                          |   137|
|304   |            frontend                                      |Frontend                                                        |  9255|
|305   |              btb                                         |BTB                                                             |  2503|
|306   |                table_ext                                 |table_512x1                                                     |    37|
|307   |              fq                                          |ShiftQueue                                                      |  1899|
|308   |              icache                                      |ICache                                                          |  2452|
|309   |                repl_way_v0_prng                          |MaxPeriodFibonacciLFSR                                          |   562|
|310   |                rockettile_icache_data_arrays_0           |rockettile_icache_data_arrays_0                                 |    11|
|311   |                  rockettile_icache_data_arrays_0_ext     |rockettile_icache_data_arrays_0_ext_14                          |    11|
|312   |                    mem_0_0                               |split_rockettile_icache_data_arrays_0_ext_15                    |     2|
|313   |                    mem_0_1                               |split_rockettile_icache_data_arrays_0_ext_16                    |     1|
|314   |                    mem_0_2                               |split_rockettile_icache_data_arrays_0_ext_17                    |     1|
|315   |                    mem_0_3                               |split_rockettile_icache_data_arrays_0_ext_18                    |     1|
|316   |                    mem_0_4                               |split_rockettile_icache_data_arrays_0_ext_19                    |     1|
|317   |                    mem_0_5                               |split_rockettile_icache_data_arrays_0_ext_20                    |     1|
|318   |                    mem_0_6                               |split_rockettile_icache_data_arrays_0_ext_21                    |     3|
|319   |                    mem_0_7                               |split_rockettile_icache_data_arrays_0_ext_22                    |     1|
|320   |                rockettile_icache_data_arrays_1           |rockettile_icache_data_arrays_1                                 |   292|
|321   |                  rockettile_icache_data_arrays_0_ext     |rockettile_icache_data_arrays_0_ext                             |   292|
|322   |                    mem_0_0                               |split_rockettile_icache_data_arrays_0_ext                       |    33|
|323   |                    mem_0_1                               |split_rockettile_icache_data_arrays_0_ext_7                     |    33|
|324   |                    mem_0_2                               |split_rockettile_icache_data_arrays_0_ext_8                     |    33|
|325   |                    mem_0_3                               |split_rockettile_icache_data_arrays_0_ext_9                     |    33|
|326   |                    mem_0_4                               |split_rockettile_icache_data_arrays_0_ext_10                    |    33|
|327   |                    mem_0_5                               |split_rockettile_icache_data_arrays_0_ext_11                    |    33|
|328   |                    mem_0_6                               |split_rockettile_icache_data_arrays_0_ext_12                    |    60|
|329   |                    mem_0_7                               |split_rockettile_icache_data_arrays_0_ext_13                    |    34|
|330   |                rockettile_icache_tag_array               |rockettile_icache_tag_array                                     |   151|
|331   |                  rockettile_icache_tag_array_ext         |rockettile_icache_tag_array_ext                                 |   151|
|332   |                    mem_0_0                               |split_rockettile_icache_tag_array_ext                           |    13|
|333   |                    mem_0_1                               |split_rockettile_icache_tag_array_ext_0                         |    12|
|334   |                    mem_0_2                               |split_rockettile_icache_tag_array_ext_1                         |    55|
|335   |                    mem_0_3                               |split_rockettile_icache_tag_array_ext_2                         |    13|
|336   |                    mem_0_4                               |split_rockettile_icache_tag_array_ext_3                         |    12|
|337   |                    mem_0_5                               |split_rockettile_icache_tag_array_ext_4                         |    13|
|338   |                    mem_0_6                               |split_rockettile_icache_tag_array_ext_5                         |    14|
|339   |                    mem_0_7                               |split_rockettile_icache_tag_array_ext_6                         |    19|
|340   |              tlb                                         |ITLB                                                            |  2254|
|341   |            ptw                                           |PTW                                                             |  1329|
|342   |            tlMasterXbar                                  |TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k2z4c                |    63|
+------+----------------------------------------------------------+----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 2788.004 ; gain = 1286.910 ; free physical = 565 ; free virtual = 2043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 836 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 2791.918 ; gain = 1290.824 ; free physical = 7649 ; free virtual = 9127
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 2791.918 ; gain = 1290.824 ; free physical = 7656 ; free virtual = 9125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2862.410 ; gain = 0.000 ; free physical = 7585 ; free virtual = 9060
INFO: [Netlist 29-17] Analyzing 1633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.230 ; gain = 0.000 ; free physical = 7470 ; free virtual = 8962
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 156 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: bfc4e4a2
INFO: [Common 17-83] Releasing license: Synthesis
599 Infos, 260 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 3016.230 ; gain = 1571.164 ; free physical = 7470 ; free virtual = 8963
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7208.426; main = 2201.439; forked = 5446.915
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13561.223; main = 3016.234; forked = 10829.309
INFO: [Coretcl 2-1174] Renamed 341 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3606.363 ; gain = 0.000 ; free physical = 6950 ; free virtual = 8515
INFO: [Common 17-1381] The checkpoint '/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.runs/BD_core_0_synth_1/BD_core_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3606.363 ; gain = 590.133 ; free physical = 6876 ; free virtual = 8442
INFO: [Vivado 12-24828] Executing command : report_utilization -file BD_core_0_utilization_synth.rpt -pb BD_core_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 00:04:23 2025...
