
TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000971c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa0  080098bc  080098bc  000198bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a35c  0800a35c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800a35c  0800a35c  0001a35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a364  0800a364  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a364  0800a364  0001a364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a368  0800a368  0001a368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800a36c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006534  20000074  0800a3e0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200065a8  0800a3e0  000265a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e5be  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000442a  00000000  00000000  0003e662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001860  00000000  00000000  00042a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016b8  00000000  00000000  000442f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a27b  00000000  00000000  000459a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c6d2  00000000  00000000  0005fc23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f23f  00000000  00000000  0007c2f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011b534  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dfc  00000000  00000000  0011b584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080098a4 	.word	0x080098a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080098a4 	.word	0x080098a4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <debu_main>:

//=============================================================================
//
//=============================================================================
void debu_main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	//char ch;

	if(read_line_streem() == INPUT_DATA_FIX){
 80005b8:	f000 fc92 	bl	8000ee0 <read_line_streem>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b02      	cmp	r3, #2
 80005c0:	d129      	bne.n	8000616 <debu_main+0x62>

		input_char_step = INPUT_INIT;
 80005c2:	4b16      	ldr	r3, [pc, #88]	; (800061c <debu_main+0x68>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]

		//SKprintf("debu_main:001\r\n");

		switch(dev_menue_type){
 80005c8:	4b15      	ldr	r3, [pc, #84]	; (8000620 <debu_main+0x6c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b04      	cmp	r3, #4
 80005ce:	d81c      	bhi.n	800060a <debu_main+0x56>
 80005d0:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <debu_main+0x24>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	080005ed 	.word	0x080005ed
 80005dc:	080005f3 	.word	0x080005f3
 80005e0:	080005f9 	.word	0x080005f9
 80005e4:	080005ff 	.word	0x080005ff
 80005e8:	08000605 	.word	0x08000605
		case DEB_PROMPT_MODE:
			DBmanue_prompt();
 80005ec:	f000 f84e 	bl	800068c <DBmanue_prompt>
			break;
 80005f0:	e00c      	b.n	800060c <debu_main+0x58>
		case DEB_LOG_MENUE:
			DBmanue_log();
 80005f2:	f000 f871 	bl	80006d8 <DBmanue_log>
			break;
 80005f6:	e009      	b.n	800060c <debu_main+0x58>
		case DEB_RS485_MENUE:
			DBmanue_rs485();
 80005f8:	f000 f8e0 	bl	80007bc <DBmanue_rs485>
			break;
 80005fc:	e006      	b.n	800060c <debu_main+0x58>
		case DEB_MEM_MENUE:
			DBmanue_memdump();
 80005fe:	f000 f93f 	bl	8000880 <DBmanue_memdump>
			break;
 8000602:	e003      	b.n	800060c <debu_main+0x58>
		case DEB_MEM_INPUT_MENUE:
			DBmanue_mem_input();
 8000604:	f000 fa34 	bl	8000a70 <DBmanue_mem_input>
			break;
 8000608:	e000      	b.n	800060c <debu_main+0x58>
		default:
			break;
 800060a:	bf00      	nop
		}

		//SKprintf("debu_main:002\r\n");
        // メニュを表示する
        DispMenue(dev_menue_type);
 800060c:	4b04      	ldr	r3, [pc, #16]	; (8000620 <debu_main+0x6c>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f000 f807 	bl	8000624 <DispMenue>
        //SKprintf("debu_main:003\r\n");

	}
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000098 	.word	0x20000098
 8000620:	2000011c 	.word	0x2000011c

08000624 <DispMenue>:
//==============================================================================
//
//==============================================================================
void DispMenue(uint8_t type)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    if( type==DEB_PROMPT_MODE ){
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d103      	bne.n	800063c <DispMenue+0x18>
        SKprintf("ST> ");
 8000634:	4812      	ldr	r0, [pc, #72]	; (8000680 <DispMenue+0x5c>)
 8000636:	f001 f961 	bl	80018fc <SKprintf>
    else{
        for( i=0; i<MenueList[type-1].clumn; i++){
            SKprintf("%s", &MenueList[type-1].pt[i].name[0]);
        }
    }
}
 800063a:	e01d      	b.n	8000678 <DispMenue+0x54>
        for( i=0; i<MenueList[type-1].clumn; i++){
 800063c:	2300      	movs	r3, #0
 800063e:	73fb      	strb	r3, [r7, #15]
 8000640:	e011      	b.n	8000666 <DispMenue+0x42>
            SKprintf("%s", &MenueList[type-1].pt[i].name[0]);
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	3b01      	subs	r3, #1
 8000646:	4a0f      	ldr	r2, [pc, #60]	; (8000684 <DispMenue+0x60>)
 8000648:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800064c:	7bfa      	ldrb	r2, [r7, #15]
 800064e:	4613      	mov	r3, r2
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	440b      	add	r3, r1
 8000658:	4619      	mov	r1, r3
 800065a:	480b      	ldr	r0, [pc, #44]	; (8000688 <DispMenue+0x64>)
 800065c:	f001 f94e 	bl	80018fc <SKprintf>
        for( i=0; i<MenueList[type-1].clumn; i++){
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	3301      	adds	r3, #1
 8000664:	73fb      	strb	r3, [r7, #15]
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	3b01      	subs	r3, #1
 800066a:	4a06      	ldr	r2, [pc, #24]	; (8000684 <DispMenue+0x60>)
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	4413      	add	r3, r2
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	7bfa      	ldrb	r2, [r7, #15]
 8000674:	429a      	cmp	r2, r3
 8000676:	d3e4      	bcc.n	8000642 <DispMenue+0x1e>
}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	080098bc 	.word	0x080098bc
 8000684:	0800a090 	.word	0x0800a090
 8000688:	080098c4 	.word	0x080098c4

0800068c <DBmanue_prompt>:
//=============================================================================
//
//=============================================================================
void DBmanue_prompt(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
    switch( input2menu() ){
 8000690:	f000 fb22 	bl	8000cd8 <input2menu>
 8000694:	4603      	mov	r3, r0
 8000696:	2b03      	cmp	r3, #3
 8000698:	d819      	bhi.n	80006ce <DBmanue_prompt+0x42>
 800069a:	a201      	add	r2, pc, #4	; (adr r2, 80006a0 <DBmanue_prompt+0x14>)
 800069c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a0:	080006b1 	.word	0x080006b1
 80006a4:	080006b7 	.word	0x080006b7
 80006a8:	080006bf 	.word	0x080006bf
 80006ac:	080006c7 	.word	0x080006c7
    case CMD_RTC:
    	rtc_display();
 80006b0:	f001 f844 	bl	800173c <rtc_display>
        break;
 80006b4:	e00c      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_LOG:
        dev_menue_type = DEB_LOG_MENUE;
 80006b6:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <DBmanue_prompt+0x48>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
        break;
 80006bc:	e008      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_RS485:
        dev_menue_type = DEB_RS485_MENUE;
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <DBmanue_prompt+0x48>)
 80006c0:	2202      	movs	r2, #2
 80006c2:	701a      	strb	r2, [r3, #0]
        break;
 80006c4:	e004      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_MEM_DUMP:
        dev_menue_type = DEB_MEM_MENUE;
 80006c6:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <DBmanue_prompt+0x48>)
 80006c8:	2203      	movs	r2, #3
 80006ca:	701a      	strb	r2, [r3, #0]
    	break;
 80006cc:	e000      	b.n	80006d0 <DBmanue_prompt+0x44>

    default:
        break;
 80006ce:	bf00      	nop
    }
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000011c 	.word	0x2000011c

080006d8 <DBmanue_log>:

//=============================================================================
//
//=============================================================================
void DBmanue_log(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	switch( input_string.main[0] ){
 80006dc:	4b35      	ldr	r3, [pc, #212]	; (80007b4 <DBmanue_log+0xdc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b52      	cmp	r3, #82	; 0x52
 80006e2:	dc4b      	bgt.n	800077c <DBmanue_log+0xa4>
 80006e4:	2b31      	cmp	r3, #49	; 0x31
 80006e6:	db61      	blt.n	80007ac <DBmanue_log+0xd4>
 80006e8:	3b31      	subs	r3, #49	; 0x31
 80006ea:	2b21      	cmp	r3, #33	; 0x21
 80006ec:	d85e      	bhi.n	80007ac <DBmanue_log+0xd4>
 80006ee:	a201      	add	r2, pc, #4	; (adr r2, 80006f4 <DBmanue_log+0x1c>)
 80006f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f4:	08000783 	.word	0x08000783
 80006f8:	08000789 	.word	0x08000789
 80006fc:	0800078f 	.word	0x0800078f
 8000700:	08000797 	.word	0x08000797
 8000704:	0800079f 	.word	0x0800079f
 8000708:	080007ad 	.word	0x080007ad
 800070c:	080007ad 	.word	0x080007ad
 8000710:	080007ad 	.word	0x080007ad
 8000714:	080007ad 	.word	0x080007ad
 8000718:	080007ad 	.word	0x080007ad
 800071c:	080007ad 	.word	0x080007ad
 8000720:	080007ad 	.word	0x080007ad
 8000724:	080007ad 	.word	0x080007ad
 8000728:	080007ad 	.word	0x080007ad
 800072c:	080007ad 	.word	0x080007ad
 8000730:	080007ad 	.word	0x080007ad
 8000734:	080007ad 	.word	0x080007ad
 8000738:	080007ad 	.word	0x080007ad
 800073c:	080007ad 	.word	0x080007ad
 8000740:	080007ad 	.word	0x080007ad
 8000744:	080007ad 	.word	0x080007ad
 8000748:	080007ad 	.word	0x080007ad
 800074c:	080007ad 	.word	0x080007ad
 8000750:	080007ad 	.word	0x080007ad
 8000754:	080007ad 	.word	0x080007ad
 8000758:	080007ad 	.word	0x080007ad
 800075c:	080007ad 	.word	0x080007ad
 8000760:	080007ad 	.word	0x080007ad
 8000764:	080007ad 	.word	0x080007ad
 8000768:	080007ad 	.word	0x080007ad
 800076c:	080007ad 	.word	0x080007ad
 8000770:	080007ad 	.word	0x080007ad
 8000774:	080007ad 	.word	0x080007ad
 8000778:	080007a7 	.word	0x080007a7
 800077c:	2b72      	cmp	r3, #114	; 0x72
 800077e:	d012      	beq.n	80007a6 <DBmanue_log+0xce>
		break;
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
	default:
		break;
 8000780:	e014      	b.n	80007ac <DBmanue_log+0xd4>
		LogInfo_display();
 8000782:	f000 fca3 	bl	80010cc <LogInfo_display>
		break;
 8000786:	e012      	b.n	80007ae <DBmanue_log+0xd6>
		LogInfo_clear();
 8000788:	f000 fd48 	bl	800121c <LogInfo_clear>
		break;
 800078c:	e00f      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_NON_STOP);
 800078e:	2000      	movs	r0, #0
 8000790:	f000 fc82 	bl	8001098 <Set_logflg>
		break;
 8000794:	e00b      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_IMMMEDIATE_STOP);
 8000796:	2001      	movs	r0, #1
 8000798:	f000 fc7e 	bl	8001098 <Set_logflg>
		break;
 800079c:	e007      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_MAX_DATA_STOP);
 800079e:	2002      	movs	r0, #2
 80007a0:	f000 fc7a 	bl	8001098 <Set_logflg>
		break;
 80007a4:	e003      	b.n	80007ae <DBmanue_log+0xd6>
		dev_menue_type = DEB_PROMPT_MODE;
 80007a6:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <DBmanue_log+0xe0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
		break;
 80007ac:	bf00      	nop
	}
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	2000009c 	.word	0x2000009c
 80007b8:	2000011c 	.word	0x2000011c

080007bc <DBmanue_rs485>:

//=============================================================================
//
//=============================================================================
void DBmanue_rs485(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
	switch( input_string.main[0] ){
 80007c0:	4b2d      	ldr	r3, [pc, #180]	; (8000878 <DBmanue_rs485+0xbc>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b52      	cmp	r3, #82	; 0x52
 80007c6:	dc4b      	bgt.n	8000860 <DBmanue_rs485+0xa4>
 80007c8:	2b31      	cmp	r3, #49	; 0x31
 80007ca:	db4f      	blt.n	800086c <DBmanue_rs485+0xb0>
 80007cc:	3b31      	subs	r3, #49	; 0x31
 80007ce:	2b21      	cmp	r3, #33	; 0x21
 80007d0:	d84c      	bhi.n	800086c <DBmanue_rs485+0xb0>
 80007d2:	a201      	add	r2, pc, #4	; (adr r2, 80007d8 <DBmanue_rs485+0x1c>)
 80007d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007d8:	0800086d 	.word	0x0800086d
 80007dc:	0800086d 	.word	0x0800086d
 80007e0:	0800086d 	.word	0x0800086d
 80007e4:	0800086d 	.word	0x0800086d
 80007e8:	0800086d 	.word	0x0800086d
 80007ec:	0800086d 	.word	0x0800086d
 80007f0:	0800086d 	.word	0x0800086d
 80007f4:	0800086d 	.word	0x0800086d
 80007f8:	0800086d 	.word	0x0800086d
 80007fc:	0800086d 	.word	0x0800086d
 8000800:	0800086d 	.word	0x0800086d
 8000804:	0800086d 	.word	0x0800086d
 8000808:	0800086d 	.word	0x0800086d
 800080c:	0800086d 	.word	0x0800086d
 8000810:	0800086d 	.word	0x0800086d
 8000814:	0800086d 	.word	0x0800086d
 8000818:	0800086d 	.word	0x0800086d
 800081c:	0800086d 	.word	0x0800086d
 8000820:	0800086d 	.word	0x0800086d
 8000824:	0800086d 	.word	0x0800086d
 8000828:	0800086d 	.word	0x0800086d
 800082c:	0800086d 	.word	0x0800086d
 8000830:	0800086d 	.word	0x0800086d
 8000834:	0800086d 	.word	0x0800086d
 8000838:	0800086d 	.word	0x0800086d
 800083c:	0800086d 	.word	0x0800086d
 8000840:	0800086d 	.word	0x0800086d
 8000844:	0800086d 	.word	0x0800086d
 8000848:	0800086d 	.word	0x0800086d
 800084c:	0800086d 	.word	0x0800086d
 8000850:	0800086d 	.word	0x0800086d
 8000854:	0800086d 	.word	0x0800086d
 8000858:	0800086d 	.word	0x0800086d
 800085c:	08000867 	.word	0x08000867
 8000860:	2b72      	cmp	r3, #114	; 0x72
 8000862:	d000      	beq.n	8000866 <DBmanue_rs485+0xaa>
		break;
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
	default:
		break;
 8000864:	e002      	b.n	800086c <DBmanue_rs485+0xb0>
		dev_menue_type = DEB_PROMPT_MODE;
 8000866:	4b05      	ldr	r3, [pc, #20]	; (800087c <DBmanue_rs485+0xc0>)
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]
		break;
 800086c:	bf00      	nop
	}
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	2000009c 	.word	0x2000009c
 800087c:	2000011c 	.word	0x2000011c

08000880 <DBmanue_memdump>:

//==============================================================================
//
//==============================================================================
void DBmanue_memdump(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
	STACK_INFO stack;

	switch( input_string.main[0] ){
 8000886:	4b77      	ldr	r3, [pc, #476]	; (8000a64 <DBmanue_memdump+0x1e4>)
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	3b31      	subs	r3, #49	; 0x31
 800088c:	2b41      	cmp	r3, #65	; 0x41
 800088e:	f200 80df 	bhi.w	8000a50 <DBmanue_memdump+0x1d0>
 8000892:	a201      	add	r2, pc, #4	; (adr r2, 8000898 <DBmanue_memdump+0x18>)
 8000894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000898:	080009a1 	.word	0x080009a1
 800089c:	080009a9 	.word	0x080009a9
 80008a0:	080009c7 	.word	0x080009c7
 80008a4:	080009e5 	.word	0x080009e5
 80008a8:	08000a51 	.word	0x08000a51
 80008ac:	08000a51 	.word	0x08000a51
 80008b0:	08000a51 	.word	0x08000a51
 80008b4:	08000a51 	.word	0x08000a51
 80008b8:	08000a51 	.word	0x08000a51
 80008bc:	08000a51 	.word	0x08000a51
 80008c0:	08000a51 	.word	0x08000a51
 80008c4:	08000a51 	.word	0x08000a51
 80008c8:	08000a51 	.word	0x08000a51
 80008cc:	08000a51 	.word	0x08000a51
 80008d0:	08000a51 	.word	0x08000a51
 80008d4:	08000a51 	.word	0x08000a51
 80008d8:	08000a51 	.word	0x08000a51
 80008dc:	08000a51 	.word	0x08000a51
 80008e0:	08000a51 	.word	0x08000a51
 80008e4:	08000a51 	.word	0x08000a51
 80008e8:	08000a51 	.word	0x08000a51
 80008ec:	08000a51 	.word	0x08000a51
 80008f0:	08000a51 	.word	0x08000a51
 80008f4:	08000a51 	.word	0x08000a51
 80008f8:	08000a51 	.word	0x08000a51
 80008fc:	08000a51 	.word	0x08000a51
 8000900:	08000a51 	.word	0x08000a51
 8000904:	08000a51 	.word	0x08000a51
 8000908:	08000a51 	.word	0x08000a51
 800090c:	08000a51 	.word	0x08000a51
 8000910:	08000a51 	.word	0x08000a51
 8000914:	08000a51 	.word	0x08000a51
 8000918:	08000a51 	.word	0x08000a51
 800091c:	08000a4b 	.word	0x08000a4b
 8000920:	08000a51 	.word	0x08000a51
 8000924:	08000a51 	.word	0x08000a51
 8000928:	08000a51 	.word	0x08000a51
 800092c:	08000a51 	.word	0x08000a51
 8000930:	08000a51 	.word	0x08000a51
 8000934:	08000a51 	.word	0x08000a51
 8000938:	08000a51 	.word	0x08000a51
 800093c:	08000a51 	.word	0x08000a51
 8000940:	08000a51 	.word	0x08000a51
 8000944:	08000a51 	.word	0x08000a51
 8000948:	08000a51 	.word	0x08000a51
 800094c:	08000a51 	.word	0x08000a51
 8000950:	08000a51 	.word	0x08000a51
 8000954:	08000a51 	.word	0x08000a51
 8000958:	08000a51 	.word	0x08000a51
 800095c:	08000a27 	.word	0x08000a27
 8000960:	08000a51 	.word	0x08000a51
 8000964:	08000a51 	.word	0x08000a51
 8000968:	08000a51 	.word	0x08000a51
 800096c:	08000a03 	.word	0x08000a03
 8000970:	08000a51 	.word	0x08000a51
 8000974:	08000a51 	.word	0x08000a51
 8000978:	08000a51 	.word	0x08000a51
 800097c:	08000a51 	.word	0x08000a51
 8000980:	08000a51 	.word	0x08000a51
 8000984:	08000a51 	.word	0x08000a51
 8000988:	08000a51 	.word	0x08000a51
 800098c:	08000a51 	.word	0x08000a51
 8000990:	08000a51 	.word	0x08000a51
 8000994:	08000a51 	.word	0x08000a51
 8000998:	08000a51 	.word	0x08000a51
 800099c:	08000a4b 	.word	0x08000a4b
	case '1':
		dev_menue_type = DEB_MEM_INPUT_MENUE;
 80009a0:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <DBmanue_memdump+0x1e8>)
 80009a2:	2204      	movs	r2, #4
 80009a4:	701a      	strb	r2, [r3, #0]
		break;
 80009a6:	e058      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '2':
		Disp_task_info(SK_TASK_main);
 80009a8:	2000      	movs	r0, #0
 80009aa:	f000 fd9f 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_main,&stack);
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	4619      	mov	r1, r3
 80009b2:	2000      	movs	r0, #0
 80009b4:	f000 fe38 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	89ba      	ldrh	r2, [r7, #12]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f8b6 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 80009c4:	e049      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '3':
		Disp_task_info(SK_TASK_sub1);
 80009c6:	2001      	movs	r0, #1
 80009c8:	f000 fd90 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_sub1,&stack);
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	4619      	mov	r1, r3
 80009d0:	2001      	movs	r0, #1
 80009d2:	f000 fe29 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	89ba      	ldrh	r2, [r7, #12]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 f8a7 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 80009e2:	e03a      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '4':
		Disp_task_info(SK_TASK_sub2);
 80009e4:	2002      	movs	r0, #2
 80009e6:	f000 fd81 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_sub2,&stack);
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	4619      	mov	r1, r3
 80009ee:	2002      	movs	r0, #2
 80009f0:	f000 fe1a 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	89ba      	ldrh	r2, [r7, #12]
 80009f8:	4611      	mov	r1, r2
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 f898 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 8000a00:	e02b      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '5':
		break;
	case 'f':
		if(sk_mem_dump != NULL){
 8000a02:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d024      	beq.n	8000a54 <DBmanue_memdump+0x1d4>
			sk_mem_dump += 128*4;
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000a12:	4a16      	ldr	r2, [pc, #88]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a14:	6013      	str	r3, [r2, #0]
			hex_dmp(sk_mem_dump, 128*4);
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f886 	bl	8000b30 <hex_dmp>
		}
		break;
 8000a24:	e016      	b.n	8000a54 <DBmanue_memdump+0x1d4>
	case 'b':
		if(sk_mem_dump != NULL){
 8000a26:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d014      	beq.n	8000a58 <DBmanue_memdump+0x1d8>
			sk_mem_dump -= 128*4;
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8000a36:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a38:	6013      	str	r3, [r2, #0]
			hex_dmp(sk_mem_dump, 128*4);
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a42:	4618      	mov	r0, r3
 8000a44:	f000 f874 	bl	8000b30 <hex_dmp>
		}
		break;
 8000a48:	e006      	b.n	8000a58 <DBmanue_memdump+0x1d8>
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <DBmanue_memdump+0x1e8>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	701a      	strb	r2, [r3, #0]
	default:
		break;
 8000a50:	bf00      	nop
 8000a52:	e002      	b.n	8000a5a <DBmanue_memdump+0x1da>
		break;
 8000a54:	bf00      	nop
 8000a56:	e000      	b.n	8000a5a <DBmanue_memdump+0x1da>
		break;
 8000a58:	bf00      	nop
	}

}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	2000009c 	.word	0x2000009c
 8000a68:	2000011c 	.word	0x2000011c
 8000a6c:	20000094 	.word	0x20000094

08000a70 <DBmanue_mem_input>:

//==============================================================================
//
//==============================================================================
void DBmanue_mem_input(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
	int 		i = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
	uint32_t	dt = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
	uint8_t		c = input_string.main[0];
 8000a7e:	4b29      	ldr	r3, [pc, #164]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	71fb      	strb	r3, [r7, #7]

	if( c == 'r' || c == 'R' ){
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	2b72      	cmp	r3, #114	; 0x72
 8000a88:	d044      	beq.n	8000b14 <DBmanue_mem_input+0xa4>
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2b52      	cmp	r3, #82	; 0x52
 8000a8e:	d041      	beq.n	8000b14 <DBmanue_mem_input+0xa4>

	}
	else{
		while( input_string.main[i] != '\0'){
 8000a90:	e030      	b.n	8000af4 <DBmanue_mem_input+0x84>
			c= input_string.main[i];
 8000a92:	4a24      	ldr	r2, [pc, #144]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	4413      	add	r3, r2
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	71fb      	strb	r3, [r7, #7]

			dt <<= 4;
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	60bb      	str	r3, [r7, #8]

			if( c >= '0'  && c <= '9' ){
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2b2f      	cmp	r3, #47	; 0x2f
 8000aa6:	d909      	bls.n	8000abc <DBmanue_mem_input+0x4c>
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	2b39      	cmp	r3, #57	; 0x39
 8000aac:	d806      	bhi.n	8000abc <DBmanue_mem_input+0x4c>
				dt |= ( c - '0');
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	3b30      	subs	r3, #48	; 0x30
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	e018      	b.n	8000aee <DBmanue_mem_input+0x7e>
			}
			else if( c >= 'a'  && c <= 'f' ){
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	2b60      	cmp	r3, #96	; 0x60
 8000ac0:	d909      	bls.n	8000ad6 <DBmanue_mem_input+0x66>
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b66      	cmp	r3, #102	; 0x66
 8000ac6:	d806      	bhi.n	8000ad6 <DBmanue_mem_input+0x66>
				dt |= ( c - 'a' + 10);
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	3b57      	subs	r3, #87	; 0x57
 8000acc:	461a      	mov	r2, r3
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	e00b      	b.n	8000aee <DBmanue_mem_input+0x7e>
			}
			else if( c >= 'A'  && c <= 'F' ){
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b40      	cmp	r3, #64	; 0x40
 8000ada:	d908      	bls.n	8000aee <DBmanue_mem_input+0x7e>
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2b46      	cmp	r3, #70	; 0x46
 8000ae0:	d805      	bhi.n	8000aee <DBmanue_mem_input+0x7e>
				dt |= ( c - 'A' + 10);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	3b37      	subs	r3, #55	; 0x37
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	60bb      	str	r3, [r7, #8]
			}

			i++;
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	3301      	adds	r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
		while( input_string.main[i] != '\0'){
 8000af4:	4a0b      	ldr	r2, [pc, #44]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1c8      	bne.n	8000a92 <DBmanue_mem_input+0x22>
		}

		SKprintf("dt=%lx",dt);
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4809      	ldr	r0, [pc, #36]	; (8000b28 <DBmanue_mem_input+0xb8>)
 8000b04:	f000 fefa 	bl	80018fc <SKprintf>
		hex_dmp((uint8_t *)dt, 128*4);
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 f80e 	bl	8000b30 <hex_dmp>
	}

	dev_menue_type = DEB_MEM_MENUE;
 8000b14:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <DBmanue_mem_input+0xbc>)
 8000b16:	2203      	movs	r2, #3
 8000b18:	701a      	strb	r2, [r3, #0]

}
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	2000009c 	.word	0x2000009c
 8000b28:	080098c8 	.word	0x080098c8
 8000b2c:	2000011c 	.word	0x2000011c

08000b30 <hex_dmp>:

//==============================================================================
//
//==============================================================================
void hex_dmp(uint8_t *buf, uint16_t size)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08e      	sub	sp, #56	; 0x38
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	807b      	strh	r3, [r7, #2]
    uint16_t	size_plus;
    uint32_t pp;



   p = buf;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
   pp = (uint32_t)buf;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	623b      	str	r3, [r7, #32]
   p_disp = (uint8_t *)(pp & 0xfffffff0);
 8000b44:	6a3b      	ldr	r3, [r7, #32]
 8000b46:	f023 030f 	bic.w	r3, r3, #15
 8000b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   p = p_disp;
 8000b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24

   pre_data = (uint8_t)pp & 0x0000000F;
 8000b50:	6a3b      	ldr	r3, [r7, #32]
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	f003 030f 	and.w	r3, r3, #15
 8000b5a:	83fb      	strh	r3, [r7, #30]
   sk_mem_dump = p_disp;
 8000b5c:	4a54      	ldr	r2, [pc, #336]	; (8000cb0 <hex_dmp+0x180>)
 8000b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b60:	6013      	str	r3, [r2, #0]

   size_plus = size + pre_data;
 8000b62:	887a      	ldrh	r2, [r7, #2]
 8000b64:	8bfb      	ldrh	r3, [r7, #30]
 8000b66:	4413      	add	r3, r2
 8000b68:	853b      	strh	r3, [r7, #40]	; 0x28
   if(( size_plus % 16 ) != 0){
 8000b6a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b6c:	f003 030f 	and.w	r3, r3, #15
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d005      	beq.n	8000b82 <hex_dmp+0x52>
    	   size_plus = size_plus + 16 - (size_plus % 16);
 8000b76:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b78:	f023 030f 	bic.w	r3, r3, #15
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	3310      	adds	r3, #16
 8000b80:	853b      	strh	r3, [r7, #40]	; 0x28
    }


    SKprintf("\r\n%p -->>\r\n",p);
 8000b82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000b84:	484b      	ldr	r0, [pc, #300]	; (8000cb4 <hex_dmp+0x184>)
 8000b86:	f000 feb9 	bl	80018fc <SKprintf>
    SKprintf("            0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F    -- ASCII --\r\n");
 8000b8a:	484b      	ldr	r0, [pc, #300]	; (8000cb8 <hex_dmp+0x188>)
 8000b8c:	f000 feb6 	bl	80018fc <SKprintf>
    SKprintf("-----------+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+-----------------\r\n");
 8000b90:	484a      	ldr	r0, [pc, #296]	; (8000cbc <hex_dmp+0x18c>)
 8000b92:	f000 feb3 	bl	80018fc <SKprintf>


    for (i=0; i<size_plus; i++) {
 8000b96:	2300      	movs	r3, #0
 8000b98:	637b      	str	r3, [r7, #52]	; 0x34
 8000b9a:	e070      	b.n	8000c7e <hex_dmp+0x14e>

    	if(( i % 16)== 0){
 8000b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b9e:	f003 030f 	and.w	r3, r3, #15
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d114      	bne.n	8000bd0 <hex_dmp+0xa0>
    	    SKprintf("%08p  ",p_disp);
 8000ba6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000ba8:	4845      	ldr	r0, [pc, #276]	; (8000cc0 <hex_dmp+0x190>)
 8000baa:	f000 fea7 	bl	80018fc <SKprintf>
    	    if( p_disp != &p[i] ){
 8000bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bb2:	4413      	add	r3, r2
 8000bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d007      	beq.n	8000bca <hex_dmp+0x9a>
    	    	SKprintf("\r\nERROR p_disp=%p,p=%p\r\n",p_disp,&p[i]);
 8000bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bbe:	4413      	add	r3, r2
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000bc4:	483f      	ldr	r0, [pc, #252]	; (8000cc4 <hex_dmp+0x194>)
 8000bc6:	f000 fe99 	bl	80018fc <SKprintf>
    	    }
    	    p_disp += 16;
 8000bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bcc:	3310      	adds	r3, #16
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
    	}


		j = i % 16;
 8000bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bd2:	425a      	negs	r2, r3
 8000bd4:	f003 030f 	and.w	r3, r3, #15
 8000bd8:	f002 020f 	and.w	r2, r2, #15
 8000bdc:	bf58      	it	pl
 8000bde:	4253      	negpl	r3, r2
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30

		if( i < (size + pre_data) ){
 8000be2:	887a      	ldrh	r2, [r7, #2]
 8000be4:	8bfb      	ldrh	r3, [r7, #30]
 8000be6:	4413      	add	r3, r2
 8000be8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bea:	429a      	cmp	r2, r3
 8000bec:	da20      	bge.n	8000c30 <hex_dmp+0x100>
			SKprintf("%02x ", p[i]);
 8000bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bf2:	4413      	add	r3, r2
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4833      	ldr	r0, [pc, #204]	; (8000cc8 <hex_dmp+0x198>)
 8000bfa:	f000 fe7f 	bl	80018fc <SKprintf>
			tmp[j] = (uint8_t)((p[i]<0x20||p[i]>=0x7f)? '.': p[i]);
 8000bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c02:	4413      	add	r3, r2
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b1f      	cmp	r3, #31
 8000c08:	d90a      	bls.n	8000c20 <hex_dmp+0xf0>
 8000c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c0e:	4413      	add	r3, r2
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b7e      	cmp	r3, #126	; 0x7e
 8000c14:	d804      	bhi.n	8000c20 <hex_dmp+0xf0>
 8000c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c1a:	4413      	add	r3, r2
 8000c1c:	7819      	ldrb	r1, [r3, #0]
 8000c1e:	e000      	b.n	8000c22 <hex_dmp+0xf2>
 8000c20:	212e      	movs	r1, #46	; 0x2e
 8000c22:	f107 020c 	add.w	r2, r7, #12
 8000c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c28:	4413      	add	r3, r2
 8000c2a:	460a      	mov	r2, r1
 8000c2c:	701a      	strb	r2, [r3, #0]
 8000c2e:	e008      	b.n	8000c42 <hex_dmp+0x112>
					}
		else{
			SKprintf("   ");
 8000c30:	4826      	ldr	r0, [pc, #152]	; (8000ccc <hex_dmp+0x19c>)
 8000c32:	f000 fe63 	bl	80018fc <SKprintf>
			tmp[j] = ' ';
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c3c:	4413      	add	r3, r2
 8000c3e:	2220      	movs	r2, #32
 8000c40:	701a      	strb	r2, [r3, #0]
		}

		flg = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	857b      	strh	r3, [r7, #42]	; 0x2a
		if(( i % 16)==15 ){
 8000c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c48:	425a      	negs	r2, r3
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	f002 020f 	and.w	r2, r2, #15
 8000c52:	bf58      	it	pl
 8000c54:	4253      	negpl	r3, r2
 8000c56:	2b0f      	cmp	r3, #15
 8000c58:	d10e      	bne.n	8000c78 <hex_dmp+0x148>
			flg = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	857b      	strh	r3, [r7, #42]	; 0x2a
			tmp[j+1] = '\0';
 8000c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c60:	3301      	adds	r3, #1
 8000c62:	3338      	adds	r3, #56	; 0x38
 8000c64:	443b      	add	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	f803 2c2c 	strb.w	r2, [r3, #-44]
			SKprintf(" %s\r\n", tmp);
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4619      	mov	r1, r3
 8000c72:	4817      	ldr	r0, [pc, #92]	; (8000cd0 <hex_dmp+0x1a0>)
 8000c74:	f000 fe42 	bl	80018fc <SKprintf>
    for (i=0; i<size_plus; i++) {
 8000c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
 8000c7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c82:	429a      	cmp	r2, r3
 8000c84:	db8a      	blt.n	8000b9c <hex_dmp+0x6c>
		}
    }

    if( flg == 1 ){
 8000c86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d10c      	bne.n	8000ca6 <hex_dmp+0x176>
		tmp[j+1] = '\0';
 8000c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c8e:	3301      	adds	r3, #1
 8000c90:	3338      	adds	r3, #56	; 0x38
 8000c92:	443b      	add	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	f803 2c2c 	strb.w	r2, [r3, #-44]
		SKprintf("%s\r\n", tmp);
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	480c      	ldr	r0, [pc, #48]	; (8000cd4 <hex_dmp+0x1a4>)
 8000ca2:	f000 fe2b 	bl	80018fc <SKprintf>
    }

}
 8000ca6:	bf00      	nop
 8000ca8:	3738      	adds	r7, #56	; 0x38
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000094 	.word	0x20000094
 8000cb4:	080098d0 	.word	0x080098d0
 8000cb8:	080098dc 	.word	0x080098dc
 8000cbc:	08009928 	.word	0x08009928
 8000cc0:	08009978 	.word	0x08009978
 8000cc4:	08009980 	.word	0x08009980
 8000cc8:	0800999c 	.word	0x0800999c
 8000ccc:	080099a4 	.word	0x080099a4
 8000cd0:	080099a8 	.word	0x080099a8
 8000cd4:	080099b0 	.word	0x080099b0

08000cd8 <input2menu>:
//==============================================================================
//
//==============================================================================

COMMAND_MENUE input2menu(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
     uint16_t i = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	80fb      	strh	r3, [r7, #6]
    COMMAND_MENUE rtn = CMD_MAX;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	717b      	strb	r3, [r7, #5]

        while( com_list[i].pt != CMD_MAX ){
 8000ce6:	e01d      	b.n	8000d24 <input2menu+0x4c>
            if (strcmp(&input_string.main[0], &com_list[i].command[0]) == 0){
 8000ce8:	88fa      	ldrh	r2, [r7, #6]
 8000cea:	4613      	mov	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	4413      	add	r3, r2
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a13      	ldr	r2, [pc, #76]	; (8000d44 <input2menu+0x6c>)
 8000cf6:	4413      	add	r3, r2
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4812      	ldr	r0, [pc, #72]	; (8000d48 <input2menu+0x70>)
 8000cfe:	f7ff fa6f 	bl	80001e0 <strcmp>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d10a      	bne.n	8000d1e <input2menu+0x46>
                rtn = com_list[i].pt;
 8000d08:	88fa      	ldrh	r2, [r7, #6]
 8000d0a:	490e      	ldr	r1, [pc, #56]	; (8000d44 <input2menu+0x6c>)
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	440b      	add	r3, r1
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	717b      	strb	r3, [r7, #5]
                break;
 8000d1c:	e00d      	b.n	8000d3a <input2menu+0x62>
            }
            i++;
 8000d1e:	88fb      	ldrh	r3, [r7, #6]
 8000d20:	3301      	adds	r3, #1
 8000d22:	80fb      	strh	r3, [r7, #6]
        while( com_list[i].pt != CMD_MAX ){
 8000d24:	88fa      	ldrh	r2, [r7, #6]
 8000d26:	4907      	ldr	r1, [pc, #28]	; (8000d44 <input2menu+0x6c>)
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4413      	add	r3, r2
 8000d32:	440b      	add	r3, r1
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d1d6      	bne.n	8000ce8 <input2menu+0x10>
        }

    return rtn;
 8000d3a:	797b      	ldrb	r3, [r7, #5]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	08009de0 	.word	0x08009de0
 8000d48:	2000009c 	.word	0x2000009c

08000d4c <command_split>:
//==============================================================================
//
//==============================================================================
void command_split(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
	int		i;
	int		j;
	char	moji = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	71fb      	strb	r3, [r7, #7]
	char 	*ptr;

	for( j = 0; j<INPUT_BUF_SIZE/2; j++ ){
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	e008      	b.n	8000d6e <command_split+0x22>
		input_string.sub_ptr[j] = 0;
 8000d5c:	4a5d      	ldr	r2, [pc, #372]	; (8000ed4 <command_split+0x188>)
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	3308      	adds	r3, #8
 8000d62:	2100      	movs	r1, #0
 8000d64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( j = 0; j<INPUT_BUF_SIZE/2; j++ ){
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	2b0e      	cmp	r3, #14
 8000d72:	ddf3      	ble.n	8000d5c <command_split+0x10>
	}

	for( i= 0; i<INPUT_BUF_SIZE; i++ ){
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	e027      	b.n	8000dca <command_split+0x7e>
		switch(input_string.main[i]){
 8000d7a:	4a56      	ldr	r2, [pc, #344]	; (8000ed4 <command_split+0x188>)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b2c      	cmp	r3, #44	; 0x2c
 8000d84:	d005      	beq.n	8000d92 <command_split+0x46>
 8000d86:	2b2c      	cmp	r3, #44	; 0x2c
 8000d88:	dc0b      	bgt.n	8000da2 <command_split+0x56>
 8000d8a:	2b09      	cmp	r3, #9
 8000d8c:	d001      	beq.n	8000d92 <command_split+0x46>
 8000d8e:	2b20      	cmp	r3, #32
 8000d90:	d107      	bne.n	8000da2 <command_split+0x56>
		case ' ':		// スペース
		case ',':		//　カンマ
		case '	':		//　タブ
			input_string.main[i] = '\0';
 8000d92:	4a50      	ldr	r2, [pc, #320]	; (8000ed4 <command_split+0x188>)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
			moji = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	71fb      	strb	r3, [r7, #7]
			break;
 8000da0:	e010      	b.n	8000dc4 <command_split+0x78>
		default:
			if( moji == 0 ){
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d10c      	bne.n	8000dc2 <command_split+0x76>
				if( j < INPUT_BUF_SIZE/2){
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	2b0e      	cmp	r3, #14
 8000dac:	dc07      	bgt.n	8000dbe <command_split+0x72>
					input_string.sub_ptr[j] = &input_string.main[i];
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	4a48      	ldr	r2, [pc, #288]	; (8000ed4 <command_split+0x188>)
 8000db2:	441a      	add	r2, r3
 8000db4:	4947      	ldr	r1, [pc, #284]	; (8000ed4 <command_split+0x188>)
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	3308      	adds	r3, #8
 8000dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				}
				moji = 1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	71fb      	strb	r3, [r7, #7]
			}
			break;
 8000dc2:	bf00      	nop
	for( i= 0; i<INPUT_BUF_SIZE; i++ ){
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2b1d      	cmp	r3, #29
 8000dce:	ddd4      	ble.n	8000d7a <command_split+0x2e>
		}
	}

	for( j = 1; j<INPUT_BUF_SIZE/2; j++ ){
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	e074      	b.n	8000ec0 <command_split+0x174>
		ptr = input_string.sub_ptr[j];
 8000dd6:	4a3f      	ldr	r2, [pc, #252]	; (8000ed4 <command_split+0x188>)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	3308      	adds	r3, #8
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	603b      	str	r3, [r7, #0]
		moji = 1;
 8000de2:	2301      	movs	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
		if( ptr != 0 ){
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d06d      	beq.n	8000ec8 <command_split+0x17c>
			if ( ptr[0] == '0' && ptr[1] == 'x'){
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b30      	cmp	r3, #48	; 0x30
 8000df2:	d14c      	bne.n	8000e8e <command_split+0x142>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b78      	cmp	r3, #120	; 0x78
 8000dfc:	d147      	bne.n	8000e8e <command_split+0x142>
				ptr ++;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	603b      	str	r3, [r7, #0]
				ptr ++;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	3301      	adds	r3, #1
 8000e08:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e0a:	e01c      	b.n	8000e46 <command_split+0xfa>
					if( ('0'<=*ptr && *ptr<='9') || ('A'<=*ptr && *ptr<='F') || ('a'<=*ptr && *ptr<='f')){
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b2f      	cmp	r3, #47	; 0x2f
 8000e12:	d903      	bls.n	8000e1c <command_split+0xd0>
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b39      	cmp	r3, #57	; 0x39
 8000e1a:	d911      	bls.n	8000e40 <command_split+0xf4>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b40      	cmp	r3, #64	; 0x40
 8000e22:	d903      	bls.n	8000e2c <command_split+0xe0>
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b46      	cmp	r3, #70	; 0x46
 8000e2a:	d909      	bls.n	8000e40 <command_split+0xf4>
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b60      	cmp	r3, #96	; 0x60
 8000e32:	d903      	bls.n	8000e3c <command_split+0xf0>
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b66      	cmp	r3, #102	; 0x66
 8000e3a:	d901      	bls.n	8000e40 <command_split+0xf4>

					}
					else{
						moji = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	71fb      	strb	r3, [r7, #7]
					}
					ptr ++;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	3301      	adds	r3, #1
 8000e44:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d1de      	bne.n	8000e0c <command_split+0xc0>
				}

				if( moji == 1 ){
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d132      	bne.n	8000eba <command_split+0x16e>
					sscanf(input_string.sub_ptr[j], "%x", &input_string.data[j]);
 8000e54:	4a1f      	ldr	r2, [pc, #124]	; (8000ed4 <command_split+0x188>)
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	3308      	adds	r3, #8
 8000e5a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	332c      	adds	r3, #44	; 0x2c
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <command_split+0x188>)
 8000e66:	4413      	add	r3, r2
 8000e68:	3304      	adds	r3, #4
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	491a      	ldr	r1, [pc, #104]	; (8000ed8 <command_split+0x18c>)
 8000e6e:	f007 fbfd 	bl	800866c <siscanf>
				if( moji == 1 ){
 8000e72:	e022      	b.n	8000eba <command_split+0x16e>
				}
			}
			else{
				while( *ptr != '\0' ){
					if( '0'<=*ptr && *ptr<='9'){
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b2f      	cmp	r3, #47	; 0x2f
 8000e7a:	d903      	bls.n	8000e84 <command_split+0x138>
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b39      	cmp	r3, #57	; 0x39
 8000e82:	d901      	bls.n	8000e88 <command_split+0x13c>
					}
					else{
						moji = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	71fb      	strb	r3, [r7, #7]
					}
					ptr ++;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1ee      	bne.n	8000e74 <command_split+0x128>
				}

				if( moji == 1 ){
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d10e      	bne.n	8000eba <command_split+0x16e>
					sscanf(input_string.sub_ptr[j], "%d", &input_string.data[j]);
 8000e9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ed4 <command_split+0x188>)
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	3308      	adds	r3, #8
 8000ea2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	332c      	adds	r3, #44	; 0x2c
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <command_split+0x188>)
 8000eae:	4413      	add	r3, r2
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4909      	ldr	r1, [pc, #36]	; (8000edc <command_split+0x190>)
 8000eb6:	f007 fbd9 	bl	800866c <siscanf>
	for( j = 1; j<INPUT_BUF_SIZE/2; j++ ){
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b0e      	cmp	r3, #14
 8000ec4:	dd87      	ble.n	8000dd6 <command_split+0x8a>
		else{
			break;
		}
	}

}
 8000ec6:	e000      	b.n	8000eca <command_split+0x17e>
			break;
 8000ec8:	bf00      	nop
}
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000009c 	.word	0x2000009c
 8000ed8:	080099b8 	.word	0x080099b8
 8000edc:	080099bc 	.word	0x080099bc

08000ee0 <read_line_streem>:

//==============================================================================
//
//==============================================================================
 INPUT_CHAR_STEP read_line_streem(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
    uint8_t num;
    uint8_t sub_cnt;
#endif	// ___NOP
    char	string[2];

    string[0] = '\0';
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	713b      	strb	r3, [r7, #4]
    string[1] = '\0';
 8000eea:	2300      	movs	r3, #0
 8000eec:	717b      	strb	r3, [r7, #5]


    c = (char)getch(SK_UART2_DEBUG);
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f000 fd4c 	bl	800198c <getch>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	71fb      	strb	r3, [r7, #7]

    //SKprintf("read_line_streem()\r\n");

    if( c != 0 ){
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d04b      	beq.n	8000f96 <read_line_streem+0xb6>



        switch(input_char_step){
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <read_line_streem+0xc8>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <read_line_streem+0x2c>
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d006      	beq.n	8000f18 <read_line_streem+0x38>
                    input_char_step = INPUT_DATA_FIX;

                    command_split();
                }
            default:
                break;
 8000f0a:	e046      	b.n	8000f9a <read_line_streem+0xba>
                input_pos = 0;
 8000f0c:	4b27      	ldr	r3, [pc, #156]	; (8000fac <read_line_streem+0xcc>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
                input_char_step = INPUT_SAVING;
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <read_line_streem+0xc8>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
                if( isprint(c) && (input_pos <= INPUT_BUF_SIZE - 2)){
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f007 fb88 	bl	8008630 <isprint>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d015      	beq.n	8000f52 <read_line_streem+0x72>
 8000f26:	4b21      	ldr	r3, [pc, #132]	; (8000fac <read_line_streem+0xcc>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2b1c      	cmp	r3, #28
 8000f2c:	dc11      	bgt.n	8000f52 <read_line_streem+0x72>
                    input_string.main[input_pos] = c;
 8000f2e:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <read_line_streem+0xcc>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	491f      	ldr	r1, [pc, #124]	; (8000fb0 <read_line_streem+0xd0>)
 8000f34:	79fa      	ldrb	r2, [r7, #7]
 8000f36:	54ca      	strb	r2, [r1, r3]
                    input_pos ++;
 8000f38:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <read_line_streem+0xcc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	4a1b      	ldr	r2, [pc, #108]	; (8000fac <read_line_streem+0xcc>)
 8000f40:	6013      	str	r3, [r2, #0]
                    string[0] = c;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	713b      	strb	r3, [r7, #4]
                    SKprintf("%s",string);
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	4619      	mov	r1, r3
 8000f4a:	481a      	ldr	r0, [pc, #104]	; (8000fb4 <read_line_streem+0xd4>)
 8000f4c:	f000 fcd6 	bl	80018fc <SKprintf>
 8000f50:	e020      	b.n	8000f94 <read_line_streem+0xb4>
                else if (c == 0x08 && input_pos > 0) {      // Back Space
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b08      	cmp	r3, #8
 8000f56:	d10c      	bne.n	8000f72 <read_line_streem+0x92>
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <read_line_streem+0xcc>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	dd08      	ble.n	8000f72 <read_line_streem+0x92>
                    input_pos --;
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <read_line_streem+0xcc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	4a11      	ldr	r2, [pc, #68]	; (8000fac <read_line_streem+0xcc>)
 8000f68:	6013      	str	r3, [r2, #0]
                    SKprintf("\x08 \x08");
 8000f6a:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <read_line_streem+0xd8>)
 8000f6c:	f000 fcc6 	bl	80018fc <SKprintf>
 8000f70:	e010      	b.n	8000f94 <read_line_streem+0xb4>
                else if (c == '\r') {
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b0d      	cmp	r3, #13
 8000f76:	d110      	bne.n	8000f9a <read_line_streem+0xba>
                    input_string.main[input_pos] = '\0';
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <read_line_streem+0xcc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0c      	ldr	r2, [pc, #48]	; (8000fb0 <read_line_streem+0xd0>)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	54d1      	strb	r1, [r2, r3]
                    SKprintf("\r\n");
 8000f82:	480e      	ldr	r0, [pc, #56]	; (8000fbc <read_line_streem+0xdc>)
 8000f84:	f000 fcba 	bl	80018fc <SKprintf>
                    input_char_step = INPUT_DATA_FIX;
 8000f88:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <read_line_streem+0xc8>)
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	701a      	strb	r2, [r3, #0]
                    command_split();
 8000f8e:	f7ff fedd 	bl	8000d4c <command_split>
                break;
 8000f92:	e002      	b.n	8000f9a <read_line_streem+0xba>
 8000f94:	e001      	b.n	8000f9a <read_line_streem+0xba>
        }
    }
 8000f96:	bf00      	nop
 8000f98:	e000      	b.n	8000f9c <read_line_streem+0xbc>
                break;
 8000f9a:	bf00      	nop
    return(input_char_step);
 8000f9c:	4b02      	ldr	r3, [pc, #8]	; (8000fa8 <read_line_streem+0xc8>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 }
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000098 	.word	0x20000098
 8000fac:	20000090 	.word	0x20000090
 8000fb0:	2000009c 	.word	0x2000009c
 8000fb4:	080098c4 	.word	0x080098c4
 8000fb8:	080099c0 	.word	0x080099c0
 8000fbc:	080099c4 	.word	0x080099c4

08000fc0 <HAL_RTCEx_WakeUpTimerEventCallback>:
//==============================================================================
//
//==============================================================================

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

	uint8_t	i;

	if( timer.start > TIMER_AV_NUM){
 8000fc8:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fca:	7e5b      	ldrb	r3, [r3, #25]
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d941      	bls.n	8001054 <HAL_RTCEx_WakeUpTimerEventCallback+0x94>

		timer.dt_buf[timer.av_wcnt] = timer.dt;
 8000fd0:	4b28      	ldr	r3, [pc, #160]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fd2:	7e1b      	ldrb	r3, [r3, #24]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	4b27      	ldr	r3, [pc, #156]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4926      	ldr	r1, [pc, #152]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fdc:	0083      	lsls	r3, r0, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	605a      	str	r2, [r3, #4]
		timer.av_wcnt ++;
 8000fe2:	4b24      	ldr	r3, [pc, #144]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fe4:	7e1b      	ldrb	r3, [r3, #24]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fec:	761a      	strb	r2, [r3, #24]

		if(timer.av_wcnt > TIMER_AV_NUM){
 8000fee:	4b21      	ldr	r3, [pc, #132]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ff0:	7e1b      	ldrb	r3, [r3, #24]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d920      	bls.n	8001038 <HAL_RTCEx_WakeUpTimerEventCallback+0x78>
			timer.av_wcnt = 0;
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	761a      	strb	r2, [r3, #24]
			timer.dt_av = 0;
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
			for(i=0; i<TIMER_AV_NUM; i++){
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
 8001006:	e00c      	b.n	8001022 <HAL_RTCEx_WakeUpTimerEventCallback+0x62>
				timer.dt_av +=  timer.dt_buf[i];
 8001008:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800100a:	695a      	ldr	r2, [r3, #20]
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	4919      	ldr	r1, [pc, #100]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	440b      	add	r3, r1
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	4413      	add	r3, r2
 8001018:	4a16      	ldr	r2, [pc, #88]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800101a:	6153      	str	r3, [r2, #20]
			for(i=0; i<TIMER_AV_NUM; i++){
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	3301      	adds	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	2b02      	cmp	r3, #2
 8001026:	d9ef      	bls.n	8001008 <HAL_RTCEx_WakeUpTimerEventCallback+0x48>
			}
			timer.dt_av /= TIMER_AV_NUM;
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a12      	ldr	r2, [pc, #72]	; (8001078 <HAL_RTCEx_WakeUpTimerEventCallback+0xb8>)
 800102e:	fba2 2303 	umull	r2, r3, r2, r3
 8001032:	085b      	lsrs	r3, r3, #1
 8001034:	4a0f      	ldr	r2, [pc, #60]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001036:	6153      	str	r3, [r2, #20]
		}

		if( timer.dt_max < timer.dt ){
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800103a:	691a      	ldr	r2, [r3, #16]
 800103c:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	429a      	cmp	r2, r3
 8001042:	d203      	bcs.n	800104c <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>
			timer.dt_max = timer.dt;
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800104a:	6113      	str	r3, [r2, #16]
		}

		timer.dt = 0;
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
	}
	else{
		timer.start ++;
		timer.dt = 0;
	}
}
 8001052:	e008      	b.n	8001066 <HAL_RTCEx_WakeUpTimerEventCallback+0xa6>
		timer.start ++;
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001056:	7e5b      	ldrb	r3, [r3, #25]
 8001058:	3301      	adds	r3, #1
 800105a:	b2da      	uxtb	r2, r3
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800105e:	765a      	strb	r2, [r3, #25]
		timer.dt = 0;
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000120 	.word	0x20000120
 8001078:	aaaaaaab 	.word	0xaaaaaaab

0800107c <usr_isr_tim1_up>:

//==============================================================================
//
//==============================================================================
void usr_isr_tim1_up(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

	timer.dt += 10;
 8001080:	4b04      	ldr	r3, [pc, #16]	; (8001094 <usr_isr_tim1_up+0x18>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	330a      	adds	r3, #10
 8001086:	4a03      	ldr	r2, [pc, #12]	; (8001094 <usr_isr_tim1_up+0x18>)
 8001088:	6013      	str	r3, [r2, #0]

}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	20000120 	.word	0x20000120

08001098 <Set_logflg>:
//=============================================================================
//
//
//=============================================================================
void Set_logflg(LOG_FLAG flg)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]

	if( flg < LF_MAX){
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d808      	bhi.n	80010ba <Set_logflg+0x22>
		log.flg = flg;
 80010a8:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <Set_logflg+0x2c>)
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	7193      	strb	r3, [r2, #6]
		SKprintf("log.flg=%d \r\n",log.flg);
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <Set_logflg+0x2c>)
 80010b0:	799b      	ldrb	r3, [r3, #6]
 80010b2:	4619      	mov	r1, r3
 80010b4:	4804      	ldr	r0, [pc, #16]	; (80010c8 <Set_logflg+0x30>)
 80010b6:	f000 fc21 	bl	80018fc <SKprintf>
	}
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000144 	.word	0x20000144
 80010c8:	080099c8 	.word	0x080099c8

080010cc <LogInfo_display>:
//=============================================================================
//
//
//=============================================================================
void LogInfo_display(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
	uint16_t	i;
	uint16_t	msec;
	uint16_t	usec;
	uint32_t	dt;
	uint16_t	rptr = log.rptr;
 80010d2:	4b4b      	ldr	r3, [pc, #300]	; (8001200 <LogInfo_display+0x134>)
 80010d4:	885b      	ldrh	r3, [r3, #2]
 80010d6:	80fb      	strh	r3, [r7, #6]


	if( log.num != 0 ){
 80010d8:	4b49      	ldr	r3, [pc, #292]	; (8001200 <LogInfo_display+0x134>)
 80010da:	889b      	ldrh	r3, [r3, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f000 8086 	beq.w	80011ee <LogInfo_display+0x122>
		for(i=0; i<LOG_RECODE_MAX; i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	81fb      	strh	r3, [r7, #14]
 80010e6:	e07d      	b.n	80011e4 <LogInfo_display+0x118>
			SKprintf("%02d:%02d:%02d.", log.rec[rptr].Hours, log.rec[rptr].Minutes, log.rec[rptr].Seconds);
 80010e8:	88fb      	ldrh	r3, [r7, #6]
 80010ea:	4a45      	ldr	r2, [pc, #276]	; (8001200 <LogInfo_display+0x134>)
 80010ec:	019b      	lsls	r3, r3, #6
 80010ee:	4413      	add	r3, r2
 80010f0:	3308      	adds	r3, #8
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4619      	mov	r1, r3
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4a41      	ldr	r2, [pc, #260]	; (8001200 <LogInfo_display+0x134>)
 80010fa:	019b      	lsls	r3, r3, #6
 80010fc:	4413      	add	r3, r2
 80010fe:	3309      	adds	r3, #9
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	4a3e      	ldr	r2, [pc, #248]	; (8001200 <LogInfo_display+0x134>)
 8001108:	019b      	lsls	r3, r3, #6
 800110a:	4413      	add	r3, r2
 800110c:	330a      	adds	r3, #10
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	4602      	mov	r2, r0
 8001112:	483c      	ldr	r0, [pc, #240]	; (8001204 <LogInfo_display+0x138>)
 8001114:	f000 fbf2 	bl	80018fc <SKprintf>

			if(log.rec[rptr].dt <= log.rec[rptr].dt_av){
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	4a39      	ldr	r2, [pc, #228]	; (8001200 <LogInfo_display+0x134>)
 800111c:	019b      	lsls	r3, r3, #6
 800111e:	4413      	add	r3, r2
 8001120:	330c      	adds	r3, #12
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	4936      	ldr	r1, [pc, #216]	; (8001200 <LogInfo_display+0x134>)
 8001128:	019b      	lsls	r3, r3, #6
 800112a:	440b      	add	r3, r1
 800112c:	3310      	adds	r3, #16
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d812      	bhi.n	800115a <LogInfo_display+0x8e>
				dt = 1000000 * log.rec[rptr].dt / log.rec[rptr].dt_av;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	4a32      	ldr	r2, [pc, #200]	; (8001200 <LogInfo_display+0x134>)
 8001138:	019b      	lsls	r3, r3, #6
 800113a:	4413      	add	r3, r2
 800113c:	330c      	adds	r3, #12
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a31      	ldr	r2, [pc, #196]	; (8001208 <LogInfo_display+0x13c>)
 8001142:	fb03 f202 	mul.w	r2, r3, r2
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	492d      	ldr	r1, [pc, #180]	; (8001200 <LogInfo_display+0x134>)
 800114a:	019b      	lsls	r3, r3, #6
 800114c:	440b      	add	r3, r1
 800114e:	3310      	adds	r3, #16
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	fbb2 f3f3 	udiv	r3, r2, r3
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	e012      	b.n	8001180 <LogInfo_display+0xb4>
			}
			else{
				dt = 1000000 * log.rec[rptr].dt / (log.rec[rptr].dt + 1 );
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	4a28      	ldr	r2, [pc, #160]	; (8001200 <LogInfo_display+0x134>)
 800115e:	019b      	lsls	r3, r3, #6
 8001160:	4413      	add	r3, r2
 8001162:	330c      	adds	r3, #12
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a28      	ldr	r2, [pc, #160]	; (8001208 <LogInfo_display+0x13c>)
 8001168:	fb03 f202 	mul.w	r2, r3, r2
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	4924      	ldr	r1, [pc, #144]	; (8001200 <LogInfo_display+0x134>)
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	440b      	add	r3, r1
 8001174:	330c      	adds	r3, #12
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	fbb2 f3f3 	udiv	r3, r2, r3
 800117e:	60bb      	str	r3, [r7, #8]
			}
			msec = (uint16_t)( dt / 1000 );
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4a22      	ldr	r2, [pc, #136]	; (800120c <LogInfo_display+0x140>)
 8001184:	fba2 2303 	umull	r2, r3, r2, r3
 8001188:	099b      	lsrs	r3, r3, #6
 800118a:	80bb      	strh	r3, [r7, #4]
			usec = (uint16_t)( dt % 1000 );
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	4b1f      	ldr	r3, [pc, #124]	; (800120c <LogInfo_display+0x140>)
 8001190:	fba3 1302 	umull	r1, r3, r3, r2
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800119a:	fb01 f303 	mul.w	r3, r1, r3
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	807b      	strh	r3, [r7, #2]
			SKprintf("%03d %03d ", msec,usec);
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	887a      	ldrh	r2, [r7, #2]
 80011a6:	4619      	mov	r1, r3
 80011a8:	4819      	ldr	r0, [pc, #100]	; (8001210 <LogInfo_display+0x144>)
 80011aa:	f000 fba7 	bl	80018fc <SKprintf>

			SKprintf("%s\r\n", &log.rec[log.wptr].string[0]);
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <LogInfo_display+0x134>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	019b      	lsls	r3, r3, #6
 80011b4:	3310      	adds	r3, #16
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <LogInfo_display+0x134>)
 80011b8:	4413      	add	r3, r2
 80011ba:	3304      	adds	r3, #4
 80011bc:	4619      	mov	r1, r3
 80011be:	4815      	ldr	r0, [pc, #84]	; (8001214 <LogInfo_display+0x148>)
 80011c0:	f000 fb9c 	bl	80018fc <SKprintf>

			rptr ++;
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	3301      	adds	r3, #1
 80011c8:	80fb      	strh	r3, [r7, #6]
			if( rptr > LOG_RECODE_MAX ){
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	2b64      	cmp	r3, #100	; 0x64
 80011ce:	d901      	bls.n	80011d4 <LogInfo_display+0x108>
				rptr = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	80fb      	strh	r3, [r7, #6]
			}
			if( log.wptr == rptr ){
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <LogInfo_display+0x134>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	88fa      	ldrh	r2, [r7, #6]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d00b      	beq.n	80011f6 <LogInfo_display+0x12a>
		for(i=0; i<LOG_RECODE_MAX; i++){
 80011de:	89fb      	ldrh	r3, [r7, #14]
 80011e0:	3301      	adds	r3, #1
 80011e2:	81fb      	strh	r3, [r7, #14]
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	2b63      	cmp	r3, #99	; 0x63
 80011e8:	f67f af7e 	bls.w	80010e8 <LogInfo_display+0x1c>
		}
	}
	else{
		SKprintf("LOG NONE\r\n");
	}
}
 80011ec:	e004      	b.n	80011f8 <LogInfo_display+0x12c>
		SKprintf("LOG NONE\r\n");
 80011ee:	480a      	ldr	r0, [pc, #40]	; (8001218 <LogInfo_display+0x14c>)
 80011f0:	f000 fb84 	bl	80018fc <SKprintf>
}
 80011f4:	e000      	b.n	80011f8 <LogInfo_display+0x12c>
				break;
 80011f6:	bf00      	nop
}
 80011f8:	bf00      	nop
 80011fa:	3710      	adds	r7, #16
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000144 	.word	0x20000144
 8001204:	080099d8 	.word	0x080099d8
 8001208:	000f4240 	.word	0x000f4240
 800120c:	10624dd3 	.word	0x10624dd3
 8001210:	080099e8 	.word	0x080099e8
 8001214:	080099f4 	.word	0x080099f4
 8001218:	080099fc 	.word	0x080099fc

0800121c <LogInfo_clear>:
//=============================================================================
//
//
//=============================================================================
void LogInfo_clear(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

	log.rptr = 0;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <LogInfo_clear+0x20>)
 8001222:	2200      	movs	r2, #0
 8001224:	805a      	strh	r2, [r3, #2]
	log.wptr = 0;
 8001226:	4b05      	ldr	r3, [pc, #20]	; (800123c <LogInfo_clear+0x20>)
 8001228:	2200      	movs	r2, #0
 800122a:	801a      	strh	r2, [r3, #0]
	log.num = 0;
 800122c:	4b03      	ldr	r3, [pc, #12]	; (800123c <LogInfo_clear+0x20>)
 800122e:	2200      	movs	r2, #0
 8001230:	809a      	strh	r2, [r3, #4]

	SKprintf("LOG CLEAR \r\n");
 8001232:	4803      	ldr	r0, [pc, #12]	; (8001240 <LogInfo_clear+0x24>)
 8001234:	f000 fb62 	bl	80018fc <SKprintf>
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000144 	.word	0x20000144
 8001240:	08009a08 	.word	0x08009a08

08001244 <task_chk_init>:

//==============================================================================
//
//==============================================================================
void task_chk_init(void)
{
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
	uint32_t 			*dtp;
	int		i;
	int		j;


	SKprintf("task_chk_init()\r\n");
 800124a:	4864      	ldr	r0, [pc, #400]	; (80013dc <task_chk_init+0x198>)
 800124c:	f000 fb56 	bl	80018fc <SKprintf>

	for( i=0; i < SK_TASK_MAX; i++ ){
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	e0b8      	b.n	80013c8 <task_chk_init+0x184>
		switch(i){
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d013      	beq.n	8001284 <task_chk_init+0x40>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2b02      	cmp	r3, #2
 8001260:	dc15      	bgt.n	800128e <task_chk_init+0x4a>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <task_chk_init+0x2c>
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d005      	beq.n	800127a <task_chk_init+0x36>
 800126e:	e00e      	b.n	800128e <task_chk_init+0x4a>
		case SK_TASK_main:
			dtp = &Task_mainHandle;
 8001270:	4b5b      	ldr	r3, [pc, #364]	; (80013e0 <task_chk_init+0x19c>)
 8001272:	613b      	str	r3, [r7, #16]
			attr = &Task_main_attributes;
 8001274:	4b5b      	ldr	r3, [pc, #364]	; (80013e4 <task_chk_init+0x1a0>)
 8001276:	617b      	str	r3, [r7, #20]
			break;
 8001278:	e00d      	b.n	8001296 <task_chk_init+0x52>
		case SK_TASK_sub1:
			dtp = &Task_sub1Handle;
 800127a:	4b5b      	ldr	r3, [pc, #364]	; (80013e8 <task_chk_init+0x1a4>)
 800127c:	613b      	str	r3, [r7, #16]
			attr = &Task_sub1_attributes;
 800127e:	4b5b      	ldr	r3, [pc, #364]	; (80013ec <task_chk_init+0x1a8>)
 8001280:	617b      	str	r3, [r7, #20]
			break;
 8001282:	e008      	b.n	8001296 <task_chk_init+0x52>
		case SK_TASK_sub2:
			dtp = &Task_sub2Handle;
 8001284:	4b5a      	ldr	r3, [pc, #360]	; (80013f0 <task_chk_init+0x1ac>)
 8001286:	613b      	str	r3, [r7, #16]
			attr = &Task_sub2_attributes;
 8001288:	4b5a      	ldr	r3, [pc, #360]	; (80013f4 <task_chk_init+0x1b0>)
 800128a:	617b      	str	r3, [r7, #20]
			break;
 800128c:	e003      	b.n	8001296 <task_chk_init+0x52>
		default:
			SKprintf("Error taskid\r\n");
 800128e:	485a      	ldr	r0, [pc, #360]	; (80013f8 <task_chk_init+0x1b4>)
 8001290:	f000 fb34 	bl	80018fc <SKprintf>
			break;
 8001294:	bf00      	nop
		}
		hTask = (TaskHandle_t *)*dtp;
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	607b      	str	r3, [r7, #4]

		for( j=0; j < configMAX_TASK_NAME_LEN; j++ ){
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e012      	b.n	80012c8 <task_chk_init+0x84>
			task_chk_table[i].name[j] = hTask->pcTaskName[j];
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	3334      	adds	r3, #52	; 0x34
 80012aa:	7818      	ldrb	r0, [r3, #0]
 80012ac:	4953      	ldr	r1, [pc, #332]	; (80013fc <task_chk_init+0x1b8>)
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	4613      	mov	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	4413      	add	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	18ca      	adds	r2, r1, r3
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	4413      	add	r3, r2
 80012be:	4602      	mov	r2, r0
 80012c0:	701a      	strb	r2, [r3, #0]
		for( j=0; j < configMAX_TASK_NAME_LEN; j++ ){
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	3301      	adds	r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	2b0f      	cmp	r3, #15
 80012cc:	dde9      	ble.n	80012a2 <task_chk_init+0x5e>
		}
		task_chk_table[i].name[j-1] = '\0';
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	1e59      	subs	r1, r3, #1
 80012d2:	484a      	ldr	r0, [pc, #296]	; (80013fc <task_chk_init+0x1b8>)
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4403      	add	r3, r0
 80012e0:	440b      	add	r3, r1
 80012e2:	2200      	movs	r2, #0
 80012e4:	701a      	strb	r2, [r3, #0]

		task_chk_table[i].chk_stack = hTask->pxStack;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012ea:	4844      	ldr	r0, [pc, #272]	; (80013fc <task_chk_init+0x1b8>)
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4403      	add	r3, r0
 80012f8:	3310      	adds	r3, #16
 80012fa:	6019      	str	r1, [r3, #0]
		task_chk_table[i].size = attr->stack_size;
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	b298      	uxth	r0, r3
 8001302:	493e      	ldr	r1, [pc, #248]	; (80013fc <task_chk_init+0x1b8>)
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	4613      	mov	r3, r2
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	4413      	add	r3, r2
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	440b      	add	r3, r1
 8001310:	3314      	adds	r3, #20
 8001312:	4602      	mov	r2, r0
 8001314:	801a      	strh	r2, [r3, #0]
		task_chk_table[i].used = 0;
 8001316:	4939      	ldr	r1, [pc, #228]	; (80013fc <task_chk_init+0x1b8>)
 8001318:	68fa      	ldr	r2, [r7, #12]
 800131a:	4613      	mov	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4413      	add	r3, r2
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	440b      	add	r3, r1
 8001324:	3316      	adds	r3, #22
 8001326:	2200      	movs	r2, #0
 8001328:	801a      	strh	r2, [r3, #0]

		SKprintf(" %s\r\n", &task_chk_table[i].name[0]);
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	4613      	mov	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4413      	add	r3, r2
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4a31      	ldr	r2, [pc, #196]	; (80013fc <task_chk_init+0x1b8>)
 8001336:	4413      	add	r3, r2
 8001338:	4619      	mov	r1, r3
 800133a:	4831      	ldr	r0, [pc, #196]	; (8001400 <task_chk_init+0x1bc>)
 800133c:	f000 fade 	bl	80018fc <SKprintf>
		SKprintf("  Check Start Address = %p\r\n", task_chk_table[i].chk_stack);
 8001340:	492e      	ldr	r1, [pc, #184]	; (80013fc <task_chk_init+0x1b8>)
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4613      	mov	r3, r2
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4413      	add	r3, r2
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	440b      	add	r3, r1
 800134e:	3310      	adds	r3, #16
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	482b      	ldr	r0, [pc, #172]	; (8001404 <task_chk_init+0x1c0>)
 8001356:	f000 fad1 	bl	80018fc <SKprintf>
		SKprintf("  Size          = %d\r\n", task_chk_table[i].size);
 800135a:	4928      	ldr	r1, [pc, #160]	; (80013fc <task_chk_init+0x1b8>)
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	4613      	mov	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	440b      	add	r3, r1
 8001368:	3314      	adds	r3, #20
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	4826      	ldr	r0, [pc, #152]	; (8001408 <task_chk_init+0x1c4>)
 8001370:	f000 fac4 	bl	80018fc <SKprintf>
		SKprintf("  Used Size     = %d(%d%%)\r\n\r\n", task_chk_table[i].used, 100*task_chk_table[i].used/task_chk_table[i].size);
 8001374:	4921      	ldr	r1, [pc, #132]	; (80013fc <task_chk_init+0x1b8>)
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	440b      	add	r3, r1
 8001382:	3316      	adds	r3, #22
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	461c      	mov	r4, r3
 8001388:	491c      	ldr	r1, [pc, #112]	; (80013fc <task_chk_init+0x1b8>)
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	4613      	mov	r3, r2
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	3316      	adds	r3, #22
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	2364      	movs	r3, #100	; 0x64
 800139e:	fb03 f102 	mul.w	r1, r3, r2
 80013a2:	4816      	ldr	r0, [pc, #88]	; (80013fc <task_chk_init+0x1b8>)
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4403      	add	r3, r0
 80013b0:	3314      	adds	r3, #20
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	fb91 f3f3 	sdiv	r3, r1, r3
 80013b8:	461a      	mov	r2, r3
 80013ba:	4621      	mov	r1, r4
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <task_chk_init+0x1c8>)
 80013be:	f000 fa9d 	bl	80018fc <SKprintf>
	for( i=0; i < SK_TASK_MAX; i++ ){
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	3301      	adds	r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	f77f af43 	ble.w	8001256 <task_chk_init+0x12>

	}
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	bf00      	nop
 80013dc:	08009a18 	.word	0x08009a18
 80013e0:	20001be0 	.word	0x20001be0
 80013e4:	0800a0e0 	.word	0x0800a0e0
 80013e8:	20001be4 	.word	0x20001be4
 80013ec:	0800a104 	.word	0x0800a104
 80013f0:	20001be8 	.word	0x20001be8
 80013f4:	0800a128 	.word	0x0800a128
 80013f8:	08009a2c 	.word	0x08009a2c
 80013fc:	20001a4c 	.word	0x20001a4c
 8001400:	08009a3c 	.word	0x08009a3c
 8001404:	08009a44 	.word	0x08009a44
 8001408:	08009a64 	.word	0x08009a64
 800140c:	08009a7c 	.word	0x08009a7c

08001410 <task_stack_chk>:

//==============================================================================
//
//==============================================================================
void task_stack_chk(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
#ifdef ___TASK_CHK_DISPLAY
	SKprintf_uart1("\r\ntask_stack_chk()\r\n");
	SKprintf("\r\ntask_stack_chk()\r\n");
#endif	// ___TASK_CHK_DISPLAY

	for( i=0; i < SK_TASK_MAX; i++ ){
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	e059      	b.n	80014d0 <task_stack_chk+0xc0>

		for( j= 0; j < task_chk_table[i].size; j++){
 800141c:	2300      	movs	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	e010      	b.n	8001444 <task_stack_chk+0x34>
			if(task_chk_table[i].chk_stack[j] != 0xa5){
 8001422:	492f      	ldr	r1, [pc, #188]	; (80014e0 <task_stack_chk+0xd0>)
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	440b      	add	r3, r1
 8001430:	3310      	adds	r3, #16
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2ba5      	cmp	r3, #165	; 0xa5
 800143c:	d110      	bne.n	8001460 <task_stack_chk+0x50>
		for( j= 0; j < task_chk_table[i].size; j++){
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	4926      	ldr	r1, [pc, #152]	; (80014e0 <task_stack_chk+0xd0>)
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	4613      	mov	r3, r2
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	4413      	add	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	440b      	add	r3, r1
 8001452:	3314      	adds	r3, #20
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	4293      	cmp	r3, r2
 800145c:	dbe1      	blt.n	8001422 <task_stack_chk+0x12>
 800145e:	e000      	b.n	8001462 <task_stack_chk+0x52>
				break;
 8001460:	bf00      	nop
			}
		}
		task_chk_table[i].used = task_chk_table[i].size - j;
 8001462:	491f      	ldr	r1, [pc, #124]	; (80014e0 <task_stack_chk+0xd0>)
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	440b      	add	r3, r1
 8001470:	3314      	adds	r3, #20
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b29b      	uxth	r3, r3
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	b298      	uxth	r0, r3
 800147c:	4918      	ldr	r1, [pc, #96]	; (80014e0 <task_stack_chk+0xd0>)
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	3316      	adds	r3, #22
 800148c:	4602      	mov	r2, r0
 800148e:	801a      	strh	r2, [r3, #0]

#ifdef ___TASK_CHK_DISPLAY
		SKprintf(" %s:Used Size= %d(%d%%)\r\n", &task_chk_table[i].name[0], task_chk_table[i].used, (100*task_chk_table[i].used/task_chk_table[i].size));
#endif	// ___TASK_CHK_DISPLAY

		if( j < (task_chk_table[i].size/10) ){
 8001490:	4913      	ldr	r1, [pc, #76]	; (80014e0 <task_stack_chk+0xd0>)
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4413      	add	r3, r2
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	440b      	add	r3, r1
 800149e:	3314      	adds	r3, #20
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	4a10      	ldr	r2, [pc, #64]	; (80014e4 <task_stack_chk+0xd4>)
 80014a4:	fba2 2303 	umull	r2, r3, r2, r3
 80014a8:	08db      	lsrs	r3, r3, #3
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	4293      	cmp	r3, r2
 80014b2:	da0a      	bge.n	80014ca <task_stack_chk+0xba>
			SKprintf("WARNING:STACK FULL  %s\r\n", &task_chk_table[i].name[0]);
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	4a08      	ldr	r2, [pc, #32]	; (80014e0 <task_stack_chk+0xd0>)
 80014c0:	4413      	add	r3, r2
 80014c2:	4619      	mov	r1, r3
 80014c4:	4808      	ldr	r0, [pc, #32]	; (80014e8 <task_stack_chk+0xd8>)
 80014c6:	f000 fa19 	bl	80018fc <SKprintf>
	for( i=0; i < SK_TASK_MAX; i++ ){
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3301      	adds	r3, #1
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	dda2      	ble.n	800141c <task_stack_chk+0xc>
		}

	}
}
 80014d6:	bf00      	nop
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20001a4c 	.word	0x20001a4c
 80014e4:	cccccccd 	.word	0xcccccccd
 80014e8:	08009a9c 	.word	0x08009a9c

080014ec <Disp_task_info>:
//==============================================================================
//
//==============================================================================
void Disp_task_info(SK_TASK taskid)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
	SKtskTaskControlBlock *hTask;
	osThreadAttr_t		*attr;
	uint32_t 			*dtp;

	switch(taskid){
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d016      	beq.n	800152a <Disp_task_info+0x3e>
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	dc1c      	bgt.n	800153a <Disp_task_info+0x4e>
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <Disp_task_info+0x1e>
 8001504:	2b01      	cmp	r3, #1
 8001506:	d008      	beq.n	800151a <Disp_task_info+0x2e>
 8001508:	e017      	b.n	800153a <Disp_task_info+0x4e>
	case SK_TASK_main:
		dtp = &Task_mainHandle;
 800150a:	4b34      	ldr	r3, [pc, #208]	; (80015dc <Disp_task_info+0xf0>)
 800150c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	617b      	str	r3, [r7, #20]
		attr = &Task_main_attributes;
 8001514:	4b32      	ldr	r3, [pc, #200]	; (80015e0 <Disp_task_info+0xf4>)
 8001516:	613b      	str	r3, [r7, #16]
		break;
 8001518:	e013      	b.n	8001542 <Disp_task_info+0x56>
	case SK_TASK_sub1:
		dtp = &Task_sub1Handle;
 800151a:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <Disp_task_info+0xf8>)
 800151c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	617b      	str	r3, [r7, #20]
		attr = &Task_sub1_attributes;
 8001524:	4b30      	ldr	r3, [pc, #192]	; (80015e8 <Disp_task_info+0xfc>)
 8001526:	613b      	str	r3, [r7, #16]
		break;
 8001528:	e00b      	b.n	8001542 <Disp_task_info+0x56>
	case SK_TASK_sub2:
		dtp = &Task_sub2Handle;
 800152a:	4b30      	ldr	r3, [pc, #192]	; (80015ec <Disp_task_info+0x100>)
 800152c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	617b      	str	r3, [r7, #20]
		attr = &Task_sub2_attributes;
 8001534:	4b2e      	ldr	r3, [pc, #184]	; (80015f0 <Disp_task_info+0x104>)
 8001536:	613b      	str	r3, [r7, #16]
		break;
 8001538:	e003      	b.n	8001542 <Disp_task_info+0x56>
	default:
		SKprintf("Error taskid\r\n");
 800153a:	482e      	ldr	r0, [pc, #184]	; (80015f4 <Disp_task_info+0x108>)
 800153c:	f000 f9de 	bl	80018fc <SKprintf>
		break;
 8001540:	bf00      	nop
	}

	SKprintf("<<< %s >>>\r\n" ,attr->name);
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	482b      	ldr	r0, [pc, #172]	; (80015f8 <Disp_task_info+0x10c>)
 800154a:	f000 f9d7 	bl	80018fc <SKprintf>
	SKprintf(" TCB Address           = %p\r\n" ,hTask);
 800154e:	6979      	ldr	r1, [r7, #20]
 8001550:	482a      	ldr	r0, [pc, #168]	; (80015fc <Disp_task_info+0x110>)
 8001552:	f000 f9d3 	bl	80018fc <SKprintf>
	SKprintf(" Stack Botom Address   = 0x%lx\r\n", hTask->pxTopOfStack );
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4619      	mov	r1, r3
 800155c:	4828      	ldr	r0, [pc, #160]	; (8001600 <Disp_task_info+0x114>)
 800155e:	f000 f9cd 	bl	80018fc <SKprintf>
	SKprintf(" Stack top Address     = 0x%lx\r\n", hTask->pxStack );
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4619      	mov	r1, r3
 8001568:	4826      	ldr	r0, [pc, #152]	; (8001604 <Disp_task_info+0x118>)
 800156a:	f000 f9c7 	bl	80018fc <SKprintf>
	SKprintf(" stack_size            = %lx\r\n" ,attr->stack_size);
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4619      	mov	r1, r3
 8001574:	4824      	ldr	r0, [pc, #144]	; (8001608 <Disp_task_info+0x11c>)
 8001576:	f000 f9c1 	bl	80018fc <SKprintf>
	SKprintf(" uxTCBNumber           = %lx\r\n", hTask->uxTCBNumber );
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	4619      	mov	r1, r3
 8001580:	4822      	ldr	r0, [pc, #136]	; (800160c <Disp_task_info+0x120>)
 8001582:	f000 f9bb 	bl	80018fc <SKprintf>
	SKprintf(" uxTaskNumber          = %lx\r\n", hTask->uxTaskNumber );
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800158a:	4619      	mov	r1, r3
 800158c:	4820      	ldr	r0, [pc, #128]	; (8001610 <Disp_task_info+0x124>)
 800158e:	f000 f9b5 	bl	80018fc <SKprintf>
	SKprintf(" uxBasePriority        = %lx\r\n", hTask->uxBasePriority );
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4619      	mov	r1, r3
 8001598:	481e      	ldr	r0, [pc, #120]	; (8001614 <Disp_task_info+0x128>)
 800159a:	f000 f9af 	bl	80018fc <SKprintf>
	SKprintf(" uxMutexesHeld         = %lx\r\n", hTask->uxMutexesHeld );
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015a2:	4619      	mov	r1, r3
 80015a4:	481c      	ldr	r0, [pc, #112]	; (8001618 <Disp_task_info+0x12c>)
 80015a6:	f000 f9a9 	bl	80018fc <SKprintf>
	SKprintf(" ulNotifiedValue       = %lx\r\n", hTask->ulNotifiedValue );
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ae:	4619      	mov	r1, r3
 80015b0:	481a      	ldr	r0, [pc, #104]	; (800161c <Disp_task_info+0x130>)
 80015b2:	f000 f9a3 	bl	80018fc <SKprintf>
	SKprintf(" ucNotifyState         = %lx\r\n", hTask->ucNotifyState );
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	4619      	mov	r1, r3
 80015c0:	4817      	ldr	r0, [pc, #92]	; (8001620 <Disp_task_info+0x134>)
 80015c2:	f000 f99b 	bl	80018fc <SKprintf>
	SKprintf(" ucStaticallyAllocated = %lx\r\n", hTask->ucStaticallyAllocated );
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80015cc:	4619      	mov	r1, r3
 80015ce:	4815      	ldr	r0, [pc, #84]	; (8001624 <Disp_task_info+0x138>)
 80015d0:	f000 f994 	bl	80018fc <SKprintf>
	SKprintf(" tz_module = %lx\r\n" ,attr->tz_module);
	SKprintf(" reserved = %lx\r\n" ,attr->reserved);
#endif	// ___NOP


}
 80015d4:	bf00      	nop
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20001be0 	.word	0x20001be0
 80015e0:	0800a0e0 	.word	0x0800a0e0
 80015e4:	20001be4 	.word	0x20001be4
 80015e8:	0800a104 	.word	0x0800a104
 80015ec:	20001be8 	.word	0x20001be8
 80015f0:	0800a128 	.word	0x0800a128
 80015f4:	08009a2c 	.word	0x08009a2c
 80015f8:	08009ab8 	.word	0x08009ab8
 80015fc:	08009ac8 	.word	0x08009ac8
 8001600:	08009ae8 	.word	0x08009ae8
 8001604:	08009b0c 	.word	0x08009b0c
 8001608:	08009b30 	.word	0x08009b30
 800160c:	08009b50 	.word	0x08009b50
 8001610:	08009b70 	.word	0x08009b70
 8001614:	08009b90 	.word	0x08009b90
 8001618:	08009bb0 	.word	0x08009bb0
 800161c:	08009bd0 	.word	0x08009bd0
 8001620:	08009bf0 	.word	0x08009bf0
 8001624:	08009c10 	.word	0x08009c10

08001628 <Get_task_stackptr>:

//==============================================================================
//
//==============================================================================
void Get_task_stackptr(SK_TASK taskid, STACK_INFO *ptr)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	71fb      	strb	r3, [r7, #7]
	SKtskTaskControlBlock *hTask;
	uint32_t 			*dtp;

	switch(taskid){
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d014      	beq.n	8001664 <Get_task_stackptr+0x3c>
 800163a:	2b02      	cmp	r3, #2
 800163c:	dc18      	bgt.n	8001670 <Get_task_stackptr+0x48>
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <Get_task_stackptr+0x20>
 8001642:	2b01      	cmp	r3, #1
 8001644:	d006      	beq.n	8001654 <Get_task_stackptr+0x2c>
 8001646:	e013      	b.n	8001670 <Get_task_stackptr+0x48>
	case SK_TASK_main:
		dtp = &Task_mainHandle;
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <Get_task_stackptr+0x90>)
 800164a:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
		break;
 8001652:	e011      	b.n	8001678 <Get_task_stackptr+0x50>
	case SK_TASK_sub1:
		hTask = (TaskHandle_t)&Task_sub1Handle;
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <Get_task_stackptr+0x94>)
 8001656:	60fb      	str	r3, [r7, #12]
		dtp = &Task_sub1Handle;
 8001658:	4b18      	ldr	r3, [pc, #96]	; (80016bc <Get_task_stackptr+0x94>)
 800165a:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	60fb      	str	r3, [r7, #12]
		break;
 8001662:	e009      	b.n	8001678 <Get_task_stackptr+0x50>
	case SK_TASK_sub2:
		dtp = &Task_sub2Handle;
 8001664:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <Get_task_stackptr+0x98>)
 8001666:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	60fb      	str	r3, [r7, #12]
		break;
 800166e:	e003      	b.n	8001678 <Get_task_stackptr+0x50>
	default:
		SKprintf("Error taskid\r\n");
 8001670:	4814      	ldr	r0, [pc, #80]	; (80016c4 <Get_task_stackptr+0x9c>)
 8001672:	f000 f943 	bl	80018fc <SKprintf>
		break;
 8001676:	bf00      	nop
	}

	SKprintf(" Stack top Address     = 0x%lx\r\n", hTask->pxStack );
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	4619      	mov	r1, r3
 800167e:	4812      	ldr	r0, [pc, #72]	; (80016c8 <Get_task_stackptr+0xa0>)
 8001680:	f000 f93c 	bl	80018fc <SKprintf>



	ptr->pxStack = (char *)hTask->pxStack;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	605a      	str	r2, [r3, #4]
	ptr->pxTopOfStack = (char *)hTask->pxTopOfStack;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	601a      	str	r2, [r3, #0]
	ptr->size = (uint16_t)(128*4);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f44f 7200 	mov.w	r2, #512	; 0x200
 800169a:	811a      	strh	r2, [r3, #8]

	SKprintf("pxStack=%p,pxTopOfStack=%p,size=%d\r\n", ptr->pxStack,ptr->pxTopOfStack,ptr->size);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	6859      	ldr	r1, [r3, #4]
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	891b      	ldrh	r3, [r3, #8]
 80016a8:	4808      	ldr	r0, [pc, #32]	; (80016cc <Get_task_stackptr+0xa4>)
 80016aa:	f000 f927 	bl	80018fc <SKprintf>
}
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20001be0 	.word	0x20001be0
 80016bc:	20001be4 	.word	0x20001be4
 80016c0:	20001be8 	.word	0x20001be8
 80016c4:	08009a2c 	.word	0x08009a2c
 80016c8:	08009b0c 	.word	0x08009b0c
 80016cc:	08009c30 	.word	0x08009c30

080016d0 <user_init>:
  * @brief
  * @param  None
  * @retval None
  *******************************************************************************/
void user_init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	//LED_Flush(0);
	SKprintf("Initialize all configured peripherals\r\n");
 80016d4:	4815      	ldr	r0, [pc, #84]	; (800172c <user_init+0x5c>)
 80016d6:	f000 f911 	bl	80018fc <SKprintf>
	SKprintf("******************\r\n");
 80016da:	4815      	ldr	r0, [pc, #84]	; (8001730 <user_init+0x60>)
 80016dc:	f000 f90e 	bl	80018fc <SKprintf>
	SKprintf("*** UART START ***\r\n");
 80016e0:	4814      	ldr	r0, [pc, #80]	; (8001734 <user_init+0x64>)
 80016e2:	f000 f90b 	bl	80018fc <SKprintf>
	SKprintf("******************\r\n");
 80016e6:	4812      	ldr	r0, [pc, #72]	; (8001730 <user_init+0x60>)
 80016e8:	f000 f908 	bl	80018fc <SKprintf>


	//-----------------------------------------------
	// Log Timer Counter
	//-----------------------------------------------
	timer.usec = 0;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <user_init+0x68>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	835a      	strh	r2, [r3, #26]
	timer.msec = 0;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <user_init+0x68>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	839a      	strh	r2, [r3, #28]
	timer.usec_max = 0;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <user_init+0x68>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	83da      	strh	r2, [r3, #30]
	timer.msec_max = 0;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <user_init+0x68>)
 8001700:	2200      	movs	r2, #0
 8001702:	841a      	strh	r2, [r3, #32]
	timer.dt = 0;
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <user_init+0x68>)
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
	timer.dt_max = 0;
 800170a:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <user_init+0x68>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
	timer.dt_av = 0;
 8001710:	4b09      	ldr	r3, [pc, #36]	; (8001738 <user_init+0x68>)
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
	timer.start = 0;
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <user_init+0x68>)
 8001718:	2200      	movs	r2, #0
 800171a:	765a      	strb	r2, [r3, #25]
	timer.av_wcnt = 0;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <user_init+0x68>)
 800171e:	2200      	movs	r2, #0
 8001720:	761a      	strb	r2, [r3, #24]

	//-----------------------------------------------
	// Log Info Init
	//-----------------------------------------------
	LogInfo_clear();
 8001722:	f7ff fd7b 	bl	800121c <LogInfo_clear>


}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	08009c58 	.word	0x08009c58
 8001730:	08009c80 	.word	0x08009c80
 8001734:	08009c98 	.word	0x08009c98
 8001738:	20000120 	.word	0x20000120

0800173c <rtc_display>:

//==============================================================================
//
//==============================================================================
void rtc_display(void)
{
 800173c:	b5b0      	push	{r4, r5, r7, lr}
 800173e:	b08a      	sub	sp, #40	; 0x28
 8001740:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	2200      	movs	r2, #0
 8001746:	4619      	mov	r1, r3
 8001748:	4817      	ldr	r0, [pc, #92]	; (80017a8 <rtc_display+0x6c>)
 800174a:	f002 f947 	bl	80039dc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800174e:	463b      	mov	r3, r7
 8001750:	2200      	movs	r2, #0
 8001752:	4619      	mov	r1, r3
 8001754:	4814      	ldr	r0, [pc, #80]	; (80017a8 <rtc_display+0x6c>)
 8001756:	f002 fa23 	bl	8003ba0 <HAL_RTC_GetDate>
	SKprintf("20%02d.%02d.%02d %02d:%02d:%02d\r\n", sDate.Year, sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800175a:	78fb      	ldrb	r3, [r7, #3]
 800175c:	4618      	mov	r0, r3
 800175e:	787b      	ldrb	r3, [r7, #1]
 8001760:	461c      	mov	r4, r3
 8001762:	78bb      	ldrb	r3, [r7, #2]
 8001764:	461d      	mov	r5, r3
 8001766:	793b      	ldrb	r3, [r7, #4]
 8001768:	797a      	ldrb	r2, [r7, #5]
 800176a:	79b9      	ldrb	r1, [r7, #6]
 800176c:	9102      	str	r1, [sp, #8]
 800176e:	9201      	str	r2, [sp, #4]
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	462b      	mov	r3, r5
 8001774:	4622      	mov	r2, r4
 8001776:	4601      	mov	r1, r0
 8001778:	480c      	ldr	r0, [pc, #48]	; (80017ac <rtc_display+0x70>)
 800177a:	f000 f8bf 	bl	80018fc <SKprintf>
	SKprintf("av=%d max=%d\r\n",timer.dt_av,timer.dt_max);
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <rtc_display+0x74>)
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	4a0b      	ldr	r2, [pc, #44]	; (80017b0 <rtc_display+0x74>)
 8001784:	6912      	ldr	r2, [r2, #16]
 8001786:	4619      	mov	r1, r3
 8001788:	480a      	ldr	r0, [pc, #40]	; (80017b4 <rtc_display+0x78>)
 800178a:	f000 f8b7 	bl	80018fc <SKprintf>
	SKprintf("dt_buf=%d, %d, %d\r\n", timer.dt_buf[0],timer.dt_buf[1],timer.dt_buf[2]);
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <rtc_display+0x74>)
 8001790:	6859      	ldr	r1, [r3, #4]
 8001792:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <rtc_display+0x74>)
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <rtc_display+0x74>)
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	4807      	ldr	r0, [pc, #28]	; (80017b8 <rtc_display+0x7c>)
 800179c:	f000 f8ae 	bl	80018fc <SKprintf>
}
 80017a0:	bf00      	nop
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bdb0      	pop	{r4, r5, r7, pc}
 80017a8:	20001aa8 	.word	0x20001aa8
 80017ac:	08009cb0 	.word	0x08009cb0
 80017b0:	20000120 	.word	0x20000120
 80017b4:	08009cd4 	.word	0x08009cd4
 80017b8:	08009ce4 	.word	0x08009ce4

080017bc <HAL_UART_RxCpltCallback>:

//==============================================================================
//
//==============================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	if( UartList[SK_UART1_RS485].huart == huart ){
 80017c4:	4a08      	ldr	r2, [pc, #32]	; (80017e8 <HAL_UART_RxCpltCallback+0x2c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d103      	bne.n	80017d4 <HAL_UART_RxCpltCallback+0x18>
		*UartList[SK_UART1_RS485].RcvFlg = 1;
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <HAL_UART_RxCpltCallback+0x30>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
	}
	else {
		*UartList[SK_UART2_DEBUG].RcvFlg = 1;
	}
}
 80017d2:	e002      	b.n	80017da <HAL_UART_RxCpltCallback+0x1e>
		*UartList[SK_UART2_DEBUG].RcvFlg = 1;
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_UART_RxCpltCallback+0x34>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	701a      	strb	r2, [r3, #0]
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	20001b58 	.word	0x20001b58
 80017ec:	20001aa0 	.word	0x20001aa0
 80017f0:	20001aa4 	.word	0x20001aa4

080017f4 <uart_Rcv_init>:
//	huart2: デバックモニター用のUART
//		PA09：TX
//		PA10:RX
//==============================================================================
void uart_Rcv_init(SK_UART id)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef s;
	s= HAL_UART_Receive_IT(UartList[id].huart, UartList[id].rcvbuf, 1);
 80017fe:	79fa      	ldrb	r2, [r7, #7]
 8001800:	4918      	ldr	r1, [pc, #96]	; (8001864 <uart_Rcv_init+0x70>)
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	440b      	add	r3, r1
 800180c:	330c      	adds	r3, #12
 800180e:	6818      	ldr	r0, [r3, #0]
 8001810:	79fa      	ldrb	r2, [r7, #7]
 8001812:	4914      	ldr	r1, [pc, #80]	; (8001864 <uart_Rcv_init+0x70>)
 8001814:	4613      	mov	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4413      	add	r3, r2
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	440b      	add	r3, r1
 800181e:	3310      	adds	r3, #16
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2201      	movs	r2, #1
 8001824:	4619      	mov	r1, r3
 8001826:	f003 f902 	bl	8004a2e <HAL_UART_Receive_IT>
 800182a:	4603      	mov	r3, r0
 800182c:	73fb      	strb	r3, [r7, #15]

	switch(s){
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d012      	beq.n	800185a <uart_Rcv_init+0x66>
 8001834:	2b00      	cmp	r3, #0
 8001836:	db11      	blt.n	800185c <uart_Rcv_init+0x68>
 8001838:	3b01      	subs	r3, #1
 800183a:	2b02      	cmp	r3, #2
 800183c:	d80e      	bhi.n	800185c <uart_Rcv_init+0x68>
	case HAL_OK:
		break;
	case HAL_ERROR:
	case HAL_BUSY:
	case HAL_TIMEOUT:
		SKprintf("ERROR %s RECIVE = %d\r\n",UartList[id].name, s);
 800183e:	79fa      	ldrb	r2, [r7, #7]
 8001840:	4613      	mov	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4413      	add	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4a06      	ldr	r2, [pc, #24]	; (8001864 <uart_Rcv_init+0x70>)
 800184a:	4413      	add	r3, r2
 800184c:	3301      	adds	r3, #1
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	4619      	mov	r1, r3
 8001852:	4805      	ldr	r0, [pc, #20]	; (8001868 <uart_Rcv_init+0x74>)
 8001854:	f000 f852 	bl	80018fc <SKprintf>
		break;
 8001858:	e000      	b.n	800185c <uart_Rcv_init+0x68>
		break;
 800185a:	bf00      	nop
	}
}
 800185c:	bf00      	nop
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	0800a0b0 	.word	0x0800a0b0
 8001868:	08009cf8 	.word	0x08009cf8

0800186c <SKprintf_uart1>:
//	huart1： RS485用のUART
//		PA09：TX
//		PA10:RX
//==============================================================================
int	SKprintf_uart1 (const char *string, ...)
{
 800186c:	b40f      	push	{r0, r1, r2, r3}
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
	va_list ap;
	int i;
	char *buffer;

	while( Sem_Printf != 0 );
 8001874:	bf00      	nop
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <SKprintf_uart1+0x88>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1fb      	bne.n	8001876 <SKprintf_uart1+0xa>

	buffer = (char *)pvPortMalloc(CHARA_MAX);
 800187e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001882:	f006 fcc1 	bl	8008208 <pvPortMalloc>
 8001886:	60b8      	str	r0, [r7, #8]

	if( buffer != NULL ){
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d023      	beq.n	80018d6 <SKprintf_uart1+0x6a>

		Sem_Printf = 1;
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <SKprintf_uart1+0x88>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]

		// 可変個引数の利用準備
		// -- １… va_list 構造体 ap
		// -- 2 … 可変個引数の直前にある引数

		va_start(ap, string);
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	607b      	str	r3, [r7, #4]
		vsprintf(buffer, string, ap);
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	69b9      	ldr	r1, [r7, #24]
 800189e:	68b8      	ldr	r0, [r7, #8]
 80018a0:	f006 ff28 	bl	80086f4 <vsiprintf>
		va_end(ap);

		for(i=0; i<CHARA_MAX; i++){
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e008      	b.n	80018bc <SKprintf_uart1+0x50>
			if(buffer[i] == '\0'){
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	4413      	add	r3, r2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d006      	beq.n	80018c4 <SKprintf_uart1+0x58>
		for(i=0; i<CHARA_MAX; i++){
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	3301      	adds	r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2bff      	cmp	r3, #255	; 0xff
 80018c0:	ddf3      	ble.n	80018aa <SKprintf_uart1+0x3e>
 80018c2:	e000      	b.n	80018c6 <SKprintf_uart1+0x5a>
				break;
 80018c4:	bf00      	nop
			}
		}
		HAL_UART_Transmit(UartList[SK_UART1_RS485].huart, buffer, i, HAL_MAX_DELAY);
 80018c6:	480c      	ldr	r0, [pc, #48]	; (80018f8 <SKprintf_uart1+0x8c>)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	f003 f81a 	bl	800490a <HAL_UART_Transmit>

	}

	vPortFree(buffer);
 80018d6:	68b8      	ldr	r0, [r7, #8]
 80018d8:	f006 fd62 	bl	80083a0 <vPortFree>

	Sem_Printf = 0;
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <SKprintf_uart1+0x88>)
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]

}
 80018e2:	bf00      	nop
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80018ee:	b004      	add	sp, #16
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	20001a94 	.word	0x20001a94
 80018f8:	20001b58 	.word	0x20001b58

080018fc <SKprintf>:
// 総和を求める関数（値は int 型を想定）
// n は、渡す引数の数、それ以降は計算する値です。
//==============================================================================

int	SKprintf (const char *string, ...)
{
 80018fc:	b40f      	push	{r0, r1, r2, r3}
 80018fe:	b580      	push	{r7, lr}
 8001900:	b084      	sub	sp, #16
 8001902:	af00      	add	r7, sp, #0
	va_list ap;
	int i;
	char *buffer;

	while( Sem_Printf != 0 );
 8001904:	bf00      	nop
 8001906:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <SKprintf+0x88>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1fb      	bne.n	8001906 <SKprintf+0xa>

	buffer = (char *)pvPortMalloc(CHARA_MAX);
 800190e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001912:	f006 fc79 	bl	8008208 <pvPortMalloc>
 8001916:	60b8      	str	r0, [r7, #8]

	if( buffer != NULL ){
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d023      	beq.n	8001966 <SKprintf+0x6a>

		Sem_Printf = 1;
 800191e:	4b19      	ldr	r3, [pc, #100]	; (8001984 <SKprintf+0x88>)
 8001920:	2201      	movs	r2, #1
 8001922:	601a      	str	r2, [r3, #0]

		// 可変個引数の利用準備
		// -- １… va_list 構造体 ap
		// -- 2 … 可変個引数の直前にある引数

		va_start(ap, string);
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	607b      	str	r3, [r7, #4]
		vsprintf(buffer, string, ap);
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	69b9      	ldr	r1, [r7, #24]
 800192e:	68b8      	ldr	r0, [r7, #8]
 8001930:	f006 fee0 	bl	80086f4 <vsiprintf>
		va_end(ap);

		for(i=0; i<CHARA_MAX; i++){
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	e008      	b.n	800194c <SKprintf+0x50>
			if(buffer[i] == '\0'){
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	4413      	add	r3, r2
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d006      	beq.n	8001954 <SKprintf+0x58>
		for(i=0; i<CHARA_MAX; i++){
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	3301      	adds	r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2bff      	cmp	r3, #255	; 0xff
 8001950:	ddf3      	ble.n	800193a <SKprintf+0x3e>
 8001952:	e000      	b.n	8001956 <SKprintf+0x5a>
				break;
 8001954:	bf00      	nop
			}
		}
		HAL_UART_Transmit(UartList[SK_UART2_DEBUG].huart, buffer, i, HAL_MAX_DELAY);
 8001956:	480c      	ldr	r0, [pc, #48]	; (8001988 <SKprintf+0x8c>)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	b29a      	uxth	r2, r3
 800195c:	f04f 33ff 	mov.w	r3, #4294967295
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	f002 ffd2 	bl	800490a <HAL_UART_Transmit>

	}

	vPortFree(buffer);
 8001966:	68b8      	ldr	r0, [r7, #8]
 8001968:	f006 fd1a 	bl	80083a0 <vPortFree>

	Sem_Printf = 0;
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <SKprintf+0x88>)
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]

}
 8001972:	bf00      	nop
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800197e:	b004      	add	sp, #16
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20001a94 	.word	0x20001a94
 8001988:	20001b9c 	.word	0x20001b9c

0800198c <getch>:
//==============================================================================
//
//
//==============================================================================
int getch(SK_UART id)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
	int rtn = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]

	if( *UartList[id].RcvFlg == 1 ){
 800199a:	79fa      	ldrb	r2, [r7, #7]
 800199c:	4914      	ldr	r1, [pc, #80]	; (80019f0 <getch+0x64>)
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	440b      	add	r3, r1
 80019a8:	3314      	adds	r3, #20
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d119      	bne.n	80019e6 <getch+0x5a>
		rtn = (int) UartList[id].rcvbuf[0];
 80019b2:	79fa      	ldrb	r2, [r7, #7]
 80019b4:	490e      	ldr	r1, [pc, #56]	; (80019f0 <getch+0x64>)
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	00db      	lsls	r3, r3, #3
 80019be:	440b      	add	r3, r1
 80019c0:	3310      	adds	r3, #16
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	60fb      	str	r3, [r7, #12]
		*UartList[id].RcvFlg = 0;
 80019c8:	79fa      	ldrb	r2, [r7, #7]
 80019ca:	4909      	ldr	r1, [pc, #36]	; (80019f0 <getch+0x64>)
 80019cc:	4613      	mov	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3314      	adds	r3, #20
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
		uart_Rcv_init(id);
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff07 	bl	80017f4 <uart_Rcv_init>
	}

	return rtn;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	0800a0b0 	.word	0x0800a0b0

080019f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f8:	f000 fdba 	bl	8002570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019fc:	f000 f866 	bl	8001acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a00:	f000 fa6a 	bl	8001ed8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a04:	f000 fa3e 	bl	8001e84 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001a08:	f000 f8ce 	bl	8001ba8 <MX_RTC_Init>
  MX_TIM1_Init();
 8001a0c:	f000 f96e 	bl	8001cec <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a10:	f000 f9c0 	bl	8001d94 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001a14:	f000 fa0c 	bl	8001e30 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  user_init();		// SK ADD
 8001a18:	f7ff fe5a 	bl	80016d0 <user_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a1c:	f003 ffe4 	bl	80059e8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue01_attributes);
 8001a20:	4a1a      	ldr	r2, [pc, #104]	; (8001a8c <main+0x98>)
 8001a22:	2101      	movs	r1, #1
 8001a24:	2010      	movs	r0, #16
 8001a26:	f004 f8d6 	bl	8005bd6 <osMessageQueueNew>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4a18      	ldr	r2, [pc, #96]	; (8001a90 <main+0x9c>)
 8001a2e:	6013      	str	r3, [r2, #0]

  /* creation of myQueue02 */
  myQueue02Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue02_attributes);
 8001a30:	4a18      	ldr	r2, [pc, #96]	; (8001a94 <main+0xa0>)
 8001a32:	2101      	movs	r1, #1
 8001a34:	2010      	movs	r0, #16
 8001a36:	f004 f8ce 	bl	8005bd6 <osMessageQueueNew>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4a16      	ldr	r2, [pc, #88]	; (8001a98 <main+0xa4>)
 8001a3e:	6013      	str	r3, [r2, #0]

  /* creation of myQueue03 */
  myQueue03Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue03_attributes);
 8001a40:	4a16      	ldr	r2, [pc, #88]	; (8001a9c <main+0xa8>)
 8001a42:	2101      	movs	r1, #1
 8001a44:	2010      	movs	r0, #16
 8001a46:	f004 f8c6 	bl	8005bd6 <osMessageQueueNew>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a14      	ldr	r2, [pc, #80]	; (8001aa0 <main+0xac>)
 8001a4e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_main */
  Task_mainHandle = osThreadNew(StartDefaultTask, NULL, &Task_main_attributes);
 8001a50:	4a14      	ldr	r2, [pc, #80]	; (8001aa4 <main+0xb0>)
 8001a52:	2100      	movs	r1, #0
 8001a54:	4814      	ldr	r0, [pc, #80]	; (8001aa8 <main+0xb4>)
 8001a56:	f004 f811 	bl	8005a7c <osThreadNew>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <main+0xb8>)
 8001a5e:	6013      	str	r3, [r2, #0]

  /* creation of Task_sub1 */
  Task_sub1Handle = osThreadNew(StartTask02, NULL, &Task_sub1_attributes);
 8001a60:	4a13      	ldr	r2, [pc, #76]	; (8001ab0 <main+0xbc>)
 8001a62:	2100      	movs	r1, #0
 8001a64:	4813      	ldr	r0, [pc, #76]	; (8001ab4 <main+0xc0>)
 8001a66:	f004 f809 	bl	8005a7c <osThreadNew>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4a12      	ldr	r2, [pc, #72]	; (8001ab8 <main+0xc4>)
 8001a6e:	6013      	str	r3, [r2, #0]

  /* creation of Task_sub2 */
  Task_sub2Handle = osThreadNew(StartTask03, NULL, &Task_sub2_attributes);
 8001a70:	4a12      	ldr	r2, [pc, #72]	; (8001abc <main+0xc8>)
 8001a72:	2100      	movs	r1, #0
 8001a74:	4812      	ldr	r0, [pc, #72]	; (8001ac0 <main+0xcc>)
 8001a76:	f004 f801 	bl	8005a7c <osThreadNew>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a11      	ldr	r2, [pc, #68]	; (8001ac4 <main+0xd0>)
 8001a7e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SKprintf("osKernelStart()\r\n");
 8001a80:	4811      	ldr	r0, [pc, #68]	; (8001ac8 <main+0xd4>)
 8001a82:	f7ff ff3b 	bl	80018fc <SKprintf>
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a86:	f003 ffd3 	bl	8005a30 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a8a:	e7fe      	b.n	8001a8a <main+0x96>
 8001a8c:	0800a14c 	.word	0x0800a14c
 8001a90:	20001bec 	.word	0x20001bec
 8001a94:	0800a164 	.word	0x0800a164
 8001a98:	20001bf0 	.word	0x20001bf0
 8001a9c:	0800a17c 	.word	0x0800a17c
 8001aa0:	20001bf4 	.word	0x20001bf4
 8001aa4:	0800a0e0 	.word	0x0800a0e0
 8001aa8:	08001fdd 	.word	0x08001fdd
 8001aac:	20001be0 	.word	0x20001be0
 8001ab0:	0800a104 	.word	0x0800a104
 8001ab4:	08001ff9 	.word	0x08001ff9
 8001ab8:	20001be4 	.word	0x20001be4
 8001abc:	0800a128 	.word	0x0800a128
 8001ac0:	08002031 	.word	0x08002031
 8001ac4:	20001be8 	.word	0x20001be8
 8001ac8:	08009d58 	.word	0x08009d58

08001acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b094      	sub	sp, #80	; 0x50
 8001ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ad2:	f107 0320 	add.w	r3, r7, #32
 8001ad6:	2230      	movs	r2, #48	; 0x30
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f006 fdbe 	bl	800865c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae0:	f107 030c 	add.w	r3, r7, #12
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	4b2a      	ldr	r3, [pc, #168]	; (8001ba0 <SystemClock_Config+0xd4>)
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af8:	4a29      	ldr	r2, [pc, #164]	; (8001ba0 <SystemClock_Config+0xd4>)
 8001afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afe:	6413      	str	r3, [r2, #64]	; 0x40
 8001b00:	4b27      	ldr	r3, [pc, #156]	; (8001ba0 <SystemClock_Config+0xd4>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b08:	60bb      	str	r3, [r7, #8]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <SystemClock_Config+0xd8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b18:	4a22      	ldr	r2, [pc, #136]	; (8001ba4 <SystemClock_Config+0xd8>)
 8001b1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b20      	ldr	r3, [pc, #128]	; (8001ba4 <SystemClock_Config+0xd8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001b2c:	2306      	movs	r3, #6
 8001b2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b30:	2301      	movs	r3, #1
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b34:	2301      	movs	r3, #1
 8001b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b38:	2310      	movs	r3, #16
 8001b3a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b40:	2300      	movs	r3, #0
 8001b42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001b44:	2310      	movs	r3, #16
 8001b46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b48:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001b4c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b4e:	2304      	movs	r3, #4
 8001b50:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b52:	2307      	movs	r3, #7
 8001b54:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f001 f876 	bl	8002c4c <HAL_RCC_OscConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001b66:	f000 fa9b 	bl	80020a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6a:	230f      	movs	r3, #15
 8001b6c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b80:	f107 030c 	add.w	r3, r7, #12
 8001b84:	2102      	movs	r1, #2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f001 fad8 	bl	800313c <HAL_RCC_ClockConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001b92:	f000 fa85 	bl	80020a0 <Error_Handler>
  }
}
 8001b96:	bf00      	nop
 8001b98:	3750      	adds	r7, #80	; 0x50
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40007000 	.word	0x40007000

08001ba8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	; 0x30
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bc2:	4b48      	ldr	r3, [pc, #288]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bc4:	4a48      	ldr	r2, [pc, #288]	; (8001ce8 <MX_RTC_Init+0x140>)
 8001bc6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001bc8:	4b46      	ldr	r3, [pc, #280]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001bce:	4b45      	ldr	r3, [pc, #276]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bd0:	227f      	movs	r2, #127	; 0x7f
 8001bd2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001bd4:	4b43      	ldr	r3, [pc, #268]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bd6:	22ff      	movs	r2, #255	; 0xff
 8001bd8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bda:	4b42      	ldr	r3, [pc, #264]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001be0:	4b40      	ldr	r3, [pc, #256]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001be6:	4b3f      	ldr	r3, [pc, #252]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bec:	483d      	ldr	r0, [pc, #244]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001bee:	f001 fde5 	bl	80037bc <HAL_RTC_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001bf8:	f000 fa52 	bl	80020a0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	773b      	strb	r3, [r7, #28]
  sTime.Minutes = 0x0;
 8001c00:	2300      	movs	r3, #0
 8001c02:	777b      	strb	r3, [r7, #29]
  sTime.Seconds = 0x0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	77bb      	strb	r3, [r7, #30]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	2201      	movs	r2, #1
 8001c16:	4619      	mov	r1, r3
 8001c18:	4832      	ldr	r0, [pc, #200]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001c1a:	f001 fe45 	bl	80038a8 <HAL_RTC_SetTime>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8001c24:	f000 fa3c 	bl	80020a0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	763b      	strb	r3, [r7, #24]
  sDate.Month = RTC_MONTH_JANUARY;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	767b      	strb	r3, [r7, #25]
  sDate.Date = 0x1;
 8001c30:	2301      	movs	r3, #1
 8001c32:	76bb      	strb	r3, [r7, #26]
  sDate.Year = 0x0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	76fb      	strb	r3, [r7, #27]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4828      	ldr	r0, [pc, #160]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001c42:	f001 ff29 	bl	8003a98 <HAL_RTC_SetDate>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001c4c:	f000 fa28 	bl	80020a0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8001c50:	2204      	movs	r2, #4
 8001c52:	2100      	movs	r1, #0
 8001c54:	4823      	ldr	r0, [pc, #140]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001c56:	f002 f8af 	bl	8003db8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8001c60:	f000 fa1e 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
#define MAGIC_NO 0x12a5			// SK ADD

  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != MAGIC_NO)
 8001c64:	2100      	movs	r1, #0
 8001c66:	481f      	ldr	r0, [pc, #124]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001c68:	f002 f9a4 	bl	8003fb4 <HAL_RTCEx_BKUPRead>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f241 22a5 	movw	r2, #4773	; 0x12a5
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d032      	beq.n	8001cdc <MX_RTC_Init+0x134>
  {
    RTC_TimeTypeDef sTime = {0};
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8001c84:	2300      	movs	r3, #0
 8001c86:	603b      	str	r3, [r7, #0]

    sTime.Hours = 1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	71bb      	strb	r3, [r7, #6]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4812      	ldr	r0, [pc, #72]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001c9c:	f001 fe04 	bl	80038a8 <HAL_RTC_SetTime>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_RTC_Init+0x102>
    {
      Error_Handler();
 8001ca6:	f000 f9fb 	bl	80020a0 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001caa:	2303      	movs	r3, #3
 8001cac:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	707b      	strb	r3, [r7, #1]
    sDate.Date = 1;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 20;
 8001cb6:	2314      	movs	r3, #20
 8001cb8:	70fb      	strb	r3, [r7, #3]
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4808      	ldr	r0, [pc, #32]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001cc2:	f001 fee9 	bl	8003a98 <HAL_RTC_SetDate>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_RTC_Init+0x128>
    {
      Error_Handler();
 8001ccc:	f000 f9e8 	bl	80020a0 <Error_Handler>

    }
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, MAGIC_NO);
 8001cd0:	f241 22a5 	movw	r2, #4773	; 0x12a5
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <MX_RTC_Init+0x13c>)
 8001cd8:	f002 f952 	bl	8003f80 <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END RTC_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	3730      	adds	r7, #48	; 0x30
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20001aa8 	.word	0x20001aa8
 8001ce8:	40002800 	.word	0x40002800

08001cec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cf2:	f107 0308 	add.w	r3, r7, #8
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d00:	463b      	mov	r3, r7
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d08:	4b20      	ldr	r3, [pc, #128]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d0a:	4a21      	ldr	r2, [pc, #132]	; (8001d90 <MX_TIM1_Init+0xa4>)
 8001d0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 8001d0e:	4b1f      	ldr	r3, [pc, #124]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d10:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001d14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d16:	4b1d      	ldr	r3, [pc, #116]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20999;
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d1e:	f245 2207 	movw	r2, #20999	; 0x5207
 8001d22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d2a:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d30:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d36:	4815      	ldr	r0, [pc, #84]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d38:	f002 f954 	bl	8003fe4 <HAL_TIM_Base_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001d42:	f000 f9ad 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	4619      	mov	r1, r3
 8001d52:	480e      	ldr	r0, [pc, #56]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d54:	f002 fb00 	bl	8004358 <HAL_TIM_ConfigClockSource>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001d5e:	f000 f99f 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4807      	ldr	r0, [pc, #28]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d70:	f002 fcfc 	bl	800476c <HAL_TIMEx_MasterConfigSynchronization>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001d7a:	f000 f991 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1);    // SK ADD
 8001d7e:	4803      	ldr	r0, [pc, #12]	; (8001d8c <MX_TIM1_Init+0xa0>)
 8001d80:	f002 f980 	bl	8004084 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8001d84:	bf00      	nop
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20001ac8 	.word	0x20001ac8
 8001d90:	40010000 	.word	0x40010000

08001d94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9a:	f107 0308 	add.w	r3, r7, #8
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da8:	463b      	mov	r3, r7
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001db0:	4b1e      	ldr	r3, [pc, #120]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001db2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001db6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8001db8:	4b1c      	ldr	r3, [pc, #112]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dba:	2203      	movs	r2, #3
 8001dbc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dbe:	4b1b      	ldr	r3, [pc, #108]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 209;
 8001dc4:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dc6:	22d1      	movs	r2, #209	; 0xd1
 8001dc8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dca:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dd6:	4815      	ldr	r0, [pc, #84]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001dd8:	f002 f904 	bl	8003fe4 <HAL_TIM_Base_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001de2:	f000 f95d 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dec:	f107 0308 	add.w	r3, r7, #8
 8001df0:	4619      	mov	r1, r3
 8001df2:	480e      	ldr	r0, [pc, #56]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001df4:	f002 fab0 	bl	8004358 <HAL_TIM_ConfigClockSource>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001dfe:	f000 f94f 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4807      	ldr	r0, [pc, #28]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001e10:	f002 fcac 	bl	800476c <HAL_TIMEx_MasterConfigSynchronization>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001e1a:	f000 f941 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);    // SK ADD
 8001e1e:	4803      	ldr	r0, [pc, #12]	; (8001e2c <MX_TIM2_Init+0x98>)
 8001e20:	f002 f930 	bl	8004084 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8001e24:	bf00      	nop
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20001b10 	.word	0x20001b10

08001e30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e34:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e36:	4a12      	ldr	r2, [pc, #72]	; (8001e80 <MX_USART1_UART_Init+0x50>)
 8001e38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001e3a:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e3c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001e40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e48:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e54:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e56:	220c      	movs	r2, #12
 8001e58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5a:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e66:	4805      	ldr	r0, [pc, #20]	; (8001e7c <MX_USART1_UART_Init+0x4c>)
 8001e68:	f002 fd02 	bl	8004870 <HAL_UART_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e72:	f000 f915 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20001b58 	.word	0x20001b58
 8001e80:	40011000 	.word	0x40011000

08001e84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e88:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e8a:	4a12      	ldr	r2, [pc, #72]	; (8001ed4 <MX_USART2_UART_Init+0x50>)
 8001e8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e8e:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e96:	4b0e      	ldr	r3, [pc, #56]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eaa:	220c      	movs	r2, #12
 8001eac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eae:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eba:	4805      	ldr	r0, [pc, #20]	; (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001ebc:	f002 fcd8 	bl	8004870 <HAL_UART_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ec6:	f000 f8eb 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20001b9c 	.word	0x20001b9c
 8001ed4:	40004400 	.word	0x40004400

08001ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	; 0x28
 8001edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
 8001eec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	4b37      	ldr	r3, [pc, #220]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a36      	ldr	r2, [pc, #216]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b34      	ldr	r3, [pc, #208]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b30      	ldr	r3, [pc, #192]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a2f      	ldr	r2, [pc, #188]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b2d      	ldr	r3, [pc, #180]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a28      	ldr	r2, [pc, #160]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	6313      	str	r3, [r2, #48]	; 0x30
 8001f52:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <MX_GPIO_Init+0xf8>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIM1_PLS_GPIO_Port, TIM1_PLS_Pin, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2104      	movs	r1, #4
 8001f62:	481c      	ldr	r0, [pc, #112]	; (8001fd4 <MX_GPIO_Init+0xfc>)
 8001f64:	f000 fe3e 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2120      	movs	r1, #32
 8001f6c:	481a      	ldr	r0, [pc, #104]	; (8001fd8 <MX_GPIO_Init+0x100>)
 8001f6e:	f000 fe39 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f78:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4619      	mov	r1, r3
 8001f88:	4812      	ldr	r0, [pc, #72]	; (8001fd4 <MX_GPIO_Init+0xfc>)
 8001f8a:	f000 fca7 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM1_PLS_Pin */
  GPIO_InitStruct.Pin = TIM1_PLS_Pin;
 8001f8e:	2304      	movs	r3, #4
 8001f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIM1_PLS_GPIO_Port, &GPIO_InitStruct);
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480b      	ldr	r0, [pc, #44]	; (8001fd4 <MX_GPIO_Init+0xfc>)
 8001fa6:	f000 fc99 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001faa:	2320      	movs	r3, #32
 8001fac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_GPIO_Init+0x100>)
 8001fc2:	f000 fc8b 	bl	80028dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fc6:	bf00      	nop
 8001fc8:	3728      	adds	r7, #40	; 0x28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	40020000 	.word	0x40020000

08001fdc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
//	  rtc_display();
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001fe4:	2120      	movs	r1, #32
 8001fe6:	4803      	ldr	r0, [pc, #12]	; (8001ff4 <StartDefaultTask+0x18>)
 8001fe8:	f000 fe15 	bl	8002c16 <HAL_GPIO_TogglePin>
    osDelay(200);
 8001fec:	20c8      	movs	r0, #200	; 0xc8
 8001fee:	f003 fdd7 	bl	8005ba0 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001ff2:	e7f7      	b.n	8001fe4 <StartDefaultTask+0x8>
 8001ff4:	40020000 	.word	0x40020000

08001ff8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	 SKprintf("task2 start()\r\n");
 8002000:	4809      	ldr	r0, [pc, #36]	; (8002028 <StartTask02+0x30>)
 8002002:	f7ff fc7b 	bl	80018fc <SKprintf>
		uart_Rcv_init(SK_UART2_DEBUG);
 8002006:	2001      	movs	r0, #1
 8002008:	f7ff fbf4 	bl	80017f4 <uart_Rcv_init>
	task_chk_init();
 800200c:	f7ff f91a 	bl	8001244 <task_chk_init>


	 SKprintf("task2 loop()\r\n");
 8002010:	4806      	ldr	r0, [pc, #24]	; (800202c <StartTask02+0x34>)
 8002012:	f7ff fc73 	bl	80018fc <SKprintf>
  /* Infinite loop */
  for(;;)
  {
	  task_stack_chk();
 8002016:	f7ff f9fb 	bl	8001410 <task_stack_chk>
	  debu_main();
 800201a:	f7fe facb 	bl	80005b4 <debu_main>

//	  user_main_loop();		// SK ADD
    osDelay(100);
 800201e:	2064      	movs	r0, #100	; 0x64
 8002020:	f003 fdbe 	bl	8005ba0 <osDelay>
	  task_stack_chk();
 8002024:	e7f7      	b.n	8002016 <StartTask02+0x1e>
 8002026:	bf00      	nop
 8002028:	08009d6c 	.word	0x08009d6c
 800202c:	08009d7c 	.word	0x08009d7c

08002030 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
__weak void StartTask03(void *argument)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	char c[2];

	SKprintf_uart1("===================\r\n");
 8002038:	480e      	ldr	r0, [pc, #56]	; (8002074 <StartTask03+0x44>)
 800203a:	f7ff fc17 	bl	800186c <SKprintf_uart1>
	SKprintf_uart1("=== UART1 START ===\r\n");
 800203e:	480e      	ldr	r0, [pc, #56]	; (8002078 <StartTask03+0x48>)
 8002040:	f7ff fc14 	bl	800186c <SKprintf_uart1>
	SKprintf_uart1("===================\r\n");
 8002044:	480b      	ldr	r0, [pc, #44]	; (8002074 <StartTask03+0x44>)
 8002046:	f7ff fc11 	bl	800186c <SKprintf_uart1>

	uart_Rcv_init(SK_UART1_RS485);
 800204a:	2000      	movs	r0, #0
 800204c:	f7ff fbd2 	bl	80017f4 <uart_Rcv_init>

	/* Infinite loop */

	for(;;)
	{
		c[0] = getch(SK_UART1_RS485);
 8002050:	2000      	movs	r0, #0
 8002052:	f7ff fc9b 	bl	800198c <getch>
 8002056:	4603      	mov	r3, r0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	733b      	strb	r3, [r7, #12]
		c[1] = '\0';
 800205c:	2300      	movs	r3, #0
 800205e:	737b      	strb	r3, [r7, #13]
		if( c[0] != 0 ){
 8002060:	7b3b      	ldrb	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0f4      	beq.n	8002050 <StartTask03+0x20>
			SKprintf_uart1(c);
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fbfe 	bl	800186c <SKprintf_uart1>
		c[0] = getch(SK_UART1_RS485);
 8002070:	e7ee      	b.n	8002050 <StartTask03+0x20>
 8002072:	bf00      	nop
 8002074:	08009d8c 	.word	0x08009d8c
 8002078:	08009da4 	.word	0x08009da4

0800207c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a04      	ldr	r2, [pc, #16]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d101      	bne.n	8002092 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800208e:	f000 fa91 	bl	80025b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40014400 	.word	0x40014400

080020a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a4:	b672      	cpsid	i
}
 80020a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a8:	e7fe      	b.n	80020a8 <Error_Handler+0x8>
	...

080020ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	607b      	str	r3, [r7, #4]
 80020b6:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_MspInit+0x54>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	4a11      	ldr	r2, [pc, #68]	; (8002100 <HAL_MspInit+0x54>)
 80020bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020c0:	6453      	str	r3, [r2, #68]	; 0x44
 80020c2:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <HAL_MspInit+0x54>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <HAL_MspInit+0x54>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	4a0a      	ldr	r2, [pc, #40]	; (8002100 <HAL_MspInit+0x54>)
 80020d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020dc:	6413      	str	r3, [r2, #64]	; 0x40
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <HAL_MspInit+0x54>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	603b      	str	r3, [r7, #0]
 80020e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	210f      	movs	r1, #15
 80020ee:	f06f 0001 	mvn.w	r0, #1
 80020f2:	f000 fb37 	bl	8002764 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40023800 	.word	0x40023800

08002104 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a10      	ldr	r2, [pc, #64]	; (8002164 <HAL_RTC_MspInit+0x60>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d119      	bne.n	800215a <HAL_RTC_MspInit+0x56>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002126:	2302      	movs	r3, #2
 8002128:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800212a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800212e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	4618      	mov	r0, r3
 8002136:	f001 fa53 	bl	80035e0 <HAL_RCCEx_PeriphCLKConfig>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002140:	f7ff ffae 	bl	80020a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <HAL_RTC_MspInit+0x64>)
 8002146:	2201      	movs	r2, #1
 8002148:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2105      	movs	r1, #5
 800214e:	2003      	movs	r0, #3
 8002150:	f000 fb08 	bl	8002764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002154:	2003      	movs	r0, #3
 8002156:	f000 fb21 	bl	800279c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800215a:	bf00      	nop
 800215c:	3720      	adds	r7, #32
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40002800 	.word	0x40002800
 8002168:	42470e3c 	.word	0x42470e3c

0800216c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1c      	ldr	r2, [pc, #112]	; (80021ec <HAL_TIM_Base_MspInit+0x80>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d116      	bne.n	80021ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002186:	4a1a      	ldr	r2, [pc, #104]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6453      	str	r3, [r2, #68]	; 0x44
 800218e:	4b18      	ldr	r3, [pc, #96]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	210f      	movs	r1, #15
 800219e:	2019      	movs	r0, #25
 80021a0:	f000 fae0 	bl	8002764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021a4:	2019      	movs	r0, #25
 80021a6:	f000 faf9 	bl	800279c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80021aa:	e01a      	b.n	80021e2 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b4:	d115      	bne.n	80021e2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	4a0c      	ldr	r2, [pc, #48]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6413      	str	r3, [r2, #64]	; 0x40
 80021c6:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <HAL_TIM_Base_MspInit+0x84>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2105      	movs	r1, #5
 80021d6:	201c      	movs	r0, #28
 80021d8:	f000 fac4 	bl	8002764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021dc:	201c      	movs	r0, #28
 80021de:	f000 fadd 	bl	800279c <HAL_NVIC_EnableIRQ>
}
 80021e2:	bf00      	nop
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40010000 	.word	0x40010000
 80021f0:	40023800 	.word	0x40023800

080021f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08c      	sub	sp, #48	; 0x30
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a3a      	ldr	r2, [pc, #232]	; (80022fc <HAL_UART_MspInit+0x108>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d135      	bne.n	8002282 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	61bb      	str	r3, [r7, #24]
 800221a:	4b39      	ldr	r3, [pc, #228]	; (8002300 <HAL_UART_MspInit+0x10c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a38      	ldr	r2, [pc, #224]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002220:	f043 0310 	orr.w	r3, r3, #16
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b36      	ldr	r3, [pc, #216]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	61bb      	str	r3, [r7, #24]
 8002230:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	4b32      	ldr	r3, [pc, #200]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a31      	ldr	r2, [pc, #196]	; (8002300 <HAL_UART_MspInit+0x10c>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b2f      	ldr	r3, [pc, #188]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800224e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002260:	2307      	movs	r3, #7
 8002262:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	4619      	mov	r1, r3
 800226a:	4826      	ldr	r0, [pc, #152]	; (8002304 <HAL_UART_MspInit+0x110>)
 800226c:	f000 fb36 	bl	80028dc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2105      	movs	r1, #5
 8002274:	2025      	movs	r0, #37	; 0x25
 8002276:	f000 fa75 	bl	8002764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800227a:	2025      	movs	r0, #37	; 0x25
 800227c:	f000 fa8e 	bl	800279c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002280:	e038      	b.n	80022f4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a20      	ldr	r2, [pc, #128]	; (8002308 <HAL_UART_MspInit+0x114>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d133      	bne.n	80022f4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800228c:	2300      	movs	r3, #0
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	4a1a      	ldr	r2, [pc, #104]	; (8002300 <HAL_UART_MspInit+0x10c>)
 8002296:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800229a:	6413      	str	r3, [r2, #64]	; 0x40
 800229c:	4b18      	ldr	r3, [pc, #96]	; (8002300 <HAL_UART_MspInit+0x10c>)
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b14      	ldr	r3, [pc, #80]	; (8002300 <HAL_UART_MspInit+0x10c>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	4a13      	ldr	r2, [pc, #76]	; (8002300 <HAL_UART_MspInit+0x10c>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6313      	str	r3, [r2, #48]	; 0x30
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_UART_MspInit+0x10c>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022c4:	230c      	movs	r3, #12
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022d4:	2307      	movs	r3, #7
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	4619      	mov	r1, r3
 80022de:	4809      	ldr	r0, [pc, #36]	; (8002304 <HAL_UART_MspInit+0x110>)
 80022e0:	f000 fafc 	bl	80028dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2105      	movs	r1, #5
 80022e8:	2026      	movs	r0, #38	; 0x26
 80022ea:	f000 fa3b 	bl	8002764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022ee:	2026      	movs	r0, #38	; 0x26
 80022f0:	f000 fa54 	bl	800279c <HAL_NVIC_EnableIRQ>
}
 80022f4:	bf00      	nop
 80022f6:	3730      	adds	r7, #48	; 0x30
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40011000 	.word	0x40011000
 8002300:	40023800 	.word	0x40023800
 8002304:	40020000 	.word	0x40020000
 8002308:	40004400 	.word	0x40004400

0800230c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08c      	sub	sp, #48	; 0x30
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	4b2e      	ldr	r3, [pc, #184]	; (80023dc <HAL_InitTick+0xd0>)
 8002322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002324:	4a2d      	ldr	r2, [pc, #180]	; (80023dc <HAL_InitTick+0xd0>)
 8002326:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800232a:	6453      	str	r3, [r2, #68]	; 0x44
 800232c:	4b2b      	ldr	r3, [pc, #172]	; (80023dc <HAL_InitTick+0xd0>)
 800232e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002334:	60bb      	str	r3, [r7, #8]
 8002336:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002338:	f107 020c 	add.w	r2, r7, #12
 800233c:	f107 0310 	add.w	r3, r7, #16
 8002340:	4611      	mov	r1, r2
 8002342:	4618      	mov	r0, r3
 8002344:	f001 f91a 	bl	800357c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002348:	f001 f904 	bl	8003554 <HAL_RCC_GetPCLK2Freq>
 800234c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800234e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002350:	4a23      	ldr	r2, [pc, #140]	; (80023e0 <HAL_InitTick+0xd4>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0c9b      	lsrs	r3, r3, #18
 8002358:	3b01      	subs	r3, #1
 800235a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 800235c:	4b21      	ldr	r3, [pc, #132]	; (80023e4 <HAL_InitTick+0xd8>)
 800235e:	4a22      	ldr	r2, [pc, #136]	; (80023e8 <HAL_InitTick+0xdc>)
 8002360:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8002362:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <HAL_InitTick+0xd8>)
 8002364:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002368:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800236a:	4a1e      	ldr	r2, [pc, #120]	; (80023e4 <HAL_InitTick+0xd8>)
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8002370:	4b1c      	ldr	r3, [pc, #112]	; (80023e4 <HAL_InitTick+0xd8>)
 8002372:	2200      	movs	r2, #0
 8002374:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002376:	4b1b      	ldr	r3, [pc, #108]	; (80023e4 <HAL_InitTick+0xd8>)
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <HAL_InitTick+0xd8>)
 800237e:	2200      	movs	r2, #0
 8002380:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8002382:	4818      	ldr	r0, [pc, #96]	; (80023e4 <HAL_InitTick+0xd8>)
 8002384:	f001 fe2e 	bl	8003fe4 <HAL_TIM_Base_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800238e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002392:	2b00      	cmp	r3, #0
 8002394:	d11b      	bne.n	80023ce <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8002396:	4813      	ldr	r0, [pc, #76]	; (80023e4 <HAL_InitTick+0xd8>)
 8002398:	f001 fe74 	bl	8004084 <HAL_TIM_Base_Start_IT>
 800239c:	4603      	mov	r3, r0
 800239e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80023a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d111      	bne.n	80023ce <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80023aa:	2019      	movs	r0, #25
 80023ac:	f000 f9f6 	bl	800279c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b0f      	cmp	r3, #15
 80023b4:	d808      	bhi.n	80023c8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80023b6:	2200      	movs	r2, #0
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	2019      	movs	r0, #25
 80023bc:	f000 f9d2 	bl	8002764 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023c0:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <HAL_InitTick+0xe0>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	e002      	b.n	80023ce <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80023ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3730      	adds	r7, #48	; 0x30
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	431bde83 	.word	0x431bde83
 80023e4:	20001bf8 	.word	0x20001bf8
 80023e8:	40014400 	.word	0x40014400
 80023ec:	20000004 	.word	0x20000004

080023f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023f4:	e7fe      	b.n	80023f4 <NMI_Handler+0x4>

080023f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023fa:	e7fe      	b.n	80023fa <HardFault_Handler+0x4>

080023fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002400:	e7fe      	b.n	8002400 <MemManage_Handler+0x4>

08002402 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002406:	e7fe      	b.n	8002406 <BusFault_Handler+0x4>

08002408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800240c:	e7fe      	b.n	800240c <UsageFault_Handler+0x4>

0800240e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800240e:	b480      	push	{r7}
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002420:	4802      	ldr	r0, [pc, #8]	; (800242c <RTC_WKUP_IRQHandler+0x10>)
 8002422:	f001 fd89 	bl	8003f38 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// SK ADD
  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20001aa8 	.word	0x20001aa8

08002430 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002434:	4803      	ldr	r0, [pc, #12]	; (8002444 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002436:	f001 fe87 	bl	8004148 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800243a:	4803      	ldr	r0, [pc, #12]	; (8002448 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800243c:	f001 fe84 	bl	8004148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
//  usr_isr_tim1_up();	// SK ADD
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// SK ADD
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20001ac8 	.word	0x20001ac8
 8002448:	20001bf8 	.word	0x20001bf8

0800244c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002450:	4803      	ldr	r0, [pc, #12]	; (8002460 <TIM2_IRQHandler+0x14>)
 8002452:	f001 fe79 	bl	8004148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  usr_isr_tim1_up();	// SK ADD
 8002456:	f7fe fe11 	bl	800107c <usr_isr_tim1_up>

  /* USER CODE END TIM2_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20001b10 	.word	0x20001b10

08002464 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <USART1_IRQHandler+0x10>)
 800246a:	f002 fb11 	bl	8004a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20001b58 	.word	0x20001b58

08002478 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800247c:	4802      	ldr	r0, [pc, #8]	; (8002488 <USART2_IRQHandler+0x10>)
 800247e:	f002 fb07 	bl	8004a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20001b9c 	.word	0x20001b9c

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	; (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f006 f88e 	bl	80085dc <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	220c      	movs	r2, #12
 80024c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20018000 	.word	0x20018000
 80024ec:	00000400 	.word	0x00000400
 80024f0:	20001c40 	.word	0x20001c40
 80024f4:	200065a8 	.word	0x200065a8

080024f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024fc:	4b06      	ldr	r3, [pc, #24]	; (8002518 <SystemInit+0x20>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	4a05      	ldr	r2, [pc, #20]	; (8002518 <SystemInit+0x20>)
 8002504:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002508:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800251c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002554 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002520:	480d      	ldr	r0, [pc, #52]	; (8002558 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002522:	490e      	ldr	r1, [pc, #56]	; (800255c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002524:	4a0e      	ldr	r2, [pc, #56]	; (8002560 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002528:	e002      	b.n	8002530 <LoopCopyDataInit>

0800252a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800252a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800252c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800252e:	3304      	adds	r3, #4

08002530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002534:	d3f9      	bcc.n	800252a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002536:	4a0b      	ldr	r2, [pc, #44]	; (8002564 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002538:	4c0b      	ldr	r4, [pc, #44]	; (8002568 <LoopFillZerobss+0x26>)
  movs r3, #0
 800253a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800253c:	e001      	b.n	8002542 <LoopFillZerobss>

0800253e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800253e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002540:	3204      	adds	r2, #4

08002542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002544:	d3fb      	bcc.n	800253e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002546:	f7ff ffd7 	bl	80024f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800254a:	f006 f84d 	bl	80085e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800254e:	f7ff fa51 	bl	80019f4 <main>
  bx  lr    
 8002552:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002554:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800255c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002560:	0800a36c 	.word	0x0800a36c
  ldr r2, =_sbss
 8002564:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002568:	200065a8 	.word	0x200065a8

0800256c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800256c:	e7fe      	b.n	800256c <ADC_IRQHandler>
	...

08002570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002574:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <HAL_Init+0x40>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0d      	ldr	r2, [pc, #52]	; (80025b0 <HAL_Init+0x40>)
 800257a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800257e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_Init+0x40>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a0a      	ldr	r2, [pc, #40]	; (80025b0 <HAL_Init+0x40>)
 8002586:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800258a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800258c:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <HAL_Init+0x40>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a07      	ldr	r2, [pc, #28]	; (80025b0 <HAL_Init+0x40>)
 8002592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002598:	2003      	movs	r0, #3
 800259a:	f000 f8d8 	bl	800274e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800259e:	200f      	movs	r0, #15
 80025a0:	f7ff feb4 	bl	800230c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025a4:	f7ff fd82 	bl	80020ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40023c00 	.word	0x40023c00

080025b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_IncTick+0x20>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <HAL_IncTick+0x24>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4413      	add	r3, r2
 80025c4:	4a04      	ldr	r2, [pc, #16]	; (80025d8 <HAL_IncTick+0x24>)
 80025c6:	6013      	str	r3, [r2, #0]
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000008 	.word	0x20000008
 80025d8:	20001c44 	.word	0x20001c44

080025dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return uwTick;
 80025e0:	4b03      	ldr	r3, [pc, #12]	; (80025f0 <HAL_GetTick+0x14>)
 80025e2:	681b      	ldr	r3, [r3, #0]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20001c44 	.word	0x20001c44

080025f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <__NVIC_SetPriorityGrouping+0x44>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002610:	4013      	ands	r3, r2
 8002612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800261c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002626:	4a04      	ldr	r2, [pc, #16]	; (8002638 <__NVIC_SetPriorityGrouping+0x44>)
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	60d3      	str	r3, [r2, #12]
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002640:	4b04      	ldr	r3, [pc, #16]	; (8002654 <__NVIC_GetPriorityGrouping+0x18>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	0a1b      	lsrs	r3, r3, #8
 8002646:	f003 0307 	and.w	r3, r3, #7
}
 800264a:	4618      	mov	r0, r3
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db0b      	blt.n	8002682 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	f003 021f 	and.w	r2, r3, #31
 8002670:	4907      	ldr	r1, [pc, #28]	; (8002690 <__NVIC_EnableIRQ+0x38>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	2001      	movs	r0, #1
 800267a:	fa00 f202 	lsl.w	r2, r0, r2
 800267e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	e000e100 	.word	0xe000e100

08002694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	6039      	str	r1, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	db0a      	blt.n	80026be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	490c      	ldr	r1, [pc, #48]	; (80026e0 <__NVIC_SetPriority+0x4c>)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	0112      	lsls	r2, r2, #4
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	440b      	add	r3, r1
 80026b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026bc:	e00a      	b.n	80026d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	4908      	ldr	r1, [pc, #32]	; (80026e4 <__NVIC_SetPriority+0x50>)
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	3b04      	subs	r3, #4
 80026cc:	0112      	lsls	r2, r2, #4
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	440b      	add	r3, r1
 80026d2:	761a      	strb	r2, [r3, #24]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000e100 	.word	0xe000e100
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	; 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f1c3 0307 	rsb	r3, r3, #7
 8002702:	2b04      	cmp	r3, #4
 8002704:	bf28      	it	cs
 8002706:	2304      	movcs	r3, #4
 8002708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3304      	adds	r3, #4
 800270e:	2b06      	cmp	r3, #6
 8002710:	d902      	bls.n	8002718 <NVIC_EncodePriority+0x30>
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	3b03      	subs	r3, #3
 8002716:	e000      	b.n	800271a <NVIC_EncodePriority+0x32>
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	f04f 32ff 	mov.w	r2, #4294967295
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43da      	mvns	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	401a      	ands	r2, r3
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002730:	f04f 31ff 	mov.w	r1, #4294967295
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	fa01 f303 	lsl.w	r3, r1, r3
 800273a:	43d9      	mvns	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002740:	4313      	orrs	r3, r2
         );
}
 8002742:	4618      	mov	r0, r3
 8002744:	3724      	adds	r7, #36	; 0x24
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ff4c 	bl	80025f4 <__NVIC_SetPriorityGrouping>
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
 8002770:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002776:	f7ff ff61 	bl	800263c <__NVIC_GetPriorityGrouping>
 800277a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	6978      	ldr	r0, [r7, #20]
 8002782:	f7ff ffb1 	bl	80026e8 <NVIC_EncodePriority>
 8002786:	4602      	mov	r2, r0
 8002788:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278c:	4611      	mov	r1, r2
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff ff80 	bl	8002694 <__NVIC_SetPriority>
}
 8002794:	bf00      	nop
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff54 	bl	8002658 <__NVIC_EnableIRQ>
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027c6:	f7ff ff09 	bl	80025dc <HAL_GetTick>
 80027ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d008      	beq.n	80027ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2280      	movs	r2, #128	; 0x80
 80027dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e052      	b.n	8002890 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0216 	bic.w	r2, r2, #22
 80027f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	695a      	ldr	r2, [r3, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002808:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d103      	bne.n	800281a <HAL_DMA_Abort+0x62>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002816:	2b00      	cmp	r3, #0
 8002818:	d007      	beq.n	800282a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0208 	bic.w	r2, r2, #8
 8002828:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0201 	bic.w	r2, r2, #1
 8002838:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800283a:	e013      	b.n	8002864 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800283c:	f7ff fece 	bl	80025dc <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b05      	cmp	r3, #5
 8002848:	d90c      	bls.n	8002864 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2220      	movs	r2, #32
 800284e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2203      	movs	r2, #3
 8002854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e015      	b.n	8002890 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1e4      	bne.n	800283c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002876:	223f      	movs	r2, #63	; 0x3f
 8002878:	409a      	lsls	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d004      	beq.n	80028b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2280      	movs	r2, #128	; 0x80
 80028b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e00c      	b.n	80028d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2205      	movs	r2, #5
 80028ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028dc:	b480      	push	{r7}
 80028de:	b089      	sub	sp, #36	; 0x24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	e159      	b.n	8002bac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f8:	2201      	movs	r2, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	429a      	cmp	r2, r3
 8002912:	f040 8148 	bne.w	8002ba6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d005      	beq.n	800292e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800292a:	2b02      	cmp	r3, #2
 800292c:	d130      	bne.n	8002990 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	2203      	movs	r2, #3
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4013      	ands	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002964:	2201      	movs	r2, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 0201 	and.w	r2, r3, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d017      	beq.n	80029cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d123      	bne.n	8002a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	08da      	lsrs	r2, r3, #3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3208      	adds	r2, #8
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	220f      	movs	r2, #15
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4013      	ands	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	69b9      	ldr	r1, [r7, #24]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80a2 	beq.w	8002ba6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	4b57      	ldr	r3, [pc, #348]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6a:	4a56      	ldr	r2, [pc, #344]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a70:	6453      	str	r3, [r2, #68]	; 0x44
 8002a72:	4b54      	ldr	r3, [pc, #336]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7e:	4a52      	ldr	r2, [pc, #328]	; (8002bc8 <HAL_GPIO_Init+0x2ec>)
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a49      	ldr	r2, [pc, #292]	; (8002bcc <HAL_GPIO_Init+0x2f0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d019      	beq.n	8002ade <HAL_GPIO_Init+0x202>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a48      	ldr	r2, [pc, #288]	; (8002bd0 <HAL_GPIO_Init+0x2f4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d013      	beq.n	8002ada <HAL_GPIO_Init+0x1fe>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a47      	ldr	r2, [pc, #284]	; (8002bd4 <HAL_GPIO_Init+0x2f8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00d      	beq.n	8002ad6 <HAL_GPIO_Init+0x1fa>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a46      	ldr	r2, [pc, #280]	; (8002bd8 <HAL_GPIO_Init+0x2fc>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d007      	beq.n	8002ad2 <HAL_GPIO_Init+0x1f6>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a45      	ldr	r2, [pc, #276]	; (8002bdc <HAL_GPIO_Init+0x300>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d101      	bne.n	8002ace <HAL_GPIO_Init+0x1f2>
 8002aca:	2304      	movs	r3, #4
 8002acc:	e008      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ace:	2307      	movs	r3, #7
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e004      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	f002 0203 	and.w	r2, r2, #3
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	4093      	lsls	r3, r2
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002af0:	4935      	ldr	r1, [pc, #212]	; (8002bc8 <HAL_GPIO_Init+0x2ec>)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	089b      	lsrs	r3, r3, #2
 8002af6:	3302      	adds	r3, #2
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afe:	4b38      	ldr	r3, [pc, #224]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b22:	4a2f      	ldr	r2, [pc, #188]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b28:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	4013      	ands	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b4c:	4a24      	ldr	r2, [pc, #144]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b52:	4b23      	ldr	r3, [pc, #140]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b76:	4a1a      	ldr	r2, [pc, #104]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ba0:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	f67f aea2 	bls.w	80028f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40013800 	.word	0x40013800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	40020400 	.word	0x40020400
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020c00 	.word	0x40020c00
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40013c00 	.word	0x40013c00

08002be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf4:	787b      	ldrb	r3, [r7, #1]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfa:	887a      	ldrh	r2, [r7, #2]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c00:	e003      	b.n	8002c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c02:	887b      	ldrh	r3, [r7, #2]
 8002c04:	041a      	lsls	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	619a      	str	r2, [r3, #24]
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c28:	887a      	ldrh	r2, [r7, #2]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	041a      	lsls	r2, r3, #16
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	43d9      	mvns	r1, r3
 8002c34:	887b      	ldrh	r3, [r7, #2]
 8002c36:	400b      	ands	r3, r1
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	619a      	str	r2, [r3, #24]
}
 8002c3e:	bf00      	nop
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e267      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d075      	beq.n	8002d56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c6a:	4b88      	ldr	r3, [pc, #544]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d00c      	beq.n	8002c90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c76:	4b85      	ldr	r3, [pc, #532]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c7e:	2b08      	cmp	r3, #8
 8002c80:	d112      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c82:	4b82      	ldr	r3, [pc, #520]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c8e:	d10b      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c90:	4b7e      	ldr	r3, [pc, #504]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d05b      	beq.n	8002d54 <HAL_RCC_OscConfig+0x108>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d157      	bne.n	8002d54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e242      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cb0:	d106      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x74>
 8002cb2:	4b76      	ldr	r3, [pc, #472]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a75      	ldr	r2, [pc, #468]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	e01d      	b.n	8002cfc <HAL_RCC_OscConfig+0xb0>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cc8:	d10c      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x98>
 8002cca:	4b70      	ldr	r3, [pc, #448]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a6f      	ldr	r2, [pc, #444]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	4b6d      	ldr	r3, [pc, #436]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a6c      	ldr	r2, [pc, #432]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e00b      	b.n	8002cfc <HAL_RCC_OscConfig+0xb0>
 8002ce4:	4b69      	ldr	r3, [pc, #420]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a68      	ldr	r2, [pc, #416]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	4b66      	ldr	r3, [pc, #408]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a65      	ldr	r2, [pc, #404]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d013      	beq.n	8002d2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7ff fc6a 	bl	80025dc <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7ff fc66 	bl	80025dc <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b64      	cmp	r3, #100	; 0x64
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e207      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1e:	4b5b      	ldr	r3, [pc, #364]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0xc0>
 8002d2a:	e014      	b.n	8002d56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2c:	f7ff fc56 	bl	80025dc <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d34:	f7ff fc52 	bl	80025dc <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b64      	cmp	r3, #100	; 0x64
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1f3      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d46:	4b51      	ldr	r3, [pc, #324]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0xe8>
 8002d52:	e000      	b.n	8002d56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d063      	beq.n	8002e2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d62:	4b4a      	ldr	r3, [pc, #296]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d6e:	4b47      	ldr	r3, [pc, #284]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d11c      	bne.n	8002db4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d7a:	4b44      	ldr	r3, [pc, #272]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d86:	4b41      	ldr	r3, [pc, #260]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_RCC_OscConfig+0x152>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e1c7      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4937      	ldr	r1, [pc, #220]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db2:	e03a      	b.n	8002e2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d020      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dbc:	4b34      	ldr	r3, [pc, #208]	; (8002e90 <HAL_RCC_OscConfig+0x244>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7ff fc0b 	bl	80025dc <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dca:	f7ff fc07 	bl	80025dc <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e1a8      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ddc:	4b2b      	ldr	r3, [pc, #172]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de8:	4b28      	ldr	r3, [pc, #160]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4925      	ldr	r1, [pc, #148]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	e015      	b.n	8002e2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfe:	4b24      	ldr	r3, [pc, #144]	; (8002e90 <HAL_RCC_OscConfig+0x244>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7ff fbea 	bl	80025dc <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e0c:	f7ff fbe6 	bl	80025dc <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e187      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d036      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d016      	beq.n	8002e6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <HAL_RCC_OscConfig+0x248>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e44:	f7ff fbca 	bl	80025dc <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7ff fbc6 	bl	80025dc <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e167      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5e:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x200>
 8002e6a:	e01b      	b.n	8002ea4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <HAL_RCC_OscConfig+0x248>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e72:	f7ff fbb3 	bl	80025dc <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e78:	e00e      	b.n	8002e98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e7a:	f7ff fbaf 	bl	80025dc <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d907      	bls.n	8002e98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e150      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	42470000 	.word	0x42470000
 8002e94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e98:	4b88      	ldr	r3, [pc, #544]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1ea      	bne.n	8002e7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8097 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb6:	4b81      	ldr	r3, [pc, #516]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10f      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	4b7d      	ldr	r3, [pc, #500]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	4a7c      	ldr	r2, [pc, #496]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed2:	4b7a      	ldr	r3, [pc, #488]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee2:	4b77      	ldr	r3, [pc, #476]	; (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d118      	bne.n	8002f20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eee:	4b74      	ldr	r3, [pc, #464]	; (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a73      	ldr	r2, [pc, #460]	; (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002efa:	f7ff fb6f 	bl	80025dc <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f02:	f7ff fb6b 	bl	80025dc <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e10c      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f14:	4b6a      	ldr	r3, [pc, #424]	; (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d0f0      	beq.n	8002f02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d106      	bne.n	8002f36 <HAL_RCC_OscConfig+0x2ea>
 8002f28:	4b64      	ldr	r3, [pc, #400]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2c:	4a63      	ldr	r2, [pc, #396]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	6713      	str	r3, [r2, #112]	; 0x70
 8002f34:	e01c      	b.n	8002f70 <HAL_RCC_OscConfig+0x324>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b05      	cmp	r3, #5
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x30c>
 8002f3e:	4b5f      	ldr	r3, [pc, #380]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f42:	4a5e      	ldr	r2, [pc, #376]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f44:	f043 0304 	orr.w	r3, r3, #4
 8002f48:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4a:	4b5c      	ldr	r3, [pc, #368]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4e:	4a5b      	ldr	r2, [pc, #364]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6713      	str	r3, [r2, #112]	; 0x70
 8002f56:	e00b      	b.n	8002f70 <HAL_RCC_OscConfig+0x324>
 8002f58:	4b58      	ldr	r3, [pc, #352]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5c:	4a57      	ldr	r2, [pc, #348]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6713      	str	r3, [r2, #112]	; 0x70
 8002f64:	4b55      	ldr	r3, [pc, #340]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	4a54      	ldr	r2, [pc, #336]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f6a:	f023 0304 	bic.w	r3, r3, #4
 8002f6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7ff fb30 	bl	80025dc <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7e:	e00a      	b.n	8002f96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f80:	f7ff fb2c 	bl	80025dc <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e0cb      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f96:	4b49      	ldr	r3, [pc, #292]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0ee      	beq.n	8002f80 <HAL_RCC_OscConfig+0x334>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa4:	f7ff fb1a 	bl	80025dc <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fac:	f7ff fb16 	bl	80025dc <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e0b5      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc2:	4b3e      	ldr	r3, [pc, #248]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1ee      	bne.n	8002fac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d105      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd4:	4b39      	ldr	r3, [pc, #228]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	4a38      	ldr	r2, [pc, #224]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80a1 	beq.w	800312c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d05c      	beq.n	80030b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d141      	bne.n	8003082 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffe:	4b31      	ldr	r3, [pc, #196]	; (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7ff faea 	bl	80025dc <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800300c:	f7ff fae6 	bl	80025dc <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e087      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	4b27      	ldr	r3, [pc, #156]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69da      	ldr	r2, [r3, #28]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	019b      	lsls	r3, r3, #6
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	3b01      	subs	r3, #1
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	491b      	ldr	r1, [pc, #108]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8003050:	4313      	orrs	r3, r2
 8003052:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305a:	f7ff fabf 	bl	80025dc <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003062:	f7ff fabb 	bl	80025dc <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e05c      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003074:	4b11      	ldr	r3, [pc, #68]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0f0      	beq.n	8003062 <HAL_RCC_OscConfig+0x416>
 8003080:	e054      	b.n	800312c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7ff faa8 	bl	80025dc <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003090:	f7ff faa4 	bl	80025dc <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e045      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030a2:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_RCC_OscConfig+0x470>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x444>
 80030ae:	e03d      	b.n	800312c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d107      	bne.n	80030c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e038      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
 80030bc:	40023800 	.word	0x40023800
 80030c0:	40007000 	.word	0x40007000
 80030c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030c8:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <HAL_RCC_OscConfig+0x4ec>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d028      	beq.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d121      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d11a      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030f8:	4013      	ands	r3, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003100:	4293      	cmp	r3, r2
 8003102:	d111      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310e:	085b      	lsrs	r3, r3, #1
 8003110:	3b01      	subs	r3, #1
 8003112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003114:	429a      	cmp	r2, r3
 8003116:	d107      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800

0800313c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e0cc      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003150:	4b68      	ldr	r3, [pc, #416]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d90c      	bls.n	8003178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315e:	4b65      	ldr	r3, [pc, #404]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003166:	4b63      	ldr	r3, [pc, #396]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d001      	beq.n	8003178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0b8      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d020      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d005      	beq.n	800319c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003190:	4b59      	ldr	r3, [pc, #356]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	4a58      	ldr	r2, [pc, #352]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800319a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a8:	4b53      	ldr	r3, [pc, #332]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	4a52      	ldr	r2, [pc, #328]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b4:	4b50      	ldr	r3, [pc, #320]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	494d      	ldr	r1, [pc, #308]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d044      	beq.n	800325c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d107      	bne.n	80031ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031da:	4b47      	ldr	r3, [pc, #284]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d119      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e07f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d003      	beq.n	80031fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d107      	bne.n	800320a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031fa:	4b3f      	ldr	r3, [pc, #252]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e06f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800320a:	4b3b      	ldr	r3, [pc, #236]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e067      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800321a:	4b37      	ldr	r3, [pc, #220]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f023 0203 	bic.w	r2, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4934      	ldr	r1, [pc, #208]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800322c:	f7ff f9d6 	bl	80025dc <HAL_GetTick>
 8003230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003232:	e00a      	b.n	800324a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003234:	f7ff f9d2 	bl	80025dc <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003242:	4293      	cmp	r3, r2
 8003244:	d901      	bls.n	800324a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e04f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324a:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 020c 	and.w	r2, r3, #12
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	429a      	cmp	r2, r3
 800325a:	d1eb      	bne.n	8003234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800325c:	4b25      	ldr	r3, [pc, #148]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d20c      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326a:	4b22      	ldr	r3, [pc, #136]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b20      	ldr	r3, [pc, #128]	; (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e032      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	d008      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003290:	4b19      	ldr	r3, [pc, #100]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4916      	ldr	r1, [pc, #88]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ae:	4b12      	ldr	r3, [pc, #72]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	490e      	ldr	r1, [pc, #56]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032c2:	f000 f821 	bl	8003308 <HAL_RCC_GetSysClockFreq>
 80032c6:	4602      	mov	r2, r0
 80032c8:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	490a      	ldr	r1, [pc, #40]	; (80032fc <HAL_RCC_ClockConfig+0x1c0>)
 80032d4:	5ccb      	ldrb	r3, [r1, r3]
 80032d6:	fa22 f303 	lsr.w	r3, r2, r3
 80032da:	4a09      	ldr	r2, [pc, #36]	; (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 80032dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032de:	4b09      	ldr	r3, [pc, #36]	; (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff f812 	bl	800230c <HAL_InitTick>

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40023c00 	.word	0x40023c00
 80032f8:	40023800 	.word	0x40023800
 80032fc:	0800a194 	.word	0x0800a194
 8003300:	20000000 	.word	0x20000000
 8003304:	20000004 	.word	0x20000004

08003308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800330c:	b094      	sub	sp, #80	; 0x50
 800330e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	647b      	str	r3, [r7, #68]	; 0x44
 8003314:	2300      	movs	r3, #0
 8003316:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003318:	2300      	movs	r3, #0
 800331a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003320:	4b79      	ldr	r3, [pc, #484]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b08      	cmp	r3, #8
 800332a:	d00d      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x40>
 800332c:	2b08      	cmp	r3, #8
 800332e:	f200 80e1 	bhi.w	80034f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d002      	beq.n	800333c <HAL_RCC_GetSysClockFreq+0x34>
 8003336:	2b04      	cmp	r3, #4
 8003338:	d003      	beq.n	8003342 <HAL_RCC_GetSysClockFreq+0x3a>
 800333a:	e0db      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800333c:	4b73      	ldr	r3, [pc, #460]	; (800350c <HAL_RCC_GetSysClockFreq+0x204>)
 800333e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003340:	e0db      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003342:	4b73      	ldr	r3, [pc, #460]	; (8003510 <HAL_RCC_GetSysClockFreq+0x208>)
 8003344:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003346:	e0d8      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003348:	4b6f      	ldr	r3, [pc, #444]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003350:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003352:	4b6d      	ldr	r3, [pc, #436]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d063      	beq.n	8003426 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800335e:	4b6a      	ldr	r3, [pc, #424]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	099b      	lsrs	r3, r3, #6
 8003364:	2200      	movs	r2, #0
 8003366:	63bb      	str	r3, [r7, #56]	; 0x38
 8003368:	63fa      	str	r2, [r7, #60]	; 0x3c
 800336a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003370:	633b      	str	r3, [r7, #48]	; 0x30
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	; 0x34
 8003376:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800337a:	4622      	mov	r2, r4
 800337c:	462b      	mov	r3, r5
 800337e:	f04f 0000 	mov.w	r0, #0
 8003382:	f04f 0100 	mov.w	r1, #0
 8003386:	0159      	lsls	r1, r3, #5
 8003388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800338c:	0150      	lsls	r0, r2, #5
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4621      	mov	r1, r4
 8003394:	1a51      	subs	r1, r2, r1
 8003396:	6139      	str	r1, [r7, #16]
 8003398:	4629      	mov	r1, r5
 800339a:	eb63 0301 	sbc.w	r3, r3, r1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033ac:	4659      	mov	r1, fp
 80033ae:	018b      	lsls	r3, r1, #6
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b6:	4651      	mov	r1, sl
 80033b8:	018a      	lsls	r2, r1, #6
 80033ba:	4651      	mov	r1, sl
 80033bc:	ebb2 0801 	subs.w	r8, r2, r1
 80033c0:	4659      	mov	r1, fp
 80033c2:	eb63 0901 	sbc.w	r9, r3, r1
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033da:	4690      	mov	r8, r2
 80033dc:	4699      	mov	r9, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	eb18 0303 	adds.w	r3, r8, r3
 80033e4:	60bb      	str	r3, [r7, #8]
 80033e6:	462b      	mov	r3, r5
 80033e8:	eb49 0303 	adc.w	r3, r9, r3
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033fa:	4629      	mov	r1, r5
 80033fc:	024b      	lsls	r3, r1, #9
 80033fe:	4621      	mov	r1, r4
 8003400:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003404:	4621      	mov	r1, r4
 8003406:	024a      	lsls	r2, r1, #9
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800340e:	2200      	movs	r2, #0
 8003410:	62bb      	str	r3, [r7, #40]	; 0x28
 8003412:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003414:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003418:	f7fc ff4a 	bl	80002b0 <__aeabi_uldivmod>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4613      	mov	r3, r2
 8003422:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003424:	e058      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003426:	4b38      	ldr	r3, [pc, #224]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	099b      	lsrs	r3, r3, #6
 800342c:	2200      	movs	r2, #0
 800342e:	4618      	mov	r0, r3
 8003430:	4611      	mov	r1, r2
 8003432:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003436:	623b      	str	r3, [r7, #32]
 8003438:	2300      	movs	r3, #0
 800343a:	627b      	str	r3, [r7, #36]	; 0x24
 800343c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003440:	4642      	mov	r2, r8
 8003442:	464b      	mov	r3, r9
 8003444:	f04f 0000 	mov.w	r0, #0
 8003448:	f04f 0100 	mov.w	r1, #0
 800344c:	0159      	lsls	r1, r3, #5
 800344e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003452:	0150      	lsls	r0, r2, #5
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	4641      	mov	r1, r8
 800345a:	ebb2 0a01 	subs.w	sl, r2, r1
 800345e:	4649      	mov	r1, r9
 8003460:	eb63 0b01 	sbc.w	fp, r3, r1
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	f04f 0300 	mov.w	r3, #0
 800346c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003470:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003474:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003478:	ebb2 040a 	subs.w	r4, r2, sl
 800347c:	eb63 050b 	sbc.w	r5, r3, fp
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	00eb      	lsls	r3, r5, #3
 800348a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800348e:	00e2      	lsls	r2, r4, #3
 8003490:	4614      	mov	r4, r2
 8003492:	461d      	mov	r5, r3
 8003494:	4643      	mov	r3, r8
 8003496:	18e3      	adds	r3, r4, r3
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	464b      	mov	r3, r9
 800349c:	eb45 0303 	adc.w	r3, r5, r3
 80034a0:	607b      	str	r3, [r7, #4]
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ae:	4629      	mov	r1, r5
 80034b0:	028b      	lsls	r3, r1, #10
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034b8:	4621      	mov	r1, r4
 80034ba:	028a      	lsls	r2, r1, #10
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c2:	2200      	movs	r2, #0
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	61fa      	str	r2, [r7, #28]
 80034c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034cc:	f7fc fef0 	bl	80002b0 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4613      	mov	r3, r2
 80034d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	3301      	adds	r3, #1
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80034e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034f2:	e002      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <HAL_RCC_GetSysClockFreq+0x204>)
 80034f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3750      	adds	r7, #80	; 0x50
 8003500:	46bd      	mov	sp, r7
 8003502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	00f42400 	.word	0x00f42400
 8003510:	007a1200 	.word	0x007a1200

08003514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003518:	4b03      	ldr	r3, [pc, #12]	; (8003528 <HAL_RCC_GetHCLKFreq+0x14>)
 800351a:	681b      	ldr	r3, [r3, #0]
}
 800351c:	4618      	mov	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	20000000 	.word	0x20000000

0800352c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003530:	f7ff fff0 	bl	8003514 <HAL_RCC_GetHCLKFreq>
 8003534:	4602      	mov	r2, r0
 8003536:	4b05      	ldr	r3, [pc, #20]	; (800354c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	0a9b      	lsrs	r3, r3, #10
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	4903      	ldr	r1, [pc, #12]	; (8003550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003542:	5ccb      	ldrb	r3, [r1, r3]
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800
 8003550:	0800a1a4 	.word	0x0800a1a4

08003554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003558:	f7ff ffdc 	bl	8003514 <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	0b5b      	lsrs	r3, r3, #13
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4903      	ldr	r1, [pc, #12]	; (8003578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40023800 	.word	0x40023800
 8003578:	0800a1a4 	.word	0x0800a1a4

0800357c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	220f      	movs	r2, #15
 800358a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800358c:	4b12      	ldr	r3, [pc, #72]	; (80035d8 <HAL_RCC_GetClockConfig+0x5c>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 0203 	and.w	r2, r3, #3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003598:	4b0f      	ldr	r3, [pc, #60]	; (80035d8 <HAL_RCC_GetClockConfig+0x5c>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80035a4:	4b0c      	ldr	r3, [pc, #48]	; (80035d8 <HAL_RCC_GetClockConfig+0x5c>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80035b0:	4b09      	ldr	r3, [pc, #36]	; (80035d8 <HAL_RCC_GetClockConfig+0x5c>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	08db      	lsrs	r3, r3, #3
 80035b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80035be:	4b07      	ldr	r3, [pc, #28]	; (80035dc <HAL_RCC_GetClockConfig+0x60>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0207 	and.w	r2, r3, #7
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	601a      	str	r2, [r3, #0]
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40023c00 	.word	0x40023c00

080035e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035e8:	2300      	movs	r3, #0
 80035ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003604:	2b00      	cmp	r3, #0
 8003606:	d035      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003608:	4b67      	ldr	r3, [pc, #412]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800360e:	f7fe ffe5 	bl	80025dc <HAL_GetTick>
 8003612:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003614:	e008      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003616:	f7fe ffe1 	bl	80025dc <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e0ba      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003628:	4b60      	ldr	r3, [pc, #384]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f0      	bne.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	019a      	lsls	r2, r3, #6
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	071b      	lsls	r3, r3, #28
 8003640:	495a      	ldr	r1, [pc, #360]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003648:	4b57      	ldr	r3, [pc, #348]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800364a:	2201      	movs	r2, #1
 800364c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800364e:	f7fe ffc5 	bl	80025dc <HAL_GetTick>
 8003652:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003656:	f7fe ffc1 	bl	80025dc <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e09a      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003668:	4b50      	ldr	r3, [pc, #320]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 8083 	beq.w	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	4b49      	ldr	r3, [pc, #292]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	4a48      	ldr	r2, [pc, #288]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800368c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003690:	6413      	str	r3, [r2, #64]	; 0x40
 8003692:	4b46      	ldr	r3, [pc, #280]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800369e:	4b44      	ldr	r3, [pc, #272]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a43      	ldr	r2, [pc, #268]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80036aa:	f7fe ff97 	bl	80025dc <HAL_GetTick>
 80036ae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80036b0:	e008      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80036b2:	f7fe ff93 	bl	80025dc <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e06c      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80036c4:	4b3a      	ldr	r3, [pc, #232]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0f0      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036d0:	4b36      	ldr	r3, [pc, #216]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80036d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d02f      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d028      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036ee:	4b2f      	ldr	r3, [pc, #188]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80036f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036f8:	4b2e      	ldr	r3, [pc, #184]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036fe:	4b2d      	ldr	r3, [pc, #180]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003704:	4a29      	ldr	r2, [pc, #164]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800370a:	4b28      	ldr	r3, [pc, #160]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800370c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b01      	cmp	r3, #1
 8003714:	d114      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003716:	f7fe ff61 	bl	80025dc <HAL_GetTick>
 800371a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800371c:	e00a      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800371e:	f7fe ff5d 	bl	80025dc <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	f241 3288 	movw	r2, #5000	; 0x1388
 800372c:	4293      	cmp	r3, r2
 800372e:	d901      	bls.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e034      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003734:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0ee      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003748:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800374c:	d10d      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800374e:	4b17      	ldr	r3, [pc, #92]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800375e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003762:	4912      	ldr	r1, [pc, #72]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003764:	4313      	orrs	r3, r2
 8003766:	608b      	str	r3, [r1, #8]
 8003768:	e005      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800376a:	4b10      	ldr	r3, [pc, #64]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	4a0f      	ldr	r2, [pc, #60]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003770:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003774:	6093      	str	r3, [r2, #8]
 8003776:	4b0d      	ldr	r3, [pc, #52]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003778:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003782:	490a      	ldr	r1, [pc, #40]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003784:	4313      	orrs	r3, r2
 8003786:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	7c1a      	ldrb	r2, [r3, #16]
 8003798:	4b07      	ldr	r3, [pc, #28]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800379a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	42470068 	.word	0x42470068
 80037ac:	40023800 	.word	0x40023800
 80037b0:	40007000 	.word	0x40007000
 80037b4:	42470e40 	.word	0x42470e40
 80037b8:	424711e0 	.word	0x424711e0

080037bc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e066      	b.n	80038a0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	7f5b      	ldrb	r3, [r3, #29]
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d105      	bne.n	80037e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fc8e 	bl	8002104 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	22ca      	movs	r2, #202	; 0xca
 80037f4:	625a      	str	r2, [r3, #36]	; 0x24
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2253      	movs	r2, #83	; 0x53
 80037fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fa45 	bl	8003c8e <RTC_EnterInitMode>
 8003804:	4603      	mov	r3, r0
 8003806:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d12c      	bne.n	8003868 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800381c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003820:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6899      	ldr	r1, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	68d2      	ldr	r2, [r2, #12]
 8003848:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6919      	ldr	r1, [r3, #16]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	041a      	lsls	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fa4c 	bl	8003cfc <RTC_ExitInitMode>
 8003864:	4603      	mov	r3, r0
 8003866:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d113      	bne.n	8003896 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800387c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699a      	ldr	r2, [r3, #24]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	22ff      	movs	r2, #255	; 0xff
 800389c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800389e:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	7f1b      	ldrb	r3, [r3, #28]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d101      	bne.n	80038c4 <HAL_RTC_SetTime+0x1c>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e087      	b.n	80039d4 <HAL_RTC_SetTime+0x12c>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2202      	movs	r2, #2
 80038ce:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d126      	bne.n	8003924 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d102      	bne.n	80038ea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	2200      	movs	r2, #0
 80038e8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 fa29 	bl	8003d46 <RTC_ByteToBcd2>
 80038f4:	4603      	mov	r3, r0
 80038f6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	785b      	ldrb	r3, [r3, #1]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 fa22 	bl	8003d46 <RTC_ByteToBcd2>
 8003902:	4603      	mov	r3, r0
 8003904:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003906:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	789b      	ldrb	r3, [r3, #2]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fa1a 	bl	8003d46 <RTC_ByteToBcd2>
 8003912:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003914:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	78db      	ldrb	r3, [r3, #3]
 800391c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800391e:	4313      	orrs	r3, r2
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	e018      	b.n	8003956 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800392e:	2b00      	cmp	r3, #0
 8003930:	d102      	bne.n	8003938 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2200      	movs	r2, #0
 8003936:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	785b      	ldrb	r3, [r3, #1]
 8003942:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003944:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800394a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	78db      	ldrb	r3, [r3, #3]
 8003950:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	22ca      	movs	r2, #202	; 0xca
 800395c:	625a      	str	r2, [r3, #36]	; 0x24
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2253      	movs	r2, #83	; 0x53
 8003964:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 f991 	bl	8003c8e <RTC_EnterInitMode>
 800396c:	4603      	mov	r3, r0
 800396e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003970:	7cfb      	ldrb	r3, [r7, #19]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d120      	bne.n	80039b8 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003980:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003984:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003994:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6899      	ldr	r1, [r3, #8]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	431a      	orrs	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 f9a4 	bl	8003cfc <RTC_ExitInitMode>
 80039b4:	4603      	mov	r3, r0
 80039b6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80039b8:	7cfb      	ldrb	r3, [r7, #19]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d102      	bne.n	80039c4 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	22ff      	movs	r2, #255	; 0xff
 80039ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	771a      	strb	r2, [r3, #28]

  return status;
 80039d2:	7cfb      	ldrb	r3, [r7, #19]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	371c      	adds	r7, #28
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd90      	pop	{r4, r7, pc}

080039dc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003a0e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003a12:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	0d9b      	lsrs	r3, r3, #22
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d11a      	bne.n	8003a8e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 f98f 	bl	8003d80 <RTC_Bcd2ToByte>
 8003a62:	4603      	mov	r3, r0
 8003a64:	461a      	mov	r2, r3
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	785b      	ldrb	r3, [r3, #1]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 f986 	bl	8003d80 <RTC_Bcd2ToByte>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	789b      	ldrb	r3, [r3, #2]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 f97d 	bl	8003d80 <RTC_Bcd2ToByte>
 8003a86:	4603      	mov	r3, r0
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a98:	b590      	push	{r4, r7, lr}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	7f1b      	ldrb	r3, [r3, #28]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_RTC_SetDate+0x1c>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e071      	b.n	8003b98 <HAL_RTC_SetDate+0x100>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2202      	movs	r2, #2
 8003abe:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10e      	bne.n	8003ae4 <HAL_RTC_SetDate+0x4c>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	785b      	ldrb	r3, [r3, #1]
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d008      	beq.n	8003ae4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	785b      	ldrb	r3, [r3, #1]
 8003ad6:	f023 0310 	bic.w	r3, r3, #16
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	330a      	adds	r3, #10
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d11c      	bne.n	8003b24 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	78db      	ldrb	r3, [r3, #3]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 f929 	bl	8003d46 <RTC_ByteToBcd2>
 8003af4:	4603      	mov	r3, r0
 8003af6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	785b      	ldrb	r3, [r3, #1]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 f922 	bl	8003d46 <RTC_ByteToBcd2>
 8003b02:	4603      	mov	r3, r0
 8003b04:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b06:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	789b      	ldrb	r3, [r3, #2]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 f91a 	bl	8003d46 <RTC_ByteToBcd2>
 8003b12:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003b14:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	e00e      	b.n	8003b42 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	78db      	ldrb	r3, [r3, #3]
 8003b28:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	785b      	ldrb	r3, [r3, #1]
 8003b2e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003b30:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003b36:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	22ca      	movs	r2, #202	; 0xca
 8003b48:	625a      	str	r2, [r3, #36]	; 0x24
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2253      	movs	r2, #83	; 0x53
 8003b50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f89b 	bl	8003c8e <RTC_EnterInitMode>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003b5c:	7cfb      	ldrb	r3, [r7, #19]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10c      	bne.n	8003b7c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b6c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003b70:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f8c2 	bl	8003cfc <RTC_ExitInitMode>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003b7c:	7cfb      	ldrb	r3, [r7, #19]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d102      	bne.n	8003b88 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2201      	movs	r2, #1
 8003b86:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	22ff      	movs	r2, #255	; 0xff
 8003b8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	771a      	strb	r2, [r3, #28]

  return status;
 8003b96:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd90      	pop	{r4, r7, pc}

08003ba0 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003bba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	0c1b      	lsrs	r3, r3, #16
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	0a1b      	lsrs	r3, r3, #8
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	f003 031f 	and.w	r3, r3, #31
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	0b5b      	lsrs	r3, r3, #13
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11a      	bne.n	8003c34 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	78db      	ldrb	r3, [r3, #3]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f000 f8bc 	bl	8003d80 <RTC_Bcd2ToByte>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	785b      	ldrb	r3, [r3, #1]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 f8b3 	bl	8003d80 <RTC_Bcd2ToByte>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	789b      	ldrb	r3, [r3, #2]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 f8aa 	bl	8003d80 <RTC_Bcd2ToByte>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	461a      	mov	r2, r3
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b084      	sub	sp, #16
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c58:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c5a:	f7fe fcbf 	bl	80025dc <HAL_GetTick>
 8003c5e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c60:	e009      	b.n	8003c76 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c62:	f7fe fcbb 	bl	80025dc <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c70:	d901      	bls.n	8003c76 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e007      	b.n	8003c86 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f003 0320 	and.w	r3, r3, #32
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0ee      	beq.n	8003c62 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d122      	bne.n	8003cf2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cba:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003cbc:	f7fe fc8e 	bl	80025dc <HAL_GetTick>
 8003cc0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003cc2:	e00c      	b.n	8003cde <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003cc4:	f7fe fc8a 	bl	80025dc <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cd2:	d904      	bls.n	8003cde <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2204      	movs	r2, #4
 8003cd8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d102      	bne.n	8003cf2 <RTC_EnterInitMode+0x64>
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d1e8      	bne.n	8003cc4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68da      	ldr	r2, [r3, #12]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d16:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10a      	bne.n	8003d3c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f7ff ff89 	bl	8003c3e <HAL_RTC_WaitForSynchro>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2204      	movs	r2, #4
 8003d36:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b085      	sub	sp, #20
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8003d54:	e005      	b.n	8003d62 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	3b0a      	subs	r3, #10
 8003d60:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	2b09      	cmp	r3, #9
 8003d66:	d8f6      	bhi.n	8003d56 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
 8003d6a:	011b      	lsls	r3, r3, #4
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	b2db      	uxtb	r3, r3
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003d8e:	79fb      	ldrb	r3, [r7, #7]
 8003d90:	091b      	lsrs	r3, r3, #4
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	0092      	lsls	r2, r2, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
 8003da8:	4413      	add	r3, r2
 8003daa:	b2db      	uxtb	r3, r3
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b087      	sub	sp, #28
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003dc4:	4b59      	ldr	r3, [pc, #356]	; (8003f2c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a59      	ldr	r2, [pc, #356]	; (8003f30 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8003dca:	fba2 2303 	umull	r2, r3, r2, r3
 8003dce:	0adb      	lsrs	r3, r3, #11
 8003dd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	7f1b      	ldrb	r3, [r3, #28]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d101      	bne.n	8003de6 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8003de2:	2302      	movs	r3, #2
 8003de4:	e09b      	b.n	8003f1e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2201      	movs	r2, #1
 8003dea:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2202      	movs	r2, #2
 8003df0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	22ca      	movs	r2, #202	; 0xca
 8003df8:	625a      	str	r2, [r3, #36]	; 0x24
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2253      	movs	r2, #83	; 0x53
 8003e00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d017      	beq.n	8003e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	1e5a      	subs	r2, r3, #1
 8003e14:	617a      	str	r2, [r7, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10b      	bne.n	8003e32 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	22ff      	movs	r2, #255	; 0xff
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2203      	movs	r2, #3
 8003e26:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e075      	b.n	8003f1e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1e7      	bne.n	8003e10 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689a      	ldr	r2, [r3, #8]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e4e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003e60:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003e62:	4b32      	ldr	r3, [pc, #200]	; (8003f2c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a32      	ldr	r2, [pc, #200]	; (8003f30 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8003e68:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6c:	0adb      	lsrs	r3, r3, #11
 8003e6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e72:	fb02 f303 	mul.w	r3, r2, r3
 8003e76:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	1e5a      	subs	r2, r3, #1
 8003e7c:	617a      	str	r2, [r7, #20]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d10b      	bne.n	8003e9a <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	22ff      	movs	r2, #255	; 0xff
 8003e88:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e041      	b.n	8003f1e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0e7      	beq.n	8003e78 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0207 	bic.w	r2, r2, #7
 8003eb6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6899      	ldr	r1, [r3, #8]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003ed0:	4b18      	ldr	r3, [pc, #96]	; (8003f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003ed6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003eda:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003edc:	4b15      	ldr	r3, [pc, #84]	; (8003f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4a14      	ldr	r2, [pc, #80]	; (8003f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003ee2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ee6:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689a      	ldr	r2, [r3, #8]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ef6:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f06:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	22ff      	movs	r2, #255	; 0xff
 8003f0e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2201      	movs	r2, #1
 8003f14:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	371c      	adds	r7, #28
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	20000000 	.word	0x20000000
 8003f30:	10624dd3 	.word	0x10624dd3
 8003f34:	40013c00 	.word	0x40013c00

08003f38 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00b      	beq.n	8003f66 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd f836 	bl	8000fc0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003f64:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003f66:	4b05      	ldr	r3, [pc, #20]	; (8003f7c <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8003f68:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003f6c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	775a      	strb	r2, [r3, #29]
}
 8003f74:	bf00      	nop
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40013c00 	.word	0x40013c00

08003f80 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	3350      	adds	r3, #80	; 0x50
 8003f96:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	601a      	str	r2, [r3, #0]
}
 8003fa8:	bf00      	nop
 8003faa:	371c      	adds	r7, #28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3350      	adds	r3, #80	; 0x50
 8003fc8:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e041      	b.n	800407a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d106      	bne.n	8004010 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fe f8ae 	bl	800216c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	3304      	adds	r3, #4
 8004020:	4619      	mov	r1, r3
 8004022:	4610      	mov	r0, r2
 8004024:	f000 fa88 	bl	8004538 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b01      	cmp	r3, #1
 8004096:	d001      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e044      	b.n	8004126 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a1e      	ldr	r2, [pc, #120]	; (8004134 <HAL_TIM_Base_Start_IT+0xb0>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d018      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x6c>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040c6:	d013      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x6c>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a1a      	ldr	r2, [pc, #104]	; (8004138 <HAL_TIM_Base_Start_IT+0xb4>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00e      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x6c>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a19      	ldr	r2, [pc, #100]	; (800413c <HAL_TIM_Base_Start_IT+0xb8>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d009      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x6c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a17      	ldr	r2, [pc, #92]	; (8004140 <HAL_TIM_Base_Start_IT+0xbc>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d004      	beq.n	80040f0 <HAL_TIM_Base_Start_IT+0x6c>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a16      	ldr	r2, [pc, #88]	; (8004144 <HAL_TIM_Base_Start_IT+0xc0>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d111      	bne.n	8004114 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2b06      	cmp	r3, #6
 8004100:	d010      	beq.n	8004124 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f042 0201 	orr.w	r2, r2, #1
 8004110:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004112:	e007      	b.n	8004124 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0201 	orr.w	r2, r2, #1
 8004122:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40010000 	.word	0x40010000
 8004138:	40000400 	.word	0x40000400
 800413c:	40000800 	.word	0x40000800
 8004140:	40000c00 	.word	0x40000c00
 8004144:	40014000 	.word	0x40014000

08004148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b02      	cmp	r3, #2
 800415c:	d122      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b02      	cmp	r3, #2
 800416a:	d11b      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0202 	mvn.w	r2, #2
 8004174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	f003 0303 	and.w	r3, r3, #3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f9b5 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
 8004190:	e005      	b.n	800419e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f9a7 	bl	80044e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 f9b8 	bl	800450e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d122      	bne.n	80041f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d11b      	bne.n	80041f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0204 	mvn.w	r2, #4
 80041c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2202      	movs	r2, #2
 80041ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f98b 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
 80041e4:	e005      	b.n	80041f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f97d 	bl	80044e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f98e 	bl	800450e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b08      	cmp	r3, #8
 8004204:	d122      	bne.n	800424c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f003 0308 	and.w	r3, r3, #8
 8004210:	2b08      	cmp	r3, #8
 8004212:	d11b      	bne.n	800424c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f06f 0208 	mvn.w	r2, #8
 800421c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2204      	movs	r2, #4
 8004222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f961 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
 8004238:	e005      	b.n	8004246 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f953 	bl	80044e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f964 	bl	800450e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	f003 0310 	and.w	r3, r3, #16
 8004256:	2b10      	cmp	r3, #16
 8004258:	d122      	bne.n	80042a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f003 0310 	and.w	r3, r3, #16
 8004264:	2b10      	cmp	r3, #16
 8004266:	d11b      	bne.n	80042a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f06f 0210 	mvn.w	r2, #16
 8004270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2208      	movs	r2, #8
 8004276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f937 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
 800428c:	e005      	b.n	800429a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f929 	bl	80044e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f93a 	bl	800450e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d10e      	bne.n	80042cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d107      	bne.n	80042cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f06f 0201 	mvn.w	r2, #1
 80042c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7fd fed8 	bl	800207c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042d6:	2b80      	cmp	r3, #128	; 0x80
 80042d8:	d10e      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e4:	2b80      	cmp	r3, #128	; 0x80
 80042e6:	d107      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 fab2 	bl	800485c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004302:	2b40      	cmp	r3, #64	; 0x40
 8004304:	d10e      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004310:	2b40      	cmp	r3, #64	; 0x40
 8004312:	d107      	bne.n	8004324 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800431c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 f8ff 	bl	8004522 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f003 0320 	and.w	r3, r3, #32
 800432e:	2b20      	cmp	r3, #32
 8004330:	d10e      	bne.n	8004350 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b20      	cmp	r3, #32
 800433e:	d107      	bne.n	8004350 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f06f 0220 	mvn.w	r2, #32
 8004348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 fa7c 	bl	8004848 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004350:	bf00      	nop
 8004352:	3708      	adds	r7, #8
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_TIM_ConfigClockSource+0x1c>
 8004370:	2302      	movs	r3, #2
 8004372:	e0b4      	b.n	80044de <HAL_TIM_ConfigClockSource+0x186>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800439a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043ac:	d03e      	beq.n	800442c <HAL_TIM_ConfigClockSource+0xd4>
 80043ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043b2:	f200 8087 	bhi.w	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ba:	f000 8086 	beq.w	80044ca <HAL_TIM_ConfigClockSource+0x172>
 80043be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043c2:	d87f      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043c4:	2b70      	cmp	r3, #112	; 0x70
 80043c6:	d01a      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0xa6>
 80043c8:	2b70      	cmp	r3, #112	; 0x70
 80043ca:	d87b      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043cc:	2b60      	cmp	r3, #96	; 0x60
 80043ce:	d050      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x11a>
 80043d0:	2b60      	cmp	r3, #96	; 0x60
 80043d2:	d877      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043d4:	2b50      	cmp	r3, #80	; 0x50
 80043d6:	d03c      	beq.n	8004452 <HAL_TIM_ConfigClockSource+0xfa>
 80043d8:	2b50      	cmp	r3, #80	; 0x50
 80043da:	d873      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043dc:	2b40      	cmp	r3, #64	; 0x40
 80043de:	d058      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x13a>
 80043e0:	2b40      	cmp	r3, #64	; 0x40
 80043e2:	d86f      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043e4:	2b30      	cmp	r3, #48	; 0x30
 80043e6:	d064      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x15a>
 80043e8:	2b30      	cmp	r3, #48	; 0x30
 80043ea:	d86b      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d060      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x15a>
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	d867      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d05c      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x15a>
 80043f8:	2b10      	cmp	r3, #16
 80043fa:	d05a      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x15a>
 80043fc:	e062      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6818      	ldr	r0, [r3, #0]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	6899      	ldr	r1, [r3, #8]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f000 f98d 	bl	800472c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004420:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	609a      	str	r2, [r3, #8]
      break;
 800442a:	e04f      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	6899      	ldr	r1, [r3, #8]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f000 f976 	bl	800472c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800444e:	609a      	str	r2, [r3, #8]
      break;
 8004450:	e03c      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6859      	ldr	r1, [r3, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	461a      	mov	r2, r3
 8004460:	f000 f8ea 	bl	8004638 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2150      	movs	r1, #80	; 0x50
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f943 	bl	80046f6 <TIM_ITRx_SetConfig>
      break;
 8004470:	e02c      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6818      	ldr	r0, [r3, #0]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6859      	ldr	r1, [r3, #4]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	461a      	mov	r2, r3
 8004480:	f000 f909 	bl	8004696 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2160      	movs	r1, #96	; 0x60
 800448a:	4618      	mov	r0, r3
 800448c:	f000 f933 	bl	80046f6 <TIM_ITRx_SetConfig>
      break;
 8004490:	e01c      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6818      	ldr	r0, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	6859      	ldr	r1, [r3, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	461a      	mov	r2, r3
 80044a0:	f000 f8ca 	bl	8004638 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2140      	movs	r1, #64	; 0x40
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 f923 	bl	80046f6 <TIM_ITRx_SetConfig>
      break;
 80044b0:	e00c      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4619      	mov	r1, r3
 80044bc:	4610      	mov	r0, r2
 80044be:	f000 f91a 	bl	80046f6 <TIM_ITRx_SetConfig>
      break;
 80044c2:	e003      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      break;
 80044c8:	e000      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b083      	sub	sp, #12
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044ee:	bf00      	nop
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044fa:	b480      	push	{r7}
 80044fc:	b083      	sub	sp, #12
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004522:	b480      	push	{r7}
 8004524:	b083      	sub	sp, #12
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
	...

08004538 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a34      	ldr	r2, [pc, #208]	; (800461c <TIM_Base_SetConfig+0xe4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d00f      	beq.n	8004570 <TIM_Base_SetConfig+0x38>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004556:	d00b      	beq.n	8004570 <TIM_Base_SetConfig+0x38>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a31      	ldr	r2, [pc, #196]	; (8004620 <TIM_Base_SetConfig+0xe8>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d007      	beq.n	8004570 <TIM_Base_SetConfig+0x38>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a30      	ldr	r2, [pc, #192]	; (8004624 <TIM_Base_SetConfig+0xec>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d003      	beq.n	8004570 <TIM_Base_SetConfig+0x38>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a2f      	ldr	r2, [pc, #188]	; (8004628 <TIM_Base_SetConfig+0xf0>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d108      	bne.n	8004582 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	4313      	orrs	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a25      	ldr	r2, [pc, #148]	; (800461c <TIM_Base_SetConfig+0xe4>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d01b      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004590:	d017      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a22      	ldr	r2, [pc, #136]	; (8004620 <TIM_Base_SetConfig+0xe8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d013      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a21      	ldr	r2, [pc, #132]	; (8004624 <TIM_Base_SetConfig+0xec>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d00f      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a20      	ldr	r2, [pc, #128]	; (8004628 <TIM_Base_SetConfig+0xf0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d00b      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a1f      	ldr	r2, [pc, #124]	; (800462c <TIM_Base_SetConfig+0xf4>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d007      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a1e      	ldr	r2, [pc, #120]	; (8004630 <TIM_Base_SetConfig+0xf8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d003      	beq.n	80045c2 <TIM_Base_SetConfig+0x8a>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a1d      	ldr	r2, [pc, #116]	; (8004634 <TIM_Base_SetConfig+0xfc>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d108      	bne.n	80045d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a08      	ldr	r2, [pc, #32]	; (800461c <TIM_Base_SetConfig+0xe4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d103      	bne.n	8004608 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	691a      	ldr	r2, [r3, #16]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	615a      	str	r2, [r3, #20]
}
 800460e:	bf00      	nop
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40010000 	.word	0x40010000
 8004620:	40000400 	.word	0x40000400
 8004624:	40000800 	.word	0x40000800
 8004628:	40000c00 	.word	0x40000c00
 800462c:	40014000 	.word	0x40014000
 8004630:	40014400 	.word	0x40014400
 8004634:	40014800 	.word	0x40014800

08004638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	f023 0201 	bic.w	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	4313      	orrs	r3, r2
 800466c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f023 030a 	bic.w	r3, r3, #10
 8004674:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	621a      	str	r2, [r3, #32]
}
 800468a:	bf00      	nop
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004696:	b480      	push	{r7}
 8004698:	b087      	sub	sp, #28
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	f023 0210 	bic.w	r2, r3, #16
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	031b      	lsls	r3, r3, #12
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	621a      	str	r2, [r3, #32]
}
 80046ea:	bf00      	nop
 80046ec:	371c      	adds	r7, #28
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
 80046fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	f043 0307 	orr.w	r3, r3, #7
 8004718:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	609a      	str	r2, [r3, #8]
}
 8004720:	bf00      	nop
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004746:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	021a      	lsls	r2, r3, #8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	431a      	orrs	r2, r3
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4313      	orrs	r3, r2
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	609a      	str	r2, [r3, #8]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800477c:	2b01      	cmp	r3, #1
 800477e:	d101      	bne.n	8004784 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004780:	2302      	movs	r3, #2
 8004782:	e050      	b.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d018      	beq.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d0:	d013      	beq.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a18      	ldr	r2, [pc, #96]	; (8004838 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d00e      	beq.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d009      	beq.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a15      	ldr	r2, [pc, #84]	; (8004840 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d004      	beq.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a13      	ldr	r2, [pc, #76]	; (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d10c      	bne.n	8004814 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004800:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	4313      	orrs	r3, r2
 800480a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	40010000 	.word	0x40010000
 8004838:	40000400 	.word	0x40000400
 800483c:	40000800 	.word	0x40000800
 8004840:	40000c00 	.word	0x40000c00
 8004844:	40014000 	.word	0x40014000

08004848 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004864:	bf00      	nop
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e03f      	b.n	8004902 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7fd fcac 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2224      	movs	r2, #36	; 0x24
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fddf 	bl	8005478 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	691a      	ldr	r2, [r3, #16]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695a      	ldr	r2, [r3, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2220      	movs	r2, #32
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b08a      	sub	sp, #40	; 0x28
 800490e:	af02      	add	r7, sp, #8
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	603b      	str	r3, [r7, #0]
 8004916:	4613      	mov	r3, r2
 8004918:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b20      	cmp	r3, #32
 8004928:	d17c      	bne.n	8004a24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <HAL_UART_Transmit+0x2c>
 8004930:	88fb      	ldrh	r3, [r7, #6]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e075      	b.n	8004a26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_UART_Transmit+0x3e>
 8004944:	2302      	movs	r3, #2
 8004946:	e06e      	b.n	8004a26 <HAL_UART_Transmit+0x11c>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2221      	movs	r2, #33	; 0x21
 800495a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800495e:	f7fd fe3d 	bl	80025dc <HAL_GetTick>
 8004962:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	88fa      	ldrh	r2, [r7, #6]
 8004968:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	88fa      	ldrh	r2, [r7, #6]
 800496e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004978:	d108      	bne.n	800498c <HAL_UART_Transmit+0x82>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d104      	bne.n	800498c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	61bb      	str	r3, [r7, #24]
 800498a:	e003      	b.n	8004994 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004990:	2300      	movs	r3, #0
 8004992:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800499c:	e02a      	b.n	80049f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	2200      	movs	r2, #0
 80049a6:	2180      	movs	r1, #128	; 0x80
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 fb1f 	bl	8004fec <UART_WaitOnFlagUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e036      	b.n	8004a26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10b      	bne.n	80049d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	461a      	mov	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	3302      	adds	r3, #2
 80049d2:	61bb      	str	r3, [r7, #24]
 80049d4:	e007      	b.n	80049e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	781a      	ldrb	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	3301      	adds	r3, #1
 80049e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1cf      	bne.n	800499e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2200      	movs	r2, #0
 8004a06:	2140      	movs	r1, #64	; 0x40
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 faef 	bl	8004fec <UART_WaitOnFlagUntilTimeout>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e006      	b.n	8004a26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
 8004a22:	e000      	b.n	8004a26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004a24:	2302      	movs	r3, #2
  }
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3720      	adds	r7, #32
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b084      	sub	sp, #16
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	60f8      	str	r0, [r7, #12]
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b20      	cmp	r3, #32
 8004a46:	d11d      	bne.n	8004a84 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <HAL_UART_Receive_IT+0x26>
 8004a4e:	88fb      	ldrh	r3, [r7, #6]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e016      	b.n	8004a86 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <HAL_UART_Receive_IT+0x38>
 8004a62:	2302      	movs	r3, #2
 8004a64:	e00f      	b.n	8004a86 <HAL_UART_Receive_IT+0x58>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	461a      	mov	r2, r3
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 fb24 	bl	80050c8 <UART_Start_Receive_IT>
 8004a80:	4603      	mov	r3, r0
 8004a82:	e000      	b.n	8004a86 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b0ba      	sub	sp, #232	; 0xe8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004ace:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10f      	bne.n	8004af6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <HAL_UART_IRQHandler+0x66>
 8004ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 fc07 	bl	8005302 <UART_Receive_IT>
      return;
 8004af4:	e256      	b.n	8004fa4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004af6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 80de 	beq.w	8004cbc <HAL_UART_IRQHandler+0x22c>
 8004b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b10:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 80d1 	beq.w	8004cbc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00b      	beq.n	8004b3e <HAL_UART_IRQHandler+0xae>
 8004b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d005      	beq.n	8004b3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	f043 0201 	orr.w	r2, r3, #1
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00b      	beq.n	8004b62 <HAL_UART_IRQHandler+0xd2>
 8004b4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5a:	f043 0202 	orr.w	r2, r3, #2
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00b      	beq.n	8004b86 <HAL_UART_IRQHandler+0xf6>
 8004b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	f043 0204 	orr.w	r2, r3, #4
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d011      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x126>
 8004b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d105      	bne.n	8004baa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d005      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	f043 0208 	orr.w	r2, r3, #8
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 81ed 	beq.w	8004f9a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d008      	beq.n	8004bde <HAL_UART_IRQHandler+0x14e>
 8004bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bd0:	f003 0320 	and.w	r3, r3, #32
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fb92 	bl	8005302 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be8:	2b40      	cmp	r3, #64	; 0x40
 8004bea:	bf0c      	ite	eq
 8004bec:	2301      	moveq	r3, #1
 8004bee:	2300      	movne	r3, #0
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d103      	bne.n	8004c0a <HAL_UART_IRQHandler+0x17a>
 8004c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d04f      	beq.n	8004caa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fa9a 	bl	8005144 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1a:	2b40      	cmp	r3, #64	; 0x40
 8004c1c:	d141      	bne.n	8004ca2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3314      	adds	r3, #20
 8004c24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004c2c:	e853 3f00 	ldrex	r3, [r3]
 8004c30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004c34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3314      	adds	r3, #20
 8004c46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004c4a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004c4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004c56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004c62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1d9      	bne.n	8004c1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d013      	beq.n	8004c9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c76:	4a7d      	ldr	r2, [pc, #500]	; (8004e6c <HAL_UART_IRQHandler+0x3dc>)
 8004c78:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fd fe0a 	bl	8002898 <HAL_DMA_Abort_IT>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d016      	beq.n	8004cb8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c94:	4610      	mov	r0, r2
 8004c96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c98:	e00e      	b.n	8004cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 f990 	bl	8004fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca0:	e00a      	b.n	8004cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f98c 	bl	8004fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca8:	e006      	b.n	8004cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f988 	bl	8004fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004cb6:	e170      	b.n	8004f9a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb8:	bf00      	nop
    return;
 8004cba:	e16e      	b.n	8004f9a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	f040 814a 	bne.w	8004f5a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cca:	f003 0310 	and.w	r3, r3, #16
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f000 8143 	beq.w	8004f5a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cd8:	f003 0310 	and.w	r3, r3, #16
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 813c 	beq.w	8004f5a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	60bb      	str	r3, [r7, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d02:	2b40      	cmp	r3, #64	; 0x40
 8004d04:	f040 80b4 	bne.w	8004e70 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f000 8140 	beq.w	8004f9e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d26:	429a      	cmp	r2, r3
 8004d28:	f080 8139 	bcs.w	8004f9e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d32:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d3e:	f000 8088 	beq.w	8004e52 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	330c      	adds	r3, #12
 8004d48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d50:	e853 3f00 	ldrex	r3, [r3]
 8004d54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	330c      	adds	r3, #12
 8004d6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004d6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004d7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004d7e:	e841 2300 	strex	r3, r2, [r1]
 8004d82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1d9      	bne.n	8004d42 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	3314      	adds	r3, #20
 8004d94:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3314      	adds	r3, #20
 8004dae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004db2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004db6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004dba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004dbe:	e841 2300 	strex	r3, r2, [r1]
 8004dc2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004dc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1e1      	bne.n	8004d8e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	3314      	adds	r3, #20
 8004dd0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dd4:	e853 3f00 	ldrex	r3, [r3]
 8004dd8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004dda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004de0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	3314      	adds	r3, #20
 8004dea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004dee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004df0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004df4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004df6:	e841 2300 	strex	r3, r2, [r1]
 8004dfa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004dfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1e3      	bne.n	8004dca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2220      	movs	r2, #32
 8004e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	330c      	adds	r3, #12
 8004e16:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e1a:	e853 3f00 	ldrex	r3, [r3]
 8004e1e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e22:	f023 0310 	bic.w	r3, r3, #16
 8004e26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	330c      	adds	r3, #12
 8004e30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004e34:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e36:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e3c:	e841 2300 	strex	r3, r2, [r1]
 8004e40:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e3      	bne.n	8004e10 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7fd fcb3 	bl	80027b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	4619      	mov	r1, r3
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f8b6 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e68:	e099      	b.n	8004f9e <HAL_UART_IRQHandler+0x50e>
 8004e6a:	bf00      	nop
 8004e6c:	0800520b 	.word	0x0800520b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 808b 	beq.w	8004fa2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8086 	beq.w	8004fa2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea0:	e853 3f00 	ldrex	r3, [r3]
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004eac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	330c      	adds	r3, #12
 8004eb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004eba:	647a      	str	r2, [r7, #68]	; 0x44
 8004ebc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ec0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e3      	bne.n	8004e96 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3314      	adds	r3, #20
 8004ed4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	623b      	str	r3, [r7, #32]
   return(result);
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	f023 0301 	bic.w	r3, r3, #1
 8004ee4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3314      	adds	r3, #20
 8004eee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004ef2:	633a      	str	r2, [r7, #48]	; 0x30
 8004ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e3      	bne.n	8004ece <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	330c      	adds	r3, #12
 8004f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	e853 3f00 	ldrex	r3, [r3]
 8004f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0310 	bic.w	r3, r3, #16
 8004f2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	330c      	adds	r3, #12
 8004f34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004f38:	61fa      	str	r2, [r7, #28]
 8004f3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3c:	69b9      	ldr	r1, [r7, #24]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	e841 2300 	strex	r3, r2, [r1]
 8004f44:	617b      	str	r3, [r7, #20]
   return(result);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1e3      	bne.n	8004f14 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f50:	4619      	mov	r1, r3
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f83e 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f58:	e023      	b.n	8004fa2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <HAL_UART_IRQHandler+0x4ea>
 8004f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f95d 	bl	8005232 <UART_Transmit_IT>
    return;
 8004f78:	e014      	b.n	8004fa4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00e      	beq.n	8004fa4 <HAL_UART_IRQHandler+0x514>
 8004f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d008      	beq.n	8004fa4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 f99d 	bl	80052d2 <UART_EndTransmit_IT>
    return;
 8004f98:	e004      	b.n	8004fa4 <HAL_UART_IRQHandler+0x514>
    return;
 8004f9a:	bf00      	nop
 8004f9c:	e002      	b.n	8004fa4 <HAL_UART_IRQHandler+0x514>
      return;
 8004f9e:	bf00      	nop
 8004fa0:	e000      	b.n	8004fa4 <HAL_UART_IRQHandler+0x514>
      return;
 8004fa2:	bf00      	nop
  }
}
 8004fa4:	37e8      	adds	r7, #232	; 0xe8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop

08004fac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b090      	sub	sp, #64	; 0x40
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffc:	e050      	b.n	80050a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d04c      	beq.n	80050a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005008:	2b00      	cmp	r3, #0
 800500a:	d007      	beq.n	800501c <UART_WaitOnFlagUntilTimeout+0x30>
 800500c:	f7fd fae6 	bl	80025dc <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005018:	429a      	cmp	r2, r3
 800501a:	d241      	bcs.n	80050a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	330c      	adds	r3, #12
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005026:	e853 3f00 	ldrex	r3, [r3]
 800502a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	330c      	adds	r3, #12
 800503a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800503c:	637a      	str	r2, [r7, #52]	; 0x34
 800503e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005040:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005042:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005044:	e841 2300 	strex	r3, r2, [r1]
 8005048:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800504a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1e5      	bne.n	800501c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3314      	adds	r3, #20
 8005056:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	613b      	str	r3, [r7, #16]
   return(result);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f023 0301 	bic.w	r3, r3, #1
 8005066:	63bb      	str	r3, [r7, #56]	; 0x38
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3314      	adds	r3, #20
 800506e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005070:	623a      	str	r2, [r7, #32]
 8005072:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	69f9      	ldr	r1, [r7, #28]
 8005076:	6a3a      	ldr	r2, [r7, #32]
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	61bb      	str	r3, [r7, #24]
   return(result);
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e5      	bne.n	8005050 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2220      	movs	r2, #32
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e00f      	b.n	80050c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	4013      	ands	r3, r2
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d09f      	beq.n	8004ffe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3740      	adds	r7, #64	; 0x40
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	4613      	mov	r3, r2
 80050d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	88fa      	ldrh	r2, [r7, #6]
 80050e0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	88fa      	ldrh	r2, [r7, #6]
 80050e6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2222      	movs	r2, #34	; 0x22
 80050f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68da      	ldr	r2, [r3, #12]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005114:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695a      	ldr	r2, [r3, #20]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f042 0201 	orr.w	r2, r2, #1
 8005124:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68da      	ldr	r2, [r3, #12]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0220 	orr.w	r2, r2, #32
 8005134:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005144:	b480      	push	{r7}
 8005146:	b095      	sub	sp, #84	; 0x54
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	330c      	adds	r3, #12
 8005152:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800515c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	330c      	adds	r3, #12
 800516a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800516c:	643a      	str	r2, [r7, #64]	; 0x40
 800516e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005172:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800517a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e5      	bne.n	800514c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3314      	adds	r3, #20
 8005186:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005188:	6a3b      	ldr	r3, [r7, #32]
 800518a:	e853 3f00 	ldrex	r3, [r3]
 800518e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	f023 0301 	bic.w	r3, r3, #1
 8005196:	64bb      	str	r3, [r7, #72]	; 0x48
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3314      	adds	r3, #20
 800519e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051a8:	e841 2300 	strex	r3, r2, [r1]
 80051ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1e5      	bne.n	8005180 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d119      	bne.n	80051f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	330c      	adds	r3, #12
 80051c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	e853 3f00 	ldrex	r3, [r3]
 80051ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f023 0310 	bic.w	r3, r3, #16
 80051d2:	647b      	str	r3, [r7, #68]	; 0x44
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	330c      	adds	r3, #12
 80051da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051dc:	61ba      	str	r2, [r7, #24]
 80051de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e0:	6979      	ldr	r1, [r7, #20]
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	e841 2300 	strex	r3, r2, [r1]
 80051e8:	613b      	str	r3, [r7, #16]
   return(result);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1e5      	bne.n	80051bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80051fe:	bf00      	nop
 8005200:	3754      	adds	r7, #84	; 0x54
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005216:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f7ff fecb 	bl	8004fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005232:	b480      	push	{r7}
 8005234:	b085      	sub	sp, #20
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b21      	cmp	r3, #33	; 0x21
 8005244:	d13e      	bne.n	80052c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800524e:	d114      	bne.n	800527a <UART_Transmit_IT+0x48>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d110      	bne.n	800527a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	881b      	ldrh	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800526c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	1c9a      	adds	r2, r3, #2
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	621a      	str	r2, [r3, #32]
 8005278:	e008      	b.n	800528c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	1c59      	adds	r1, r3, #1
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6211      	str	r1, [r2, #32]
 8005284:	781a      	ldrb	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005290:	b29b      	uxth	r3, r3
 8005292:	3b01      	subs	r3, #1
 8005294:	b29b      	uxth	r3, r3
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	4619      	mov	r1, r3
 800529a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10f      	bne.n	80052c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68da      	ldr	r2, [r3, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e000      	b.n	80052c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
  }
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b082      	sub	sp, #8
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff fe5a 	bl	8004fac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b08c      	sub	sp, #48	; 0x30
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b22      	cmp	r3, #34	; 0x22
 8005314:	f040 80ab 	bne.w	800546e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005320:	d117      	bne.n	8005352 <UART_Receive_IT+0x50>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d113      	bne.n	8005352 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800532a:	2300      	movs	r3, #0
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005332:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	b29b      	uxth	r3, r3
 800533c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005340:	b29a      	uxth	r2, r3
 8005342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005344:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534a:	1c9a      	adds	r2, r3, #2
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	629a      	str	r2, [r3, #40]	; 0x28
 8005350:	e026      	b.n	80053a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005356:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005358:	2300      	movs	r3, #0
 800535a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005364:	d007      	beq.n	8005376 <UART_Receive_IT+0x74>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10a      	bne.n	8005384 <UART_Receive_IT+0x82>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	b2da      	uxtb	r2, r3
 800537e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005380:	701a      	strb	r2, [r3, #0]
 8005382:	e008      	b.n	8005396 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	b2db      	uxtb	r3, r3
 800538c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005390:	b2da      	uxtb	r2, r3
 8005392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005394:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	3b01      	subs	r3, #1
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	4619      	mov	r1, r3
 80053ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d15a      	bne.n	800546a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68da      	ldr	r2, [r3, #12]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0220 	bic.w	r2, r2, #32
 80053c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	695a      	ldr	r2, [r3, #20]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f022 0201 	bic.w	r2, r2, #1
 80053e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d135      	bne.n	8005460 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	330c      	adds	r3, #12
 8005400:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	e853 3f00 	ldrex	r3, [r3]
 8005408:	613b      	str	r3, [r7, #16]
   return(result);
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f023 0310 	bic.w	r3, r3, #16
 8005410:	627b      	str	r3, [r7, #36]	; 0x24
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	330c      	adds	r3, #12
 8005418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800541a:	623a      	str	r2, [r7, #32]
 800541c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541e:	69f9      	ldr	r1, [r7, #28]
 8005420:	6a3a      	ldr	r2, [r7, #32]
 8005422:	e841 2300 	strex	r3, r2, [r1]
 8005426:	61bb      	str	r3, [r7, #24]
   return(result);
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1e5      	bne.n	80053fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0310 	and.w	r3, r3, #16
 8005438:	2b10      	cmp	r3, #16
 800543a:	d10a      	bne.n	8005452 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800543c:	2300      	movs	r3, #0
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	60fb      	str	r3, [r7, #12]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005456:	4619      	mov	r1, r3
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7ff fdbb 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
 800545e:	e002      	b.n	8005466 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7fc f9ab 	bl	80017bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005466:	2300      	movs	r3, #0
 8005468:	e002      	b.n	8005470 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	e000      	b.n	8005470 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800546e:	2302      	movs	r3, #2
  }
}
 8005470:	4618      	mov	r0, r3
 8005472:	3730      	adds	r7, #48	; 0x30
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800547c:	b0c0      	sub	sp, #256	; 0x100
 800547e:	af00      	add	r7, sp, #0
 8005480:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005494:	68d9      	ldr	r1, [r3, #12]
 8005496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	ea40 0301 	orr.w	r3, r0, r1
 80054a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a6:	689a      	ldr	r2, [r3, #8]
 80054a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	431a      	orrs	r2, r3
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	431a      	orrs	r2, r3
 80054b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80054d0:	f021 010c 	bic.w	r1, r1, #12
 80054d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80054de:	430b      	orrs	r3, r1
 80054e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80054ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f2:	6999      	ldr	r1, [r3, #24]
 80054f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	ea40 0301 	orr.w	r3, r0, r1
 80054fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	4b8f      	ldr	r3, [pc, #572]	; (8005744 <UART_SetConfig+0x2cc>)
 8005508:	429a      	cmp	r2, r3
 800550a:	d005      	beq.n	8005518 <UART_SetConfig+0xa0>
 800550c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	4b8d      	ldr	r3, [pc, #564]	; (8005748 <UART_SetConfig+0x2d0>)
 8005514:	429a      	cmp	r2, r3
 8005516:	d104      	bne.n	8005522 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005518:	f7fe f81c 	bl	8003554 <HAL_RCC_GetPCLK2Freq>
 800551c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005520:	e003      	b.n	800552a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005522:	f7fe f803 	bl	800352c <HAL_RCC_GetPCLK1Freq>
 8005526:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800552a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005534:	f040 810c 	bne.w	8005750 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005538:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800553c:	2200      	movs	r2, #0
 800553e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005542:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005546:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800554a:	4622      	mov	r2, r4
 800554c:	462b      	mov	r3, r5
 800554e:	1891      	adds	r1, r2, r2
 8005550:	65b9      	str	r1, [r7, #88]	; 0x58
 8005552:	415b      	adcs	r3, r3
 8005554:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005556:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800555a:	4621      	mov	r1, r4
 800555c:	eb12 0801 	adds.w	r8, r2, r1
 8005560:	4629      	mov	r1, r5
 8005562:	eb43 0901 	adc.w	r9, r3, r1
 8005566:	f04f 0200 	mov.w	r2, #0
 800556a:	f04f 0300 	mov.w	r3, #0
 800556e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005572:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005576:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800557a:	4690      	mov	r8, r2
 800557c:	4699      	mov	r9, r3
 800557e:	4623      	mov	r3, r4
 8005580:	eb18 0303 	adds.w	r3, r8, r3
 8005584:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005588:	462b      	mov	r3, r5
 800558a:	eb49 0303 	adc.w	r3, r9, r3
 800558e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800559e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80055a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80055a6:	460b      	mov	r3, r1
 80055a8:	18db      	adds	r3, r3, r3
 80055aa:	653b      	str	r3, [r7, #80]	; 0x50
 80055ac:	4613      	mov	r3, r2
 80055ae:	eb42 0303 	adc.w	r3, r2, r3
 80055b2:	657b      	str	r3, [r7, #84]	; 0x54
 80055b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80055b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80055bc:	f7fa fe78 	bl	80002b0 <__aeabi_uldivmod>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4b61      	ldr	r3, [pc, #388]	; (800574c <UART_SetConfig+0x2d4>)
 80055c6:	fba3 2302 	umull	r2, r3, r3, r2
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	011c      	lsls	r4, r3, #4
 80055ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80055dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80055e0:	4642      	mov	r2, r8
 80055e2:	464b      	mov	r3, r9
 80055e4:	1891      	adds	r1, r2, r2
 80055e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80055e8:	415b      	adcs	r3, r3
 80055ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80055f0:	4641      	mov	r1, r8
 80055f2:	eb12 0a01 	adds.w	sl, r2, r1
 80055f6:	4649      	mov	r1, r9
 80055f8:	eb43 0b01 	adc.w	fp, r3, r1
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005608:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800560c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005610:	4692      	mov	sl, r2
 8005612:	469b      	mov	fp, r3
 8005614:	4643      	mov	r3, r8
 8005616:	eb1a 0303 	adds.w	r3, sl, r3
 800561a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800561e:	464b      	mov	r3, r9
 8005620:	eb4b 0303 	adc.w	r3, fp, r3
 8005624:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005634:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005638:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800563c:	460b      	mov	r3, r1
 800563e:	18db      	adds	r3, r3, r3
 8005640:	643b      	str	r3, [r7, #64]	; 0x40
 8005642:	4613      	mov	r3, r2
 8005644:	eb42 0303 	adc.w	r3, r2, r3
 8005648:	647b      	str	r3, [r7, #68]	; 0x44
 800564a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800564e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005652:	f7fa fe2d 	bl	80002b0 <__aeabi_uldivmod>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	4611      	mov	r1, r2
 800565c:	4b3b      	ldr	r3, [pc, #236]	; (800574c <UART_SetConfig+0x2d4>)
 800565e:	fba3 2301 	umull	r2, r3, r3, r1
 8005662:	095b      	lsrs	r3, r3, #5
 8005664:	2264      	movs	r2, #100	; 0x64
 8005666:	fb02 f303 	mul.w	r3, r2, r3
 800566a:	1acb      	subs	r3, r1, r3
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005672:	4b36      	ldr	r3, [pc, #216]	; (800574c <UART_SetConfig+0x2d4>)
 8005674:	fba3 2302 	umull	r2, r3, r3, r2
 8005678:	095b      	lsrs	r3, r3, #5
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005680:	441c      	add	r4, r3
 8005682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005686:	2200      	movs	r2, #0
 8005688:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800568c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005690:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005694:	4642      	mov	r2, r8
 8005696:	464b      	mov	r3, r9
 8005698:	1891      	adds	r1, r2, r2
 800569a:	63b9      	str	r1, [r7, #56]	; 0x38
 800569c:	415b      	adcs	r3, r3
 800569e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80056a4:	4641      	mov	r1, r8
 80056a6:	1851      	adds	r1, r2, r1
 80056a8:	6339      	str	r1, [r7, #48]	; 0x30
 80056aa:	4649      	mov	r1, r9
 80056ac:	414b      	adcs	r3, r1
 80056ae:	637b      	str	r3, [r7, #52]	; 0x34
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80056bc:	4659      	mov	r1, fp
 80056be:	00cb      	lsls	r3, r1, #3
 80056c0:	4651      	mov	r1, sl
 80056c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056c6:	4651      	mov	r1, sl
 80056c8:	00ca      	lsls	r2, r1, #3
 80056ca:	4610      	mov	r0, r2
 80056cc:	4619      	mov	r1, r3
 80056ce:	4603      	mov	r3, r0
 80056d0:	4642      	mov	r2, r8
 80056d2:	189b      	adds	r3, r3, r2
 80056d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056d8:	464b      	mov	r3, r9
 80056da:	460a      	mov	r2, r1
 80056dc:	eb42 0303 	adc.w	r3, r2, r3
 80056e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80056e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80056f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80056f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80056f8:	460b      	mov	r3, r1
 80056fa:	18db      	adds	r3, r3, r3
 80056fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80056fe:	4613      	mov	r3, r2
 8005700:	eb42 0303 	adc.w	r3, r2, r3
 8005704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800570a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800570e:	f7fa fdcf 	bl	80002b0 <__aeabi_uldivmod>
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <UART_SetConfig+0x2d4>)
 8005718:	fba3 1302 	umull	r1, r3, r3, r2
 800571c:	095b      	lsrs	r3, r3, #5
 800571e:	2164      	movs	r1, #100	; 0x64
 8005720:	fb01 f303 	mul.w	r3, r1, r3
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	3332      	adds	r3, #50	; 0x32
 800572a:	4a08      	ldr	r2, [pc, #32]	; (800574c <UART_SetConfig+0x2d4>)
 800572c:	fba2 2303 	umull	r2, r3, r2, r3
 8005730:	095b      	lsrs	r3, r3, #5
 8005732:	f003 0207 	and.w	r2, r3, #7
 8005736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4422      	add	r2, r4
 800573e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005740:	e105      	b.n	800594e <UART_SetConfig+0x4d6>
 8005742:	bf00      	nop
 8005744:	40011000 	.word	0x40011000
 8005748:	40011400 	.word	0x40011400
 800574c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005754:	2200      	movs	r2, #0
 8005756:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800575a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800575e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005762:	4642      	mov	r2, r8
 8005764:	464b      	mov	r3, r9
 8005766:	1891      	adds	r1, r2, r2
 8005768:	6239      	str	r1, [r7, #32]
 800576a:	415b      	adcs	r3, r3
 800576c:	627b      	str	r3, [r7, #36]	; 0x24
 800576e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005772:	4641      	mov	r1, r8
 8005774:	1854      	adds	r4, r2, r1
 8005776:	4649      	mov	r1, r9
 8005778:	eb43 0501 	adc.w	r5, r3, r1
 800577c:	f04f 0200 	mov.w	r2, #0
 8005780:	f04f 0300 	mov.w	r3, #0
 8005784:	00eb      	lsls	r3, r5, #3
 8005786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800578a:	00e2      	lsls	r2, r4, #3
 800578c:	4614      	mov	r4, r2
 800578e:	461d      	mov	r5, r3
 8005790:	4643      	mov	r3, r8
 8005792:	18e3      	adds	r3, r4, r3
 8005794:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005798:	464b      	mov	r3, r9
 800579a:	eb45 0303 	adc.w	r3, r5, r3
 800579e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80057a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80057ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057b2:	f04f 0200 	mov.w	r2, #0
 80057b6:	f04f 0300 	mov.w	r3, #0
 80057ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80057be:	4629      	mov	r1, r5
 80057c0:	008b      	lsls	r3, r1, #2
 80057c2:	4621      	mov	r1, r4
 80057c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057c8:	4621      	mov	r1, r4
 80057ca:	008a      	lsls	r2, r1, #2
 80057cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80057d0:	f7fa fd6e 	bl	80002b0 <__aeabi_uldivmod>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	4b60      	ldr	r3, [pc, #384]	; (800595c <UART_SetConfig+0x4e4>)
 80057da:	fba3 2302 	umull	r2, r3, r3, r2
 80057de:	095b      	lsrs	r3, r3, #5
 80057e0:	011c      	lsls	r4, r3, #4
 80057e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057e6:	2200      	movs	r2, #0
 80057e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80057ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80057f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80057f4:	4642      	mov	r2, r8
 80057f6:	464b      	mov	r3, r9
 80057f8:	1891      	adds	r1, r2, r2
 80057fa:	61b9      	str	r1, [r7, #24]
 80057fc:	415b      	adcs	r3, r3
 80057fe:	61fb      	str	r3, [r7, #28]
 8005800:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005804:	4641      	mov	r1, r8
 8005806:	1851      	adds	r1, r2, r1
 8005808:	6139      	str	r1, [r7, #16]
 800580a:	4649      	mov	r1, r9
 800580c:	414b      	adcs	r3, r1
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	f04f 0200 	mov.w	r2, #0
 8005814:	f04f 0300 	mov.w	r3, #0
 8005818:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800581c:	4659      	mov	r1, fp
 800581e:	00cb      	lsls	r3, r1, #3
 8005820:	4651      	mov	r1, sl
 8005822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005826:	4651      	mov	r1, sl
 8005828:	00ca      	lsls	r2, r1, #3
 800582a:	4610      	mov	r0, r2
 800582c:	4619      	mov	r1, r3
 800582e:	4603      	mov	r3, r0
 8005830:	4642      	mov	r2, r8
 8005832:	189b      	adds	r3, r3, r2
 8005834:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005838:	464b      	mov	r3, r9
 800583a:	460a      	mov	r2, r1
 800583c:	eb42 0303 	adc.w	r3, r2, r3
 8005840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	67bb      	str	r3, [r7, #120]	; 0x78
 800584e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800585c:	4649      	mov	r1, r9
 800585e:	008b      	lsls	r3, r1, #2
 8005860:	4641      	mov	r1, r8
 8005862:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005866:	4641      	mov	r1, r8
 8005868:	008a      	lsls	r2, r1, #2
 800586a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800586e:	f7fa fd1f 	bl	80002b0 <__aeabi_uldivmod>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4b39      	ldr	r3, [pc, #228]	; (800595c <UART_SetConfig+0x4e4>)
 8005878:	fba3 1302 	umull	r1, r3, r3, r2
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	2164      	movs	r1, #100	; 0x64
 8005880:	fb01 f303 	mul.w	r3, r1, r3
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	3332      	adds	r3, #50	; 0x32
 800588a:	4a34      	ldr	r2, [pc, #208]	; (800595c <UART_SetConfig+0x4e4>)
 800588c:	fba2 2303 	umull	r2, r3, r2, r3
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005896:	441c      	add	r4, r3
 8005898:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800589c:	2200      	movs	r2, #0
 800589e:	673b      	str	r3, [r7, #112]	; 0x70
 80058a0:	677a      	str	r2, [r7, #116]	; 0x74
 80058a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80058a6:	4642      	mov	r2, r8
 80058a8:	464b      	mov	r3, r9
 80058aa:	1891      	adds	r1, r2, r2
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	415b      	adcs	r3, r3
 80058b0:	60fb      	str	r3, [r7, #12]
 80058b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058b6:	4641      	mov	r1, r8
 80058b8:	1851      	adds	r1, r2, r1
 80058ba:	6039      	str	r1, [r7, #0]
 80058bc:	4649      	mov	r1, r9
 80058be:	414b      	adcs	r3, r1
 80058c0:	607b      	str	r3, [r7, #4]
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058ce:	4659      	mov	r1, fp
 80058d0:	00cb      	lsls	r3, r1, #3
 80058d2:	4651      	mov	r1, sl
 80058d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058d8:	4651      	mov	r1, sl
 80058da:	00ca      	lsls	r2, r1, #3
 80058dc:	4610      	mov	r0, r2
 80058de:	4619      	mov	r1, r3
 80058e0:	4603      	mov	r3, r0
 80058e2:	4642      	mov	r2, r8
 80058e4:	189b      	adds	r3, r3, r2
 80058e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80058e8:	464b      	mov	r3, r9
 80058ea:	460a      	mov	r2, r1
 80058ec:	eb42 0303 	adc.w	r3, r2, r3
 80058f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80058f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	663b      	str	r3, [r7, #96]	; 0x60
 80058fc:	667a      	str	r2, [r7, #100]	; 0x64
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	f04f 0300 	mov.w	r3, #0
 8005906:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800590a:	4649      	mov	r1, r9
 800590c:	008b      	lsls	r3, r1, #2
 800590e:	4641      	mov	r1, r8
 8005910:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005914:	4641      	mov	r1, r8
 8005916:	008a      	lsls	r2, r1, #2
 8005918:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800591c:	f7fa fcc8 	bl	80002b0 <__aeabi_uldivmod>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	4b0d      	ldr	r3, [pc, #52]	; (800595c <UART_SetConfig+0x4e4>)
 8005926:	fba3 1302 	umull	r1, r3, r3, r2
 800592a:	095b      	lsrs	r3, r3, #5
 800592c:	2164      	movs	r1, #100	; 0x64
 800592e:	fb01 f303 	mul.w	r3, r1, r3
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	3332      	adds	r3, #50	; 0x32
 8005938:	4a08      	ldr	r2, [pc, #32]	; (800595c <UART_SetConfig+0x4e4>)
 800593a:	fba2 2303 	umull	r2, r3, r2, r3
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	f003 020f 	and.w	r2, r3, #15
 8005944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4422      	add	r2, r4
 800594c:	609a      	str	r2, [r3, #8]
}
 800594e:	bf00      	nop
 8005950:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005954:	46bd      	mov	sp, r7
 8005956:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800595a:	bf00      	nop
 800595c:	51eb851f 	.word	0x51eb851f

08005960 <__NVIC_SetPriority>:
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	4603      	mov	r3, r0
 8005968:	6039      	str	r1, [r7, #0]
 800596a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800596c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005970:	2b00      	cmp	r3, #0
 8005972:	db0a      	blt.n	800598a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	b2da      	uxtb	r2, r3
 8005978:	490c      	ldr	r1, [pc, #48]	; (80059ac <__NVIC_SetPriority+0x4c>)
 800597a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597e:	0112      	lsls	r2, r2, #4
 8005980:	b2d2      	uxtb	r2, r2
 8005982:	440b      	add	r3, r1
 8005984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005988:	e00a      	b.n	80059a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	b2da      	uxtb	r2, r3
 800598e:	4908      	ldr	r1, [pc, #32]	; (80059b0 <__NVIC_SetPriority+0x50>)
 8005990:	79fb      	ldrb	r3, [r7, #7]
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	3b04      	subs	r3, #4
 8005998:	0112      	lsls	r2, r2, #4
 800599a:	b2d2      	uxtb	r2, r2
 800599c:	440b      	add	r3, r1
 800599e:	761a      	strb	r2, [r3, #24]
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	e000e100 	.word	0xe000e100
 80059b0:	e000ed00 	.word	0xe000ed00

080059b4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80059b4:	b580      	push	{r7, lr}
 80059b6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80059b8:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <SysTick_Handler+0x1c>)
 80059ba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80059bc:	f001 fdaa 	bl	8007514 <xTaskGetSchedulerState>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d001      	beq.n	80059ca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80059c6:	f002 fb8f 	bl	80080e8 <xPortSysTickHandler>
  }
}
 80059ca:	bf00      	nop
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	e000e010 	.word	0xe000e010

080059d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80059d8:	2100      	movs	r1, #0
 80059da:	f06f 0004 	mvn.w	r0, #4
 80059de:	f7ff ffbf 	bl	8005960 <__NVIC_SetPriority>
#endif
}
 80059e2:	bf00      	nop
 80059e4:	bd80      	pop	{r7, pc}
	...

080059e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ee:	f3ef 8305 	mrs	r3, IPSR
 80059f2:	603b      	str	r3, [r7, #0]
  return(result);
 80059f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80059fa:	f06f 0305 	mvn.w	r3, #5
 80059fe:	607b      	str	r3, [r7, #4]
 8005a00:	e00c      	b.n	8005a1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <osKernelInitialize+0x44>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d105      	bne.n	8005a16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a0a:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <osKernelInitialize+0x44>)
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	607b      	str	r3, [r7, #4]
 8005a14:	e002      	b.n	8005a1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a16:	f04f 33ff 	mov.w	r3, #4294967295
 8005a1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a1c:	687b      	ldr	r3, [r7, #4]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20001c48 	.word	0x20001c48

08005a30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a36:	f3ef 8305 	mrs	r3, IPSR
 8005a3a:	603b      	str	r3, [r7, #0]
  return(result);
 8005a3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a42:	f06f 0305 	mvn.w	r3, #5
 8005a46:	607b      	str	r3, [r7, #4]
 8005a48:	e010      	b.n	8005a6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a4a:	4b0b      	ldr	r3, [pc, #44]	; (8005a78 <osKernelStart+0x48>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d109      	bne.n	8005a66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a52:	f7ff ffbf 	bl	80059d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a56:	4b08      	ldr	r3, [pc, #32]	; (8005a78 <osKernelStart+0x48>)
 8005a58:	2202      	movs	r2, #2
 8005a5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005a5c:	f001 f912 	bl	8006c84 <vTaskStartScheduler>
      stat = osOK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	607b      	str	r3, [r7, #4]
 8005a64:	e002      	b.n	8005a6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005a66:	f04f 33ff 	mov.w	r3, #4294967295
 8005a6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a6c:	687b      	ldr	r3, [r7, #4]
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	20001c48 	.word	0x20001c48

08005a7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08e      	sub	sp, #56	; 0x38
 8005a80:	af04      	add	r7, sp, #16
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a8c:	f3ef 8305 	mrs	r3, IPSR
 8005a90:	617b      	str	r3, [r7, #20]
  return(result);
 8005a92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d17e      	bne.n	8005b96 <osThreadNew+0x11a>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d07b      	beq.n	8005b96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a9e:	2380      	movs	r3, #128	; 0x80
 8005aa0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005aa2:	2318      	movs	r3, #24
 8005aa4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005aae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d045      	beq.n	8005b42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <osThreadNew+0x48>
        name = attr->name;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d002      	beq.n	8005ad2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d008      	beq.n	8005aea <osThreadNew+0x6e>
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	2b38      	cmp	r3, #56	; 0x38
 8005adc:	d805      	bhi.n	8005aea <osThreadNew+0x6e>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <osThreadNew+0x72>
        return (NULL);
 8005aea:	2300      	movs	r3, #0
 8005aec:	e054      	b.n	8005b98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	089b      	lsrs	r3, r3, #2
 8005afc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00e      	beq.n	8005b24 <osThreadNew+0xa8>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	2b5b      	cmp	r3, #91	; 0x5b
 8005b0c:	d90a      	bls.n	8005b24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d006      	beq.n	8005b24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <osThreadNew+0xa8>
        mem = 1;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	61bb      	str	r3, [r7, #24]
 8005b22:	e010      	b.n	8005b46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10c      	bne.n	8005b46 <osThreadNew+0xca>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d108      	bne.n	8005b46 <osThreadNew+0xca>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d104      	bne.n	8005b46 <osThreadNew+0xca>
          mem = 0;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	e001      	b.n	8005b46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b42:	2300      	movs	r3, #0
 8005b44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d110      	bne.n	8005b6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b54:	9202      	str	r2, [sp, #8]
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	6a3a      	ldr	r2, [r7, #32]
 8005b60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 feb8 	bl	80068d8 <xTaskCreateStatic>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	613b      	str	r3, [r7, #16]
 8005b6c:	e013      	b.n	8005b96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d110      	bne.n	8005b96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b74:	6a3b      	ldr	r3, [r7, #32]
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	f107 0310 	add.w	r3, r7, #16
 8005b7c:	9301      	str	r3, [sp, #4]
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 ff03 	bl	8006992 <xTaskCreate>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d001      	beq.n	8005b96 <osThreadNew+0x11a>
            hTask = NULL;
 8005b92:	2300      	movs	r3, #0
 8005b94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b96:	693b      	ldr	r3, [r7, #16]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3728      	adds	r7, #40	; 0x28
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ba8:	f3ef 8305 	mrs	r3, IPSR
 8005bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8005bae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d003      	beq.n	8005bbc <osDelay+0x1c>
    stat = osErrorISR;
 8005bb4:	f06f 0305 	mvn.w	r3, #5
 8005bb8:	60fb      	str	r3, [r7, #12]
 8005bba:	e007      	b.n	8005bcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <osDelay+0x2c>
      vTaskDelay(ticks);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f001 f828 	bl	8006c1c <vTaskDelay>
    }
  }

  return (stat);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b08a      	sub	sp, #40	; 0x28
 8005bda:	af02      	add	r7, sp, #8
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005be2:	2300      	movs	r3, #0
 8005be4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005be6:	f3ef 8305 	mrs	r3, IPSR
 8005bea:	613b      	str	r3, [r7, #16]
  return(result);
 8005bec:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d15f      	bne.n	8005cb2 <osMessageQueueNew+0xdc>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d05c      	beq.n	8005cb2 <osMessageQueueNew+0xdc>
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d059      	beq.n	8005cb2 <osMessageQueueNew+0xdc>
    mem = -1;
 8005bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8005c02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d029      	beq.n	8005c5e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d012      	beq.n	8005c38 <osMessageQueueNew+0x62>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	2b4f      	cmp	r3, #79	; 0x4f
 8005c18:	d90e      	bls.n	8005c38 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	fb01 f303 	mul.w	r3, r1, r3
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d302      	bcc.n	8005c38 <osMessageQueueNew+0x62>
        mem = 1;
 8005c32:	2301      	movs	r3, #1
 8005c34:	61bb      	str	r3, [r7, #24]
 8005c36:	e014      	b.n	8005c62 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d110      	bne.n	8005c62 <osMessageQueueNew+0x8c>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10c      	bne.n	8005c62 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d108      	bne.n	8005c62 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d104      	bne.n	8005c62 <osMessageQueueNew+0x8c>
          mem = 0;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	61bb      	str	r3, [r7, #24]
 8005c5c:	e001      	b.n	8005c62 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d10b      	bne.n	8005c80 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2100      	movs	r1, #0
 8005c72:	9100      	str	r1, [sp, #0]
 8005c74:	68b9      	ldr	r1, [r7, #8]
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 f970 	bl	8005f5c <xQueueGenericCreateStatic>
 8005c7c:	61f8      	str	r0, [r7, #28]
 8005c7e:	e008      	b.n	8005c92 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d105      	bne.n	8005c92 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005c86:	2200      	movs	r2, #0
 8005c88:	68b9      	ldr	r1, [r7, #8]
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 f9de 	bl	800604c <xQueueGenericCreate>
 8005c90:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00c      	beq.n	8005cb2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e001      	b.n	8005caa <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005caa:	6979      	ldr	r1, [r7, #20]
 8005cac:	69f8      	ldr	r0, [r7, #28]
 8005cae:	f000 fdb5 	bl	800681c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005cb2:	69fb      	ldr	r3, [r7, #28]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3720      	adds	r7, #32
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	4a07      	ldr	r2, [pc, #28]	; (8005ce8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005ccc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	4a06      	ldr	r2, [pc, #24]	; (8005cec <vApplicationGetIdleTaskMemory+0x30>)
 8005cd2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2280      	movs	r2, #128	; 0x80
 8005cd8:	601a      	str	r2, [r3, #0]
}
 8005cda:	bf00      	nop
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	20001c4c 	.word	0x20001c4c
 8005cec:	20001ca8 	.word	0x20001ca8

08005cf0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a07      	ldr	r2, [pc, #28]	; (8005d1c <vApplicationGetTimerTaskMemory+0x2c>)
 8005d00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	4a06      	ldr	r2, [pc, #24]	; (8005d20 <vApplicationGetTimerTaskMemory+0x30>)
 8005d06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d0e:	601a      	str	r2, [r3, #0]
}
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr
 8005d1c:	20001ea8 	.word	0x20001ea8
 8005d20:	20001f04 	.word	0x20001f04

08005d24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f103 0208 	add.w	r2, r3, #8
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f04f 32ff 	mov.w	r2, #4294967295
 8005d3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f103 0208 	add.w	r2, r3, #8
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f103 0208 	add.w	r2, r3, #8
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b085      	sub	sp, #20
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	601a      	str	r2, [r3, #0]
}
 8005dba:	bf00      	nop
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b085      	sub	sp, #20
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ddc:	d103      	bne.n	8005de6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	e00c      	b.n	8005e00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3308      	adds	r3, #8
 8005dea:	60fb      	str	r3, [r7, #12]
 8005dec:	e002      	b.n	8005df4 <vListInsert+0x2e>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d2f6      	bcs.n	8005dee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	683a      	ldr	r2, [r7, #0]
 8005e1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	601a      	str	r2, [r3, #0]
}
 8005e2c:	bf00      	nop
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6892      	ldr	r2, [r2, #8]
 8005e4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6852      	ldr	r2, [r2, #4]
 8005e58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d103      	bne.n	8005e6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	1e5a      	subs	r2, r3, #1
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10a      	bne.n	8005eb6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005eb2:	bf00      	nop
 8005eb4:	e7fe      	b.n	8005eb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005eb6:	f002 f885 	bl	8007fc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ec2:	68f9      	ldr	r1, [r7, #12]
 8005ec4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ec6:	fb01 f303 	mul.w	r3, r1, r3
 8005eca:	441a      	add	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	68f9      	ldr	r1, [r7, #12]
 8005eea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005eec:	fb01 f303 	mul.w	r3, r1, r3
 8005ef0:	441a      	add	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	22ff      	movs	r2, #255	; 0xff
 8005efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	22ff      	movs	r2, #255	; 0xff
 8005f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d114      	bne.n	8005f36 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01a      	beq.n	8005f4a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	3310      	adds	r3, #16
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f001 f93d 	bl	8007198 <xTaskRemoveFromEventList>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d012      	beq.n	8005f4a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f24:	4b0c      	ldr	r3, [pc, #48]	; (8005f58 <xQueueGenericReset+0xcc>)
 8005f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	e009      	b.n	8005f4a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3310      	adds	r3, #16
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff fef2 	bl	8005d24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	3324      	adds	r3, #36	; 0x24
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff feed 	bl	8005d24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f4a:	f002 f86b 	bl	8008024 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f4e:	2301      	movs	r3, #1
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	e000ed04 	.word	0xe000ed04

08005f5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08e      	sub	sp, #56	; 0x38
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]
 8005f68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10a      	bne.n	8005f86 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f82:	bf00      	nop
 8005f84:	e7fe      	b.n	8005f84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10a      	bne.n	8005fa2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f9e:	bf00      	nop
 8005fa0:	e7fe      	b.n	8005fa0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <xQueueGenericCreateStatic+0x52>
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <xQueueGenericCreateStatic+0x56>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <xQueueGenericCreateStatic+0x58>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10a      	bne.n	8005fce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fbc:	f383 8811 	msr	BASEPRI, r3
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	623b      	str	r3, [r7, #32]
}
 8005fca:	bf00      	nop
 8005fcc:	e7fe      	b.n	8005fcc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d102      	bne.n	8005fda <xQueueGenericCreateStatic+0x7e>
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <xQueueGenericCreateStatic+0x82>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <xQueueGenericCreateStatic+0x84>
 8005fde:	2300      	movs	r3, #0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10a      	bne.n	8005ffa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe8:	f383 8811 	msr	BASEPRI, r3
 8005fec:	f3bf 8f6f 	isb	sy
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	61fb      	str	r3, [r7, #28]
}
 8005ff6:	bf00      	nop
 8005ff8:	e7fe      	b.n	8005ff8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ffa:	2350      	movs	r3, #80	; 0x50
 8005ffc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b50      	cmp	r3, #80	; 0x50
 8006002:	d00a      	beq.n	800601a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	61bb      	str	r3, [r7, #24]
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800601a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00d      	beq.n	8006042 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	2201      	movs	r2, #1
 800602a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800602e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	4613      	mov	r3, r2
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	68b9      	ldr	r1, [r7, #8]
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f83f 	bl	80060c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006044:	4618      	mov	r0, r3
 8006046:	3730      	adds	r7, #48	; 0x30
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08a      	sub	sp, #40	; 0x28
 8006050:	af02      	add	r7, sp, #8
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	4613      	mov	r3, r2
 8006058:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10a      	bne.n	8006076 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	613b      	str	r3, [r7, #16]
}
 8006072:	bf00      	nop
 8006074:	e7fe      	b.n	8006074 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	fb02 f303 	mul.w	r3, r2, r3
 800607e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	3350      	adds	r3, #80	; 0x50
 8006084:	4618      	mov	r0, r3
 8006086:	f002 f8bf 	bl	8008208 <pvPortMalloc>
 800608a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d011      	beq.n	80060b6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	3350      	adds	r3, #80	; 0x50
 800609a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060a4:	79fa      	ldrb	r2, [r7, #7]
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	4613      	mov	r3, r2
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	68b9      	ldr	r1, [r7, #8]
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 f805 	bl	80060c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060b6:	69bb      	ldr	r3, [r7, #24]
	}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3720      	adds	r7, #32
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
 80060cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d103      	bne.n	80060dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	601a      	str	r2, [r3, #0]
 80060da:	e002      	b.n	80060e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060ee:	2101      	movs	r1, #1
 80060f0:	69b8      	ldr	r0, [r7, #24]
 80060f2:	f7ff fecb 	bl	8005e8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	78fa      	ldrb	r2, [r7, #3]
 80060fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060fe:	bf00      	nop
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
	...

08006108 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b08e      	sub	sp, #56	; 0x38
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006116:	2300      	movs	r3, #0
 8006118:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800611e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006120:	2b00      	cmp	r3, #0
 8006122:	d10a      	bne.n	800613a <xQueueGenericSend+0x32>
	__asm volatile
 8006124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006128:	f383 8811 	msr	BASEPRI, r3
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f3bf 8f4f 	dsb	sy
 8006134:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006136:	bf00      	nop
 8006138:	e7fe      	b.n	8006138 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d103      	bne.n	8006148 <xQueueGenericSend+0x40>
 8006140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <xQueueGenericSend+0x44>
 8006148:	2301      	movs	r3, #1
 800614a:	e000      	b.n	800614e <xQueueGenericSend+0x46>
 800614c:	2300      	movs	r3, #0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10a      	bne.n	8006168 <xQueueGenericSend+0x60>
	__asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006164:	bf00      	nop
 8006166:	e7fe      	b.n	8006166 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d103      	bne.n	8006176 <xQueueGenericSend+0x6e>
 800616e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006172:	2b01      	cmp	r3, #1
 8006174:	d101      	bne.n	800617a <xQueueGenericSend+0x72>
 8006176:	2301      	movs	r3, #1
 8006178:	e000      	b.n	800617c <xQueueGenericSend+0x74>
 800617a:	2300      	movs	r3, #0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10a      	bne.n	8006196 <xQueueGenericSend+0x8e>
	__asm volatile
 8006180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006184:	f383 8811 	msr	BASEPRI, r3
 8006188:	f3bf 8f6f 	isb	sy
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	623b      	str	r3, [r7, #32]
}
 8006192:	bf00      	nop
 8006194:	e7fe      	b.n	8006194 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006196:	f001 f9bd 	bl	8007514 <xTaskGetSchedulerState>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d102      	bne.n	80061a6 <xQueueGenericSend+0x9e>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <xQueueGenericSend+0xa2>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <xQueueGenericSend+0xa4>
 80061aa:	2300      	movs	r3, #0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <xQueueGenericSend+0xbe>
	__asm volatile
 80061b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b4:	f383 8811 	msr	BASEPRI, r3
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	61fb      	str	r3, [r7, #28]
}
 80061c2:	bf00      	nop
 80061c4:	e7fe      	b.n	80061c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061c6:	f001 fefd 	bl	8007fc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d302      	bcc.n	80061dc <xQueueGenericSend+0xd4>
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d129      	bne.n	8006230 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061e2:	f000 fa0b 	bl	80065fc <prvCopyDataToQueue>
 80061e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d010      	beq.n	8006212 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f2:	3324      	adds	r3, #36	; 0x24
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 ffcf 	bl	8007198 <xTaskRemoveFromEventList>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d013      	beq.n	8006228 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006200:	4b3f      	ldr	r3, [pc, #252]	; (8006300 <xQueueGenericSend+0x1f8>)
 8006202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	e00a      	b.n	8006228 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006214:	2b00      	cmp	r3, #0
 8006216:	d007      	beq.n	8006228 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006218:	4b39      	ldr	r3, [pc, #228]	; (8006300 <xQueueGenericSend+0x1f8>)
 800621a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006228:	f001 fefc 	bl	8008024 <vPortExitCritical>
				return pdPASS;
 800622c:	2301      	movs	r3, #1
 800622e:	e063      	b.n	80062f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d103      	bne.n	800623e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006236:	f001 fef5 	bl	8008024 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800623a:	2300      	movs	r3, #0
 800623c:	e05c      	b.n	80062f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800623e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006240:	2b00      	cmp	r3, #0
 8006242:	d106      	bne.n	8006252 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006244:	f107 0314 	add.w	r3, r7, #20
 8006248:	4618      	mov	r0, r3
 800624a:	f001 f809 	bl	8007260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800624e:	2301      	movs	r3, #1
 8006250:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006252:	f001 fee7 	bl	8008024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006256:	f000 fd7b 	bl	8006d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800625a:	f001 feb3 	bl	8007fc4 <vPortEnterCritical>
 800625e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006264:	b25b      	sxtb	r3, r3
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626a:	d103      	bne.n	8006274 <xQueueGenericSend+0x16c>
 800626c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800626e:	2200      	movs	r2, #0
 8006270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006276:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800627a:	b25b      	sxtb	r3, r3
 800627c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006280:	d103      	bne.n	800628a <xQueueGenericSend+0x182>
 8006282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800628a:	f001 fecb 	bl	8008024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800628e:	1d3a      	adds	r2, r7, #4
 8006290:	f107 0314 	add.w	r3, r7, #20
 8006294:	4611      	mov	r1, r2
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fff8 	bl	800728c <xTaskCheckForTimeOut>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d124      	bne.n	80062ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062a4:	f000 faa2 	bl	80067ec <prvIsQueueFull>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d018      	beq.n	80062e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b0:	3310      	adds	r3, #16
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	4611      	mov	r1, r2
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 ff1e 	bl	80070f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80062bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062be:	f000 fa2d 	bl	800671c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80062c2:	f000 fd53 	bl	8006d6c <xTaskResumeAll>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f47f af7c 	bne.w	80061c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80062ce:	4b0c      	ldr	r3, [pc, #48]	; (8006300 <xQueueGenericSend+0x1f8>)
 80062d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062d4:	601a      	str	r2, [r3, #0]
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	e772      	b.n	80061c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062e2:	f000 fa1b 	bl	800671c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062e6:	f000 fd41 	bl	8006d6c <xTaskResumeAll>
 80062ea:	e76c      	b.n	80061c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062ee:	f000 fa15 	bl	800671c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062f2:	f000 fd3b 	bl	8006d6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3738      	adds	r7, #56	; 0x38
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	e000ed04 	.word	0xe000ed04

08006304 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b090      	sub	sp, #64	; 0x40
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10a      	bne.n	8006332 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800631c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006320:	f383 8811 	msr	BASEPRI, r3
 8006324:	f3bf 8f6f 	isb	sy
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800632e:	bf00      	nop
 8006330:	e7fe      	b.n	8006330 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d103      	bne.n	8006340 <xQueueGenericSendFromISR+0x3c>
 8006338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800633a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <xQueueGenericSendFromISR+0x40>
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <xQueueGenericSendFromISR+0x42>
 8006344:	2300      	movs	r3, #0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10a      	bne.n	8006360 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800635c:	bf00      	nop
 800635e:	e7fe      	b.n	800635e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2b02      	cmp	r3, #2
 8006364:	d103      	bne.n	800636e <xQueueGenericSendFromISR+0x6a>
 8006366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636a:	2b01      	cmp	r3, #1
 800636c:	d101      	bne.n	8006372 <xQueueGenericSendFromISR+0x6e>
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <xQueueGenericSendFromISR+0x70>
 8006372:	2300      	movs	r3, #0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10a      	bne.n	800638e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	623b      	str	r3, [r7, #32]
}
 800638a:	bf00      	nop
 800638c:	e7fe      	b.n	800638c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800638e:	f001 fefb 	bl	8008188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006392:	f3ef 8211 	mrs	r2, BASEPRI
 8006396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	61fa      	str	r2, [r7, #28]
 80063a8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80063aa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80063ac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d302      	bcc.n	80063c0 <xQueueGenericSendFromISR+0xbc>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d12f      	bne.n	8006420 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80063c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	68b9      	ldr	r1, [r7, #8]
 80063d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80063d6:	f000 f911 	bl	80065fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063da:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80063de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e2:	d112      	bne.n	800640a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d016      	beq.n	800641a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ee:	3324      	adds	r3, #36	; 0x24
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 fed1 	bl	8007198 <xTaskRemoveFromEventList>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00e      	beq.n	800641a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00b      	beq.n	800641a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	e007      	b.n	800641a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800640a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800640e:	3301      	adds	r3, #1
 8006410:	b2db      	uxtb	r3, r3
 8006412:	b25a      	sxtb	r2, r3
 8006414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800641a:	2301      	movs	r3, #1
 800641c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800641e:	e001      	b.n	8006424 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006420:	2300      	movs	r3, #0
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006426:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800642e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006432:	4618      	mov	r0, r3
 8006434:	3740      	adds	r7, #64	; 0x40
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
	...

0800643c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08c      	sub	sp, #48	; 0x30
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006448:	2300      	movs	r3, #0
 800644a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10a      	bne.n	800646c <xQueueReceive+0x30>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	623b      	str	r3, [r7, #32]
}
 8006468:	bf00      	nop
 800646a:	e7fe      	b.n	800646a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d103      	bne.n	800647a <xQueueReceive+0x3e>
 8006472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <xQueueReceive+0x42>
 800647a:	2301      	movs	r3, #1
 800647c:	e000      	b.n	8006480 <xQueueReceive+0x44>
 800647e:	2300      	movs	r3, #0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10a      	bne.n	800649a <xQueueReceive+0x5e>
	__asm volatile
 8006484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	61fb      	str	r3, [r7, #28]
}
 8006496:	bf00      	nop
 8006498:	e7fe      	b.n	8006498 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800649a:	f001 f83b 	bl	8007514 <xTaskGetSchedulerState>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d102      	bne.n	80064aa <xQueueReceive+0x6e>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <xQueueReceive+0x72>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <xQueueReceive+0x74>
 80064ae:	2300      	movs	r3, #0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10a      	bne.n	80064ca <xQueueReceive+0x8e>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	61bb      	str	r3, [r7, #24]
}
 80064c6:	bf00      	nop
 80064c8:	e7fe      	b.n	80064c8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80064ca:	f001 fd7b 	bl	8007fc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d01f      	beq.n	800651a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064da:	68b9      	ldr	r1, [r7, #8]
 80064dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064de:	f000 f8f7 	bl	80066d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e4:	1e5a      	subs	r2, r3, #1
 80064e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00f      	beq.n	8006512 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f4:	3310      	adds	r3, #16
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 fe4e 	bl	8007198 <xTaskRemoveFromEventList>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d007      	beq.n	8006512 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006502:	4b3d      	ldr	r3, [pc, #244]	; (80065f8 <xQueueReceive+0x1bc>)
 8006504:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006512:	f001 fd87 	bl	8008024 <vPortExitCritical>
				return pdPASS;
 8006516:	2301      	movs	r3, #1
 8006518:	e069      	b.n	80065ee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d103      	bne.n	8006528 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006520:	f001 fd80 	bl	8008024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006524:	2300      	movs	r3, #0
 8006526:	e062      	b.n	80065ee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d106      	bne.n	800653c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800652e:	f107 0310 	add.w	r3, r7, #16
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fe94 	bl	8007260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006538:	2301      	movs	r3, #1
 800653a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800653c:	f001 fd72 	bl	8008024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006540:	f000 fc06 	bl	8006d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006544:	f001 fd3e 	bl	8007fc4 <vPortEnterCritical>
 8006548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800654e:	b25b      	sxtb	r3, r3
 8006550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006554:	d103      	bne.n	800655e <xQueueReceive+0x122>
 8006556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006558:	2200      	movs	r2, #0
 800655a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800655e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006560:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006564:	b25b      	sxtb	r3, r3
 8006566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656a:	d103      	bne.n	8006574 <xQueueReceive+0x138>
 800656c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006574:	f001 fd56 	bl	8008024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006578:	1d3a      	adds	r2, r7, #4
 800657a:	f107 0310 	add.w	r3, r7, #16
 800657e:	4611      	mov	r1, r2
 8006580:	4618      	mov	r0, r3
 8006582:	f000 fe83 	bl	800728c <xTaskCheckForTimeOut>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d123      	bne.n	80065d4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800658c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800658e:	f000 f917 	bl	80067c0 <prvIsQueueEmpty>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d017      	beq.n	80065c8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659a:	3324      	adds	r3, #36	; 0x24
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	4611      	mov	r1, r2
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fda9 	bl	80070f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065a8:	f000 f8b8 	bl	800671c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065ac:	f000 fbde 	bl	8006d6c <xTaskResumeAll>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d189      	bne.n	80064ca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80065b6:	4b10      	ldr	r3, [pc, #64]	; (80065f8 <xQueueReceive+0x1bc>)
 80065b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065bc:	601a      	str	r2, [r3, #0]
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	e780      	b.n	80064ca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80065c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065ca:	f000 f8a7 	bl	800671c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065ce:	f000 fbcd 	bl	8006d6c <xTaskResumeAll>
 80065d2:	e77a      	b.n	80064ca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80065d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065d6:	f000 f8a1 	bl	800671c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065da:	f000 fbc7 	bl	8006d6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065e0:	f000 f8ee 	bl	80067c0 <prvIsQueueEmpty>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f43f af6f 	beq.w	80064ca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3730      	adds	r7, #48	; 0x30
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	e000ed04 	.word	0xe000ed04

080065fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b086      	sub	sp, #24
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006608:	2300      	movs	r3, #0
 800660a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006610:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10d      	bne.n	8006636 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d14d      	bne.n	80066be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	4618      	mov	r0, r3
 8006628:	f000 ff92 	bl	8007550 <xTaskPriorityDisinherit>
 800662c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2200      	movs	r2, #0
 8006632:	609a      	str	r2, [r3, #8]
 8006634:	e043      	b.n	80066be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d119      	bne.n	8006670 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6858      	ldr	r0, [r3, #4]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006644:	461a      	mov	r2, r3
 8006646:	68b9      	ldr	r1, [r7, #8]
 8006648:	f001 fffa 	bl	8008640 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	685a      	ldr	r2, [r3, #4]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006654:	441a      	add	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	429a      	cmp	r2, r3
 8006664:	d32b      	bcc.n	80066be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	605a      	str	r2, [r3, #4]
 800666e:	e026      	b.n	80066be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68d8      	ldr	r0, [r3, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	461a      	mov	r2, r3
 800667a:	68b9      	ldr	r1, [r7, #8]
 800667c:	f001 ffe0 	bl	8008640 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	68da      	ldr	r2, [r3, #12]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	425b      	negs	r3, r3
 800668a:	441a      	add	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	68da      	ldr	r2, [r3, #12]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	429a      	cmp	r2, r3
 800669a:	d207      	bcs.n	80066ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a4:	425b      	negs	r3, r3
 80066a6:	441a      	add	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d105      	bne.n	80066be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d002      	beq.n	80066be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	3b01      	subs	r3, #1
 80066bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80066c6:	697b      	ldr	r3, [r7, #20]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3718      	adds	r7, #24
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d018      	beq.n	8006714 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ea:	441a      	add	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68da      	ldr	r2, [r3, #12]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d303      	bcc.n	8006704 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68d9      	ldr	r1, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670c:	461a      	mov	r2, r3
 800670e:	6838      	ldr	r0, [r7, #0]
 8006710:	f001 ff96 	bl	8008640 <memcpy>
	}
}
 8006714:	bf00      	nop
 8006716:	3708      	adds	r7, #8
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006724:	f001 fc4e 	bl	8007fc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800672e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006730:	e011      	b.n	8006756 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006736:	2b00      	cmp	r3, #0
 8006738:	d012      	beq.n	8006760 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	3324      	adds	r3, #36	; 0x24
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fd2a 	bl	8007198 <xTaskRemoveFromEventList>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800674a:	f000 fe01 	bl	8007350 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800674e:	7bfb      	ldrb	r3, [r7, #15]
 8006750:	3b01      	subs	r3, #1
 8006752:	b2db      	uxtb	r3, r3
 8006754:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800675a:	2b00      	cmp	r3, #0
 800675c:	dce9      	bgt.n	8006732 <prvUnlockQueue+0x16>
 800675e:	e000      	b.n	8006762 <prvUnlockQueue+0x46>
					break;
 8006760:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	22ff      	movs	r2, #255	; 0xff
 8006766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800676a:	f001 fc5b 	bl	8008024 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800676e:	f001 fc29 	bl	8007fc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006778:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800677a:	e011      	b.n	80067a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d012      	beq.n	80067aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3310      	adds	r3, #16
 8006788:	4618      	mov	r0, r3
 800678a:	f000 fd05 	bl	8007198 <xTaskRemoveFromEventList>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d001      	beq.n	8006798 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006794:	f000 fddc 	bl	8007350 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006798:	7bbb      	ldrb	r3, [r7, #14]
 800679a:	3b01      	subs	r3, #1
 800679c:	b2db      	uxtb	r3, r3
 800679e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	dce9      	bgt.n	800677c <prvUnlockQueue+0x60>
 80067a8:	e000      	b.n	80067ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80067aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	22ff      	movs	r2, #255	; 0xff
 80067b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80067b4:	f001 fc36 	bl	8008024 <vPortExitCritical>
}
 80067b8:	bf00      	nop
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067c8:	f001 fbfc 	bl	8007fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d102      	bne.n	80067da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80067d4:	2301      	movs	r3, #1
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	e001      	b.n	80067de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80067da:	2300      	movs	r3, #0
 80067dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067de:	f001 fc21 	bl	8008024 <vPortExitCritical>

	return xReturn;
 80067e2:	68fb      	ldr	r3, [r7, #12]
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067f4:	f001 fbe6 	bl	8007fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006800:	429a      	cmp	r2, r3
 8006802:	d102      	bne.n	800680a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006804:	2301      	movs	r3, #1
 8006806:	60fb      	str	r3, [r7, #12]
 8006808:	e001      	b.n	800680e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800680e:	f001 fc09 	bl	8008024 <vPortExitCritical>

	return xReturn;
 8006812:	68fb      	ldr	r3, [r7, #12]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
 800682a:	e014      	b.n	8006856 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800682c:	4a0f      	ldr	r2, [pc, #60]	; (800686c <vQueueAddToRegistry+0x50>)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d10b      	bne.n	8006850 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006838:	490c      	ldr	r1, [pc, #48]	; (800686c <vQueueAddToRegistry+0x50>)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006842:	4a0a      	ldr	r2, [pc, #40]	; (800686c <vQueueAddToRegistry+0x50>)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	00db      	lsls	r3, r3, #3
 8006848:	4413      	add	r3, r2
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800684e:	e006      	b.n	800685e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3301      	adds	r3, #1
 8006854:	60fb      	str	r3, [r7, #12]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2b07      	cmp	r3, #7
 800685a:	d9e7      	bls.n	800682c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	20002304 	.word	0x20002304

08006870 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006880:	f001 fba0 	bl	8007fc4 <vPortEnterCritical>
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800688a:	b25b      	sxtb	r3, r3
 800688c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006890:	d103      	bne.n	800689a <vQueueWaitForMessageRestricted+0x2a>
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068a0:	b25b      	sxtb	r3, r3
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d103      	bne.n	80068b0 <vQueueWaitForMessageRestricted+0x40>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068b0:	f001 fbb8 	bl	8008024 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d106      	bne.n	80068ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	3324      	adds	r3, #36	; 0x24
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	68b9      	ldr	r1, [r7, #8]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 fc3b 	bl	8007140 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80068ca:	6978      	ldr	r0, [r7, #20]
 80068cc:	f7ff ff26 	bl	800671c <prvUnlockQueue>
	}
 80068d0:	bf00      	nop
 80068d2:	3718      	adds	r7, #24
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b08e      	sub	sp, #56	; 0x38
 80068dc:	af04      	add	r7, sp, #16
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80068e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10a      	bne.n	8006902 <xTaskCreateStatic+0x2a>
	__asm volatile
 80068ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	623b      	str	r3, [r7, #32]
}
 80068fe:	bf00      	nop
 8006900:	e7fe      	b.n	8006900 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10a      	bne.n	800691e <xTaskCreateStatic+0x46>
	__asm volatile
 8006908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	61fb      	str	r3, [r7, #28]
}
 800691a:	bf00      	nop
 800691c:	e7fe      	b.n	800691c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800691e:	235c      	movs	r3, #92	; 0x5c
 8006920:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b5c      	cmp	r3, #92	; 0x5c
 8006926:	d00a      	beq.n	800693e <xTaskCreateStatic+0x66>
	__asm volatile
 8006928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	61bb      	str	r3, [r7, #24]
}
 800693a:	bf00      	nop
 800693c:	e7fe      	b.n	800693c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800693e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006942:	2b00      	cmp	r3, #0
 8006944:	d01e      	beq.n	8006984 <xTaskCreateStatic+0xac>
 8006946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006948:	2b00      	cmp	r3, #0
 800694a:	d01b      	beq.n	8006984 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800694c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006952:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006954:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006958:	2202      	movs	r2, #2
 800695a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800695e:	2300      	movs	r3, #0
 8006960:	9303      	str	r3, [sp, #12]
 8006962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006964:	9302      	str	r3, [sp, #8]
 8006966:	f107 0314 	add.w	r3, r7, #20
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	68b9      	ldr	r1, [r7, #8]
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f000 f850 	bl	8006a1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800697c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800697e:	f000 f8dd 	bl	8006b3c <prvAddNewTaskToReadyList>
 8006982:	e001      	b.n	8006988 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006988:	697b      	ldr	r3, [r7, #20]
	}
 800698a:	4618      	mov	r0, r3
 800698c:	3728      	adds	r7, #40	; 0x28
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}

08006992 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006992:	b580      	push	{r7, lr}
 8006994:	b08c      	sub	sp, #48	; 0x30
 8006996:	af04      	add	r7, sp, #16
 8006998:	60f8      	str	r0, [r7, #12]
 800699a:	60b9      	str	r1, [r7, #8]
 800699c:	603b      	str	r3, [r7, #0]
 800699e:	4613      	mov	r3, r2
 80069a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80069a2:	88fb      	ldrh	r3, [r7, #6]
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4618      	mov	r0, r3
 80069a8:	f001 fc2e 	bl	8008208 <pvPortMalloc>
 80069ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00e      	beq.n	80069d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80069b4:	205c      	movs	r0, #92	; 0x5c
 80069b6:	f001 fc27 	bl	8008208 <pvPortMalloc>
 80069ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	631a      	str	r2, [r3, #48]	; 0x30
 80069c8:	e005      	b.n	80069d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80069ca:	6978      	ldr	r0, [r7, #20]
 80069cc:	f001 fce8 	bl	80083a0 <vPortFree>
 80069d0:	e001      	b.n	80069d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80069d2:	2300      	movs	r3, #0
 80069d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d017      	beq.n	8006a0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80069e4:	88fa      	ldrh	r2, [r7, #6]
 80069e6:	2300      	movs	r3, #0
 80069e8:	9303      	str	r3, [sp, #12]
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	9302      	str	r3, [sp, #8]
 80069ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f0:	9301      	str	r3, [sp, #4]
 80069f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68b9      	ldr	r1, [r7, #8]
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 f80e 	bl	8006a1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a00:	69f8      	ldr	r0, [r7, #28]
 8006a02:	f000 f89b 	bl	8006b3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a06:	2301      	movs	r3, #1
 8006a08:	61bb      	str	r3, [r7, #24]
 8006a0a:	e002      	b.n	8006a12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a12:	69bb      	ldr	r3, [r7, #24]
	}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3720      	adds	r7, #32
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b088      	sub	sp, #32
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
 8006a28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	461a      	mov	r2, r3
 8006a34:	21a5      	movs	r1, #165	; 0xa5
 8006a36:	f001 fe11 	bl	800865c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006a44:	3b01      	subs	r3, #1
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006a4c:	69bb      	ldr	r3, [r7, #24]
 8006a4e:	f023 0307 	bic.w	r3, r3, #7
 8006a52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	f003 0307 	and.w	r3, r3, #7
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	617b      	str	r3, [r7, #20]
}
 8006a70:	bf00      	nop
 8006a72:	e7fe      	b.n	8006a72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d01f      	beq.n	8006aba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	61fb      	str	r3, [r7, #28]
 8006a7e:	e012      	b.n	8006aa6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	4413      	add	r3, r2
 8006a86:	7819      	ldrb	r1, [r3, #0]
 8006a88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	3334      	adds	r3, #52	; 0x34
 8006a90:	460a      	mov	r2, r1
 8006a92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	4413      	add	r3, r2
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d006      	beq.n	8006aae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	61fb      	str	r3, [r7, #28]
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	2b0f      	cmp	r3, #15
 8006aaa:	d9e9      	bls.n	8006a80 <prvInitialiseNewTask+0x64>
 8006aac:	e000      	b.n	8006ab0 <prvInitialiseNewTask+0x94>
			{
				break;
 8006aae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ab8:	e003      	b.n	8006ac2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	2b37      	cmp	r3, #55	; 0x37
 8006ac6:	d901      	bls.n	8006acc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006ac8:	2337      	movs	r3, #55	; 0x37
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ace:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ad0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ad6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	2200      	movs	r2, #0
 8006adc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff f93e 	bl	8005d64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	3318      	adds	r3, #24
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff f939 	bl	8005d64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006af6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	68f9      	ldr	r1, [r7, #12]
 8006b1a:	69b8      	ldr	r0, [r7, #24]
 8006b1c:	f001 f928 	bl	8007d70 <pxPortInitialiseStack>
 8006b20:	4602      	mov	r2, r0
 8006b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b32:	bf00      	nop
 8006b34:	3720      	adds	r7, #32
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
	...

08006b3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b44:	f001 fa3e 	bl	8007fc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b48:	4b2d      	ldr	r3, [pc, #180]	; (8006c00 <prvAddNewTaskToReadyList+0xc4>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	4a2c      	ldr	r2, [pc, #176]	; (8006c00 <prvAddNewTaskToReadyList+0xc4>)
 8006b50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b52:	4b2c      	ldr	r3, [pc, #176]	; (8006c04 <prvAddNewTaskToReadyList+0xc8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d109      	bne.n	8006b6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b5a:	4a2a      	ldr	r2, [pc, #168]	; (8006c04 <prvAddNewTaskToReadyList+0xc8>)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b60:	4b27      	ldr	r3, [pc, #156]	; (8006c00 <prvAddNewTaskToReadyList+0xc4>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d110      	bne.n	8006b8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b68:	f000 fc16 	bl	8007398 <prvInitialiseTaskLists>
 8006b6c:	e00d      	b.n	8006b8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b6e:	4b26      	ldr	r3, [pc, #152]	; (8006c08 <prvAddNewTaskToReadyList+0xcc>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d109      	bne.n	8006b8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b76:	4b23      	ldr	r3, [pc, #140]	; (8006c04 <prvAddNewTaskToReadyList+0xc8>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d802      	bhi.n	8006b8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b84:	4a1f      	ldr	r2, [pc, #124]	; (8006c04 <prvAddNewTaskToReadyList+0xc8>)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b8a:	4b20      	ldr	r3, [pc, #128]	; (8006c0c <prvAddNewTaskToReadyList+0xd0>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	4a1e      	ldr	r2, [pc, #120]	; (8006c0c <prvAddNewTaskToReadyList+0xd0>)
 8006b92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b94:	4b1d      	ldr	r3, [pc, #116]	; (8006c0c <prvAddNewTaskToReadyList+0xd0>)
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ba0:	4b1b      	ldr	r3, [pc, #108]	; (8006c10 <prvAddNewTaskToReadyList+0xd4>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d903      	bls.n	8006bb0 <prvAddNewTaskToReadyList+0x74>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bac:	4a18      	ldr	r2, [pc, #96]	; (8006c10 <prvAddNewTaskToReadyList+0xd4>)
 8006bae:	6013      	str	r3, [r2, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4a15      	ldr	r2, [pc, #84]	; (8006c14 <prvAddNewTaskToReadyList+0xd8>)
 8006bbe:	441a      	add	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	f7ff f8d9 	bl	8005d7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006bcc:	f001 fa2a 	bl	8008024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006bd0:	4b0d      	ldr	r3, [pc, #52]	; (8006c08 <prvAddNewTaskToReadyList+0xcc>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00e      	beq.n	8006bf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006bd8:	4b0a      	ldr	r3, [pc, #40]	; (8006c04 <prvAddNewTaskToReadyList+0xc8>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d207      	bcs.n	8006bf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006be6:	4b0c      	ldr	r3, [pc, #48]	; (8006c18 <prvAddNewTaskToReadyList+0xdc>)
 8006be8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	f3bf 8f4f 	dsb	sy
 8006bf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bf6:	bf00      	nop
 8006bf8:	3708      	adds	r7, #8
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	20002818 	.word	0x20002818
 8006c04:	20002344 	.word	0x20002344
 8006c08:	20002824 	.word	0x20002824
 8006c0c:	20002834 	.word	0x20002834
 8006c10:	20002820 	.word	0x20002820
 8006c14:	20002348 	.word	0x20002348
 8006c18:	e000ed04 	.word	0xe000ed04

08006c1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c24:	2300      	movs	r3, #0
 8006c26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d017      	beq.n	8006c5e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c2e:	4b13      	ldr	r3, [pc, #76]	; (8006c7c <vTaskDelay+0x60>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00a      	beq.n	8006c4c <vTaskDelay+0x30>
	__asm volatile
 8006c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3a:	f383 8811 	msr	BASEPRI, r3
 8006c3e:	f3bf 8f6f 	isb	sy
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	60bb      	str	r3, [r7, #8]
}
 8006c48:	bf00      	nop
 8006c4a:	e7fe      	b.n	8006c4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006c4c:	f000 f880 	bl	8006d50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c50:	2100      	movs	r1, #0
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 fcea 	bl	800762c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c58:	f000 f888 	bl	8006d6c <xTaskResumeAll>
 8006c5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d107      	bne.n	8006c74 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006c64:	4b06      	ldr	r3, [pc, #24]	; (8006c80 <vTaskDelay+0x64>)
 8006c66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c6a:	601a      	str	r2, [r3, #0]
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c74:	bf00      	nop
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	20002840 	.word	0x20002840
 8006c80:	e000ed04 	.word	0xe000ed04

08006c84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b08a      	sub	sp, #40	; 0x28
 8006c88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c92:	463a      	mov	r2, r7
 8006c94:	1d39      	adds	r1, r7, #4
 8006c96:	f107 0308 	add.w	r3, r7, #8
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7ff f80e 	bl	8005cbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ca0:	6839      	ldr	r1, [r7, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	9202      	str	r2, [sp, #8]
 8006ca8:	9301      	str	r3, [sp, #4]
 8006caa:	2300      	movs	r3, #0
 8006cac:	9300      	str	r3, [sp, #0]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	460a      	mov	r2, r1
 8006cb2:	4921      	ldr	r1, [pc, #132]	; (8006d38 <vTaskStartScheduler+0xb4>)
 8006cb4:	4821      	ldr	r0, [pc, #132]	; (8006d3c <vTaskStartScheduler+0xb8>)
 8006cb6:	f7ff fe0f 	bl	80068d8 <xTaskCreateStatic>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	4a20      	ldr	r2, [pc, #128]	; (8006d40 <vTaskStartScheduler+0xbc>)
 8006cbe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006cc0:	4b1f      	ldr	r3, [pc, #124]	; (8006d40 <vTaskStartScheduler+0xbc>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	617b      	str	r3, [r7, #20]
 8006ccc:	e001      	b.n	8006cd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d102      	bne.n	8006cde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006cd8:	f000 fcfc 	bl	80076d4 <xTimerCreateTimerTask>
 8006cdc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d116      	bne.n	8006d12 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce8:	f383 8811 	msr	BASEPRI, r3
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f3bf 8f4f 	dsb	sy
 8006cf4:	613b      	str	r3, [r7, #16]
}
 8006cf6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006cf8:	4b12      	ldr	r3, [pc, #72]	; (8006d44 <vTaskStartScheduler+0xc0>)
 8006cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8006cfe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d00:	4b11      	ldr	r3, [pc, #68]	; (8006d48 <vTaskStartScheduler+0xc4>)
 8006d02:	2201      	movs	r2, #1
 8006d04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d06:	4b11      	ldr	r3, [pc, #68]	; (8006d4c <vTaskStartScheduler+0xc8>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d0c:	f001 f8b8 	bl	8007e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d10:	e00e      	b.n	8006d30 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d18:	d10a      	bne.n	8006d30 <vTaskStartScheduler+0xac>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	60fb      	str	r3, [r7, #12]
}
 8006d2c:	bf00      	nop
 8006d2e:	e7fe      	b.n	8006d2e <vTaskStartScheduler+0xaa>
}
 8006d30:	bf00      	nop
 8006d32:	3718      	adds	r7, #24
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	08009dbc 	.word	0x08009dbc
 8006d3c:	08007369 	.word	0x08007369
 8006d40:	2000283c 	.word	0x2000283c
 8006d44:	20002838 	.word	0x20002838
 8006d48:	20002824 	.word	0x20002824
 8006d4c:	2000281c 	.word	0x2000281c

08006d50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006d54:	4b04      	ldr	r3, [pc, #16]	; (8006d68 <vTaskSuspendAll+0x18>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	4a03      	ldr	r2, [pc, #12]	; (8006d68 <vTaskSuspendAll+0x18>)
 8006d5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006d5e:	bf00      	nop
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr
 8006d68:	20002840 	.word	0x20002840

08006d6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d76:	2300      	movs	r3, #0
 8006d78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d7a:	4b42      	ldr	r3, [pc, #264]	; (8006e84 <xTaskResumeAll+0x118>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10a      	bne.n	8006d98 <xTaskResumeAll+0x2c>
	__asm volatile
 8006d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	603b      	str	r3, [r7, #0]
}
 8006d94:	bf00      	nop
 8006d96:	e7fe      	b.n	8006d96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d98:	f001 f914 	bl	8007fc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d9c:	4b39      	ldr	r3, [pc, #228]	; (8006e84 <xTaskResumeAll+0x118>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	4a38      	ldr	r2, [pc, #224]	; (8006e84 <xTaskResumeAll+0x118>)
 8006da4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006da6:	4b37      	ldr	r3, [pc, #220]	; (8006e84 <xTaskResumeAll+0x118>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d162      	bne.n	8006e74 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006dae:	4b36      	ldr	r3, [pc, #216]	; (8006e88 <xTaskResumeAll+0x11c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d05e      	beq.n	8006e74 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006db6:	e02f      	b.n	8006e18 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006db8:	4b34      	ldr	r3, [pc, #208]	; (8006e8c <xTaskResumeAll+0x120>)
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3318      	adds	r3, #24
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff f837 	bl	8005e38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff f832 	bl	8005e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd8:	4b2d      	ldr	r3, [pc, #180]	; (8006e90 <xTaskResumeAll+0x124>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d903      	bls.n	8006de8 <xTaskResumeAll+0x7c>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de4:	4a2a      	ldr	r2, [pc, #168]	; (8006e90 <xTaskResumeAll+0x124>)
 8006de6:	6013      	str	r3, [r2, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dec:	4613      	mov	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4a27      	ldr	r2, [pc, #156]	; (8006e94 <xTaskResumeAll+0x128>)
 8006df6:	441a      	add	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4610      	mov	r0, r2
 8006e00:	f7fe ffbd 	bl	8005d7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e08:	4b23      	ldr	r3, [pc, #140]	; (8006e98 <xTaskResumeAll+0x12c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d302      	bcc.n	8006e18 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006e12:	4b22      	ldr	r3, [pc, #136]	; (8006e9c <xTaskResumeAll+0x130>)
 8006e14:	2201      	movs	r2, #1
 8006e16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e18:	4b1c      	ldr	r3, [pc, #112]	; (8006e8c <xTaskResumeAll+0x120>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1cb      	bne.n	8006db8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e26:	f000 fb55 	bl	80074d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006e2a:	4b1d      	ldr	r3, [pc, #116]	; (8006ea0 <xTaskResumeAll+0x134>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d010      	beq.n	8006e58 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e36:	f000 f847 	bl	8006ec8 <xTaskIncrementTick>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d002      	beq.n	8006e46 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006e40:	4b16      	ldr	r3, [pc, #88]	; (8006e9c <xTaskResumeAll+0x130>)
 8006e42:	2201      	movs	r2, #1
 8006e44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1f1      	bne.n	8006e36 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006e52:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <xTaskResumeAll+0x134>)
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e58:	4b10      	ldr	r3, [pc, #64]	; (8006e9c <xTaskResumeAll+0x130>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d009      	beq.n	8006e74 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e60:	2301      	movs	r3, #1
 8006e62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e64:	4b0f      	ldr	r3, [pc, #60]	; (8006ea4 <xTaskResumeAll+0x138>)
 8006e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e6a:	601a      	str	r2, [r3, #0]
 8006e6c:	f3bf 8f4f 	dsb	sy
 8006e70:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e74:	f001 f8d6 	bl	8008024 <vPortExitCritical>

	return xAlreadyYielded;
 8006e78:	68bb      	ldr	r3, [r7, #8]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	20002840 	.word	0x20002840
 8006e88:	20002818 	.word	0x20002818
 8006e8c:	200027d8 	.word	0x200027d8
 8006e90:	20002820 	.word	0x20002820
 8006e94:	20002348 	.word	0x20002348
 8006e98:	20002344 	.word	0x20002344
 8006e9c:	2000282c 	.word	0x2000282c
 8006ea0:	20002828 	.word	0x20002828
 8006ea4:	e000ed04 	.word	0xe000ed04

08006ea8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b083      	sub	sp, #12
 8006eac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006eae:	4b05      	ldr	r3, [pc, #20]	; (8006ec4 <xTaskGetTickCount+0x1c>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006eb4:	687b      	ldr	r3, [r7, #4]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	2000281c 	.word	0x2000281c

08006ec8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b086      	sub	sp, #24
 8006ecc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ed2:	4b4f      	ldr	r3, [pc, #316]	; (8007010 <xTaskIncrementTick+0x148>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f040 808f 	bne.w	8006ffa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006edc:	4b4d      	ldr	r3, [pc, #308]	; (8007014 <xTaskIncrementTick+0x14c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ee4:	4a4b      	ldr	r2, [pc, #300]	; (8007014 <xTaskIncrementTick+0x14c>)
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d120      	bne.n	8006f32 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ef0:	4b49      	ldr	r3, [pc, #292]	; (8007018 <xTaskIncrementTick+0x150>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <xTaskIncrementTick+0x48>
	__asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	603b      	str	r3, [r7, #0]
}
 8006f0c:	bf00      	nop
 8006f0e:	e7fe      	b.n	8006f0e <xTaskIncrementTick+0x46>
 8006f10:	4b41      	ldr	r3, [pc, #260]	; (8007018 <xTaskIncrementTick+0x150>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	60fb      	str	r3, [r7, #12]
 8006f16:	4b41      	ldr	r3, [pc, #260]	; (800701c <xTaskIncrementTick+0x154>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a3f      	ldr	r2, [pc, #252]	; (8007018 <xTaskIncrementTick+0x150>)
 8006f1c:	6013      	str	r3, [r2, #0]
 8006f1e:	4a3f      	ldr	r2, [pc, #252]	; (800701c <xTaskIncrementTick+0x154>)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6013      	str	r3, [r2, #0]
 8006f24:	4b3e      	ldr	r3, [pc, #248]	; (8007020 <xTaskIncrementTick+0x158>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	4a3d      	ldr	r2, [pc, #244]	; (8007020 <xTaskIncrementTick+0x158>)
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	f000 fad1 	bl	80074d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f32:	4b3c      	ldr	r3, [pc, #240]	; (8007024 <xTaskIncrementTick+0x15c>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d349      	bcc.n	8006fd0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f3c:	4b36      	ldr	r3, [pc, #216]	; (8007018 <xTaskIncrementTick+0x150>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d104      	bne.n	8006f50 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f46:	4b37      	ldr	r3, [pc, #220]	; (8007024 <xTaskIncrementTick+0x15c>)
 8006f48:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4c:	601a      	str	r2, [r3, #0]
					break;
 8006f4e:	e03f      	b.n	8006fd0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f50:	4b31      	ldr	r3, [pc, #196]	; (8007018 <xTaskIncrementTick+0x150>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d203      	bcs.n	8006f70 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f68:	4a2e      	ldr	r2, [pc, #184]	; (8007024 <xTaskIncrementTick+0x15c>)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f6e:	e02f      	b.n	8006fd0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	3304      	adds	r3, #4
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fe ff5f 	bl	8005e38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d004      	beq.n	8006f8c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	3318      	adds	r3, #24
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fe ff56 	bl	8005e38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f90:	4b25      	ldr	r3, [pc, #148]	; (8007028 <xTaskIncrementTick+0x160>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d903      	bls.n	8006fa0 <xTaskIncrementTick+0xd8>
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f9c:	4a22      	ldr	r2, [pc, #136]	; (8007028 <xTaskIncrementTick+0x160>)
 8006f9e:	6013      	str	r3, [r2, #0]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4413      	add	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4a1f      	ldr	r2, [pc, #124]	; (800702c <xTaskIncrementTick+0x164>)
 8006fae:	441a      	add	r2, r3
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4610      	mov	r0, r2
 8006fb8:	f7fe fee1 	bl	8005d7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc0:	4b1b      	ldr	r3, [pc, #108]	; (8007030 <xTaskIncrementTick+0x168>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d3b8      	bcc.n	8006f3c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fce:	e7b5      	b.n	8006f3c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fd0:	4b17      	ldr	r3, [pc, #92]	; (8007030 <xTaskIncrementTick+0x168>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd6:	4915      	ldr	r1, [pc, #84]	; (800702c <xTaskIncrementTick+0x164>)
 8006fd8:	4613      	mov	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4413      	add	r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	440b      	add	r3, r1
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d901      	bls.n	8006fec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006fec:	4b11      	ldr	r3, [pc, #68]	; (8007034 <xTaskIncrementTick+0x16c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d007      	beq.n	8007004 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	e004      	b.n	8007004 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ffa:	4b0f      	ldr	r3, [pc, #60]	; (8007038 <xTaskIncrementTick+0x170>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	4a0d      	ldr	r2, [pc, #52]	; (8007038 <xTaskIncrementTick+0x170>)
 8007002:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007004:	697b      	ldr	r3, [r7, #20]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3718      	adds	r7, #24
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	20002840 	.word	0x20002840
 8007014:	2000281c 	.word	0x2000281c
 8007018:	200027d0 	.word	0x200027d0
 800701c:	200027d4 	.word	0x200027d4
 8007020:	20002830 	.word	0x20002830
 8007024:	20002838 	.word	0x20002838
 8007028:	20002820 	.word	0x20002820
 800702c:	20002348 	.word	0x20002348
 8007030:	20002344 	.word	0x20002344
 8007034:	2000282c 	.word	0x2000282c
 8007038:	20002828 	.word	0x20002828

0800703c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007042:	4b28      	ldr	r3, [pc, #160]	; (80070e4 <vTaskSwitchContext+0xa8>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800704a:	4b27      	ldr	r3, [pc, #156]	; (80070e8 <vTaskSwitchContext+0xac>)
 800704c:	2201      	movs	r2, #1
 800704e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007050:	e041      	b.n	80070d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007052:	4b25      	ldr	r3, [pc, #148]	; (80070e8 <vTaskSwitchContext+0xac>)
 8007054:	2200      	movs	r2, #0
 8007056:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007058:	4b24      	ldr	r3, [pc, #144]	; (80070ec <vTaskSwitchContext+0xb0>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	60fb      	str	r3, [r7, #12]
 800705e:	e010      	b.n	8007082 <vTaskSwitchContext+0x46>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10a      	bne.n	800707c <vTaskSwitchContext+0x40>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	607b      	str	r3, [r7, #4]
}
 8007078:	bf00      	nop
 800707a:	e7fe      	b.n	800707a <vTaskSwitchContext+0x3e>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	3b01      	subs	r3, #1
 8007080:	60fb      	str	r3, [r7, #12]
 8007082:	491b      	ldr	r1, [pc, #108]	; (80070f0 <vTaskSwitchContext+0xb4>)
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	4613      	mov	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4413      	add	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	440b      	add	r3, r1
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0e4      	beq.n	8007060 <vTaskSwitchContext+0x24>
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	4613      	mov	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4a13      	ldr	r2, [pc, #76]	; (80070f0 <vTaskSwitchContext+0xb4>)
 80070a2:	4413      	add	r3, r2
 80070a4:	60bb      	str	r3, [r7, #8]
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	605a      	str	r2, [r3, #4]
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	3308      	adds	r3, #8
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d104      	bne.n	80070c6 <vTaskSwitchContext+0x8a>
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	605a      	str	r2, [r3, #4]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	4a09      	ldr	r2, [pc, #36]	; (80070f4 <vTaskSwitchContext+0xb8>)
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	4a06      	ldr	r2, [pc, #24]	; (80070ec <vTaskSwitchContext+0xb0>)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6013      	str	r3, [r2, #0]
}
 80070d6:	bf00      	nop
 80070d8:	3714      	adds	r7, #20
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	20002840 	.word	0x20002840
 80070e8:	2000282c 	.word	0x2000282c
 80070ec:	20002820 	.word	0x20002820
 80070f0:	20002348 	.word	0x20002348
 80070f4:	20002344 	.word	0x20002344

080070f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10a      	bne.n	800711e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	60fb      	str	r3, [r7, #12]
}
 800711a:	bf00      	nop
 800711c:	e7fe      	b.n	800711c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800711e:	4b07      	ldr	r3, [pc, #28]	; (800713c <vTaskPlaceOnEventList+0x44>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3318      	adds	r3, #24
 8007124:	4619      	mov	r1, r3
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7fe fe4d 	bl	8005dc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800712c:	2101      	movs	r1, #1
 800712e:	6838      	ldr	r0, [r7, #0]
 8007130:	f000 fa7c 	bl	800762c <prvAddCurrentTaskToDelayedList>
}
 8007134:	bf00      	nop
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	20002344 	.word	0x20002344

08007140 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d10a      	bne.n	8007168 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007156:	f383 8811 	msr	BASEPRI, r3
 800715a:	f3bf 8f6f 	isb	sy
 800715e:	f3bf 8f4f 	dsb	sy
 8007162:	617b      	str	r3, [r7, #20]
}
 8007164:	bf00      	nop
 8007166:	e7fe      	b.n	8007166 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007168:	4b0a      	ldr	r3, [pc, #40]	; (8007194 <vTaskPlaceOnEventListRestricted+0x54>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	3318      	adds	r3, #24
 800716e:	4619      	mov	r1, r3
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f7fe fe04 	bl	8005d7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d002      	beq.n	8007182 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800717c:	f04f 33ff 	mov.w	r3, #4294967295
 8007180:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007182:	6879      	ldr	r1, [r7, #4]
 8007184:	68b8      	ldr	r0, [r7, #8]
 8007186:	f000 fa51 	bl	800762c <prvAddCurrentTaskToDelayedList>
	}
 800718a:	bf00      	nop
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20002344 	.word	0x20002344

08007198 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b086      	sub	sp, #24
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10a      	bne.n	80071c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	60fb      	str	r3, [r7, #12]
}
 80071c0:	bf00      	nop
 80071c2:	e7fe      	b.n	80071c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	3318      	adds	r3, #24
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7fe fe35 	bl	8005e38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071ce:	4b1e      	ldr	r3, [pc, #120]	; (8007248 <xTaskRemoveFromEventList+0xb0>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d11d      	bne.n	8007212 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	3304      	adds	r3, #4
 80071da:	4618      	mov	r0, r3
 80071dc:	f7fe fe2c 	bl	8005e38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071e4:	4b19      	ldr	r3, [pc, #100]	; (800724c <xTaskRemoveFromEventList+0xb4>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d903      	bls.n	80071f4 <xTaskRemoveFromEventList+0x5c>
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f0:	4a16      	ldr	r2, [pc, #88]	; (800724c <xTaskRemoveFromEventList+0xb4>)
 80071f2:	6013      	str	r3, [r2, #0]
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071f8:	4613      	mov	r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	4a13      	ldr	r2, [pc, #76]	; (8007250 <xTaskRemoveFromEventList+0xb8>)
 8007202:	441a      	add	r2, r3
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	3304      	adds	r3, #4
 8007208:	4619      	mov	r1, r3
 800720a:	4610      	mov	r0, r2
 800720c:	f7fe fdb7 	bl	8005d7e <vListInsertEnd>
 8007210:	e005      	b.n	800721e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	3318      	adds	r3, #24
 8007216:	4619      	mov	r1, r3
 8007218:	480e      	ldr	r0, [pc, #56]	; (8007254 <xTaskRemoveFromEventList+0xbc>)
 800721a:	f7fe fdb0 	bl	8005d7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007222:	4b0d      	ldr	r3, [pc, #52]	; (8007258 <xTaskRemoveFromEventList+0xc0>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007228:	429a      	cmp	r2, r3
 800722a:	d905      	bls.n	8007238 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800722c:	2301      	movs	r3, #1
 800722e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007230:	4b0a      	ldr	r3, [pc, #40]	; (800725c <xTaskRemoveFromEventList+0xc4>)
 8007232:	2201      	movs	r2, #1
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	e001      	b.n	800723c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007238:	2300      	movs	r3, #0
 800723a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800723c:	697b      	ldr	r3, [r7, #20]
}
 800723e:	4618      	mov	r0, r3
 8007240:	3718      	adds	r7, #24
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	20002840 	.word	0x20002840
 800724c:	20002820 	.word	0x20002820
 8007250:	20002348 	.word	0x20002348
 8007254:	200027d8 	.word	0x200027d8
 8007258:	20002344 	.word	0x20002344
 800725c:	2000282c 	.word	0x2000282c

08007260 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007268:	4b06      	ldr	r3, [pc, #24]	; (8007284 <vTaskInternalSetTimeOutState+0x24>)
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007270:	4b05      	ldr	r3, [pc, #20]	; (8007288 <vTaskInternalSetTimeOutState+0x28>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	605a      	str	r2, [r3, #4]
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	20002830 	.word	0x20002830
 8007288:	2000281c 	.word	0x2000281c

0800728c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d10a      	bne.n	80072b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800729c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	613b      	str	r3, [r7, #16]
}
 80072ae:	bf00      	nop
 80072b0:	e7fe      	b.n	80072b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	60fb      	str	r3, [r7, #12]
}
 80072ca:	bf00      	nop
 80072cc:	e7fe      	b.n	80072cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80072ce:	f000 fe79 	bl	8007fc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80072d2:	4b1d      	ldr	r3, [pc, #116]	; (8007348 <xTaskCheckForTimeOut+0xbc>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	69ba      	ldr	r2, [r7, #24]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ea:	d102      	bne.n	80072f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80072ec:	2300      	movs	r3, #0
 80072ee:	61fb      	str	r3, [r7, #28]
 80072f0:	e023      	b.n	800733a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	4b15      	ldr	r3, [pc, #84]	; (800734c <xTaskCheckForTimeOut+0xc0>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d007      	beq.n	800730e <xTaskCheckForTimeOut+0x82>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	69ba      	ldr	r2, [r7, #24]
 8007304:	429a      	cmp	r2, r3
 8007306:	d302      	bcc.n	800730e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007308:	2301      	movs	r3, #1
 800730a:	61fb      	str	r3, [r7, #28]
 800730c:	e015      	b.n	800733a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	429a      	cmp	r2, r3
 8007316:	d20b      	bcs.n	8007330 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	1ad2      	subs	r2, r2, r3
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7ff ff9b 	bl	8007260 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800732a:	2300      	movs	r3, #0
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	e004      	b.n	800733a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007336:	2301      	movs	r3, #1
 8007338:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800733a:	f000 fe73 	bl	8008024 <vPortExitCritical>

	return xReturn;
 800733e:	69fb      	ldr	r3, [r7, #28]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3720      	adds	r7, #32
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	2000281c 	.word	0x2000281c
 800734c:	20002830 	.word	0x20002830

08007350 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007350:	b480      	push	{r7}
 8007352:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007354:	4b03      	ldr	r3, [pc, #12]	; (8007364 <vTaskMissedYield+0x14>)
 8007356:	2201      	movs	r2, #1
 8007358:	601a      	str	r2, [r3, #0]
}
 800735a:	bf00      	nop
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	2000282c 	.word	0x2000282c

08007368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007370:	f000 f852 	bl	8007418 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007374:	4b06      	ldr	r3, [pc, #24]	; (8007390 <prvIdleTask+0x28>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d9f9      	bls.n	8007370 <prvIdleTask+0x8>
			{
				taskYIELD();
 800737c:	4b05      	ldr	r3, [pc, #20]	; (8007394 <prvIdleTask+0x2c>)
 800737e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800738c:	e7f0      	b.n	8007370 <prvIdleTask+0x8>
 800738e:	bf00      	nop
 8007390:	20002348 	.word	0x20002348
 8007394:	e000ed04 	.word	0xe000ed04

08007398 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800739e:	2300      	movs	r3, #0
 80073a0:	607b      	str	r3, [r7, #4]
 80073a2:	e00c      	b.n	80073be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4a12      	ldr	r2, [pc, #72]	; (80073f8 <prvInitialiseTaskLists+0x60>)
 80073b0:	4413      	add	r3, r2
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7fe fcb6 	bl	8005d24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3301      	adds	r3, #1
 80073bc:	607b      	str	r3, [r7, #4]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b37      	cmp	r3, #55	; 0x37
 80073c2:	d9ef      	bls.n	80073a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80073c4:	480d      	ldr	r0, [pc, #52]	; (80073fc <prvInitialiseTaskLists+0x64>)
 80073c6:	f7fe fcad 	bl	8005d24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80073ca:	480d      	ldr	r0, [pc, #52]	; (8007400 <prvInitialiseTaskLists+0x68>)
 80073cc:	f7fe fcaa 	bl	8005d24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80073d0:	480c      	ldr	r0, [pc, #48]	; (8007404 <prvInitialiseTaskLists+0x6c>)
 80073d2:	f7fe fca7 	bl	8005d24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80073d6:	480c      	ldr	r0, [pc, #48]	; (8007408 <prvInitialiseTaskLists+0x70>)
 80073d8:	f7fe fca4 	bl	8005d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80073dc:	480b      	ldr	r0, [pc, #44]	; (800740c <prvInitialiseTaskLists+0x74>)
 80073de:	f7fe fca1 	bl	8005d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80073e2:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <prvInitialiseTaskLists+0x78>)
 80073e4:	4a05      	ldr	r2, [pc, #20]	; (80073fc <prvInitialiseTaskLists+0x64>)
 80073e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80073e8:	4b0a      	ldr	r3, [pc, #40]	; (8007414 <prvInitialiseTaskLists+0x7c>)
 80073ea:	4a05      	ldr	r2, [pc, #20]	; (8007400 <prvInitialiseTaskLists+0x68>)
 80073ec:	601a      	str	r2, [r3, #0]
}
 80073ee:	bf00      	nop
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20002348 	.word	0x20002348
 80073fc:	200027a8 	.word	0x200027a8
 8007400:	200027bc 	.word	0x200027bc
 8007404:	200027d8 	.word	0x200027d8
 8007408:	200027ec 	.word	0x200027ec
 800740c:	20002804 	.word	0x20002804
 8007410:	200027d0 	.word	0x200027d0
 8007414:	200027d4 	.word	0x200027d4

08007418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800741e:	e019      	b.n	8007454 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007420:	f000 fdd0 	bl	8007fc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007424:	4b10      	ldr	r3, [pc, #64]	; (8007468 <prvCheckTasksWaitingTermination+0x50>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3304      	adds	r3, #4
 8007430:	4618      	mov	r0, r3
 8007432:	f7fe fd01 	bl	8005e38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007436:	4b0d      	ldr	r3, [pc, #52]	; (800746c <prvCheckTasksWaitingTermination+0x54>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3b01      	subs	r3, #1
 800743c:	4a0b      	ldr	r2, [pc, #44]	; (800746c <prvCheckTasksWaitingTermination+0x54>)
 800743e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007440:	4b0b      	ldr	r3, [pc, #44]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3b01      	subs	r3, #1
 8007446:	4a0a      	ldr	r2, [pc, #40]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007448:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800744a:	f000 fdeb 	bl	8008024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 f810 	bl	8007474 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007454:	4b06      	ldr	r3, [pc, #24]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e1      	bne.n	8007420 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800745c:	bf00      	nop
 800745e:	bf00      	nop
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200027ec 	.word	0x200027ec
 800746c:	20002818 	.word	0x20002818
 8007470:	20002800 	.word	0x20002800

08007474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007482:	2b00      	cmp	r3, #0
 8007484:	d108      	bne.n	8007498 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748a:	4618      	mov	r0, r3
 800748c:	f000 ff88 	bl	80083a0 <vPortFree>
				vPortFree( pxTCB );
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 ff85 	bl	80083a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007496:	e018      	b.n	80074ca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d103      	bne.n	80074aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 ff7c 	bl	80083a0 <vPortFree>
	}
 80074a8:	e00f      	b.n	80074ca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d00a      	beq.n	80074ca <prvDeleteTCB+0x56>
	__asm volatile
 80074b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b8:	f383 8811 	msr	BASEPRI, r3
 80074bc:	f3bf 8f6f 	isb	sy
 80074c0:	f3bf 8f4f 	dsb	sy
 80074c4:	60fb      	str	r3, [r7, #12]
}
 80074c6:	bf00      	nop
 80074c8:	e7fe      	b.n	80074c8 <prvDeleteTCB+0x54>
	}
 80074ca:	bf00      	nop
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074da:	4b0c      	ldr	r3, [pc, #48]	; (800750c <prvResetNextTaskUnblockTime+0x38>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d104      	bne.n	80074ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80074e4:	4b0a      	ldr	r3, [pc, #40]	; (8007510 <prvResetNextTaskUnblockTime+0x3c>)
 80074e6:	f04f 32ff 	mov.w	r2, #4294967295
 80074ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80074ec:	e008      	b.n	8007500 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ee:	4b07      	ldr	r3, [pc, #28]	; (800750c <prvResetNextTaskUnblockTime+0x38>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	4a04      	ldr	r2, [pc, #16]	; (8007510 <prvResetNextTaskUnblockTime+0x3c>)
 80074fe:	6013      	str	r3, [r2, #0]
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	200027d0 	.word	0x200027d0
 8007510:	20002838 	.word	0x20002838

08007514 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800751a:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <xTaskGetSchedulerState+0x34>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d102      	bne.n	8007528 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007522:	2301      	movs	r3, #1
 8007524:	607b      	str	r3, [r7, #4]
 8007526:	e008      	b.n	800753a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007528:	4b08      	ldr	r3, [pc, #32]	; (800754c <xTaskGetSchedulerState+0x38>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d102      	bne.n	8007536 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007530:	2302      	movs	r3, #2
 8007532:	607b      	str	r3, [r7, #4]
 8007534:	e001      	b.n	800753a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007536:	2300      	movs	r3, #0
 8007538:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800753a:	687b      	ldr	r3, [r7, #4]
	}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	20002824 	.word	0x20002824
 800754c:	20002840 	.word	0x20002840

08007550 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800755c:	2300      	movs	r3, #0
 800755e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d056      	beq.n	8007614 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007566:	4b2e      	ldr	r3, [pc, #184]	; (8007620 <xTaskPriorityDisinherit+0xd0>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	693a      	ldr	r2, [r7, #16]
 800756c:	429a      	cmp	r2, r3
 800756e:	d00a      	beq.n	8007586 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	60fb      	str	r3, [r7, #12]
}
 8007582:	bf00      	nop
 8007584:	e7fe      	b.n	8007584 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10a      	bne.n	80075a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800758e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007592:	f383 8811 	msr	BASEPRI, r3
 8007596:	f3bf 8f6f 	isb	sy
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	60bb      	str	r3, [r7, #8]
}
 80075a0:	bf00      	nop
 80075a2:	e7fe      	b.n	80075a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a8:	1e5a      	subs	r2, r3, #1
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d02c      	beq.n	8007614 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d128      	bne.n	8007614 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3304      	adds	r3, #4
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7fe fc36 	bl	8005e38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e4:	4b0f      	ldr	r3, [pc, #60]	; (8007624 <xTaskPriorityDisinherit+0xd4>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d903      	bls.n	80075f4 <xTaskPriorityDisinherit+0xa4>
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	4a0c      	ldr	r2, [pc, #48]	; (8007624 <xTaskPriorityDisinherit+0xd4>)
 80075f2:	6013      	str	r3, [r2, #0]
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4a09      	ldr	r2, [pc, #36]	; (8007628 <xTaskPriorityDisinherit+0xd8>)
 8007602:	441a      	add	r2, r3
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	3304      	adds	r3, #4
 8007608:	4619      	mov	r1, r3
 800760a:	4610      	mov	r0, r2
 800760c:	f7fe fbb7 	bl	8005d7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007610:	2301      	movs	r3, #1
 8007612:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007614:	697b      	ldr	r3, [r7, #20]
	}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	20002344 	.word	0x20002344
 8007624:	20002820 	.word	0x20002820
 8007628:	20002348 	.word	0x20002348

0800762c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007636:	4b21      	ldr	r3, [pc, #132]	; (80076bc <prvAddCurrentTaskToDelayedList+0x90>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800763c:	4b20      	ldr	r3, [pc, #128]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3304      	adds	r3, #4
 8007642:	4618      	mov	r0, r3
 8007644:	f7fe fbf8 	bl	8005e38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764e:	d10a      	bne.n	8007666 <prvAddCurrentTaskToDelayedList+0x3a>
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d007      	beq.n	8007666 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007656:	4b1a      	ldr	r3, [pc, #104]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3304      	adds	r3, #4
 800765c:	4619      	mov	r1, r3
 800765e:	4819      	ldr	r0, [pc, #100]	; (80076c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007660:	f7fe fb8d 	bl	8005d7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007664:	e026      	b.n	80076b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007666:	68fa      	ldr	r2, [r7, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4413      	add	r3, r2
 800766c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800766e:	4b14      	ldr	r3, [pc, #80]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	429a      	cmp	r2, r3
 800767c:	d209      	bcs.n	8007692 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800767e:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	4b0f      	ldr	r3, [pc, #60]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3304      	adds	r3, #4
 8007688:	4619      	mov	r1, r3
 800768a:	4610      	mov	r0, r2
 800768c:	f7fe fb9b 	bl	8005dc6 <vListInsert>
}
 8007690:	e010      	b.n	80076b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007692:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f7fe fb91 	bl	8005dc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80076a4:	4b0a      	ldr	r3, [pc, #40]	; (80076d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d202      	bcs.n	80076b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80076ae:	4a08      	ldr	r2, [pc, #32]	; (80076d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	6013      	str	r3, [r2, #0]
}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	2000281c 	.word	0x2000281c
 80076c0:	20002344 	.word	0x20002344
 80076c4:	20002804 	.word	0x20002804
 80076c8:	200027d4 	.word	0x200027d4
 80076cc:	200027d0 	.word	0x200027d0
 80076d0:	20002838 	.word	0x20002838

080076d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08a      	sub	sp, #40	; 0x28
 80076d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80076da:	2300      	movs	r3, #0
 80076dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80076de:	f000 fb07 	bl	8007cf0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80076e2:	4b1c      	ldr	r3, [pc, #112]	; (8007754 <xTimerCreateTimerTask+0x80>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d021      	beq.n	800772e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80076ea:	2300      	movs	r3, #0
 80076ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80076ee:	2300      	movs	r3, #0
 80076f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80076f2:	1d3a      	adds	r2, r7, #4
 80076f4:	f107 0108 	add.w	r1, r7, #8
 80076f8:	f107 030c 	add.w	r3, r7, #12
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7fe faf7 	bl	8005cf0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007702:	6879      	ldr	r1, [r7, #4]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	9202      	str	r2, [sp, #8]
 800770a:	9301      	str	r3, [sp, #4]
 800770c:	2302      	movs	r3, #2
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	2300      	movs	r3, #0
 8007712:	460a      	mov	r2, r1
 8007714:	4910      	ldr	r1, [pc, #64]	; (8007758 <xTimerCreateTimerTask+0x84>)
 8007716:	4811      	ldr	r0, [pc, #68]	; (800775c <xTimerCreateTimerTask+0x88>)
 8007718:	f7ff f8de 	bl	80068d8 <xTaskCreateStatic>
 800771c:	4603      	mov	r3, r0
 800771e:	4a10      	ldr	r2, [pc, #64]	; (8007760 <xTimerCreateTimerTask+0x8c>)
 8007720:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007722:	4b0f      	ldr	r3, [pc, #60]	; (8007760 <xTimerCreateTimerTask+0x8c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800772a:	2301      	movs	r3, #1
 800772c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d10a      	bne.n	800774a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007738:	f383 8811 	msr	BASEPRI, r3
 800773c:	f3bf 8f6f 	isb	sy
 8007740:	f3bf 8f4f 	dsb	sy
 8007744:	613b      	str	r3, [r7, #16]
}
 8007746:	bf00      	nop
 8007748:	e7fe      	b.n	8007748 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800774a:	697b      	ldr	r3, [r7, #20]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	20002874 	.word	0x20002874
 8007758:	08009dc4 	.word	0x08009dc4
 800775c:	08007899 	.word	0x08007899
 8007760:	20002878 	.word	0x20002878

08007764 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b08a      	sub	sp, #40	; 0x28
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
 8007770:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007772:	2300      	movs	r3, #0
 8007774:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d10a      	bne.n	8007792 <xTimerGenericCommand+0x2e>
	__asm volatile
 800777c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007780:	f383 8811 	msr	BASEPRI, r3
 8007784:	f3bf 8f6f 	isb	sy
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	623b      	str	r3, [r7, #32]
}
 800778e:	bf00      	nop
 8007790:	e7fe      	b.n	8007790 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007792:	4b1a      	ldr	r3, [pc, #104]	; (80077fc <xTimerGenericCommand+0x98>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d02a      	beq.n	80077f0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	2b05      	cmp	r3, #5
 80077aa:	dc18      	bgt.n	80077de <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80077ac:	f7ff feb2 	bl	8007514 <xTaskGetSchedulerState>
 80077b0:	4603      	mov	r3, r0
 80077b2:	2b02      	cmp	r3, #2
 80077b4:	d109      	bne.n	80077ca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80077b6:	4b11      	ldr	r3, [pc, #68]	; (80077fc <xTimerGenericCommand+0x98>)
 80077b8:	6818      	ldr	r0, [r3, #0]
 80077ba:	f107 0110 	add.w	r1, r7, #16
 80077be:	2300      	movs	r3, #0
 80077c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077c2:	f7fe fca1 	bl	8006108 <xQueueGenericSend>
 80077c6:	6278      	str	r0, [r7, #36]	; 0x24
 80077c8:	e012      	b.n	80077f0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80077ca:	4b0c      	ldr	r3, [pc, #48]	; (80077fc <xTimerGenericCommand+0x98>)
 80077cc:	6818      	ldr	r0, [r3, #0]
 80077ce:	f107 0110 	add.w	r1, r7, #16
 80077d2:	2300      	movs	r3, #0
 80077d4:	2200      	movs	r2, #0
 80077d6:	f7fe fc97 	bl	8006108 <xQueueGenericSend>
 80077da:	6278      	str	r0, [r7, #36]	; 0x24
 80077dc:	e008      	b.n	80077f0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80077de:	4b07      	ldr	r3, [pc, #28]	; (80077fc <xTimerGenericCommand+0x98>)
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	f107 0110 	add.w	r1, r7, #16
 80077e6:	2300      	movs	r3, #0
 80077e8:	683a      	ldr	r2, [r7, #0]
 80077ea:	f7fe fd8b 	bl	8006304 <xQueueGenericSendFromISR>
 80077ee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80077f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3728      	adds	r7, #40	; 0x28
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	20002874 	.word	0x20002874

08007800 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af02      	add	r7, sp, #8
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800780a:	4b22      	ldr	r3, [pc, #136]	; (8007894 <prvProcessExpiredTimer+0x94>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	3304      	adds	r3, #4
 8007818:	4618      	mov	r0, r3
 800781a:	f7fe fb0d 	bl	8005e38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b00      	cmp	r3, #0
 800782a:	d022      	beq.n	8007872 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	699a      	ldr	r2, [r3, #24]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	18d1      	adds	r1, r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	6978      	ldr	r0, [r7, #20]
 800783a:	f000 f8d1 	bl	80079e0 <prvInsertTimerInActiveList>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d01f      	beq.n	8007884 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007844:	2300      	movs	r3, #0
 8007846:	9300      	str	r3, [sp, #0]
 8007848:	2300      	movs	r3, #0
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	2100      	movs	r1, #0
 800784e:	6978      	ldr	r0, [r7, #20]
 8007850:	f7ff ff88 	bl	8007764 <xTimerGenericCommand>
 8007854:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d113      	bne.n	8007884 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800785c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007860:	f383 8811 	msr	BASEPRI, r3
 8007864:	f3bf 8f6f 	isb	sy
 8007868:	f3bf 8f4f 	dsb	sy
 800786c:	60fb      	str	r3, [r7, #12]
}
 800786e:	bf00      	nop
 8007870:	e7fe      	b.n	8007870 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007878:	f023 0301 	bic.w	r3, r3, #1
 800787c:	b2da      	uxtb	r2, r3
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	6978      	ldr	r0, [r7, #20]
 800788a:	4798      	blx	r3
}
 800788c:	bf00      	nop
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	2000286c 	.word	0x2000286c

08007898 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078a0:	f107 0308 	add.w	r3, r7, #8
 80078a4:	4618      	mov	r0, r3
 80078a6:	f000 f857 	bl	8007958 <prvGetNextExpireTime>
 80078aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	4619      	mov	r1, r3
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f000 f803 	bl	80078bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80078b6:	f000 f8d5 	bl	8007a64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078ba:	e7f1      	b.n	80078a0 <prvTimerTask+0x8>

080078bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80078c6:	f7ff fa43 	bl	8006d50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078ca:	f107 0308 	add.w	r3, r7, #8
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 f866 	bl	80079a0 <prvSampleTimeNow>
 80078d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d130      	bne.n	800793e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d10a      	bne.n	80078f8 <prvProcessTimerOrBlockTask+0x3c>
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d806      	bhi.n	80078f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80078ea:	f7ff fa3f 	bl	8006d6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80078ee:	68f9      	ldr	r1, [r7, #12]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f7ff ff85 	bl	8007800 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80078f6:	e024      	b.n	8007942 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d008      	beq.n	8007910 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078fe:	4b13      	ldr	r3, [pc, #76]	; (800794c <prvProcessTimerOrBlockTask+0x90>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <prvProcessTimerOrBlockTask+0x50>
 8007908:	2301      	movs	r3, #1
 800790a:	e000      	b.n	800790e <prvProcessTimerOrBlockTask+0x52>
 800790c:	2300      	movs	r3, #0
 800790e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007910:	4b0f      	ldr	r3, [pc, #60]	; (8007950 <prvProcessTimerOrBlockTask+0x94>)
 8007912:	6818      	ldr	r0, [r3, #0]
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	683a      	ldr	r2, [r7, #0]
 800791c:	4619      	mov	r1, r3
 800791e:	f7fe ffa7 	bl	8006870 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007922:	f7ff fa23 	bl	8006d6c <xTaskResumeAll>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d10a      	bne.n	8007942 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800792c:	4b09      	ldr	r3, [pc, #36]	; (8007954 <prvProcessTimerOrBlockTask+0x98>)
 800792e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	f3bf 8f6f 	isb	sy
}
 800793c:	e001      	b.n	8007942 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800793e:	f7ff fa15 	bl	8006d6c <xTaskResumeAll>
}
 8007942:	bf00      	nop
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	20002870 	.word	0x20002870
 8007950:	20002874 	.word	0x20002874
 8007954:	e000ed04 	.word	0xe000ed04

08007958 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007960:	4b0e      	ldr	r3, [pc, #56]	; (800799c <prvGetNextExpireTime+0x44>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d101      	bne.n	800796e <prvGetNextExpireTime+0x16>
 800796a:	2201      	movs	r2, #1
 800796c:	e000      	b.n	8007970 <prvGetNextExpireTime+0x18>
 800796e:	2200      	movs	r2, #0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d105      	bne.n	8007988 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800797c:	4b07      	ldr	r3, [pc, #28]	; (800799c <prvGetNextExpireTime+0x44>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60fb      	str	r3, [r7, #12]
 8007986:	e001      	b.n	800798c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800798c:	68fb      	ldr	r3, [r7, #12]
}
 800798e:	4618      	mov	r0, r3
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	2000286c 	.word	0x2000286c

080079a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80079a8:	f7ff fa7e 	bl	8006ea8 <xTaskGetTickCount>
 80079ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80079ae:	4b0b      	ldr	r3, [pc, #44]	; (80079dc <prvSampleTimeNow+0x3c>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d205      	bcs.n	80079c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80079b8:	f000 f936 	bl	8007c28 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	e002      	b.n	80079ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80079ca:	4a04      	ldr	r2, [pc, #16]	; (80079dc <prvSampleTimeNow+0x3c>)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80079d0:	68fb      	ldr	r3, [r7, #12]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	2000287c 	.word	0x2000287c

080079e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80079ee:	2300      	movs	r3, #0
 80079f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	68ba      	ldr	r2, [r7, #8]
 80079f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d812      	bhi.n	8007a2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	1ad2      	subs	r2, r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d302      	bcc.n	8007a1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a14:	2301      	movs	r3, #1
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	e01b      	b.n	8007a52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <prvInsertTimerInActiveList+0x7c>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	3304      	adds	r3, #4
 8007a22:	4619      	mov	r1, r3
 8007a24:	4610      	mov	r0, r2
 8007a26:	f7fe f9ce 	bl	8005dc6 <vListInsert>
 8007a2a:	e012      	b.n	8007a52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d206      	bcs.n	8007a42 <prvInsertTimerInActiveList+0x62>
 8007a34:	68ba      	ldr	r2, [r7, #8]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d302      	bcc.n	8007a42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	617b      	str	r3, [r7, #20]
 8007a40:	e007      	b.n	8007a52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a42:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <prvInsertTimerInActiveList+0x80>)
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	3304      	adds	r3, #4
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	f7fe f9ba 	bl	8005dc6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007a52:	697b      	ldr	r3, [r7, #20]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	20002870 	.word	0x20002870
 8007a60:	2000286c 	.word	0x2000286c

08007a64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08e      	sub	sp, #56	; 0x38
 8007a68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a6a:	e0ca      	b.n	8007c02 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	da18      	bge.n	8007aa4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007a72:	1d3b      	adds	r3, r7, #4
 8007a74:	3304      	adds	r3, #4
 8007a76:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10a      	bne.n	8007a94 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	61fb      	str	r3, [r7, #28]
}
 8007a90:	bf00      	nop
 8007a92:	e7fe      	b.n	8007a92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a9a:	6850      	ldr	r0, [r2, #4]
 8007a9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a9e:	6892      	ldr	r2, [r2, #8]
 8007aa0:	4611      	mov	r1, r2
 8007aa2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f2c0 80aa 	blt.w	8007c00 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab2:	695b      	ldr	r3, [r3, #20]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d004      	beq.n	8007ac2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aba:	3304      	adds	r3, #4
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7fe f9bb 	bl	8005e38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ac2:	463b      	mov	r3, r7
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7ff ff6b 	bl	80079a0 <prvSampleTimeNow>
 8007aca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b09      	cmp	r3, #9
 8007ad0:	f200 8097 	bhi.w	8007c02 <prvProcessReceivedCommands+0x19e>
 8007ad4:	a201      	add	r2, pc, #4	; (adr r2, 8007adc <prvProcessReceivedCommands+0x78>)
 8007ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ada:	bf00      	nop
 8007adc:	08007b05 	.word	0x08007b05
 8007ae0:	08007b05 	.word	0x08007b05
 8007ae4:	08007b05 	.word	0x08007b05
 8007ae8:	08007b79 	.word	0x08007b79
 8007aec:	08007b8d 	.word	0x08007b8d
 8007af0:	08007bd7 	.word	0x08007bd7
 8007af4:	08007b05 	.word	0x08007b05
 8007af8:	08007b05 	.word	0x08007b05
 8007afc:	08007b79 	.word	0x08007b79
 8007b00:	08007b8d 	.word	0x08007b8d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b0a:	f043 0301 	orr.w	r3, r3, #1
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	699b      	ldr	r3, [r3, #24]
 8007b1c:	18d1      	adds	r1, r2, r3
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b24:	f7ff ff5c 	bl	80079e0 <prvInsertTimerInActiveList>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d069      	beq.n	8007c02 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b3c:	f003 0304 	and.w	r3, r3, #4
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d05e      	beq.n	8007c02 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b48:	699b      	ldr	r3, [r3, #24]
 8007b4a:	441a      	add	r2, r3
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	2300      	movs	r3, #0
 8007b52:	2100      	movs	r1, #0
 8007b54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b56:	f7ff fe05 	bl	8007764 <xTimerGenericCommand>
 8007b5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007b5c:	6a3b      	ldr	r3, [r7, #32]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d14f      	bne.n	8007c02 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b66:	f383 8811 	msr	BASEPRI, r3
 8007b6a:	f3bf 8f6f 	isb	sy
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	61bb      	str	r3, [r7, #24]
}
 8007b74:	bf00      	nop
 8007b76:	e7fe      	b.n	8007b76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b7e:	f023 0301 	bic.w	r3, r3, #1
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007b8a:	e03a      	b.n	8007c02 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b92:	f043 0301 	orr.w	r3, r3, #1
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d10a      	bne.n	8007bc2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb0:	f383 8811 	msr	BASEPRI, r3
 8007bb4:	f3bf 8f6f 	isb	sy
 8007bb8:	f3bf 8f4f 	dsb	sy
 8007bbc:	617b      	str	r3, [r7, #20]
}
 8007bbe:	bf00      	nop
 8007bc0:	e7fe      	b.n	8007bc0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc4:	699a      	ldr	r2, [r3, #24]
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	18d1      	adds	r1, r2, r3
 8007bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bd0:	f7ff ff06 	bl	80079e0 <prvInsertTimerInActiveList>
					break;
 8007bd4:	e015      	b.n	8007c02 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bdc:	f003 0302 	and.w	r3, r3, #2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d103      	bne.n	8007bec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007be4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007be6:	f000 fbdb 	bl	80083a0 <vPortFree>
 8007bea:	e00a      	b.n	8007c02 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bf2:	f023 0301 	bic.w	r3, r3, #1
 8007bf6:	b2da      	uxtb	r2, r3
 8007bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007bfe:	e000      	b.n	8007c02 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007c00:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c02:	4b08      	ldr	r3, [pc, #32]	; (8007c24 <prvProcessReceivedCommands+0x1c0>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	1d39      	adds	r1, r7, #4
 8007c08:	2200      	movs	r2, #0
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7fe fc16 	bl	800643c <xQueueReceive>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f47f af2a 	bne.w	8007a6c <prvProcessReceivedCommands+0x8>
	}
}
 8007c18:	bf00      	nop
 8007c1a:	bf00      	nop
 8007c1c:	3730      	adds	r7, #48	; 0x30
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	20002874 	.word	0x20002874

08007c28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c2e:	e048      	b.n	8007cc2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c30:	4b2d      	ldr	r3, [pc, #180]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c3a:	4b2b      	ldr	r3, [pc, #172]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	3304      	adds	r3, #4
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7fe f8f5 	bl	8005e38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c5c:	f003 0304 	and.w	r3, r3, #4
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d02e      	beq.n	8007cc2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	699b      	ldr	r3, [r3, #24]
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d90e      	bls.n	8007c94 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c82:	4b19      	ldr	r3, [pc, #100]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3304      	adds	r3, #4
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f7fe f89a 	bl	8005dc6 <vListInsert>
 8007c92:	e016      	b.n	8007cc2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c94:	2300      	movs	r3, #0
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	2300      	movs	r3, #0
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f7ff fd60 	bl	8007764 <xTimerGenericCommand>
 8007ca4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	603b      	str	r3, [r7, #0]
}
 8007cbe:	bf00      	nop
 8007cc0:	e7fe      	b.n	8007cc0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cc2:	4b09      	ldr	r3, [pc, #36]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1b1      	bne.n	8007c30 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007ccc:	4b06      	ldr	r3, [pc, #24]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007cd2:	4b06      	ldr	r3, [pc, #24]	; (8007cec <prvSwitchTimerLists+0xc4>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a04      	ldr	r2, [pc, #16]	; (8007ce8 <prvSwitchTimerLists+0xc0>)
 8007cd8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007cda:	4a04      	ldr	r2, [pc, #16]	; (8007cec <prvSwitchTimerLists+0xc4>)
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	6013      	str	r3, [r2, #0]
}
 8007ce0:	bf00      	nop
 8007ce2:	3718      	adds	r7, #24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	2000286c 	.word	0x2000286c
 8007cec:	20002870 	.word	0x20002870

08007cf0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007cf6:	f000 f965 	bl	8007fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007cfa:	4b15      	ldr	r3, [pc, #84]	; (8007d50 <prvCheckForValidListAndQueue+0x60>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d120      	bne.n	8007d44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d02:	4814      	ldr	r0, [pc, #80]	; (8007d54 <prvCheckForValidListAndQueue+0x64>)
 8007d04:	f7fe f80e 	bl	8005d24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d08:	4813      	ldr	r0, [pc, #76]	; (8007d58 <prvCheckForValidListAndQueue+0x68>)
 8007d0a:	f7fe f80b 	bl	8005d24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d0e:	4b13      	ldr	r3, [pc, #76]	; (8007d5c <prvCheckForValidListAndQueue+0x6c>)
 8007d10:	4a10      	ldr	r2, [pc, #64]	; (8007d54 <prvCheckForValidListAndQueue+0x64>)
 8007d12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d14:	4b12      	ldr	r3, [pc, #72]	; (8007d60 <prvCheckForValidListAndQueue+0x70>)
 8007d16:	4a10      	ldr	r2, [pc, #64]	; (8007d58 <prvCheckForValidListAndQueue+0x68>)
 8007d18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	4b11      	ldr	r3, [pc, #68]	; (8007d64 <prvCheckForValidListAndQueue+0x74>)
 8007d20:	4a11      	ldr	r2, [pc, #68]	; (8007d68 <prvCheckForValidListAndQueue+0x78>)
 8007d22:	2110      	movs	r1, #16
 8007d24:	200a      	movs	r0, #10
 8007d26:	f7fe f919 	bl	8005f5c <xQueueGenericCreateStatic>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	4a08      	ldr	r2, [pc, #32]	; (8007d50 <prvCheckForValidListAndQueue+0x60>)
 8007d2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d30:	4b07      	ldr	r3, [pc, #28]	; (8007d50 <prvCheckForValidListAndQueue+0x60>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d005      	beq.n	8007d44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d38:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <prvCheckForValidListAndQueue+0x60>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	490b      	ldr	r1, [pc, #44]	; (8007d6c <prvCheckForValidListAndQueue+0x7c>)
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7fe fd6c 	bl	800681c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d44:	f000 f96e 	bl	8008024 <vPortExitCritical>
}
 8007d48:	bf00      	nop
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20002874 	.word	0x20002874
 8007d54:	20002844 	.word	0x20002844
 8007d58:	20002858 	.word	0x20002858
 8007d5c:	2000286c 	.word	0x2000286c
 8007d60:	20002870 	.word	0x20002870
 8007d64:	20002920 	.word	0x20002920
 8007d68:	20002880 	.word	0x20002880
 8007d6c:	08009dcc 	.word	0x08009dcc

08007d70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	3b04      	subs	r3, #4
 8007d80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	3b04      	subs	r3, #4
 8007d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	f023 0201 	bic.w	r2, r3, #1
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	3b04      	subs	r3, #4
 8007d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007da0:	4a0c      	ldr	r2, [pc, #48]	; (8007dd4 <pxPortInitialiseStack+0x64>)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	3b14      	subs	r3, #20
 8007daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3b04      	subs	r3, #4
 8007db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f06f 0202 	mvn.w	r2, #2
 8007dbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	3b20      	subs	r3, #32
 8007dc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3714      	adds	r7, #20
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr
 8007dd4:	08007dd9 	.word	0x08007dd9

08007dd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007dde:	2300      	movs	r3, #0
 8007de0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007de2:	4b12      	ldr	r3, [pc, #72]	; (8007e2c <prvTaskExitError+0x54>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dea:	d00a      	beq.n	8007e02 <prvTaskExitError+0x2a>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	60fb      	str	r3, [r7, #12]
}
 8007dfe:	bf00      	nop
 8007e00:	e7fe      	b.n	8007e00 <prvTaskExitError+0x28>
	__asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	60bb      	str	r3, [r7, #8]
}
 8007e14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e16:	bf00      	nop
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0fc      	beq.n	8007e18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e1e:	bf00      	nop
 8007e20:	bf00      	nop
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	2000000c 	.word	0x2000000c

08007e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e30:	4b07      	ldr	r3, [pc, #28]	; (8007e50 <pxCurrentTCBConst2>)
 8007e32:	6819      	ldr	r1, [r3, #0]
 8007e34:	6808      	ldr	r0, [r1, #0]
 8007e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3a:	f380 8809 	msr	PSP, r0
 8007e3e:	f3bf 8f6f 	isb	sy
 8007e42:	f04f 0000 	mov.w	r0, #0
 8007e46:	f380 8811 	msr	BASEPRI, r0
 8007e4a:	4770      	bx	lr
 8007e4c:	f3af 8000 	nop.w

08007e50 <pxCurrentTCBConst2>:
 8007e50:	20002344 	.word	0x20002344
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop

08007e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e58:	4808      	ldr	r0, [pc, #32]	; (8007e7c <prvPortStartFirstTask+0x24>)
 8007e5a:	6800      	ldr	r0, [r0, #0]
 8007e5c:	6800      	ldr	r0, [r0, #0]
 8007e5e:	f380 8808 	msr	MSP, r0
 8007e62:	f04f 0000 	mov.w	r0, #0
 8007e66:	f380 8814 	msr	CONTROL, r0
 8007e6a:	b662      	cpsie	i
 8007e6c:	b661      	cpsie	f
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	df00      	svc	0
 8007e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e7a:	bf00      	nop
 8007e7c:	e000ed08 	.word	0xe000ed08

08007e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b086      	sub	sp, #24
 8007e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e86:	4b46      	ldr	r3, [pc, #280]	; (8007fa0 <xPortStartScheduler+0x120>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a46      	ldr	r2, [pc, #280]	; (8007fa4 <xPortStartScheduler+0x124>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d10a      	bne.n	8007ea6 <xPortStartScheduler+0x26>
	__asm volatile
 8007e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	613b      	str	r3, [r7, #16]
}
 8007ea2:	bf00      	nop
 8007ea4:	e7fe      	b.n	8007ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ea6:	4b3e      	ldr	r3, [pc, #248]	; (8007fa0 <xPortStartScheduler+0x120>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a3f      	ldr	r2, [pc, #252]	; (8007fa8 <xPortStartScheduler+0x128>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d10a      	bne.n	8007ec6 <xPortStartScheduler+0x46>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	60fb      	str	r3, [r7, #12]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ec6:	4b39      	ldr	r3, [pc, #228]	; (8007fac <xPortStartScheduler+0x12c>)
 8007ec8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	22ff      	movs	r2, #255	; 0xff
 8007ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ee0:	78fb      	ldrb	r3, [r7, #3]
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ee8:	b2da      	uxtb	r2, r3
 8007eea:	4b31      	ldr	r3, [pc, #196]	; (8007fb0 <xPortStartScheduler+0x130>)
 8007eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007eee:	4b31      	ldr	r3, [pc, #196]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007ef0:	2207      	movs	r2, #7
 8007ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ef4:	e009      	b.n	8007f0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007ef6:	4b2f      	ldr	r3, [pc, #188]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	3b01      	subs	r3, #1
 8007efc:	4a2d      	ldr	r2, [pc, #180]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f00:	78fb      	ldrb	r3, [r7, #3]
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f0a:	78fb      	ldrb	r3, [r7, #3]
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f12:	2b80      	cmp	r3, #128	; 0x80
 8007f14:	d0ef      	beq.n	8007ef6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f16:	4b27      	ldr	r3, [pc, #156]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f1c3 0307 	rsb	r3, r3, #7
 8007f1e:	2b04      	cmp	r3, #4
 8007f20:	d00a      	beq.n	8007f38 <xPortStartScheduler+0xb8>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60bb      	str	r3, [r7, #8]
}
 8007f34:	bf00      	nop
 8007f36:	e7fe      	b.n	8007f36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f38:	4b1e      	ldr	r3, [pc, #120]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	021b      	lsls	r3, r3, #8
 8007f3e:	4a1d      	ldr	r2, [pc, #116]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007f40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f42:	4b1c      	ldr	r3, [pc, #112]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f4a:	4a1a      	ldr	r2, [pc, #104]	; (8007fb4 <xPortStartScheduler+0x134>)
 8007f4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f56:	4b18      	ldr	r3, [pc, #96]	; (8007fb8 <xPortStartScheduler+0x138>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a17      	ldr	r2, [pc, #92]	; (8007fb8 <xPortStartScheduler+0x138>)
 8007f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f62:	4b15      	ldr	r3, [pc, #84]	; (8007fb8 <xPortStartScheduler+0x138>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a14      	ldr	r2, [pc, #80]	; (8007fb8 <xPortStartScheduler+0x138>)
 8007f68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f6e:	f000 f8dd 	bl	800812c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f72:	4b12      	ldr	r3, [pc, #72]	; (8007fbc <xPortStartScheduler+0x13c>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f78:	f000 f8fc 	bl	8008174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f7c:	4b10      	ldr	r3, [pc, #64]	; (8007fc0 <xPortStartScheduler+0x140>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a0f      	ldr	r2, [pc, #60]	; (8007fc0 <xPortStartScheduler+0x140>)
 8007f82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007f86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f88:	f7ff ff66 	bl	8007e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f8c:	f7ff f856 	bl	800703c <vTaskSwitchContext>
	prvTaskExitError();
 8007f90:	f7ff ff22 	bl	8007dd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3718      	adds	r7, #24
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	e000ed00 	.word	0xe000ed00
 8007fa4:	410fc271 	.word	0x410fc271
 8007fa8:	410fc270 	.word	0x410fc270
 8007fac:	e000e400 	.word	0xe000e400
 8007fb0:	20002970 	.word	0x20002970
 8007fb4:	20002974 	.word	0x20002974
 8007fb8:	e000ed20 	.word	0xe000ed20
 8007fbc:	2000000c 	.word	0x2000000c
 8007fc0:	e000ef34 	.word	0xe000ef34

08007fc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	607b      	str	r3, [r7, #4]
}
 8007fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007fde:	4b0f      	ldr	r3, [pc, #60]	; (800801c <vPortEnterCritical+0x58>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	4a0d      	ldr	r2, [pc, #52]	; (800801c <vPortEnterCritical+0x58>)
 8007fe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007fe8:	4b0c      	ldr	r3, [pc, #48]	; (800801c <vPortEnterCritical+0x58>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d10f      	bne.n	8008010 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ff0:	4b0b      	ldr	r3, [pc, #44]	; (8008020 <vPortEnterCritical+0x5c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00a      	beq.n	8008010 <vPortEnterCritical+0x4c>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	603b      	str	r3, [r7, #0]
}
 800800c:	bf00      	nop
 800800e:	e7fe      	b.n	800800e <vPortEnterCritical+0x4a>
	}
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr
 800801c:	2000000c 	.word	0x2000000c
 8008020:	e000ed04 	.word	0xe000ed04

08008024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800802a:	4b12      	ldr	r3, [pc, #72]	; (8008074 <vPortExitCritical+0x50>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10a      	bne.n	8008048 <vPortExitCritical+0x24>
	__asm volatile
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	607b      	str	r3, [r7, #4]
}
 8008044:	bf00      	nop
 8008046:	e7fe      	b.n	8008046 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008048:	4b0a      	ldr	r3, [pc, #40]	; (8008074 <vPortExitCritical+0x50>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3b01      	subs	r3, #1
 800804e:	4a09      	ldr	r2, [pc, #36]	; (8008074 <vPortExitCritical+0x50>)
 8008050:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008052:	4b08      	ldr	r3, [pc, #32]	; (8008074 <vPortExitCritical+0x50>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d105      	bne.n	8008066 <vPortExitCritical+0x42>
 800805a:	2300      	movs	r3, #0
 800805c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	f383 8811 	msr	BASEPRI, r3
}
 8008064:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008066:	bf00      	nop
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	2000000c 	.word	0x2000000c
	...

08008080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008080:	f3ef 8009 	mrs	r0, PSP
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	4b15      	ldr	r3, [pc, #84]	; (80080e0 <pxCurrentTCBConst>)
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	f01e 0f10 	tst.w	lr, #16
 8008090:	bf08      	it	eq
 8008092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809a:	6010      	str	r0, [r2, #0]
 800809c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80080a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80080a4:	f380 8811 	msr	BASEPRI, r0
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f7fe ffc4 	bl	800703c <vTaskSwitchContext>
 80080b4:	f04f 0000 	mov.w	r0, #0
 80080b8:	f380 8811 	msr	BASEPRI, r0
 80080bc:	bc09      	pop	{r0, r3}
 80080be:	6819      	ldr	r1, [r3, #0]
 80080c0:	6808      	ldr	r0, [r1, #0]
 80080c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c6:	f01e 0f10 	tst.w	lr, #16
 80080ca:	bf08      	it	eq
 80080cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80080d0:	f380 8809 	msr	PSP, r0
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	f3af 8000 	nop.w

080080e0 <pxCurrentTCBConst>:
 80080e0:	20002344 	.word	0x20002344
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop

080080e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
	__asm volatile
 80080ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	607b      	str	r3, [r7, #4]
}
 8008100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008102:	f7fe fee1 	bl	8006ec8 <xTaskIncrementTick>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d003      	beq.n	8008114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800810c:	4b06      	ldr	r3, [pc, #24]	; (8008128 <xPortSysTickHandler+0x40>)
 800810e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	2300      	movs	r3, #0
 8008116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	f383 8811 	msr	BASEPRI, r3
}
 800811e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008120:	bf00      	nop
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	e000ed04 	.word	0xe000ed04

0800812c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800812c:	b480      	push	{r7}
 800812e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008130:	4b0b      	ldr	r3, [pc, #44]	; (8008160 <vPortSetupTimerInterrupt+0x34>)
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008136:	4b0b      	ldr	r3, [pc, #44]	; (8008164 <vPortSetupTimerInterrupt+0x38>)
 8008138:	2200      	movs	r2, #0
 800813a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800813c:	4b0a      	ldr	r3, [pc, #40]	; (8008168 <vPortSetupTimerInterrupt+0x3c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a0a      	ldr	r2, [pc, #40]	; (800816c <vPortSetupTimerInterrupt+0x40>)
 8008142:	fba2 2303 	umull	r2, r3, r2, r3
 8008146:	099b      	lsrs	r3, r3, #6
 8008148:	4a09      	ldr	r2, [pc, #36]	; (8008170 <vPortSetupTimerInterrupt+0x44>)
 800814a:	3b01      	subs	r3, #1
 800814c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800814e:	4b04      	ldr	r3, [pc, #16]	; (8008160 <vPortSetupTimerInterrupt+0x34>)
 8008150:	2207      	movs	r2, #7
 8008152:	601a      	str	r2, [r3, #0]
}
 8008154:	bf00      	nop
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	e000e010 	.word	0xe000e010
 8008164:	e000e018 	.word	0xe000e018
 8008168:	20000000 	.word	0x20000000
 800816c:	10624dd3 	.word	0x10624dd3
 8008170:	e000e014 	.word	0xe000e014

08008174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008174:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008184 <vPortEnableVFP+0x10>
 8008178:	6801      	ldr	r1, [r0, #0]
 800817a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800817e:	6001      	str	r1, [r0, #0]
 8008180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008182:	bf00      	nop
 8008184:	e000ed88 	.word	0xe000ed88

08008188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800818e:	f3ef 8305 	mrs	r3, IPSR
 8008192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b0f      	cmp	r3, #15
 8008198:	d914      	bls.n	80081c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800819a:	4a17      	ldr	r2, [pc, #92]	; (80081f8 <vPortValidateInterruptPriority+0x70>)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	4413      	add	r3, r2
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80081a4:	4b15      	ldr	r3, [pc, #84]	; (80081fc <vPortValidateInterruptPriority+0x74>)
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	7afa      	ldrb	r2, [r7, #11]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d20a      	bcs.n	80081c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
}
 80081c0:	bf00      	nop
 80081c2:	e7fe      	b.n	80081c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80081c4:	4b0e      	ldr	r3, [pc, #56]	; (8008200 <vPortValidateInterruptPriority+0x78>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80081cc:	4b0d      	ldr	r3, [pc, #52]	; (8008204 <vPortValidateInterruptPriority+0x7c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d90a      	bls.n	80081ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	603b      	str	r3, [r7, #0]
}
 80081e6:	bf00      	nop
 80081e8:	e7fe      	b.n	80081e8 <vPortValidateInterruptPriority+0x60>
	}
 80081ea:	bf00      	nop
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	e000e3f0 	.word	0xe000e3f0
 80081fc:	20002970 	.word	0x20002970
 8008200:	e000ed0c 	.word	0xe000ed0c
 8008204:	20002974 	.word	0x20002974

08008208 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b08a      	sub	sp, #40	; 0x28
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008210:	2300      	movs	r3, #0
 8008212:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008214:	f7fe fd9c 	bl	8006d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008218:	4b5b      	ldr	r3, [pc, #364]	; (8008388 <pvPortMalloc+0x180>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d101      	bne.n	8008224 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008220:	f000 f920 	bl	8008464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008224:	4b59      	ldr	r3, [pc, #356]	; (800838c <pvPortMalloc+0x184>)
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4013      	ands	r3, r2
 800822c:	2b00      	cmp	r3, #0
 800822e:	f040 8093 	bne.w	8008358 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d01d      	beq.n	8008274 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008238:	2208      	movs	r2, #8
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4413      	add	r3, r2
 800823e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f003 0307 	and.w	r3, r3, #7
 8008246:	2b00      	cmp	r3, #0
 8008248:	d014      	beq.n	8008274 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f023 0307 	bic.w	r3, r3, #7
 8008250:	3308      	adds	r3, #8
 8008252:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f003 0307 	and.w	r3, r3, #7
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00a      	beq.n	8008274 <pvPortMalloc+0x6c>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	617b      	str	r3, [r7, #20]
}
 8008270:	bf00      	nop
 8008272:	e7fe      	b.n	8008272 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d06e      	beq.n	8008358 <pvPortMalloc+0x150>
 800827a:	4b45      	ldr	r3, [pc, #276]	; (8008390 <pvPortMalloc+0x188>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	429a      	cmp	r2, r3
 8008282:	d869      	bhi.n	8008358 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008284:	4b43      	ldr	r3, [pc, #268]	; (8008394 <pvPortMalloc+0x18c>)
 8008286:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008288:	4b42      	ldr	r3, [pc, #264]	; (8008394 <pvPortMalloc+0x18c>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800828e:	e004      	b.n	800829a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008292:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800829a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d903      	bls.n	80082ac <pvPortMalloc+0xa4>
 80082a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1f1      	bne.n	8008290 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80082ac:	4b36      	ldr	r3, [pc, #216]	; (8008388 <pvPortMalloc+0x180>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d050      	beq.n	8008358 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2208      	movs	r2, #8
 80082bc:	4413      	add	r3, r2
 80082be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	6a3b      	ldr	r3, [r7, #32]
 80082c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ca:	685a      	ldr	r2, [r3, #4]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	1ad2      	subs	r2, r2, r3
 80082d0:	2308      	movs	r3, #8
 80082d2:	005b      	lsls	r3, r3, #1
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d91f      	bls.n	8008318 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	4413      	add	r3, r2
 80082de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	f003 0307 	and.w	r3, r3, #7
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00a      	beq.n	8008300 <pvPortMalloc+0xf8>
	__asm volatile
 80082ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ee:	f383 8811 	msr	BASEPRI, r3
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	f3bf 8f4f 	dsb	sy
 80082fa:	613b      	str	r3, [r7, #16]
}
 80082fc:	bf00      	nop
 80082fe:	e7fe      	b.n	80082fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	1ad2      	subs	r2, r2, r3
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800830c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800830e:	687a      	ldr	r2, [r7, #4]
 8008310:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008312:	69b8      	ldr	r0, [r7, #24]
 8008314:	f000 f908 	bl	8008528 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008318:	4b1d      	ldr	r3, [pc, #116]	; (8008390 <pvPortMalloc+0x188>)
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	1ad3      	subs	r3, r2, r3
 8008322:	4a1b      	ldr	r2, [pc, #108]	; (8008390 <pvPortMalloc+0x188>)
 8008324:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008326:	4b1a      	ldr	r3, [pc, #104]	; (8008390 <pvPortMalloc+0x188>)
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	4b1b      	ldr	r3, [pc, #108]	; (8008398 <pvPortMalloc+0x190>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	429a      	cmp	r2, r3
 8008330:	d203      	bcs.n	800833a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008332:	4b17      	ldr	r3, [pc, #92]	; (8008390 <pvPortMalloc+0x188>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a18      	ldr	r2, [pc, #96]	; (8008398 <pvPortMalloc+0x190>)
 8008338:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800833a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833c:	685a      	ldr	r2, [r3, #4]
 800833e:	4b13      	ldr	r3, [pc, #76]	; (800838c <pvPortMalloc+0x184>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	431a      	orrs	r2, r3
 8008344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008346:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800834e:	4b13      	ldr	r3, [pc, #76]	; (800839c <pvPortMalloc+0x194>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3301      	adds	r3, #1
 8008354:	4a11      	ldr	r2, [pc, #68]	; (800839c <pvPortMalloc+0x194>)
 8008356:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008358:	f7fe fd08 	bl	8006d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	f003 0307 	and.w	r3, r3, #7
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00a      	beq.n	800837c <pvPortMalloc+0x174>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	60fb      	str	r3, [r7, #12]
}
 8008378:	bf00      	nop
 800837a:	e7fe      	b.n	800837a <pvPortMalloc+0x172>
	return pvReturn;
 800837c:	69fb      	ldr	r3, [r7, #28]
}
 800837e:	4618      	mov	r0, r3
 8008380:	3728      	adds	r7, #40	; 0x28
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	20006580 	.word	0x20006580
 800838c:	20006594 	.word	0x20006594
 8008390:	20006584 	.word	0x20006584
 8008394:	20006578 	.word	0x20006578
 8008398:	20006588 	.word	0x20006588
 800839c:	2000658c 	.word	0x2000658c

080083a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d04d      	beq.n	800844e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083b2:	2308      	movs	r3, #8
 80083b4:	425b      	negs	r3, r3
 80083b6:	697a      	ldr	r2, [r7, #20]
 80083b8:	4413      	add	r3, r2
 80083ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	685a      	ldr	r2, [r3, #4]
 80083c4:	4b24      	ldr	r3, [pc, #144]	; (8008458 <vPortFree+0xb8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4013      	ands	r3, r2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10a      	bne.n	80083e4 <vPortFree+0x44>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	60fb      	str	r3, [r7, #12]
}
 80083e0:	bf00      	nop
 80083e2:	e7fe      	b.n	80083e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00a      	beq.n	8008402 <vPortFree+0x62>
	__asm volatile
 80083ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f0:	f383 8811 	msr	BASEPRI, r3
 80083f4:	f3bf 8f6f 	isb	sy
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	60bb      	str	r3, [r7, #8]
}
 80083fe:	bf00      	nop
 8008400:	e7fe      	b.n	8008400 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	685a      	ldr	r2, [r3, #4]
 8008406:	4b14      	ldr	r3, [pc, #80]	; (8008458 <vPortFree+0xb8>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4013      	ands	r3, r2
 800840c:	2b00      	cmp	r3, #0
 800840e:	d01e      	beq.n	800844e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d11a      	bne.n	800844e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	685a      	ldr	r2, [r3, #4]
 800841c:	4b0e      	ldr	r3, [pc, #56]	; (8008458 <vPortFree+0xb8>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	43db      	mvns	r3, r3
 8008422:	401a      	ands	r2, r3
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008428:	f7fe fc92 	bl	8006d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	685a      	ldr	r2, [r3, #4]
 8008430:	4b0a      	ldr	r3, [pc, #40]	; (800845c <vPortFree+0xbc>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4413      	add	r3, r2
 8008436:	4a09      	ldr	r2, [pc, #36]	; (800845c <vPortFree+0xbc>)
 8008438:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800843a:	6938      	ldr	r0, [r7, #16]
 800843c:	f000 f874 	bl	8008528 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008440:	4b07      	ldr	r3, [pc, #28]	; (8008460 <vPortFree+0xc0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3301      	adds	r3, #1
 8008446:	4a06      	ldr	r2, [pc, #24]	; (8008460 <vPortFree+0xc0>)
 8008448:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800844a:	f7fe fc8f 	bl	8006d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800844e:	bf00      	nop
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	20006594 	.word	0x20006594
 800845c:	20006584 	.word	0x20006584
 8008460:	20006590 	.word	0x20006590

08008464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800846a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800846e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008470:	4b27      	ldr	r3, [pc, #156]	; (8008510 <prvHeapInit+0xac>)
 8008472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f003 0307 	and.w	r3, r3, #7
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00c      	beq.n	8008498 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3307      	adds	r3, #7
 8008482:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0307 	bic.w	r3, r3, #7
 800848a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	4a1f      	ldr	r2, [pc, #124]	; (8008510 <prvHeapInit+0xac>)
 8008494:	4413      	add	r3, r2
 8008496:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800849c:	4a1d      	ldr	r2, [pc, #116]	; (8008514 <prvHeapInit+0xb0>)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80084a2:	4b1c      	ldr	r3, [pc, #112]	; (8008514 <prvHeapInit+0xb0>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	4413      	add	r3, r2
 80084ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084b0:	2208      	movs	r2, #8
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 0307 	bic.w	r3, r3, #7
 80084be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4a15      	ldr	r2, [pc, #84]	; (8008518 <prvHeapInit+0xb4>)
 80084c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084c6:	4b14      	ldr	r3, [pc, #80]	; (8008518 <prvHeapInit+0xb4>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2200      	movs	r2, #0
 80084cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084ce:	4b12      	ldr	r3, [pc, #72]	; (8008518 <prvHeapInit+0xb4>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	1ad2      	subs	r2, r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084e4:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <prvHeapInit+0xb4>)
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	4a0a      	ldr	r2, [pc, #40]	; (800851c <prvHeapInit+0xb8>)
 80084f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	4a09      	ldr	r2, [pc, #36]	; (8008520 <prvHeapInit+0xbc>)
 80084fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084fc:	4b09      	ldr	r3, [pc, #36]	; (8008524 <prvHeapInit+0xc0>)
 80084fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008502:	601a      	str	r2, [r3, #0]
}
 8008504:	bf00      	nop
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr
 8008510:	20002978 	.word	0x20002978
 8008514:	20006578 	.word	0x20006578
 8008518:	20006580 	.word	0x20006580
 800851c:	20006588 	.word	0x20006588
 8008520:	20006584 	.word	0x20006584
 8008524:	20006594 	.word	0x20006594

08008528 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008530:	4b28      	ldr	r3, [pc, #160]	; (80085d4 <prvInsertBlockIntoFreeList+0xac>)
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e002      	b.n	800853c <prvInsertBlockIntoFreeList+0x14>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	429a      	cmp	r2, r3
 8008544:	d8f7      	bhi.n	8008536 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	4413      	add	r3, r2
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	429a      	cmp	r2, r3
 8008556:	d108      	bne.n	800856a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	441a      	add	r2, r3
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	441a      	add	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d118      	bne.n	80085b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	429a      	cmp	r2, r3
 8008588:	d00d      	beq.n	80085a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	441a      	add	r2, r3
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	e008      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085a6:	4b0c      	ldr	r3, [pc, #48]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	601a      	str	r2, [r3, #0]
 80085ae:	e003      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d002      	beq.n	80085c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085c6:	bf00      	nop
 80085c8:	3714      	adds	r7, #20
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	20006578 	.word	0x20006578
 80085d8:	20006580 	.word	0x20006580

080085dc <__errno>:
 80085dc:	4b01      	ldr	r3, [pc, #4]	; (80085e4 <__errno+0x8>)
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	20000010 	.word	0x20000010

080085e8 <__libc_init_array>:
 80085e8:	b570      	push	{r4, r5, r6, lr}
 80085ea:	4d0d      	ldr	r5, [pc, #52]	; (8008620 <__libc_init_array+0x38>)
 80085ec:	4c0d      	ldr	r4, [pc, #52]	; (8008624 <__libc_init_array+0x3c>)
 80085ee:	1b64      	subs	r4, r4, r5
 80085f0:	10a4      	asrs	r4, r4, #2
 80085f2:	2600      	movs	r6, #0
 80085f4:	42a6      	cmp	r6, r4
 80085f6:	d109      	bne.n	800860c <__libc_init_array+0x24>
 80085f8:	4d0b      	ldr	r5, [pc, #44]	; (8008628 <__libc_init_array+0x40>)
 80085fa:	4c0c      	ldr	r4, [pc, #48]	; (800862c <__libc_init_array+0x44>)
 80085fc:	f001 f952 	bl	80098a4 <_init>
 8008600:	1b64      	subs	r4, r4, r5
 8008602:	10a4      	asrs	r4, r4, #2
 8008604:	2600      	movs	r6, #0
 8008606:	42a6      	cmp	r6, r4
 8008608:	d105      	bne.n	8008616 <__libc_init_array+0x2e>
 800860a:	bd70      	pop	{r4, r5, r6, pc}
 800860c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008610:	4798      	blx	r3
 8008612:	3601      	adds	r6, #1
 8008614:	e7ee      	b.n	80085f4 <__libc_init_array+0xc>
 8008616:	f855 3b04 	ldr.w	r3, [r5], #4
 800861a:	4798      	blx	r3
 800861c:	3601      	adds	r6, #1
 800861e:	e7f2      	b.n	8008606 <__libc_init_array+0x1e>
 8008620:	0800a364 	.word	0x0800a364
 8008624:	0800a364 	.word	0x0800a364
 8008628:	0800a364 	.word	0x0800a364
 800862c:	0800a368 	.word	0x0800a368

08008630 <isprint>:
 8008630:	4b02      	ldr	r3, [pc, #8]	; (800863c <isprint+0xc>)
 8008632:	4418      	add	r0, r3
 8008634:	7840      	ldrb	r0, [r0, #1]
 8008636:	f000 0097 	and.w	r0, r0, #151	; 0x97
 800863a:	4770      	bx	lr
 800863c:	0800a1ac 	.word	0x0800a1ac

08008640 <memcpy>:
 8008640:	440a      	add	r2, r1
 8008642:	4291      	cmp	r1, r2
 8008644:	f100 33ff 	add.w	r3, r0, #4294967295
 8008648:	d100      	bne.n	800864c <memcpy+0xc>
 800864a:	4770      	bx	lr
 800864c:	b510      	push	{r4, lr}
 800864e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008652:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008656:	4291      	cmp	r1, r2
 8008658:	d1f9      	bne.n	800864e <memcpy+0xe>
 800865a:	bd10      	pop	{r4, pc}

0800865c <memset>:
 800865c:	4402      	add	r2, r0
 800865e:	4603      	mov	r3, r0
 8008660:	4293      	cmp	r3, r2
 8008662:	d100      	bne.n	8008666 <memset+0xa>
 8008664:	4770      	bx	lr
 8008666:	f803 1b01 	strb.w	r1, [r3], #1
 800866a:	e7f9      	b.n	8008660 <memset+0x4>

0800866c <siscanf>:
 800866c:	b40e      	push	{r1, r2, r3}
 800866e:	b510      	push	{r4, lr}
 8008670:	b09f      	sub	sp, #124	; 0x7c
 8008672:	ac21      	add	r4, sp, #132	; 0x84
 8008674:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008678:	f854 2b04 	ldr.w	r2, [r4], #4
 800867c:	9201      	str	r2, [sp, #4]
 800867e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008682:	9004      	str	r0, [sp, #16]
 8008684:	9008      	str	r0, [sp, #32]
 8008686:	f7f7 fdb5 	bl	80001f4 <strlen>
 800868a:	4b0c      	ldr	r3, [pc, #48]	; (80086bc <siscanf+0x50>)
 800868c:	9005      	str	r0, [sp, #20]
 800868e:	9009      	str	r0, [sp, #36]	; 0x24
 8008690:	930d      	str	r3, [sp, #52]	; 0x34
 8008692:	480b      	ldr	r0, [pc, #44]	; (80086c0 <siscanf+0x54>)
 8008694:	9a01      	ldr	r2, [sp, #4]
 8008696:	6800      	ldr	r0, [r0, #0]
 8008698:	9403      	str	r4, [sp, #12]
 800869a:	2300      	movs	r3, #0
 800869c:	9311      	str	r3, [sp, #68]	; 0x44
 800869e:	9316      	str	r3, [sp, #88]	; 0x58
 80086a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80086a4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80086a8:	a904      	add	r1, sp, #16
 80086aa:	4623      	mov	r3, r4
 80086ac:	f000 f9e2 	bl	8008a74 <__ssvfiscanf_r>
 80086b0:	b01f      	add	sp, #124	; 0x7c
 80086b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b6:	b003      	add	sp, #12
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	080086c5 	.word	0x080086c5
 80086c0:	20000010 	.word	0x20000010

080086c4 <__seofread>:
 80086c4:	2000      	movs	r0, #0
 80086c6:	4770      	bx	lr

080086c8 <_vsiprintf_r>:
 80086c8:	b500      	push	{lr}
 80086ca:	b09b      	sub	sp, #108	; 0x6c
 80086cc:	9100      	str	r1, [sp, #0]
 80086ce:	9104      	str	r1, [sp, #16]
 80086d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086d4:	9105      	str	r1, [sp, #20]
 80086d6:	9102      	str	r1, [sp, #8]
 80086d8:	4905      	ldr	r1, [pc, #20]	; (80086f0 <_vsiprintf_r+0x28>)
 80086da:	9103      	str	r1, [sp, #12]
 80086dc:	4669      	mov	r1, sp
 80086de:	f000 f86f 	bl	80087c0 <_svfiprintf_r>
 80086e2:	9b00      	ldr	r3, [sp, #0]
 80086e4:	2200      	movs	r2, #0
 80086e6:	701a      	strb	r2, [r3, #0]
 80086e8:	b01b      	add	sp, #108	; 0x6c
 80086ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80086ee:	bf00      	nop
 80086f0:	ffff0208 	.word	0xffff0208

080086f4 <vsiprintf>:
 80086f4:	4613      	mov	r3, r2
 80086f6:	460a      	mov	r2, r1
 80086f8:	4601      	mov	r1, r0
 80086fa:	4802      	ldr	r0, [pc, #8]	; (8008704 <vsiprintf+0x10>)
 80086fc:	6800      	ldr	r0, [r0, #0]
 80086fe:	f7ff bfe3 	b.w	80086c8 <_vsiprintf_r>
 8008702:	bf00      	nop
 8008704:	20000010 	.word	0x20000010

08008708 <__ssputs_r>:
 8008708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800870c:	688e      	ldr	r6, [r1, #8]
 800870e:	429e      	cmp	r6, r3
 8008710:	4682      	mov	sl, r0
 8008712:	460c      	mov	r4, r1
 8008714:	4690      	mov	r8, r2
 8008716:	461f      	mov	r7, r3
 8008718:	d838      	bhi.n	800878c <__ssputs_r+0x84>
 800871a:	898a      	ldrh	r2, [r1, #12]
 800871c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008720:	d032      	beq.n	8008788 <__ssputs_r+0x80>
 8008722:	6825      	ldr	r5, [r4, #0]
 8008724:	6909      	ldr	r1, [r1, #16]
 8008726:	eba5 0901 	sub.w	r9, r5, r1
 800872a:	6965      	ldr	r5, [r4, #20]
 800872c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008730:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008734:	3301      	adds	r3, #1
 8008736:	444b      	add	r3, r9
 8008738:	106d      	asrs	r5, r5, #1
 800873a:	429d      	cmp	r5, r3
 800873c:	bf38      	it	cc
 800873e:	461d      	movcc	r5, r3
 8008740:	0553      	lsls	r3, r2, #21
 8008742:	d531      	bpl.n	80087a8 <__ssputs_r+0xa0>
 8008744:	4629      	mov	r1, r5
 8008746:	f000 ffe5 	bl	8009714 <_malloc_r>
 800874a:	4606      	mov	r6, r0
 800874c:	b950      	cbnz	r0, 8008764 <__ssputs_r+0x5c>
 800874e:	230c      	movs	r3, #12
 8008750:	f8ca 3000 	str.w	r3, [sl]
 8008754:	89a3      	ldrh	r3, [r4, #12]
 8008756:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800875a:	81a3      	strh	r3, [r4, #12]
 800875c:	f04f 30ff 	mov.w	r0, #4294967295
 8008760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008764:	6921      	ldr	r1, [r4, #16]
 8008766:	464a      	mov	r2, r9
 8008768:	f7ff ff6a 	bl	8008640 <memcpy>
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008776:	81a3      	strh	r3, [r4, #12]
 8008778:	6126      	str	r6, [r4, #16]
 800877a:	6165      	str	r5, [r4, #20]
 800877c:	444e      	add	r6, r9
 800877e:	eba5 0509 	sub.w	r5, r5, r9
 8008782:	6026      	str	r6, [r4, #0]
 8008784:	60a5      	str	r5, [r4, #8]
 8008786:	463e      	mov	r6, r7
 8008788:	42be      	cmp	r6, r7
 800878a:	d900      	bls.n	800878e <__ssputs_r+0x86>
 800878c:	463e      	mov	r6, r7
 800878e:	6820      	ldr	r0, [r4, #0]
 8008790:	4632      	mov	r2, r6
 8008792:	4641      	mov	r1, r8
 8008794:	f000 ff38 	bl	8009608 <memmove>
 8008798:	68a3      	ldr	r3, [r4, #8]
 800879a:	1b9b      	subs	r3, r3, r6
 800879c:	60a3      	str	r3, [r4, #8]
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	4433      	add	r3, r6
 80087a2:	6023      	str	r3, [r4, #0]
 80087a4:	2000      	movs	r0, #0
 80087a6:	e7db      	b.n	8008760 <__ssputs_r+0x58>
 80087a8:	462a      	mov	r2, r5
 80087aa:	f001 f827 	bl	80097fc <_realloc_r>
 80087ae:	4606      	mov	r6, r0
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d1e1      	bne.n	8008778 <__ssputs_r+0x70>
 80087b4:	6921      	ldr	r1, [r4, #16]
 80087b6:	4650      	mov	r0, sl
 80087b8:	f000 ff40 	bl	800963c <_free_r>
 80087bc:	e7c7      	b.n	800874e <__ssputs_r+0x46>
	...

080087c0 <_svfiprintf_r>:
 80087c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c4:	4698      	mov	r8, r3
 80087c6:	898b      	ldrh	r3, [r1, #12]
 80087c8:	061b      	lsls	r3, r3, #24
 80087ca:	b09d      	sub	sp, #116	; 0x74
 80087cc:	4607      	mov	r7, r0
 80087ce:	460d      	mov	r5, r1
 80087d0:	4614      	mov	r4, r2
 80087d2:	d50e      	bpl.n	80087f2 <_svfiprintf_r+0x32>
 80087d4:	690b      	ldr	r3, [r1, #16]
 80087d6:	b963      	cbnz	r3, 80087f2 <_svfiprintf_r+0x32>
 80087d8:	2140      	movs	r1, #64	; 0x40
 80087da:	f000 ff9b 	bl	8009714 <_malloc_r>
 80087de:	6028      	str	r0, [r5, #0]
 80087e0:	6128      	str	r0, [r5, #16]
 80087e2:	b920      	cbnz	r0, 80087ee <_svfiprintf_r+0x2e>
 80087e4:	230c      	movs	r3, #12
 80087e6:	603b      	str	r3, [r7, #0]
 80087e8:	f04f 30ff 	mov.w	r0, #4294967295
 80087ec:	e0d1      	b.n	8008992 <_svfiprintf_r+0x1d2>
 80087ee:	2340      	movs	r3, #64	; 0x40
 80087f0:	616b      	str	r3, [r5, #20]
 80087f2:	2300      	movs	r3, #0
 80087f4:	9309      	str	r3, [sp, #36]	; 0x24
 80087f6:	2320      	movs	r3, #32
 80087f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008800:	2330      	movs	r3, #48	; 0x30
 8008802:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80089ac <_svfiprintf_r+0x1ec>
 8008806:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800880a:	f04f 0901 	mov.w	r9, #1
 800880e:	4623      	mov	r3, r4
 8008810:	469a      	mov	sl, r3
 8008812:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008816:	b10a      	cbz	r2, 800881c <_svfiprintf_r+0x5c>
 8008818:	2a25      	cmp	r2, #37	; 0x25
 800881a:	d1f9      	bne.n	8008810 <_svfiprintf_r+0x50>
 800881c:	ebba 0b04 	subs.w	fp, sl, r4
 8008820:	d00b      	beq.n	800883a <_svfiprintf_r+0x7a>
 8008822:	465b      	mov	r3, fp
 8008824:	4622      	mov	r2, r4
 8008826:	4629      	mov	r1, r5
 8008828:	4638      	mov	r0, r7
 800882a:	f7ff ff6d 	bl	8008708 <__ssputs_r>
 800882e:	3001      	adds	r0, #1
 8008830:	f000 80aa 	beq.w	8008988 <_svfiprintf_r+0x1c8>
 8008834:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008836:	445a      	add	r2, fp
 8008838:	9209      	str	r2, [sp, #36]	; 0x24
 800883a:	f89a 3000 	ldrb.w	r3, [sl]
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 80a2 	beq.w	8008988 <_svfiprintf_r+0x1c8>
 8008844:	2300      	movs	r3, #0
 8008846:	f04f 32ff 	mov.w	r2, #4294967295
 800884a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800884e:	f10a 0a01 	add.w	sl, sl, #1
 8008852:	9304      	str	r3, [sp, #16]
 8008854:	9307      	str	r3, [sp, #28]
 8008856:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800885a:	931a      	str	r3, [sp, #104]	; 0x68
 800885c:	4654      	mov	r4, sl
 800885e:	2205      	movs	r2, #5
 8008860:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008864:	4851      	ldr	r0, [pc, #324]	; (80089ac <_svfiprintf_r+0x1ec>)
 8008866:	f7f7 fcd3 	bl	8000210 <memchr>
 800886a:	9a04      	ldr	r2, [sp, #16]
 800886c:	b9d8      	cbnz	r0, 80088a6 <_svfiprintf_r+0xe6>
 800886e:	06d0      	lsls	r0, r2, #27
 8008870:	bf44      	itt	mi
 8008872:	2320      	movmi	r3, #32
 8008874:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008878:	0711      	lsls	r1, r2, #28
 800887a:	bf44      	itt	mi
 800887c:	232b      	movmi	r3, #43	; 0x2b
 800887e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008882:	f89a 3000 	ldrb.w	r3, [sl]
 8008886:	2b2a      	cmp	r3, #42	; 0x2a
 8008888:	d015      	beq.n	80088b6 <_svfiprintf_r+0xf6>
 800888a:	9a07      	ldr	r2, [sp, #28]
 800888c:	4654      	mov	r4, sl
 800888e:	2000      	movs	r0, #0
 8008890:	f04f 0c0a 	mov.w	ip, #10
 8008894:	4621      	mov	r1, r4
 8008896:	f811 3b01 	ldrb.w	r3, [r1], #1
 800889a:	3b30      	subs	r3, #48	; 0x30
 800889c:	2b09      	cmp	r3, #9
 800889e:	d94e      	bls.n	800893e <_svfiprintf_r+0x17e>
 80088a0:	b1b0      	cbz	r0, 80088d0 <_svfiprintf_r+0x110>
 80088a2:	9207      	str	r2, [sp, #28]
 80088a4:	e014      	b.n	80088d0 <_svfiprintf_r+0x110>
 80088a6:	eba0 0308 	sub.w	r3, r0, r8
 80088aa:	fa09 f303 	lsl.w	r3, r9, r3
 80088ae:	4313      	orrs	r3, r2
 80088b0:	9304      	str	r3, [sp, #16]
 80088b2:	46a2      	mov	sl, r4
 80088b4:	e7d2      	b.n	800885c <_svfiprintf_r+0x9c>
 80088b6:	9b03      	ldr	r3, [sp, #12]
 80088b8:	1d19      	adds	r1, r3, #4
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	9103      	str	r1, [sp, #12]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	bfbb      	ittet	lt
 80088c2:	425b      	neglt	r3, r3
 80088c4:	f042 0202 	orrlt.w	r2, r2, #2
 80088c8:	9307      	strge	r3, [sp, #28]
 80088ca:	9307      	strlt	r3, [sp, #28]
 80088cc:	bfb8      	it	lt
 80088ce:	9204      	strlt	r2, [sp, #16]
 80088d0:	7823      	ldrb	r3, [r4, #0]
 80088d2:	2b2e      	cmp	r3, #46	; 0x2e
 80088d4:	d10c      	bne.n	80088f0 <_svfiprintf_r+0x130>
 80088d6:	7863      	ldrb	r3, [r4, #1]
 80088d8:	2b2a      	cmp	r3, #42	; 0x2a
 80088da:	d135      	bne.n	8008948 <_svfiprintf_r+0x188>
 80088dc:	9b03      	ldr	r3, [sp, #12]
 80088de:	1d1a      	adds	r2, r3, #4
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	9203      	str	r2, [sp, #12]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	bfb8      	it	lt
 80088e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80088ec:	3402      	adds	r4, #2
 80088ee:	9305      	str	r3, [sp, #20]
 80088f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80089bc <_svfiprintf_r+0x1fc>
 80088f4:	7821      	ldrb	r1, [r4, #0]
 80088f6:	2203      	movs	r2, #3
 80088f8:	4650      	mov	r0, sl
 80088fa:	f7f7 fc89 	bl	8000210 <memchr>
 80088fe:	b140      	cbz	r0, 8008912 <_svfiprintf_r+0x152>
 8008900:	2340      	movs	r3, #64	; 0x40
 8008902:	eba0 000a 	sub.w	r0, r0, sl
 8008906:	fa03 f000 	lsl.w	r0, r3, r0
 800890a:	9b04      	ldr	r3, [sp, #16]
 800890c:	4303      	orrs	r3, r0
 800890e:	3401      	adds	r4, #1
 8008910:	9304      	str	r3, [sp, #16]
 8008912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008916:	4826      	ldr	r0, [pc, #152]	; (80089b0 <_svfiprintf_r+0x1f0>)
 8008918:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800891c:	2206      	movs	r2, #6
 800891e:	f7f7 fc77 	bl	8000210 <memchr>
 8008922:	2800      	cmp	r0, #0
 8008924:	d038      	beq.n	8008998 <_svfiprintf_r+0x1d8>
 8008926:	4b23      	ldr	r3, [pc, #140]	; (80089b4 <_svfiprintf_r+0x1f4>)
 8008928:	bb1b      	cbnz	r3, 8008972 <_svfiprintf_r+0x1b2>
 800892a:	9b03      	ldr	r3, [sp, #12]
 800892c:	3307      	adds	r3, #7
 800892e:	f023 0307 	bic.w	r3, r3, #7
 8008932:	3308      	adds	r3, #8
 8008934:	9303      	str	r3, [sp, #12]
 8008936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008938:	4433      	add	r3, r6
 800893a:	9309      	str	r3, [sp, #36]	; 0x24
 800893c:	e767      	b.n	800880e <_svfiprintf_r+0x4e>
 800893e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008942:	460c      	mov	r4, r1
 8008944:	2001      	movs	r0, #1
 8008946:	e7a5      	b.n	8008894 <_svfiprintf_r+0xd4>
 8008948:	2300      	movs	r3, #0
 800894a:	3401      	adds	r4, #1
 800894c:	9305      	str	r3, [sp, #20]
 800894e:	4619      	mov	r1, r3
 8008950:	f04f 0c0a 	mov.w	ip, #10
 8008954:	4620      	mov	r0, r4
 8008956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800895a:	3a30      	subs	r2, #48	; 0x30
 800895c:	2a09      	cmp	r2, #9
 800895e:	d903      	bls.n	8008968 <_svfiprintf_r+0x1a8>
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0c5      	beq.n	80088f0 <_svfiprintf_r+0x130>
 8008964:	9105      	str	r1, [sp, #20]
 8008966:	e7c3      	b.n	80088f0 <_svfiprintf_r+0x130>
 8008968:	fb0c 2101 	mla	r1, ip, r1, r2
 800896c:	4604      	mov	r4, r0
 800896e:	2301      	movs	r3, #1
 8008970:	e7f0      	b.n	8008954 <_svfiprintf_r+0x194>
 8008972:	ab03      	add	r3, sp, #12
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	462a      	mov	r2, r5
 8008978:	4b0f      	ldr	r3, [pc, #60]	; (80089b8 <_svfiprintf_r+0x1f8>)
 800897a:	a904      	add	r1, sp, #16
 800897c:	4638      	mov	r0, r7
 800897e:	f3af 8000 	nop.w
 8008982:	1c42      	adds	r2, r0, #1
 8008984:	4606      	mov	r6, r0
 8008986:	d1d6      	bne.n	8008936 <_svfiprintf_r+0x176>
 8008988:	89ab      	ldrh	r3, [r5, #12]
 800898a:	065b      	lsls	r3, r3, #25
 800898c:	f53f af2c 	bmi.w	80087e8 <_svfiprintf_r+0x28>
 8008990:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008992:	b01d      	add	sp, #116	; 0x74
 8008994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008998:	ab03      	add	r3, sp, #12
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	462a      	mov	r2, r5
 800899e:	4b06      	ldr	r3, [pc, #24]	; (80089b8 <_svfiprintf_r+0x1f8>)
 80089a0:	a904      	add	r1, sp, #16
 80089a2:	4638      	mov	r0, r7
 80089a4:	f000 fa4c 	bl	8008e40 <_printf_i>
 80089a8:	e7eb      	b.n	8008982 <_svfiprintf_r+0x1c2>
 80089aa:	bf00      	nop
 80089ac:	0800a2ad 	.word	0x0800a2ad
 80089b0:	0800a2b7 	.word	0x0800a2b7
 80089b4:	00000000 	.word	0x00000000
 80089b8:	08008709 	.word	0x08008709
 80089bc:	0800a2b3 	.word	0x0800a2b3

080089c0 <_sungetc_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	1c4b      	adds	r3, r1, #1
 80089c4:	4614      	mov	r4, r2
 80089c6:	d103      	bne.n	80089d0 <_sungetc_r+0x10>
 80089c8:	f04f 35ff 	mov.w	r5, #4294967295
 80089cc:	4628      	mov	r0, r5
 80089ce:	bd38      	pop	{r3, r4, r5, pc}
 80089d0:	8993      	ldrh	r3, [r2, #12]
 80089d2:	f023 0320 	bic.w	r3, r3, #32
 80089d6:	8193      	strh	r3, [r2, #12]
 80089d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089da:	6852      	ldr	r2, [r2, #4]
 80089dc:	b2cd      	uxtb	r5, r1
 80089de:	b18b      	cbz	r3, 8008a04 <_sungetc_r+0x44>
 80089e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80089e2:	4293      	cmp	r3, r2
 80089e4:	dd08      	ble.n	80089f8 <_sungetc_r+0x38>
 80089e6:	6823      	ldr	r3, [r4, #0]
 80089e8:	1e5a      	subs	r2, r3, #1
 80089ea:	6022      	str	r2, [r4, #0]
 80089ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 80089f0:	6863      	ldr	r3, [r4, #4]
 80089f2:	3301      	adds	r3, #1
 80089f4:	6063      	str	r3, [r4, #4]
 80089f6:	e7e9      	b.n	80089cc <_sungetc_r+0xc>
 80089f8:	4621      	mov	r1, r4
 80089fa:	f000 fdc9 	bl	8009590 <__submore>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d0f1      	beq.n	80089e6 <_sungetc_r+0x26>
 8008a02:	e7e1      	b.n	80089c8 <_sungetc_r+0x8>
 8008a04:	6921      	ldr	r1, [r4, #16]
 8008a06:	6823      	ldr	r3, [r4, #0]
 8008a08:	b151      	cbz	r1, 8008a20 <_sungetc_r+0x60>
 8008a0a:	4299      	cmp	r1, r3
 8008a0c:	d208      	bcs.n	8008a20 <_sungetc_r+0x60>
 8008a0e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008a12:	42a9      	cmp	r1, r5
 8008a14:	d104      	bne.n	8008a20 <_sungetc_r+0x60>
 8008a16:	3b01      	subs	r3, #1
 8008a18:	3201      	adds	r2, #1
 8008a1a:	6023      	str	r3, [r4, #0]
 8008a1c:	6062      	str	r2, [r4, #4]
 8008a1e:	e7d5      	b.n	80089cc <_sungetc_r+0xc>
 8008a20:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008a24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a28:	6363      	str	r3, [r4, #52]	; 0x34
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	63a3      	str	r3, [r4, #56]	; 0x38
 8008a2e:	4623      	mov	r3, r4
 8008a30:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	2301      	movs	r3, #1
 8008a38:	e7dc      	b.n	80089f4 <_sungetc_r+0x34>

08008a3a <__ssrefill_r>:
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008a40:	b169      	cbz	r1, 8008a5e <__ssrefill_r+0x24>
 8008a42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a46:	4299      	cmp	r1, r3
 8008a48:	d001      	beq.n	8008a4e <__ssrefill_r+0x14>
 8008a4a:	f000 fdf7 	bl	800963c <_free_r>
 8008a4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a50:	6063      	str	r3, [r4, #4]
 8008a52:	2000      	movs	r0, #0
 8008a54:	6360      	str	r0, [r4, #52]	; 0x34
 8008a56:	b113      	cbz	r3, 8008a5e <__ssrefill_r+0x24>
 8008a58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	bd10      	pop	{r4, pc}
 8008a5e:	6923      	ldr	r3, [r4, #16]
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	2300      	movs	r3, #0
 8008a64:	6063      	str	r3, [r4, #4]
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f043 0320 	orr.w	r3, r3, #32
 8008a6c:	81a3      	strh	r3, [r4, #12]
 8008a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a72:	e7f3      	b.n	8008a5c <__ssrefill_r+0x22>

08008a74 <__ssvfiscanf_r>:
 8008a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a78:	460c      	mov	r4, r1
 8008a7a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8008a7e:	2100      	movs	r1, #0
 8008a80:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8008a84:	49a6      	ldr	r1, [pc, #664]	; (8008d20 <__ssvfiscanf_r+0x2ac>)
 8008a86:	91a0      	str	r1, [sp, #640]	; 0x280
 8008a88:	f10d 0804 	add.w	r8, sp, #4
 8008a8c:	49a5      	ldr	r1, [pc, #660]	; (8008d24 <__ssvfiscanf_r+0x2b0>)
 8008a8e:	4fa6      	ldr	r7, [pc, #664]	; (8008d28 <__ssvfiscanf_r+0x2b4>)
 8008a90:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8008d2c <__ssvfiscanf_r+0x2b8>
 8008a94:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008a98:	4606      	mov	r6, r0
 8008a9a:	91a1      	str	r1, [sp, #644]	; 0x284
 8008a9c:	9300      	str	r3, [sp, #0]
 8008a9e:	7813      	ldrb	r3, [r2, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 815a 	beq.w	8008d5a <__ssvfiscanf_r+0x2e6>
 8008aa6:	5dd9      	ldrb	r1, [r3, r7]
 8008aa8:	f011 0108 	ands.w	r1, r1, #8
 8008aac:	f102 0501 	add.w	r5, r2, #1
 8008ab0:	d019      	beq.n	8008ae6 <__ssvfiscanf_r+0x72>
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	dd0f      	ble.n	8008ad8 <__ssvfiscanf_r+0x64>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	781a      	ldrb	r2, [r3, #0]
 8008abc:	5cba      	ldrb	r2, [r7, r2]
 8008abe:	0712      	lsls	r2, r2, #28
 8008ac0:	d401      	bmi.n	8008ac6 <__ssvfiscanf_r+0x52>
 8008ac2:	462a      	mov	r2, r5
 8008ac4:	e7eb      	b.n	8008a9e <__ssvfiscanf_r+0x2a>
 8008ac6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008ac8:	3201      	adds	r2, #1
 8008aca:	9245      	str	r2, [sp, #276]	; 0x114
 8008acc:	6862      	ldr	r2, [r4, #4]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	3a01      	subs	r2, #1
 8008ad2:	6062      	str	r2, [r4, #4]
 8008ad4:	6023      	str	r3, [r4, #0]
 8008ad6:	e7ec      	b.n	8008ab2 <__ssvfiscanf_r+0x3e>
 8008ad8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008ada:	4621      	mov	r1, r4
 8008adc:	4630      	mov	r0, r6
 8008ade:	4798      	blx	r3
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d0e9      	beq.n	8008ab8 <__ssvfiscanf_r+0x44>
 8008ae4:	e7ed      	b.n	8008ac2 <__ssvfiscanf_r+0x4e>
 8008ae6:	2b25      	cmp	r3, #37	; 0x25
 8008ae8:	d012      	beq.n	8008b10 <__ssvfiscanf_r+0x9c>
 8008aea:	469a      	mov	sl, r3
 8008aec:	6863      	ldr	r3, [r4, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	f340 8091 	ble.w	8008c16 <__ssvfiscanf_r+0x1a2>
 8008af4:	6822      	ldr	r2, [r4, #0]
 8008af6:	7813      	ldrb	r3, [r2, #0]
 8008af8:	4553      	cmp	r3, sl
 8008afa:	f040 812e 	bne.w	8008d5a <__ssvfiscanf_r+0x2e6>
 8008afe:	6863      	ldr	r3, [r4, #4]
 8008b00:	3b01      	subs	r3, #1
 8008b02:	6063      	str	r3, [r4, #4]
 8008b04:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008b06:	3201      	adds	r2, #1
 8008b08:	3301      	adds	r3, #1
 8008b0a:	6022      	str	r2, [r4, #0]
 8008b0c:	9345      	str	r3, [sp, #276]	; 0x114
 8008b0e:	e7d8      	b.n	8008ac2 <__ssvfiscanf_r+0x4e>
 8008b10:	9141      	str	r1, [sp, #260]	; 0x104
 8008b12:	9143      	str	r1, [sp, #268]	; 0x10c
 8008b14:	7853      	ldrb	r3, [r2, #1]
 8008b16:	2b2a      	cmp	r3, #42	; 0x2a
 8008b18:	bf02      	ittt	eq
 8008b1a:	2310      	moveq	r3, #16
 8008b1c:	1c95      	addeq	r5, r2, #2
 8008b1e:	9341      	streq	r3, [sp, #260]	; 0x104
 8008b20:	220a      	movs	r2, #10
 8008b22:	46aa      	mov	sl, r5
 8008b24:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008b28:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8008b2c:	2b09      	cmp	r3, #9
 8008b2e:	d91d      	bls.n	8008b6c <__ssvfiscanf_r+0xf8>
 8008b30:	487e      	ldr	r0, [pc, #504]	; (8008d2c <__ssvfiscanf_r+0x2b8>)
 8008b32:	2203      	movs	r2, #3
 8008b34:	f7f7 fb6c 	bl	8000210 <memchr>
 8008b38:	b140      	cbz	r0, 8008b4c <__ssvfiscanf_r+0xd8>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	eba0 0009 	sub.w	r0, r0, r9
 8008b40:	fa03 f000 	lsl.w	r0, r3, r0
 8008b44:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008b46:	4318      	orrs	r0, r3
 8008b48:	9041      	str	r0, [sp, #260]	; 0x104
 8008b4a:	4655      	mov	r5, sl
 8008b4c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008b50:	2b78      	cmp	r3, #120	; 0x78
 8008b52:	d806      	bhi.n	8008b62 <__ssvfiscanf_r+0xee>
 8008b54:	2b57      	cmp	r3, #87	; 0x57
 8008b56:	d810      	bhi.n	8008b7a <__ssvfiscanf_r+0x106>
 8008b58:	2b25      	cmp	r3, #37	; 0x25
 8008b5a:	d0c6      	beq.n	8008aea <__ssvfiscanf_r+0x76>
 8008b5c:	d856      	bhi.n	8008c0c <__ssvfiscanf_r+0x198>
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d064      	beq.n	8008c2c <__ssvfiscanf_r+0x1b8>
 8008b62:	2303      	movs	r3, #3
 8008b64:	9347      	str	r3, [sp, #284]	; 0x11c
 8008b66:	230a      	movs	r3, #10
 8008b68:	9342      	str	r3, [sp, #264]	; 0x108
 8008b6a:	e071      	b.n	8008c50 <__ssvfiscanf_r+0x1dc>
 8008b6c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008b6e:	fb02 1103 	mla	r1, r2, r3, r1
 8008b72:	3930      	subs	r1, #48	; 0x30
 8008b74:	9143      	str	r1, [sp, #268]	; 0x10c
 8008b76:	4655      	mov	r5, sl
 8008b78:	e7d3      	b.n	8008b22 <__ssvfiscanf_r+0xae>
 8008b7a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8008b7e:	2a20      	cmp	r2, #32
 8008b80:	d8ef      	bhi.n	8008b62 <__ssvfiscanf_r+0xee>
 8008b82:	a101      	add	r1, pc, #4	; (adr r1, 8008b88 <__ssvfiscanf_r+0x114>)
 8008b84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b88:	08008c3b 	.word	0x08008c3b
 8008b8c:	08008b63 	.word	0x08008b63
 8008b90:	08008b63 	.word	0x08008b63
 8008b94:	08008c99 	.word	0x08008c99
 8008b98:	08008b63 	.word	0x08008b63
 8008b9c:	08008b63 	.word	0x08008b63
 8008ba0:	08008b63 	.word	0x08008b63
 8008ba4:	08008b63 	.word	0x08008b63
 8008ba8:	08008b63 	.word	0x08008b63
 8008bac:	08008b63 	.word	0x08008b63
 8008bb0:	08008b63 	.word	0x08008b63
 8008bb4:	08008caf 	.word	0x08008caf
 8008bb8:	08008c85 	.word	0x08008c85
 8008bbc:	08008c13 	.word	0x08008c13
 8008bc0:	08008c13 	.word	0x08008c13
 8008bc4:	08008c13 	.word	0x08008c13
 8008bc8:	08008b63 	.word	0x08008b63
 8008bcc:	08008c89 	.word	0x08008c89
 8008bd0:	08008b63 	.word	0x08008b63
 8008bd4:	08008b63 	.word	0x08008b63
 8008bd8:	08008b63 	.word	0x08008b63
 8008bdc:	08008b63 	.word	0x08008b63
 8008be0:	08008cbf 	.word	0x08008cbf
 8008be4:	08008c91 	.word	0x08008c91
 8008be8:	08008c33 	.word	0x08008c33
 8008bec:	08008b63 	.word	0x08008b63
 8008bf0:	08008b63 	.word	0x08008b63
 8008bf4:	08008cbb 	.word	0x08008cbb
 8008bf8:	08008b63 	.word	0x08008b63
 8008bfc:	08008c85 	.word	0x08008c85
 8008c00:	08008b63 	.word	0x08008b63
 8008c04:	08008b63 	.word	0x08008b63
 8008c08:	08008c3b 	.word	0x08008c3b
 8008c0c:	3b45      	subs	r3, #69	; 0x45
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d8a7      	bhi.n	8008b62 <__ssvfiscanf_r+0xee>
 8008c12:	2305      	movs	r3, #5
 8008c14:	e01b      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008c16:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008c18:	4621      	mov	r1, r4
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	4798      	blx	r3
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	f43f af68 	beq.w	8008af4 <__ssvfiscanf_r+0x80>
 8008c24:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008c26:	2800      	cmp	r0, #0
 8008c28:	f040 808d 	bne.w	8008d46 <__ssvfiscanf_r+0x2d2>
 8008c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c30:	e08f      	b.n	8008d52 <__ssvfiscanf_r+0x2de>
 8008c32:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008c34:	f042 0220 	orr.w	r2, r2, #32
 8008c38:	9241      	str	r2, [sp, #260]	; 0x104
 8008c3a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c40:	9241      	str	r2, [sp, #260]	; 0x104
 8008c42:	2210      	movs	r2, #16
 8008c44:	2b6f      	cmp	r3, #111	; 0x6f
 8008c46:	9242      	str	r2, [sp, #264]	; 0x108
 8008c48:	bf34      	ite	cc
 8008c4a:	2303      	movcc	r3, #3
 8008c4c:	2304      	movcs	r3, #4
 8008c4e:	9347      	str	r3, [sp, #284]	; 0x11c
 8008c50:	6863      	ldr	r3, [r4, #4]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	dd42      	ble.n	8008cdc <__ssvfiscanf_r+0x268>
 8008c56:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008c58:	0659      	lsls	r1, r3, #25
 8008c5a:	d404      	bmi.n	8008c66 <__ssvfiscanf_r+0x1f2>
 8008c5c:	6823      	ldr	r3, [r4, #0]
 8008c5e:	781a      	ldrb	r2, [r3, #0]
 8008c60:	5cba      	ldrb	r2, [r7, r2]
 8008c62:	0712      	lsls	r2, r2, #28
 8008c64:	d441      	bmi.n	8008cea <__ssvfiscanf_r+0x276>
 8008c66:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	dc50      	bgt.n	8008d0e <__ssvfiscanf_r+0x29a>
 8008c6c:	466b      	mov	r3, sp
 8008c6e:	4622      	mov	r2, r4
 8008c70:	a941      	add	r1, sp, #260	; 0x104
 8008c72:	4630      	mov	r0, r6
 8008c74:	f000 fa0a 	bl	800908c <_scanf_chars>
 8008c78:	2801      	cmp	r0, #1
 8008c7a:	d06e      	beq.n	8008d5a <__ssvfiscanf_r+0x2e6>
 8008c7c:	2802      	cmp	r0, #2
 8008c7e:	f47f af20 	bne.w	8008ac2 <__ssvfiscanf_r+0x4e>
 8008c82:	e7cf      	b.n	8008c24 <__ssvfiscanf_r+0x1b0>
 8008c84:	220a      	movs	r2, #10
 8008c86:	e7dd      	b.n	8008c44 <__ssvfiscanf_r+0x1d0>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	9342      	str	r3, [sp, #264]	; 0x108
 8008c8c:	2303      	movs	r3, #3
 8008c8e:	e7de      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008c90:	2308      	movs	r3, #8
 8008c92:	9342      	str	r3, [sp, #264]	; 0x108
 8008c94:	2304      	movs	r3, #4
 8008c96:	e7da      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008c98:	4629      	mov	r1, r5
 8008c9a:	4640      	mov	r0, r8
 8008c9c:	f000 fb48 	bl	8009330 <__sccl>
 8008ca0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca6:	9341      	str	r3, [sp, #260]	; 0x104
 8008ca8:	4605      	mov	r5, r0
 8008caa:	2301      	movs	r3, #1
 8008cac:	e7cf      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008cae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cb4:	9341      	str	r3, [sp, #260]	; 0x104
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e7c9      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008cba:	2302      	movs	r3, #2
 8008cbc:	e7c7      	b.n	8008c4e <__ssvfiscanf_r+0x1da>
 8008cbe:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008cc0:	06c3      	lsls	r3, r0, #27
 8008cc2:	f53f aefe 	bmi.w	8008ac2 <__ssvfiscanf_r+0x4e>
 8008cc6:	9b00      	ldr	r3, [sp, #0]
 8008cc8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008cca:	1d19      	adds	r1, r3, #4
 8008ccc:	9100      	str	r1, [sp, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f010 0f01 	tst.w	r0, #1
 8008cd4:	bf14      	ite	ne
 8008cd6:	801a      	strhne	r2, [r3, #0]
 8008cd8:	601a      	streq	r2, [r3, #0]
 8008cda:	e6f2      	b.n	8008ac2 <__ssvfiscanf_r+0x4e>
 8008cdc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008cde:	4621      	mov	r1, r4
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	4798      	blx	r3
 8008ce4:	2800      	cmp	r0, #0
 8008ce6:	d0b6      	beq.n	8008c56 <__ssvfiscanf_r+0x1e2>
 8008ce8:	e79c      	b.n	8008c24 <__ssvfiscanf_r+0x1b0>
 8008cea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008cec:	3201      	adds	r2, #1
 8008cee:	9245      	str	r2, [sp, #276]	; 0x114
 8008cf0:	6862      	ldr	r2, [r4, #4]
 8008cf2:	3a01      	subs	r2, #1
 8008cf4:	2a00      	cmp	r2, #0
 8008cf6:	6062      	str	r2, [r4, #4]
 8008cf8:	dd02      	ble.n	8008d00 <__ssvfiscanf_r+0x28c>
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	6023      	str	r3, [r4, #0]
 8008cfe:	e7ad      	b.n	8008c5c <__ssvfiscanf_r+0x1e8>
 8008d00:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008d02:	4621      	mov	r1, r4
 8008d04:	4630      	mov	r0, r6
 8008d06:	4798      	blx	r3
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	d0a7      	beq.n	8008c5c <__ssvfiscanf_r+0x1e8>
 8008d0c:	e78a      	b.n	8008c24 <__ssvfiscanf_r+0x1b0>
 8008d0e:	2b04      	cmp	r3, #4
 8008d10:	dc0e      	bgt.n	8008d30 <__ssvfiscanf_r+0x2bc>
 8008d12:	466b      	mov	r3, sp
 8008d14:	4622      	mov	r2, r4
 8008d16:	a941      	add	r1, sp, #260	; 0x104
 8008d18:	4630      	mov	r0, r6
 8008d1a:	f000 fa11 	bl	8009140 <_scanf_i>
 8008d1e:	e7ab      	b.n	8008c78 <__ssvfiscanf_r+0x204>
 8008d20:	080089c1 	.word	0x080089c1
 8008d24:	08008a3b 	.word	0x08008a3b
 8008d28:	0800a1ad 	.word	0x0800a1ad
 8008d2c:	0800a2b3 	.word	0x0800a2b3
 8008d30:	4b0b      	ldr	r3, [pc, #44]	; (8008d60 <__ssvfiscanf_r+0x2ec>)
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f43f aec5 	beq.w	8008ac2 <__ssvfiscanf_r+0x4e>
 8008d38:	466b      	mov	r3, sp
 8008d3a:	4622      	mov	r2, r4
 8008d3c:	a941      	add	r1, sp, #260	; 0x104
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f3af 8000 	nop.w
 8008d44:	e798      	b.n	8008c78 <__ssvfiscanf_r+0x204>
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008d4c:	bf18      	it	ne
 8008d4e:	f04f 30ff 	movne.w	r0, #4294967295
 8008d52:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8008d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d5a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008d5c:	e7f9      	b.n	8008d52 <__ssvfiscanf_r+0x2de>
 8008d5e:	bf00      	nop
 8008d60:	00000000 	.word	0x00000000

08008d64 <_printf_common>:
 8008d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d68:	4616      	mov	r6, r2
 8008d6a:	4699      	mov	r9, r3
 8008d6c:	688a      	ldr	r2, [r1, #8]
 8008d6e:	690b      	ldr	r3, [r1, #16]
 8008d70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d74:	4293      	cmp	r3, r2
 8008d76:	bfb8      	it	lt
 8008d78:	4613      	movlt	r3, r2
 8008d7a:	6033      	str	r3, [r6, #0]
 8008d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d80:	4607      	mov	r7, r0
 8008d82:	460c      	mov	r4, r1
 8008d84:	b10a      	cbz	r2, 8008d8a <_printf_common+0x26>
 8008d86:	3301      	adds	r3, #1
 8008d88:	6033      	str	r3, [r6, #0]
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	0699      	lsls	r1, r3, #26
 8008d8e:	bf42      	ittt	mi
 8008d90:	6833      	ldrmi	r3, [r6, #0]
 8008d92:	3302      	addmi	r3, #2
 8008d94:	6033      	strmi	r3, [r6, #0]
 8008d96:	6825      	ldr	r5, [r4, #0]
 8008d98:	f015 0506 	ands.w	r5, r5, #6
 8008d9c:	d106      	bne.n	8008dac <_printf_common+0x48>
 8008d9e:	f104 0a19 	add.w	sl, r4, #25
 8008da2:	68e3      	ldr	r3, [r4, #12]
 8008da4:	6832      	ldr	r2, [r6, #0]
 8008da6:	1a9b      	subs	r3, r3, r2
 8008da8:	42ab      	cmp	r3, r5
 8008daa:	dc26      	bgt.n	8008dfa <_printf_common+0x96>
 8008dac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008db0:	1e13      	subs	r3, r2, #0
 8008db2:	6822      	ldr	r2, [r4, #0]
 8008db4:	bf18      	it	ne
 8008db6:	2301      	movne	r3, #1
 8008db8:	0692      	lsls	r2, r2, #26
 8008dba:	d42b      	bmi.n	8008e14 <_printf_common+0xb0>
 8008dbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dc0:	4649      	mov	r1, r9
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	47c0      	blx	r8
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	d01e      	beq.n	8008e08 <_printf_common+0xa4>
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	68e5      	ldr	r5, [r4, #12]
 8008dce:	6832      	ldr	r2, [r6, #0]
 8008dd0:	f003 0306 	and.w	r3, r3, #6
 8008dd4:	2b04      	cmp	r3, #4
 8008dd6:	bf08      	it	eq
 8008dd8:	1aad      	subeq	r5, r5, r2
 8008dda:	68a3      	ldr	r3, [r4, #8]
 8008ddc:	6922      	ldr	r2, [r4, #16]
 8008dde:	bf0c      	ite	eq
 8008de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008de4:	2500      	movne	r5, #0
 8008de6:	4293      	cmp	r3, r2
 8008de8:	bfc4      	itt	gt
 8008dea:	1a9b      	subgt	r3, r3, r2
 8008dec:	18ed      	addgt	r5, r5, r3
 8008dee:	2600      	movs	r6, #0
 8008df0:	341a      	adds	r4, #26
 8008df2:	42b5      	cmp	r5, r6
 8008df4:	d11a      	bne.n	8008e2c <_printf_common+0xc8>
 8008df6:	2000      	movs	r0, #0
 8008df8:	e008      	b.n	8008e0c <_printf_common+0xa8>
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	4652      	mov	r2, sl
 8008dfe:	4649      	mov	r1, r9
 8008e00:	4638      	mov	r0, r7
 8008e02:	47c0      	blx	r8
 8008e04:	3001      	adds	r0, #1
 8008e06:	d103      	bne.n	8008e10 <_printf_common+0xac>
 8008e08:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e10:	3501      	adds	r5, #1
 8008e12:	e7c6      	b.n	8008da2 <_printf_common+0x3e>
 8008e14:	18e1      	adds	r1, r4, r3
 8008e16:	1c5a      	adds	r2, r3, #1
 8008e18:	2030      	movs	r0, #48	; 0x30
 8008e1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e1e:	4422      	add	r2, r4
 8008e20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e28:	3302      	adds	r3, #2
 8008e2a:	e7c7      	b.n	8008dbc <_printf_common+0x58>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	4622      	mov	r2, r4
 8008e30:	4649      	mov	r1, r9
 8008e32:	4638      	mov	r0, r7
 8008e34:	47c0      	blx	r8
 8008e36:	3001      	adds	r0, #1
 8008e38:	d0e6      	beq.n	8008e08 <_printf_common+0xa4>
 8008e3a:	3601      	adds	r6, #1
 8008e3c:	e7d9      	b.n	8008df2 <_printf_common+0x8e>
	...

08008e40 <_printf_i>:
 8008e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e44:	7e0f      	ldrb	r7, [r1, #24]
 8008e46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e48:	2f78      	cmp	r7, #120	; 0x78
 8008e4a:	4691      	mov	r9, r2
 8008e4c:	4680      	mov	r8, r0
 8008e4e:	460c      	mov	r4, r1
 8008e50:	469a      	mov	sl, r3
 8008e52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e56:	d807      	bhi.n	8008e68 <_printf_i+0x28>
 8008e58:	2f62      	cmp	r7, #98	; 0x62
 8008e5a:	d80a      	bhi.n	8008e72 <_printf_i+0x32>
 8008e5c:	2f00      	cmp	r7, #0
 8008e5e:	f000 80d8 	beq.w	8009012 <_printf_i+0x1d2>
 8008e62:	2f58      	cmp	r7, #88	; 0x58
 8008e64:	f000 80a3 	beq.w	8008fae <_printf_i+0x16e>
 8008e68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e70:	e03a      	b.n	8008ee8 <_printf_i+0xa8>
 8008e72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e76:	2b15      	cmp	r3, #21
 8008e78:	d8f6      	bhi.n	8008e68 <_printf_i+0x28>
 8008e7a:	a101      	add	r1, pc, #4	; (adr r1, 8008e80 <_printf_i+0x40>)
 8008e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e80:	08008ed9 	.word	0x08008ed9
 8008e84:	08008eed 	.word	0x08008eed
 8008e88:	08008e69 	.word	0x08008e69
 8008e8c:	08008e69 	.word	0x08008e69
 8008e90:	08008e69 	.word	0x08008e69
 8008e94:	08008e69 	.word	0x08008e69
 8008e98:	08008eed 	.word	0x08008eed
 8008e9c:	08008e69 	.word	0x08008e69
 8008ea0:	08008e69 	.word	0x08008e69
 8008ea4:	08008e69 	.word	0x08008e69
 8008ea8:	08008e69 	.word	0x08008e69
 8008eac:	08008ff9 	.word	0x08008ff9
 8008eb0:	08008f1d 	.word	0x08008f1d
 8008eb4:	08008fdb 	.word	0x08008fdb
 8008eb8:	08008e69 	.word	0x08008e69
 8008ebc:	08008e69 	.word	0x08008e69
 8008ec0:	0800901b 	.word	0x0800901b
 8008ec4:	08008e69 	.word	0x08008e69
 8008ec8:	08008f1d 	.word	0x08008f1d
 8008ecc:	08008e69 	.word	0x08008e69
 8008ed0:	08008e69 	.word	0x08008e69
 8008ed4:	08008fe3 	.word	0x08008fe3
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	1d1a      	adds	r2, r3, #4
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	602a      	str	r2, [r5, #0]
 8008ee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ee4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e0a3      	b.n	8009034 <_printf_i+0x1f4>
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	6829      	ldr	r1, [r5, #0]
 8008ef0:	0606      	lsls	r6, r0, #24
 8008ef2:	f101 0304 	add.w	r3, r1, #4
 8008ef6:	d50a      	bpl.n	8008f0e <_printf_i+0xce>
 8008ef8:	680e      	ldr	r6, [r1, #0]
 8008efa:	602b      	str	r3, [r5, #0]
 8008efc:	2e00      	cmp	r6, #0
 8008efe:	da03      	bge.n	8008f08 <_printf_i+0xc8>
 8008f00:	232d      	movs	r3, #45	; 0x2d
 8008f02:	4276      	negs	r6, r6
 8008f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f08:	485e      	ldr	r0, [pc, #376]	; (8009084 <_printf_i+0x244>)
 8008f0a:	230a      	movs	r3, #10
 8008f0c:	e019      	b.n	8008f42 <_printf_i+0x102>
 8008f0e:	680e      	ldr	r6, [r1, #0]
 8008f10:	602b      	str	r3, [r5, #0]
 8008f12:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f16:	bf18      	it	ne
 8008f18:	b236      	sxthne	r6, r6
 8008f1a:	e7ef      	b.n	8008efc <_printf_i+0xbc>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	6820      	ldr	r0, [r4, #0]
 8008f20:	1d19      	adds	r1, r3, #4
 8008f22:	6029      	str	r1, [r5, #0]
 8008f24:	0601      	lsls	r1, r0, #24
 8008f26:	d501      	bpl.n	8008f2c <_printf_i+0xec>
 8008f28:	681e      	ldr	r6, [r3, #0]
 8008f2a:	e002      	b.n	8008f32 <_printf_i+0xf2>
 8008f2c:	0646      	lsls	r6, r0, #25
 8008f2e:	d5fb      	bpl.n	8008f28 <_printf_i+0xe8>
 8008f30:	881e      	ldrh	r6, [r3, #0]
 8008f32:	4854      	ldr	r0, [pc, #336]	; (8009084 <_printf_i+0x244>)
 8008f34:	2f6f      	cmp	r7, #111	; 0x6f
 8008f36:	bf0c      	ite	eq
 8008f38:	2308      	moveq	r3, #8
 8008f3a:	230a      	movne	r3, #10
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f42:	6865      	ldr	r5, [r4, #4]
 8008f44:	60a5      	str	r5, [r4, #8]
 8008f46:	2d00      	cmp	r5, #0
 8008f48:	bfa2      	ittt	ge
 8008f4a:	6821      	ldrge	r1, [r4, #0]
 8008f4c:	f021 0104 	bicge.w	r1, r1, #4
 8008f50:	6021      	strge	r1, [r4, #0]
 8008f52:	b90e      	cbnz	r6, 8008f58 <_printf_i+0x118>
 8008f54:	2d00      	cmp	r5, #0
 8008f56:	d04d      	beq.n	8008ff4 <_printf_i+0x1b4>
 8008f58:	4615      	mov	r5, r2
 8008f5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f5e:	fb03 6711 	mls	r7, r3, r1, r6
 8008f62:	5dc7      	ldrb	r7, [r0, r7]
 8008f64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f68:	4637      	mov	r7, r6
 8008f6a:	42bb      	cmp	r3, r7
 8008f6c:	460e      	mov	r6, r1
 8008f6e:	d9f4      	bls.n	8008f5a <_printf_i+0x11a>
 8008f70:	2b08      	cmp	r3, #8
 8008f72:	d10b      	bne.n	8008f8c <_printf_i+0x14c>
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	07de      	lsls	r6, r3, #31
 8008f78:	d508      	bpl.n	8008f8c <_printf_i+0x14c>
 8008f7a:	6923      	ldr	r3, [r4, #16]
 8008f7c:	6861      	ldr	r1, [r4, #4]
 8008f7e:	4299      	cmp	r1, r3
 8008f80:	bfde      	ittt	le
 8008f82:	2330      	movle	r3, #48	; 0x30
 8008f84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f88:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f8c:	1b52      	subs	r2, r2, r5
 8008f8e:	6122      	str	r2, [r4, #16]
 8008f90:	f8cd a000 	str.w	sl, [sp]
 8008f94:	464b      	mov	r3, r9
 8008f96:	aa03      	add	r2, sp, #12
 8008f98:	4621      	mov	r1, r4
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f7ff fee2 	bl	8008d64 <_printf_common>
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d14c      	bne.n	800903e <_printf_i+0x1fe>
 8008fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa8:	b004      	add	sp, #16
 8008faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fae:	4835      	ldr	r0, [pc, #212]	; (8009084 <_printf_i+0x244>)
 8008fb0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008fb4:	6829      	ldr	r1, [r5, #0]
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fbc:	6029      	str	r1, [r5, #0]
 8008fbe:	061d      	lsls	r5, r3, #24
 8008fc0:	d514      	bpl.n	8008fec <_printf_i+0x1ac>
 8008fc2:	07df      	lsls	r7, r3, #31
 8008fc4:	bf44      	itt	mi
 8008fc6:	f043 0320 	orrmi.w	r3, r3, #32
 8008fca:	6023      	strmi	r3, [r4, #0]
 8008fcc:	b91e      	cbnz	r6, 8008fd6 <_printf_i+0x196>
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	f023 0320 	bic.w	r3, r3, #32
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	2310      	movs	r3, #16
 8008fd8:	e7b0      	b.n	8008f3c <_printf_i+0xfc>
 8008fda:	6823      	ldr	r3, [r4, #0]
 8008fdc:	f043 0320 	orr.w	r3, r3, #32
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	2378      	movs	r3, #120	; 0x78
 8008fe4:	4828      	ldr	r0, [pc, #160]	; (8009088 <_printf_i+0x248>)
 8008fe6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fea:	e7e3      	b.n	8008fb4 <_printf_i+0x174>
 8008fec:	0659      	lsls	r1, r3, #25
 8008fee:	bf48      	it	mi
 8008ff0:	b2b6      	uxthmi	r6, r6
 8008ff2:	e7e6      	b.n	8008fc2 <_printf_i+0x182>
 8008ff4:	4615      	mov	r5, r2
 8008ff6:	e7bb      	b.n	8008f70 <_printf_i+0x130>
 8008ff8:	682b      	ldr	r3, [r5, #0]
 8008ffa:	6826      	ldr	r6, [r4, #0]
 8008ffc:	6961      	ldr	r1, [r4, #20]
 8008ffe:	1d18      	adds	r0, r3, #4
 8009000:	6028      	str	r0, [r5, #0]
 8009002:	0635      	lsls	r5, r6, #24
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	d501      	bpl.n	800900c <_printf_i+0x1cc>
 8009008:	6019      	str	r1, [r3, #0]
 800900a:	e002      	b.n	8009012 <_printf_i+0x1d2>
 800900c:	0670      	lsls	r0, r6, #25
 800900e:	d5fb      	bpl.n	8009008 <_printf_i+0x1c8>
 8009010:	8019      	strh	r1, [r3, #0]
 8009012:	2300      	movs	r3, #0
 8009014:	6123      	str	r3, [r4, #16]
 8009016:	4615      	mov	r5, r2
 8009018:	e7ba      	b.n	8008f90 <_printf_i+0x150>
 800901a:	682b      	ldr	r3, [r5, #0]
 800901c:	1d1a      	adds	r2, r3, #4
 800901e:	602a      	str	r2, [r5, #0]
 8009020:	681d      	ldr	r5, [r3, #0]
 8009022:	6862      	ldr	r2, [r4, #4]
 8009024:	2100      	movs	r1, #0
 8009026:	4628      	mov	r0, r5
 8009028:	f7f7 f8f2 	bl	8000210 <memchr>
 800902c:	b108      	cbz	r0, 8009032 <_printf_i+0x1f2>
 800902e:	1b40      	subs	r0, r0, r5
 8009030:	6060      	str	r0, [r4, #4]
 8009032:	6863      	ldr	r3, [r4, #4]
 8009034:	6123      	str	r3, [r4, #16]
 8009036:	2300      	movs	r3, #0
 8009038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800903c:	e7a8      	b.n	8008f90 <_printf_i+0x150>
 800903e:	6923      	ldr	r3, [r4, #16]
 8009040:	462a      	mov	r2, r5
 8009042:	4649      	mov	r1, r9
 8009044:	4640      	mov	r0, r8
 8009046:	47d0      	blx	sl
 8009048:	3001      	adds	r0, #1
 800904a:	d0ab      	beq.n	8008fa4 <_printf_i+0x164>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	079b      	lsls	r3, r3, #30
 8009050:	d413      	bmi.n	800907a <_printf_i+0x23a>
 8009052:	68e0      	ldr	r0, [r4, #12]
 8009054:	9b03      	ldr	r3, [sp, #12]
 8009056:	4298      	cmp	r0, r3
 8009058:	bfb8      	it	lt
 800905a:	4618      	movlt	r0, r3
 800905c:	e7a4      	b.n	8008fa8 <_printf_i+0x168>
 800905e:	2301      	movs	r3, #1
 8009060:	4632      	mov	r2, r6
 8009062:	4649      	mov	r1, r9
 8009064:	4640      	mov	r0, r8
 8009066:	47d0      	blx	sl
 8009068:	3001      	adds	r0, #1
 800906a:	d09b      	beq.n	8008fa4 <_printf_i+0x164>
 800906c:	3501      	adds	r5, #1
 800906e:	68e3      	ldr	r3, [r4, #12]
 8009070:	9903      	ldr	r1, [sp, #12]
 8009072:	1a5b      	subs	r3, r3, r1
 8009074:	42ab      	cmp	r3, r5
 8009076:	dcf2      	bgt.n	800905e <_printf_i+0x21e>
 8009078:	e7eb      	b.n	8009052 <_printf_i+0x212>
 800907a:	2500      	movs	r5, #0
 800907c:	f104 0619 	add.w	r6, r4, #25
 8009080:	e7f5      	b.n	800906e <_printf_i+0x22e>
 8009082:	bf00      	nop
 8009084:	0800a2be 	.word	0x0800a2be
 8009088:	0800a2cf 	.word	0x0800a2cf

0800908c <_scanf_chars>:
 800908c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009090:	4615      	mov	r5, r2
 8009092:	688a      	ldr	r2, [r1, #8]
 8009094:	4680      	mov	r8, r0
 8009096:	460c      	mov	r4, r1
 8009098:	b932      	cbnz	r2, 80090a8 <_scanf_chars+0x1c>
 800909a:	698a      	ldr	r2, [r1, #24]
 800909c:	2a00      	cmp	r2, #0
 800909e:	bf0c      	ite	eq
 80090a0:	2201      	moveq	r2, #1
 80090a2:	f04f 32ff 	movne.w	r2, #4294967295
 80090a6:	608a      	str	r2, [r1, #8]
 80090a8:	6822      	ldr	r2, [r4, #0]
 80090aa:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800913c <_scanf_chars+0xb0>
 80090ae:	06d1      	lsls	r1, r2, #27
 80090b0:	bf5f      	itttt	pl
 80090b2:	681a      	ldrpl	r2, [r3, #0]
 80090b4:	1d11      	addpl	r1, r2, #4
 80090b6:	6019      	strpl	r1, [r3, #0]
 80090b8:	6816      	ldrpl	r6, [r2, #0]
 80090ba:	2700      	movs	r7, #0
 80090bc:	69a0      	ldr	r0, [r4, #24]
 80090be:	b188      	cbz	r0, 80090e4 <_scanf_chars+0x58>
 80090c0:	2801      	cmp	r0, #1
 80090c2:	d107      	bne.n	80090d4 <_scanf_chars+0x48>
 80090c4:	682a      	ldr	r2, [r5, #0]
 80090c6:	7811      	ldrb	r1, [r2, #0]
 80090c8:	6962      	ldr	r2, [r4, #20]
 80090ca:	5c52      	ldrb	r2, [r2, r1]
 80090cc:	b952      	cbnz	r2, 80090e4 <_scanf_chars+0x58>
 80090ce:	2f00      	cmp	r7, #0
 80090d0:	d031      	beq.n	8009136 <_scanf_chars+0xaa>
 80090d2:	e022      	b.n	800911a <_scanf_chars+0x8e>
 80090d4:	2802      	cmp	r0, #2
 80090d6:	d120      	bne.n	800911a <_scanf_chars+0x8e>
 80090d8:	682b      	ldr	r3, [r5, #0]
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	f813 3009 	ldrb.w	r3, [r3, r9]
 80090e0:	071b      	lsls	r3, r3, #28
 80090e2:	d41a      	bmi.n	800911a <_scanf_chars+0x8e>
 80090e4:	6823      	ldr	r3, [r4, #0]
 80090e6:	06da      	lsls	r2, r3, #27
 80090e8:	bf5e      	ittt	pl
 80090ea:	682b      	ldrpl	r3, [r5, #0]
 80090ec:	781b      	ldrbpl	r3, [r3, #0]
 80090ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 80090f2:	682a      	ldr	r2, [r5, #0]
 80090f4:	686b      	ldr	r3, [r5, #4]
 80090f6:	3201      	adds	r2, #1
 80090f8:	602a      	str	r2, [r5, #0]
 80090fa:	68a2      	ldr	r2, [r4, #8]
 80090fc:	3b01      	subs	r3, #1
 80090fe:	3a01      	subs	r2, #1
 8009100:	606b      	str	r3, [r5, #4]
 8009102:	3701      	adds	r7, #1
 8009104:	60a2      	str	r2, [r4, #8]
 8009106:	b142      	cbz	r2, 800911a <_scanf_chars+0x8e>
 8009108:	2b00      	cmp	r3, #0
 800910a:	dcd7      	bgt.n	80090bc <_scanf_chars+0x30>
 800910c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009110:	4629      	mov	r1, r5
 8009112:	4640      	mov	r0, r8
 8009114:	4798      	blx	r3
 8009116:	2800      	cmp	r0, #0
 8009118:	d0d0      	beq.n	80090bc <_scanf_chars+0x30>
 800911a:	6823      	ldr	r3, [r4, #0]
 800911c:	f013 0310 	ands.w	r3, r3, #16
 8009120:	d105      	bne.n	800912e <_scanf_chars+0xa2>
 8009122:	68e2      	ldr	r2, [r4, #12]
 8009124:	3201      	adds	r2, #1
 8009126:	60e2      	str	r2, [r4, #12]
 8009128:	69a2      	ldr	r2, [r4, #24]
 800912a:	b102      	cbz	r2, 800912e <_scanf_chars+0xa2>
 800912c:	7033      	strb	r3, [r6, #0]
 800912e:	6923      	ldr	r3, [r4, #16]
 8009130:	443b      	add	r3, r7
 8009132:	6123      	str	r3, [r4, #16]
 8009134:	2000      	movs	r0, #0
 8009136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800913a:	bf00      	nop
 800913c:	0800a1ad 	.word	0x0800a1ad

08009140 <_scanf_i>:
 8009140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	4698      	mov	r8, r3
 8009146:	4b76      	ldr	r3, [pc, #472]	; (8009320 <_scanf_i+0x1e0>)
 8009148:	460c      	mov	r4, r1
 800914a:	4682      	mov	sl, r0
 800914c:	4616      	mov	r6, r2
 800914e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009152:	b087      	sub	sp, #28
 8009154:	ab03      	add	r3, sp, #12
 8009156:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800915a:	4b72      	ldr	r3, [pc, #456]	; (8009324 <_scanf_i+0x1e4>)
 800915c:	69a1      	ldr	r1, [r4, #24]
 800915e:	4a72      	ldr	r2, [pc, #456]	; (8009328 <_scanf_i+0x1e8>)
 8009160:	2903      	cmp	r1, #3
 8009162:	bf18      	it	ne
 8009164:	461a      	movne	r2, r3
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	9201      	str	r2, [sp, #4]
 800916a:	1e5a      	subs	r2, r3, #1
 800916c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009170:	bf88      	it	hi
 8009172:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009176:	4627      	mov	r7, r4
 8009178:	bf82      	ittt	hi
 800917a:	eb03 0905 	addhi.w	r9, r3, r5
 800917e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009182:	60a3      	strhi	r3, [r4, #8]
 8009184:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009188:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800918c:	bf98      	it	ls
 800918e:	f04f 0900 	movls.w	r9, #0
 8009192:	6023      	str	r3, [r4, #0]
 8009194:	463d      	mov	r5, r7
 8009196:	f04f 0b00 	mov.w	fp, #0
 800919a:	6831      	ldr	r1, [r6, #0]
 800919c:	ab03      	add	r3, sp, #12
 800919e:	7809      	ldrb	r1, [r1, #0]
 80091a0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80091a4:	2202      	movs	r2, #2
 80091a6:	f7f7 f833 	bl	8000210 <memchr>
 80091aa:	b328      	cbz	r0, 80091f8 <_scanf_i+0xb8>
 80091ac:	f1bb 0f01 	cmp.w	fp, #1
 80091b0:	d159      	bne.n	8009266 <_scanf_i+0x126>
 80091b2:	6862      	ldr	r2, [r4, #4]
 80091b4:	b92a      	cbnz	r2, 80091c2 <_scanf_i+0x82>
 80091b6:	6822      	ldr	r2, [r4, #0]
 80091b8:	2308      	movs	r3, #8
 80091ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091be:	6063      	str	r3, [r4, #4]
 80091c0:	6022      	str	r2, [r4, #0]
 80091c2:	6822      	ldr	r2, [r4, #0]
 80091c4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80091c8:	6022      	str	r2, [r4, #0]
 80091ca:	68a2      	ldr	r2, [r4, #8]
 80091cc:	1e51      	subs	r1, r2, #1
 80091ce:	60a1      	str	r1, [r4, #8]
 80091d0:	b192      	cbz	r2, 80091f8 <_scanf_i+0xb8>
 80091d2:	6832      	ldr	r2, [r6, #0]
 80091d4:	1c51      	adds	r1, r2, #1
 80091d6:	6031      	str	r1, [r6, #0]
 80091d8:	7812      	ldrb	r2, [r2, #0]
 80091da:	f805 2b01 	strb.w	r2, [r5], #1
 80091de:	6872      	ldr	r2, [r6, #4]
 80091e0:	3a01      	subs	r2, #1
 80091e2:	2a00      	cmp	r2, #0
 80091e4:	6072      	str	r2, [r6, #4]
 80091e6:	dc07      	bgt.n	80091f8 <_scanf_i+0xb8>
 80091e8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80091ec:	4631      	mov	r1, r6
 80091ee:	4650      	mov	r0, sl
 80091f0:	4790      	blx	r2
 80091f2:	2800      	cmp	r0, #0
 80091f4:	f040 8085 	bne.w	8009302 <_scanf_i+0x1c2>
 80091f8:	f10b 0b01 	add.w	fp, fp, #1
 80091fc:	f1bb 0f03 	cmp.w	fp, #3
 8009200:	d1cb      	bne.n	800919a <_scanf_i+0x5a>
 8009202:	6863      	ldr	r3, [r4, #4]
 8009204:	b90b      	cbnz	r3, 800920a <_scanf_i+0xca>
 8009206:	230a      	movs	r3, #10
 8009208:	6063      	str	r3, [r4, #4]
 800920a:	6863      	ldr	r3, [r4, #4]
 800920c:	4947      	ldr	r1, [pc, #284]	; (800932c <_scanf_i+0x1ec>)
 800920e:	6960      	ldr	r0, [r4, #20]
 8009210:	1ac9      	subs	r1, r1, r3
 8009212:	f000 f88d 	bl	8009330 <__sccl>
 8009216:	f04f 0b00 	mov.w	fp, #0
 800921a:	68a3      	ldr	r3, [r4, #8]
 800921c:	6822      	ldr	r2, [r4, #0]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d03d      	beq.n	800929e <_scanf_i+0x15e>
 8009222:	6831      	ldr	r1, [r6, #0]
 8009224:	6960      	ldr	r0, [r4, #20]
 8009226:	f891 c000 	ldrb.w	ip, [r1]
 800922a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800922e:	2800      	cmp	r0, #0
 8009230:	d035      	beq.n	800929e <_scanf_i+0x15e>
 8009232:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009236:	d124      	bne.n	8009282 <_scanf_i+0x142>
 8009238:	0510      	lsls	r0, r2, #20
 800923a:	d522      	bpl.n	8009282 <_scanf_i+0x142>
 800923c:	f10b 0b01 	add.w	fp, fp, #1
 8009240:	f1b9 0f00 	cmp.w	r9, #0
 8009244:	d003      	beq.n	800924e <_scanf_i+0x10e>
 8009246:	3301      	adds	r3, #1
 8009248:	f109 39ff 	add.w	r9, r9, #4294967295
 800924c:	60a3      	str	r3, [r4, #8]
 800924e:	6873      	ldr	r3, [r6, #4]
 8009250:	3b01      	subs	r3, #1
 8009252:	2b00      	cmp	r3, #0
 8009254:	6073      	str	r3, [r6, #4]
 8009256:	dd1b      	ble.n	8009290 <_scanf_i+0x150>
 8009258:	6833      	ldr	r3, [r6, #0]
 800925a:	3301      	adds	r3, #1
 800925c:	6033      	str	r3, [r6, #0]
 800925e:	68a3      	ldr	r3, [r4, #8]
 8009260:	3b01      	subs	r3, #1
 8009262:	60a3      	str	r3, [r4, #8]
 8009264:	e7d9      	b.n	800921a <_scanf_i+0xda>
 8009266:	f1bb 0f02 	cmp.w	fp, #2
 800926a:	d1ae      	bne.n	80091ca <_scanf_i+0x8a>
 800926c:	6822      	ldr	r2, [r4, #0]
 800926e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009272:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009276:	d1bf      	bne.n	80091f8 <_scanf_i+0xb8>
 8009278:	2310      	movs	r3, #16
 800927a:	6063      	str	r3, [r4, #4]
 800927c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009280:	e7a2      	b.n	80091c8 <_scanf_i+0x88>
 8009282:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009286:	6022      	str	r2, [r4, #0]
 8009288:	780b      	ldrb	r3, [r1, #0]
 800928a:	f805 3b01 	strb.w	r3, [r5], #1
 800928e:	e7de      	b.n	800924e <_scanf_i+0x10e>
 8009290:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009294:	4631      	mov	r1, r6
 8009296:	4650      	mov	r0, sl
 8009298:	4798      	blx	r3
 800929a:	2800      	cmp	r0, #0
 800929c:	d0df      	beq.n	800925e <_scanf_i+0x11e>
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	05db      	lsls	r3, r3, #23
 80092a2:	d50d      	bpl.n	80092c0 <_scanf_i+0x180>
 80092a4:	42bd      	cmp	r5, r7
 80092a6:	d909      	bls.n	80092bc <_scanf_i+0x17c>
 80092a8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80092ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80092b0:	4632      	mov	r2, r6
 80092b2:	4650      	mov	r0, sl
 80092b4:	4798      	blx	r3
 80092b6:	f105 39ff 	add.w	r9, r5, #4294967295
 80092ba:	464d      	mov	r5, r9
 80092bc:	42bd      	cmp	r5, r7
 80092be:	d02d      	beq.n	800931c <_scanf_i+0x1dc>
 80092c0:	6822      	ldr	r2, [r4, #0]
 80092c2:	f012 0210 	ands.w	r2, r2, #16
 80092c6:	d113      	bne.n	80092f0 <_scanf_i+0x1b0>
 80092c8:	702a      	strb	r2, [r5, #0]
 80092ca:	6863      	ldr	r3, [r4, #4]
 80092cc:	9e01      	ldr	r6, [sp, #4]
 80092ce:	4639      	mov	r1, r7
 80092d0:	4650      	mov	r0, sl
 80092d2:	47b0      	blx	r6
 80092d4:	6821      	ldr	r1, [r4, #0]
 80092d6:	f8d8 3000 	ldr.w	r3, [r8]
 80092da:	f011 0f20 	tst.w	r1, #32
 80092de:	d013      	beq.n	8009308 <_scanf_i+0x1c8>
 80092e0:	1d1a      	adds	r2, r3, #4
 80092e2:	f8c8 2000 	str.w	r2, [r8]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6018      	str	r0, [r3, #0]
 80092ea:	68e3      	ldr	r3, [r4, #12]
 80092ec:	3301      	adds	r3, #1
 80092ee:	60e3      	str	r3, [r4, #12]
 80092f0:	1bed      	subs	r5, r5, r7
 80092f2:	44ab      	add	fp, r5
 80092f4:	6925      	ldr	r5, [r4, #16]
 80092f6:	445d      	add	r5, fp
 80092f8:	6125      	str	r5, [r4, #16]
 80092fa:	2000      	movs	r0, #0
 80092fc:	b007      	add	sp, #28
 80092fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009302:	f04f 0b00 	mov.w	fp, #0
 8009306:	e7ca      	b.n	800929e <_scanf_i+0x15e>
 8009308:	1d1a      	adds	r2, r3, #4
 800930a:	f8c8 2000 	str.w	r2, [r8]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f011 0f01 	tst.w	r1, #1
 8009314:	bf14      	ite	ne
 8009316:	8018      	strhne	r0, [r3, #0]
 8009318:	6018      	streq	r0, [r3, #0]
 800931a:	e7e6      	b.n	80092ea <_scanf_i+0x1aa>
 800931c:	2001      	movs	r0, #1
 800931e:	e7ed      	b.n	80092fc <_scanf_i+0x1bc>
 8009320:	08009dd4 	.word	0x08009dd4
 8009324:	0800958d 	.word	0x0800958d
 8009328:	080094a5 	.word	0x080094a5
 800932c:	0800a2f9 	.word	0x0800a2f9

08009330 <__sccl>:
 8009330:	b570      	push	{r4, r5, r6, lr}
 8009332:	780b      	ldrb	r3, [r1, #0]
 8009334:	4604      	mov	r4, r0
 8009336:	2b5e      	cmp	r3, #94	; 0x5e
 8009338:	bf0b      	itete	eq
 800933a:	784b      	ldrbeq	r3, [r1, #1]
 800933c:	1c48      	addne	r0, r1, #1
 800933e:	1c88      	addeq	r0, r1, #2
 8009340:	2200      	movne	r2, #0
 8009342:	bf08      	it	eq
 8009344:	2201      	moveq	r2, #1
 8009346:	1e61      	subs	r1, r4, #1
 8009348:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800934c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009350:	42a9      	cmp	r1, r5
 8009352:	d1fb      	bne.n	800934c <__sccl+0x1c>
 8009354:	b90b      	cbnz	r3, 800935a <__sccl+0x2a>
 8009356:	3801      	subs	r0, #1
 8009358:	bd70      	pop	{r4, r5, r6, pc}
 800935a:	f082 0201 	eor.w	r2, r2, #1
 800935e:	54e2      	strb	r2, [r4, r3]
 8009360:	4605      	mov	r5, r0
 8009362:	4628      	mov	r0, r5
 8009364:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009368:	292d      	cmp	r1, #45	; 0x2d
 800936a:	d006      	beq.n	800937a <__sccl+0x4a>
 800936c:	295d      	cmp	r1, #93	; 0x5d
 800936e:	d0f3      	beq.n	8009358 <__sccl+0x28>
 8009370:	b909      	cbnz	r1, 8009376 <__sccl+0x46>
 8009372:	4628      	mov	r0, r5
 8009374:	e7f0      	b.n	8009358 <__sccl+0x28>
 8009376:	460b      	mov	r3, r1
 8009378:	e7f1      	b.n	800935e <__sccl+0x2e>
 800937a:	786e      	ldrb	r6, [r5, #1]
 800937c:	2e5d      	cmp	r6, #93	; 0x5d
 800937e:	d0fa      	beq.n	8009376 <__sccl+0x46>
 8009380:	42b3      	cmp	r3, r6
 8009382:	dcf8      	bgt.n	8009376 <__sccl+0x46>
 8009384:	3502      	adds	r5, #2
 8009386:	4619      	mov	r1, r3
 8009388:	3101      	adds	r1, #1
 800938a:	428e      	cmp	r6, r1
 800938c:	5462      	strb	r2, [r4, r1]
 800938e:	dcfb      	bgt.n	8009388 <__sccl+0x58>
 8009390:	1af1      	subs	r1, r6, r3
 8009392:	3901      	subs	r1, #1
 8009394:	1c58      	adds	r0, r3, #1
 8009396:	42b3      	cmp	r3, r6
 8009398:	bfa8      	it	ge
 800939a:	2100      	movge	r1, #0
 800939c:	1843      	adds	r3, r0, r1
 800939e:	e7e0      	b.n	8009362 <__sccl+0x32>

080093a0 <_strtol_l.constprop.0>:
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a6:	d001      	beq.n	80093ac <_strtol_l.constprop.0+0xc>
 80093a8:	2b24      	cmp	r3, #36	; 0x24
 80093aa:	d906      	bls.n	80093ba <_strtol_l.constprop.0+0x1a>
 80093ac:	f7ff f916 	bl	80085dc <__errno>
 80093b0:	2316      	movs	r3, #22
 80093b2:	6003      	str	r3, [r0, #0]
 80093b4:	2000      	movs	r0, #0
 80093b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80094a0 <_strtol_l.constprop.0+0x100>
 80093be:	460d      	mov	r5, r1
 80093c0:	462e      	mov	r6, r5
 80093c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093c6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80093ca:	f017 0708 	ands.w	r7, r7, #8
 80093ce:	d1f7      	bne.n	80093c0 <_strtol_l.constprop.0+0x20>
 80093d0:	2c2d      	cmp	r4, #45	; 0x2d
 80093d2:	d132      	bne.n	800943a <_strtol_l.constprop.0+0x9a>
 80093d4:	782c      	ldrb	r4, [r5, #0]
 80093d6:	2701      	movs	r7, #1
 80093d8:	1cb5      	adds	r5, r6, #2
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d05b      	beq.n	8009496 <_strtol_l.constprop.0+0xf6>
 80093de:	2b10      	cmp	r3, #16
 80093e0:	d109      	bne.n	80093f6 <_strtol_l.constprop.0+0x56>
 80093e2:	2c30      	cmp	r4, #48	; 0x30
 80093e4:	d107      	bne.n	80093f6 <_strtol_l.constprop.0+0x56>
 80093e6:	782c      	ldrb	r4, [r5, #0]
 80093e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80093ec:	2c58      	cmp	r4, #88	; 0x58
 80093ee:	d14d      	bne.n	800948c <_strtol_l.constprop.0+0xec>
 80093f0:	786c      	ldrb	r4, [r5, #1]
 80093f2:	2310      	movs	r3, #16
 80093f4:	3502      	adds	r5, #2
 80093f6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80093fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80093fe:	f04f 0c00 	mov.w	ip, #0
 8009402:	fbb8 f9f3 	udiv	r9, r8, r3
 8009406:	4666      	mov	r6, ip
 8009408:	fb03 8a19 	mls	sl, r3, r9, r8
 800940c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009410:	f1be 0f09 	cmp.w	lr, #9
 8009414:	d816      	bhi.n	8009444 <_strtol_l.constprop.0+0xa4>
 8009416:	4674      	mov	r4, lr
 8009418:	42a3      	cmp	r3, r4
 800941a:	dd24      	ble.n	8009466 <_strtol_l.constprop.0+0xc6>
 800941c:	f1bc 0f00 	cmp.w	ip, #0
 8009420:	db1e      	blt.n	8009460 <_strtol_l.constprop.0+0xc0>
 8009422:	45b1      	cmp	r9, r6
 8009424:	d31c      	bcc.n	8009460 <_strtol_l.constprop.0+0xc0>
 8009426:	d101      	bne.n	800942c <_strtol_l.constprop.0+0x8c>
 8009428:	45a2      	cmp	sl, r4
 800942a:	db19      	blt.n	8009460 <_strtol_l.constprop.0+0xc0>
 800942c:	fb06 4603 	mla	r6, r6, r3, r4
 8009430:	f04f 0c01 	mov.w	ip, #1
 8009434:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009438:	e7e8      	b.n	800940c <_strtol_l.constprop.0+0x6c>
 800943a:	2c2b      	cmp	r4, #43	; 0x2b
 800943c:	bf04      	itt	eq
 800943e:	782c      	ldrbeq	r4, [r5, #0]
 8009440:	1cb5      	addeq	r5, r6, #2
 8009442:	e7ca      	b.n	80093da <_strtol_l.constprop.0+0x3a>
 8009444:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009448:	f1be 0f19 	cmp.w	lr, #25
 800944c:	d801      	bhi.n	8009452 <_strtol_l.constprop.0+0xb2>
 800944e:	3c37      	subs	r4, #55	; 0x37
 8009450:	e7e2      	b.n	8009418 <_strtol_l.constprop.0+0x78>
 8009452:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009456:	f1be 0f19 	cmp.w	lr, #25
 800945a:	d804      	bhi.n	8009466 <_strtol_l.constprop.0+0xc6>
 800945c:	3c57      	subs	r4, #87	; 0x57
 800945e:	e7db      	b.n	8009418 <_strtol_l.constprop.0+0x78>
 8009460:	f04f 3cff 	mov.w	ip, #4294967295
 8009464:	e7e6      	b.n	8009434 <_strtol_l.constprop.0+0x94>
 8009466:	f1bc 0f00 	cmp.w	ip, #0
 800946a:	da05      	bge.n	8009478 <_strtol_l.constprop.0+0xd8>
 800946c:	2322      	movs	r3, #34	; 0x22
 800946e:	6003      	str	r3, [r0, #0]
 8009470:	4646      	mov	r6, r8
 8009472:	b942      	cbnz	r2, 8009486 <_strtol_l.constprop.0+0xe6>
 8009474:	4630      	mov	r0, r6
 8009476:	e79e      	b.n	80093b6 <_strtol_l.constprop.0+0x16>
 8009478:	b107      	cbz	r7, 800947c <_strtol_l.constprop.0+0xdc>
 800947a:	4276      	negs	r6, r6
 800947c:	2a00      	cmp	r2, #0
 800947e:	d0f9      	beq.n	8009474 <_strtol_l.constprop.0+0xd4>
 8009480:	f1bc 0f00 	cmp.w	ip, #0
 8009484:	d000      	beq.n	8009488 <_strtol_l.constprop.0+0xe8>
 8009486:	1e69      	subs	r1, r5, #1
 8009488:	6011      	str	r1, [r2, #0]
 800948a:	e7f3      	b.n	8009474 <_strtol_l.constprop.0+0xd4>
 800948c:	2430      	movs	r4, #48	; 0x30
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1b1      	bne.n	80093f6 <_strtol_l.constprop.0+0x56>
 8009492:	2308      	movs	r3, #8
 8009494:	e7af      	b.n	80093f6 <_strtol_l.constprop.0+0x56>
 8009496:	2c30      	cmp	r4, #48	; 0x30
 8009498:	d0a5      	beq.n	80093e6 <_strtol_l.constprop.0+0x46>
 800949a:	230a      	movs	r3, #10
 800949c:	e7ab      	b.n	80093f6 <_strtol_l.constprop.0+0x56>
 800949e:	bf00      	nop
 80094a0:	0800a1ad 	.word	0x0800a1ad

080094a4 <_strtol_r>:
 80094a4:	f7ff bf7c 	b.w	80093a0 <_strtol_l.constprop.0>

080094a8 <_strtoul_l.constprop.0>:
 80094a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094ac:	4f36      	ldr	r7, [pc, #216]	; (8009588 <_strtoul_l.constprop.0+0xe0>)
 80094ae:	4686      	mov	lr, r0
 80094b0:	460d      	mov	r5, r1
 80094b2:	4628      	mov	r0, r5
 80094b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094b8:	5de6      	ldrb	r6, [r4, r7]
 80094ba:	f016 0608 	ands.w	r6, r6, #8
 80094be:	d1f8      	bne.n	80094b2 <_strtoul_l.constprop.0+0xa>
 80094c0:	2c2d      	cmp	r4, #45	; 0x2d
 80094c2:	d12f      	bne.n	8009524 <_strtoul_l.constprop.0+0x7c>
 80094c4:	782c      	ldrb	r4, [r5, #0]
 80094c6:	2601      	movs	r6, #1
 80094c8:	1c85      	adds	r5, r0, #2
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d057      	beq.n	800957e <_strtoul_l.constprop.0+0xd6>
 80094ce:	2b10      	cmp	r3, #16
 80094d0:	d109      	bne.n	80094e6 <_strtoul_l.constprop.0+0x3e>
 80094d2:	2c30      	cmp	r4, #48	; 0x30
 80094d4:	d107      	bne.n	80094e6 <_strtoul_l.constprop.0+0x3e>
 80094d6:	7828      	ldrb	r0, [r5, #0]
 80094d8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80094dc:	2858      	cmp	r0, #88	; 0x58
 80094de:	d149      	bne.n	8009574 <_strtoul_l.constprop.0+0xcc>
 80094e0:	786c      	ldrb	r4, [r5, #1]
 80094e2:	2310      	movs	r3, #16
 80094e4:	3502      	adds	r5, #2
 80094e6:	f04f 38ff 	mov.w	r8, #4294967295
 80094ea:	2700      	movs	r7, #0
 80094ec:	fbb8 f8f3 	udiv	r8, r8, r3
 80094f0:	fb03 f908 	mul.w	r9, r3, r8
 80094f4:	ea6f 0909 	mvn.w	r9, r9
 80094f8:	4638      	mov	r0, r7
 80094fa:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80094fe:	f1bc 0f09 	cmp.w	ip, #9
 8009502:	d814      	bhi.n	800952e <_strtoul_l.constprop.0+0x86>
 8009504:	4664      	mov	r4, ip
 8009506:	42a3      	cmp	r3, r4
 8009508:	dd22      	ble.n	8009550 <_strtoul_l.constprop.0+0xa8>
 800950a:	2f00      	cmp	r7, #0
 800950c:	db1d      	blt.n	800954a <_strtoul_l.constprop.0+0xa2>
 800950e:	4580      	cmp	r8, r0
 8009510:	d31b      	bcc.n	800954a <_strtoul_l.constprop.0+0xa2>
 8009512:	d101      	bne.n	8009518 <_strtoul_l.constprop.0+0x70>
 8009514:	45a1      	cmp	r9, r4
 8009516:	db18      	blt.n	800954a <_strtoul_l.constprop.0+0xa2>
 8009518:	fb00 4003 	mla	r0, r0, r3, r4
 800951c:	2701      	movs	r7, #1
 800951e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009522:	e7ea      	b.n	80094fa <_strtoul_l.constprop.0+0x52>
 8009524:	2c2b      	cmp	r4, #43	; 0x2b
 8009526:	bf04      	itt	eq
 8009528:	782c      	ldrbeq	r4, [r5, #0]
 800952a:	1c85      	addeq	r5, r0, #2
 800952c:	e7cd      	b.n	80094ca <_strtoul_l.constprop.0+0x22>
 800952e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009532:	f1bc 0f19 	cmp.w	ip, #25
 8009536:	d801      	bhi.n	800953c <_strtoul_l.constprop.0+0x94>
 8009538:	3c37      	subs	r4, #55	; 0x37
 800953a:	e7e4      	b.n	8009506 <_strtoul_l.constprop.0+0x5e>
 800953c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009540:	f1bc 0f19 	cmp.w	ip, #25
 8009544:	d804      	bhi.n	8009550 <_strtoul_l.constprop.0+0xa8>
 8009546:	3c57      	subs	r4, #87	; 0x57
 8009548:	e7dd      	b.n	8009506 <_strtoul_l.constprop.0+0x5e>
 800954a:	f04f 37ff 	mov.w	r7, #4294967295
 800954e:	e7e6      	b.n	800951e <_strtoul_l.constprop.0+0x76>
 8009550:	2f00      	cmp	r7, #0
 8009552:	da07      	bge.n	8009564 <_strtoul_l.constprop.0+0xbc>
 8009554:	2322      	movs	r3, #34	; 0x22
 8009556:	f8ce 3000 	str.w	r3, [lr]
 800955a:	f04f 30ff 	mov.w	r0, #4294967295
 800955e:	b932      	cbnz	r2, 800956e <_strtoul_l.constprop.0+0xc6>
 8009560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009564:	b106      	cbz	r6, 8009568 <_strtoul_l.constprop.0+0xc0>
 8009566:	4240      	negs	r0, r0
 8009568:	2a00      	cmp	r2, #0
 800956a:	d0f9      	beq.n	8009560 <_strtoul_l.constprop.0+0xb8>
 800956c:	b107      	cbz	r7, 8009570 <_strtoul_l.constprop.0+0xc8>
 800956e:	1e69      	subs	r1, r5, #1
 8009570:	6011      	str	r1, [r2, #0]
 8009572:	e7f5      	b.n	8009560 <_strtoul_l.constprop.0+0xb8>
 8009574:	2430      	movs	r4, #48	; 0x30
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1b5      	bne.n	80094e6 <_strtoul_l.constprop.0+0x3e>
 800957a:	2308      	movs	r3, #8
 800957c:	e7b3      	b.n	80094e6 <_strtoul_l.constprop.0+0x3e>
 800957e:	2c30      	cmp	r4, #48	; 0x30
 8009580:	d0a9      	beq.n	80094d6 <_strtoul_l.constprop.0+0x2e>
 8009582:	230a      	movs	r3, #10
 8009584:	e7af      	b.n	80094e6 <_strtoul_l.constprop.0+0x3e>
 8009586:	bf00      	nop
 8009588:	0800a1ad 	.word	0x0800a1ad

0800958c <_strtoul_r>:
 800958c:	f7ff bf8c 	b.w	80094a8 <_strtoul_l.constprop.0>

08009590 <__submore>:
 8009590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009594:	460c      	mov	r4, r1
 8009596:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800959c:	4299      	cmp	r1, r3
 800959e:	d11d      	bne.n	80095dc <__submore+0x4c>
 80095a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80095a4:	f000 f8b6 	bl	8009714 <_malloc_r>
 80095a8:	b918      	cbnz	r0, 80095b2 <__submore+0x22>
 80095aa:	f04f 30ff 	mov.w	r0, #4294967295
 80095ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095b6:	63a3      	str	r3, [r4, #56]	; 0x38
 80095b8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80095bc:	6360      	str	r0, [r4, #52]	; 0x34
 80095be:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80095c2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80095c6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80095ca:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80095ce:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80095d2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80095d6:	6020      	str	r0, [r4, #0]
 80095d8:	2000      	movs	r0, #0
 80095da:	e7e8      	b.n	80095ae <__submore+0x1e>
 80095dc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80095de:	0077      	lsls	r7, r6, #1
 80095e0:	463a      	mov	r2, r7
 80095e2:	f000 f90b 	bl	80097fc <_realloc_r>
 80095e6:	4605      	mov	r5, r0
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d0de      	beq.n	80095aa <__submore+0x1a>
 80095ec:	eb00 0806 	add.w	r8, r0, r6
 80095f0:	4601      	mov	r1, r0
 80095f2:	4632      	mov	r2, r6
 80095f4:	4640      	mov	r0, r8
 80095f6:	f7ff f823 	bl	8008640 <memcpy>
 80095fa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80095fe:	f8c4 8000 	str.w	r8, [r4]
 8009602:	e7e9      	b.n	80095d8 <__submore+0x48>

08009604 <__retarget_lock_acquire_recursive>:
 8009604:	4770      	bx	lr

08009606 <__retarget_lock_release_recursive>:
 8009606:	4770      	bx	lr

08009608 <memmove>:
 8009608:	4288      	cmp	r0, r1
 800960a:	b510      	push	{r4, lr}
 800960c:	eb01 0402 	add.w	r4, r1, r2
 8009610:	d902      	bls.n	8009618 <memmove+0x10>
 8009612:	4284      	cmp	r4, r0
 8009614:	4623      	mov	r3, r4
 8009616:	d807      	bhi.n	8009628 <memmove+0x20>
 8009618:	1e43      	subs	r3, r0, #1
 800961a:	42a1      	cmp	r1, r4
 800961c:	d008      	beq.n	8009630 <memmove+0x28>
 800961e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009622:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009626:	e7f8      	b.n	800961a <memmove+0x12>
 8009628:	4402      	add	r2, r0
 800962a:	4601      	mov	r1, r0
 800962c:	428a      	cmp	r2, r1
 800962e:	d100      	bne.n	8009632 <memmove+0x2a>
 8009630:	bd10      	pop	{r4, pc}
 8009632:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009636:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800963a:	e7f7      	b.n	800962c <memmove+0x24>

0800963c <_free_r>:
 800963c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800963e:	2900      	cmp	r1, #0
 8009640:	d044      	beq.n	80096cc <_free_r+0x90>
 8009642:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009646:	9001      	str	r0, [sp, #4]
 8009648:	2b00      	cmp	r3, #0
 800964a:	f1a1 0404 	sub.w	r4, r1, #4
 800964e:	bfb8      	it	lt
 8009650:	18e4      	addlt	r4, r4, r3
 8009652:	f000 f913 	bl	800987c <__malloc_lock>
 8009656:	4a1e      	ldr	r2, [pc, #120]	; (80096d0 <_free_r+0x94>)
 8009658:	9801      	ldr	r0, [sp, #4]
 800965a:	6813      	ldr	r3, [r2, #0]
 800965c:	b933      	cbnz	r3, 800966c <_free_r+0x30>
 800965e:	6063      	str	r3, [r4, #4]
 8009660:	6014      	str	r4, [r2, #0]
 8009662:	b003      	add	sp, #12
 8009664:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009668:	f000 b90e 	b.w	8009888 <__malloc_unlock>
 800966c:	42a3      	cmp	r3, r4
 800966e:	d908      	bls.n	8009682 <_free_r+0x46>
 8009670:	6825      	ldr	r5, [r4, #0]
 8009672:	1961      	adds	r1, r4, r5
 8009674:	428b      	cmp	r3, r1
 8009676:	bf01      	itttt	eq
 8009678:	6819      	ldreq	r1, [r3, #0]
 800967a:	685b      	ldreq	r3, [r3, #4]
 800967c:	1949      	addeq	r1, r1, r5
 800967e:	6021      	streq	r1, [r4, #0]
 8009680:	e7ed      	b.n	800965e <_free_r+0x22>
 8009682:	461a      	mov	r2, r3
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	b10b      	cbz	r3, 800968c <_free_r+0x50>
 8009688:	42a3      	cmp	r3, r4
 800968a:	d9fa      	bls.n	8009682 <_free_r+0x46>
 800968c:	6811      	ldr	r1, [r2, #0]
 800968e:	1855      	adds	r5, r2, r1
 8009690:	42a5      	cmp	r5, r4
 8009692:	d10b      	bne.n	80096ac <_free_r+0x70>
 8009694:	6824      	ldr	r4, [r4, #0]
 8009696:	4421      	add	r1, r4
 8009698:	1854      	adds	r4, r2, r1
 800969a:	42a3      	cmp	r3, r4
 800969c:	6011      	str	r1, [r2, #0]
 800969e:	d1e0      	bne.n	8009662 <_free_r+0x26>
 80096a0:	681c      	ldr	r4, [r3, #0]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	6053      	str	r3, [r2, #4]
 80096a6:	4421      	add	r1, r4
 80096a8:	6011      	str	r1, [r2, #0]
 80096aa:	e7da      	b.n	8009662 <_free_r+0x26>
 80096ac:	d902      	bls.n	80096b4 <_free_r+0x78>
 80096ae:	230c      	movs	r3, #12
 80096b0:	6003      	str	r3, [r0, #0]
 80096b2:	e7d6      	b.n	8009662 <_free_r+0x26>
 80096b4:	6825      	ldr	r5, [r4, #0]
 80096b6:	1961      	adds	r1, r4, r5
 80096b8:	428b      	cmp	r3, r1
 80096ba:	bf04      	itt	eq
 80096bc:	6819      	ldreq	r1, [r3, #0]
 80096be:	685b      	ldreq	r3, [r3, #4]
 80096c0:	6063      	str	r3, [r4, #4]
 80096c2:	bf04      	itt	eq
 80096c4:	1949      	addeq	r1, r1, r5
 80096c6:	6021      	streq	r1, [r4, #0]
 80096c8:	6054      	str	r4, [r2, #4]
 80096ca:	e7ca      	b.n	8009662 <_free_r+0x26>
 80096cc:	b003      	add	sp, #12
 80096ce:	bd30      	pop	{r4, r5, pc}
 80096d0:	200065a0 	.word	0x200065a0

080096d4 <sbrk_aligned>:
 80096d4:	b570      	push	{r4, r5, r6, lr}
 80096d6:	4e0e      	ldr	r6, [pc, #56]	; (8009710 <sbrk_aligned+0x3c>)
 80096d8:	460c      	mov	r4, r1
 80096da:	6831      	ldr	r1, [r6, #0]
 80096dc:	4605      	mov	r5, r0
 80096de:	b911      	cbnz	r1, 80096e6 <sbrk_aligned+0x12>
 80096e0:	f000 f8bc 	bl	800985c <_sbrk_r>
 80096e4:	6030      	str	r0, [r6, #0]
 80096e6:	4621      	mov	r1, r4
 80096e8:	4628      	mov	r0, r5
 80096ea:	f000 f8b7 	bl	800985c <_sbrk_r>
 80096ee:	1c43      	adds	r3, r0, #1
 80096f0:	d00a      	beq.n	8009708 <sbrk_aligned+0x34>
 80096f2:	1cc4      	adds	r4, r0, #3
 80096f4:	f024 0403 	bic.w	r4, r4, #3
 80096f8:	42a0      	cmp	r0, r4
 80096fa:	d007      	beq.n	800970c <sbrk_aligned+0x38>
 80096fc:	1a21      	subs	r1, r4, r0
 80096fe:	4628      	mov	r0, r5
 8009700:	f000 f8ac 	bl	800985c <_sbrk_r>
 8009704:	3001      	adds	r0, #1
 8009706:	d101      	bne.n	800970c <sbrk_aligned+0x38>
 8009708:	f04f 34ff 	mov.w	r4, #4294967295
 800970c:	4620      	mov	r0, r4
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	200065a4 	.word	0x200065a4

08009714 <_malloc_r>:
 8009714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009718:	1ccd      	adds	r5, r1, #3
 800971a:	f025 0503 	bic.w	r5, r5, #3
 800971e:	3508      	adds	r5, #8
 8009720:	2d0c      	cmp	r5, #12
 8009722:	bf38      	it	cc
 8009724:	250c      	movcc	r5, #12
 8009726:	2d00      	cmp	r5, #0
 8009728:	4607      	mov	r7, r0
 800972a:	db01      	blt.n	8009730 <_malloc_r+0x1c>
 800972c:	42a9      	cmp	r1, r5
 800972e:	d905      	bls.n	800973c <_malloc_r+0x28>
 8009730:	230c      	movs	r3, #12
 8009732:	603b      	str	r3, [r7, #0]
 8009734:	2600      	movs	r6, #0
 8009736:	4630      	mov	r0, r6
 8009738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800973c:	4e2e      	ldr	r6, [pc, #184]	; (80097f8 <_malloc_r+0xe4>)
 800973e:	f000 f89d 	bl	800987c <__malloc_lock>
 8009742:	6833      	ldr	r3, [r6, #0]
 8009744:	461c      	mov	r4, r3
 8009746:	bb34      	cbnz	r4, 8009796 <_malloc_r+0x82>
 8009748:	4629      	mov	r1, r5
 800974a:	4638      	mov	r0, r7
 800974c:	f7ff ffc2 	bl	80096d4 <sbrk_aligned>
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	4604      	mov	r4, r0
 8009754:	d14d      	bne.n	80097f2 <_malloc_r+0xde>
 8009756:	6834      	ldr	r4, [r6, #0]
 8009758:	4626      	mov	r6, r4
 800975a:	2e00      	cmp	r6, #0
 800975c:	d140      	bne.n	80097e0 <_malloc_r+0xcc>
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	4631      	mov	r1, r6
 8009762:	4638      	mov	r0, r7
 8009764:	eb04 0803 	add.w	r8, r4, r3
 8009768:	f000 f878 	bl	800985c <_sbrk_r>
 800976c:	4580      	cmp	r8, r0
 800976e:	d13a      	bne.n	80097e6 <_malloc_r+0xd2>
 8009770:	6821      	ldr	r1, [r4, #0]
 8009772:	3503      	adds	r5, #3
 8009774:	1a6d      	subs	r5, r5, r1
 8009776:	f025 0503 	bic.w	r5, r5, #3
 800977a:	3508      	adds	r5, #8
 800977c:	2d0c      	cmp	r5, #12
 800977e:	bf38      	it	cc
 8009780:	250c      	movcc	r5, #12
 8009782:	4629      	mov	r1, r5
 8009784:	4638      	mov	r0, r7
 8009786:	f7ff ffa5 	bl	80096d4 <sbrk_aligned>
 800978a:	3001      	adds	r0, #1
 800978c:	d02b      	beq.n	80097e6 <_malloc_r+0xd2>
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	442b      	add	r3, r5
 8009792:	6023      	str	r3, [r4, #0]
 8009794:	e00e      	b.n	80097b4 <_malloc_r+0xa0>
 8009796:	6822      	ldr	r2, [r4, #0]
 8009798:	1b52      	subs	r2, r2, r5
 800979a:	d41e      	bmi.n	80097da <_malloc_r+0xc6>
 800979c:	2a0b      	cmp	r2, #11
 800979e:	d916      	bls.n	80097ce <_malloc_r+0xba>
 80097a0:	1961      	adds	r1, r4, r5
 80097a2:	42a3      	cmp	r3, r4
 80097a4:	6025      	str	r5, [r4, #0]
 80097a6:	bf18      	it	ne
 80097a8:	6059      	strne	r1, [r3, #4]
 80097aa:	6863      	ldr	r3, [r4, #4]
 80097ac:	bf08      	it	eq
 80097ae:	6031      	streq	r1, [r6, #0]
 80097b0:	5162      	str	r2, [r4, r5]
 80097b2:	604b      	str	r3, [r1, #4]
 80097b4:	4638      	mov	r0, r7
 80097b6:	f104 060b 	add.w	r6, r4, #11
 80097ba:	f000 f865 	bl	8009888 <__malloc_unlock>
 80097be:	f026 0607 	bic.w	r6, r6, #7
 80097c2:	1d23      	adds	r3, r4, #4
 80097c4:	1af2      	subs	r2, r6, r3
 80097c6:	d0b6      	beq.n	8009736 <_malloc_r+0x22>
 80097c8:	1b9b      	subs	r3, r3, r6
 80097ca:	50a3      	str	r3, [r4, r2]
 80097cc:	e7b3      	b.n	8009736 <_malloc_r+0x22>
 80097ce:	6862      	ldr	r2, [r4, #4]
 80097d0:	42a3      	cmp	r3, r4
 80097d2:	bf0c      	ite	eq
 80097d4:	6032      	streq	r2, [r6, #0]
 80097d6:	605a      	strne	r2, [r3, #4]
 80097d8:	e7ec      	b.n	80097b4 <_malloc_r+0xa0>
 80097da:	4623      	mov	r3, r4
 80097dc:	6864      	ldr	r4, [r4, #4]
 80097de:	e7b2      	b.n	8009746 <_malloc_r+0x32>
 80097e0:	4634      	mov	r4, r6
 80097e2:	6876      	ldr	r6, [r6, #4]
 80097e4:	e7b9      	b.n	800975a <_malloc_r+0x46>
 80097e6:	230c      	movs	r3, #12
 80097e8:	603b      	str	r3, [r7, #0]
 80097ea:	4638      	mov	r0, r7
 80097ec:	f000 f84c 	bl	8009888 <__malloc_unlock>
 80097f0:	e7a1      	b.n	8009736 <_malloc_r+0x22>
 80097f2:	6025      	str	r5, [r4, #0]
 80097f4:	e7de      	b.n	80097b4 <_malloc_r+0xa0>
 80097f6:	bf00      	nop
 80097f8:	200065a0 	.word	0x200065a0

080097fc <_realloc_r>:
 80097fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009800:	4680      	mov	r8, r0
 8009802:	4614      	mov	r4, r2
 8009804:	460e      	mov	r6, r1
 8009806:	b921      	cbnz	r1, 8009812 <_realloc_r+0x16>
 8009808:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800980c:	4611      	mov	r1, r2
 800980e:	f7ff bf81 	b.w	8009714 <_malloc_r>
 8009812:	b92a      	cbnz	r2, 8009820 <_realloc_r+0x24>
 8009814:	f7ff ff12 	bl	800963c <_free_r>
 8009818:	4625      	mov	r5, r4
 800981a:	4628      	mov	r0, r5
 800981c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009820:	f000 f838 	bl	8009894 <_malloc_usable_size_r>
 8009824:	4284      	cmp	r4, r0
 8009826:	4607      	mov	r7, r0
 8009828:	d802      	bhi.n	8009830 <_realloc_r+0x34>
 800982a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800982e:	d812      	bhi.n	8009856 <_realloc_r+0x5a>
 8009830:	4621      	mov	r1, r4
 8009832:	4640      	mov	r0, r8
 8009834:	f7ff ff6e 	bl	8009714 <_malloc_r>
 8009838:	4605      	mov	r5, r0
 800983a:	2800      	cmp	r0, #0
 800983c:	d0ed      	beq.n	800981a <_realloc_r+0x1e>
 800983e:	42bc      	cmp	r4, r7
 8009840:	4622      	mov	r2, r4
 8009842:	4631      	mov	r1, r6
 8009844:	bf28      	it	cs
 8009846:	463a      	movcs	r2, r7
 8009848:	f7fe fefa 	bl	8008640 <memcpy>
 800984c:	4631      	mov	r1, r6
 800984e:	4640      	mov	r0, r8
 8009850:	f7ff fef4 	bl	800963c <_free_r>
 8009854:	e7e1      	b.n	800981a <_realloc_r+0x1e>
 8009856:	4635      	mov	r5, r6
 8009858:	e7df      	b.n	800981a <_realloc_r+0x1e>
	...

0800985c <_sbrk_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d06      	ldr	r5, [pc, #24]	; (8009878 <_sbrk_r+0x1c>)
 8009860:	2300      	movs	r3, #0
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	f7f8 fe10 	bl	800248c <_sbrk>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d102      	bne.n	8009876 <_sbrk_r+0x1a>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	b103      	cbz	r3, 8009876 <_sbrk_r+0x1a>
 8009874:	6023      	str	r3, [r4, #0]
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	20006598 	.word	0x20006598

0800987c <__malloc_lock>:
 800987c:	4801      	ldr	r0, [pc, #4]	; (8009884 <__malloc_lock+0x8>)
 800987e:	f7ff bec1 	b.w	8009604 <__retarget_lock_acquire_recursive>
 8009882:	bf00      	nop
 8009884:	2000659c 	.word	0x2000659c

08009888 <__malloc_unlock>:
 8009888:	4801      	ldr	r0, [pc, #4]	; (8009890 <__malloc_unlock+0x8>)
 800988a:	f7ff bebc 	b.w	8009606 <__retarget_lock_release_recursive>
 800988e:	bf00      	nop
 8009890:	2000659c 	.word	0x2000659c

08009894 <_malloc_usable_size_r>:
 8009894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009898:	1f18      	subs	r0, r3, #4
 800989a:	2b00      	cmp	r3, #0
 800989c:	bfbc      	itt	lt
 800989e:	580b      	ldrlt	r3, [r1, r0]
 80098a0:	18c0      	addlt	r0, r0, r3
 80098a2:	4770      	bx	lr

080098a4 <_init>:
 80098a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a6:	bf00      	nop
 80098a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098aa:	bc08      	pop	{r3}
 80098ac:	469e      	mov	lr, r3
 80098ae:	4770      	bx	lr

080098b0 <_fini>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	bf00      	nop
 80098b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098b6:	bc08      	pop	{r3}
 80098b8:	469e      	mov	lr, r3
 80098ba:	4770      	bx	lr
