Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 10 22:10:42 2023
| Host         : Sophia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mcs_top_sampler_timing_summary_routed.rpt -pb mcs_top_sampler_timing_summary_routed.pb -rpx mcs_top_sampler_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top_sampler
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.260        0.000                      0                 6197        0.049        0.000                      0                 6197        3.750        0.000                       0                  1916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.260        0.000                      0                 6197        0.049        0.000                      0                 6197        3.750        0.000                       0                  1916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.980ns (20.638%)  route 3.769ns (79.362%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.934     9.098    mmio_unit/ddfs_slot12/modu
    SLICE_X47Y123        LUT4 (Prop_lut4_I1_O)        0.152     9.250 r  mmio_unit/ddfs_slot12/modu_i_4/O
                         net (fo=1, routed)           0.707     9.957    mmio_unit/ddfs_slot12/ddfs_unit/A[12]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.924    11.217    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.952ns (20.485%)  route 3.695ns (79.515%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.643     8.808    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.932 r  mmio_unit/ddfs_slot12/modu_i_10/O
                         net (fo=1, routed)           0.924     9.856    mmio_unit/ddfs_slot12/ddfs_unit/A[6]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.782ns (23.593%)  route 5.771ns (76.407%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.608     5.210    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X55Y108        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.419     5.629 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           1.369     6.999    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.298 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     7.298    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.005 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=23, routed)          1.585     9.590    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/jump
    SLICE_X63Y108        LUT3 (Prop_lut3_I2_O)        0.357     9.947 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.817    12.764    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y25         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.535    14.957    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.188    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774    14.336    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.828ns (17.954%)  route 3.784ns (82.046%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.604     5.206    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X47Y121        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.456     5.662 r  mmio_unit/adsr_slot13/atk_step_reg_reg[22]/Q
                         net (fo=4, routed)           1.144     6.806    mmio_unit/adsr_slot13/atk_step_reg[22]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  mmio_unit/adsr_slot13/modu_i_25/O
                         net (fo=1, routed)           0.946     7.876    mmio_unit/adsr_slot13/modu_i_25_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.000 r  mmio_unit/adsr_slot13/modu_i_18/O
                         net (fo=1, routed)           0.781     8.782    mmio_unit/ddfs_slot12/modu_2
    SLICE_X44Y123        LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  mmio_unit/ddfs_slot12/modu_i_2/O
                         net (fo=1, routed)           0.912     9.818    mmio_unit/ddfs_slot12/ddfs_unit/A[14]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.952ns (21.034%)  route 3.574ns (78.966%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.522     8.686    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y120        LUT4 (Prop_lut4_I1_O)        0.124     8.810 r  mmio_unit/ddfs_slot12/modu_i_14/O
                         net (fo=1, routed)           0.924     9.734    mmio_unit/ddfs_slot12/ddfs_unit/A[2]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.952ns (21.223%)  route 3.534ns (78.776%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.519     8.683    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y120        LUT4 (Prop_lut4_I1_O)        0.124     8.807 r  mmio_unit/ddfs_slot12/modu_i_15/O
                         net (fo=1, routed)           0.886     9.694    mmio_unit/ddfs_slot12/ddfs_unit/A[1]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.952ns (21.310%)  route 3.515ns (78.690%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.539     8.703    mmio_unit/ddfs_slot12/modu
    SLICE_X47Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.827 r  mmio_unit/ddfs_slot12/modu_i_9/O
                         net (fo=1, routed)           0.849     9.676    mmio_unit/ddfs_slot12/ddfs_unit/A[7]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.952ns (21.316%)  route 3.514ns (78.684%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.510     8.674    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.798 r  mmio_unit/ddfs_slot12/modu_i_13/O
                         net (fo=1, routed)           0.876     9.674    mmio_unit/ddfs_slot12/ddfs_unit/A[3]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.952ns (21.331%)  route 3.511ns (78.669%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.504     8.669    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.793 r  mmio_unit/ddfs_slot12/modu_i_16/O
                         net (fo=1, routed)           0.879     9.671    mmio_unit/ddfs_slot12/ddfs_unit/A[0]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.952ns (21.376%)  route 3.502ns (78.624%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.606     5.208    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          0.856     6.521    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X44Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  mmio_unit/adsr_slot13/modu_i_37/O
                         net (fo=1, routed)           0.280     6.924    mmio_unit/adsr_slot13/modu_i_37_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  mmio_unit/adsr_slot13/modu_i_33/O
                         net (fo=1, routed)           0.992     8.040    mmio_unit/adsr_slot13/modu_i_33_n_0
    SLICE_X44Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.164 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.378     8.542    mmio_unit/ddfs_slot12/modu
    SLICE_X43Y122        LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  mmio_unit/ddfs_slot12/modu_i_12/O
                         net (fo=1, routed)           0.996     9.662    mmio_unit/ddfs_slot12/ddfs_unit/A[4]
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        1.566    14.988    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X1Y48          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.188    15.177    
                         clock uncertainty           -0.035    15.141    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.419    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.549     1.468    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_IBUF_BUFG
    SLICE_X57Y128        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/Q
                         net (fo=4, routed)           0.068     1.678    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/DIA
    SLICE_X56Y128        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.817     1.982    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X56Y128        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X56Y128        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.628    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.554     1.473    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X35Y122        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=74, routed)          0.242     1.856    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.822     1.987    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y122        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.796    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.554     1.473    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X35Y122        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=74, routed)          0.242     1.856    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.822     1.987    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y122        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.796    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.554     1.473    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X35Y122        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=74, routed)          0.242     1.856    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.822     1.987    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y122        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.796    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.554     1.473    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X35Y122        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=74, routed)          0.242     1.856    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.822     1.987    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y122        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y122        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.796    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.525%)  route 0.213ns (50.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.552     1.471    mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/clk_IBUF_BUFG
    SLICE_X50Y131        FDPE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=21, routed)          0.213     1.848    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/Q[0]
    SLICE_X52Y131        LUT5 (Prop_lut5_I3_O)        0.045     1.893 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X52Y131        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.818     1.984    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_IBUF_BUFG
    SLICE_X52Y131        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X52Y131        FDCE (Hold_fdce_C_D)         0.091     1.824    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.408%)  route 0.214ns (50.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.552     1.471    mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/clk_IBUF_BUFG
    SLICE_X50Y131        FDPE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=21, routed)          0.214     1.849    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/Q[0]
    SLICE_X52Y131        LUT5 (Prop_lut5_I3_O)        0.045     1.894 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X52Y131        FDPE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.818     1.984    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_IBUF_BUFG
    SLICE_X52Y131        FDPE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X52Y131        FDPE (Hold_fdpe_C_D)         0.092     1.825    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.550     1.469    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X59Y121        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=4, routed)           0.092     1.703    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X58Y121        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.819     1.984    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X58Y121        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.501     1.482    
    SLICE_X58Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.629    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/led_slot8/d0_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.485%)  route 0.280ns (66.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.555     1.474    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X51Y115        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/Q
                         net (fo=11, routed)          0.280     1.896    mmio_unit/led_slot8/IO_write_data[16]
    SLICE_X60Y116        FDCE                                         r  mmio_unit/led_slot8/d0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.824     1.989    mmio_unit/led_slot8/clk_IBUF_BUFG
    SLICE_X60Y116        FDCE                                         r  mmio_unit/led_slot8/d0_reg_reg[16]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X60Y116        FDCE (Hold_fdce_C_D)         0.076     1.814    mmio_unit/led_slot8/d0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.357%)  route 0.145ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.552     1.471    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_IBUF_BUFG
    SLICE_X57Y131        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[5]/Q
                         net (fo=67, routed)          0.145     1.757    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/A5
    SLICE_X54Y131        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1915, routed)        0.818     1.984    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/WCLK
    SLICE_X54Y131        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X54Y131        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.674    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y125  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y125  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y125  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y125  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y124  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y124  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y124  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y124  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y121  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y121  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y123  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y123  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y123  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y123  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y122  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y112  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y112  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



