<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_c_shift_ram_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fadd_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconcat_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_reduced_logic_1_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_util_reduced_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_reduced_logic_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_util_reduced_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_shift_ram_2_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_c_shift_ram_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_shift_ram_1_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_c_shift_ram_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
		<Parent Id="design_1_fadd_0_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_2_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_1_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
		<Parent Id="design_1_fadd_0_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_2_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_1_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
</Runs>

