Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 18 12:50 2019
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 205f0003203f0000 : 2332583145427107840
@@@ mem[    8] = 40803404209f0000 : 4647772007778156544
@@@ mem[   16] = 4022040a4081fda5 : 4621260609713995173
@@@ mem[   24] = 40220414f4bffffc : 4621260655687630844
@@@ mem[   32] = 0000000000000555 : 1365
@@@
@@@
@@                 36220 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  359 cycles / 68 instrs = 5.279412 CPI
@@
@@  10740.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 274.
$finish at simulation time                37220
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3722000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.1Mb
Thu Apr 18 12:50:40 2019
