/***************************************************************************
 *
 * Copyright 2015-2022 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#ifndef __BT_DRV_1603_INTERNAL_H__
#define __BT_DRV_1603_INTERNAL_H__

#define BT_PATCH_WR(addr, value)         (*(volatile uint32_t *)(addr)) = (value)

//EM size extend
#define EM_SHIFT_EXT  1

/***************************************************************************
 *RF conig macro
 ****************************************************************************/
//These three macro should only enable one to choose corr mode.
//#define BT_RF_OLD_CORR_MODE
//#define BT_RF_NEW_CORR_MODE
#define BT_RF_FSYNC_CORR_MODE

//#define BT_RF_OLD_CORR_MODE
/***************************************************************************
 *BT clock gate disable
 ****************************************************************************/
#define __CLK_GATE_DISABLE__

#define  HCI_RD_LOCAL_VER_INFO_CMD_OPCODE                   0x1001

//set bt and ble addr
#define HCI_DBG_SET_BD_ADDR_CMD_OPCODE                0xFC32

//set clk drift and jitter
#define HCI_DBG_SET_LPCLK_DRIFT_JITTER_CMD_OPCODE     0xFC44

//set sleep enable and external wakeup enable
#define HCI_DBG_SET_SLEEP_EXWAKEUP_EN_CMD_OPCODE      0xFC47

//set edr threshold
#define HCI_DBG_SET_EDR_THRESHOLD_CMD_OPCODE          0xFC4C

//set edr alorithm
#define HCI_DBG_SET_EDR_ALGORITHM_CMD_OPCODE          0xFC4E

//set ble rl size
#define HCI_DBG_SET_RL_SIZE_CMD_OPCODE                0xFC5D

//set exernal wake up time oscillater wakeup time and radio wakeup time
#define HCI_DBG_SET_WAKEUP_TIME_CMD_OPCODE            0xFC71

//set pcm setting
#define HCI_DBG_SET_PCM_SETTING_CMD_OPCODE            0xFC74

//set tx pwr ctrl rssi thd
#define HCI_DBG_SET_RSSI_THRHLD_CMD_OPCODE            0xFC76

//set sleep setting
#define HCI_DBG_SET_SLEEP_SETTING_CMD_OPCODE          0xFC77

//set local feature
#define HCI_DBG_SET_LOCAL_FEATURE_CMD_OPCODE          0xFC81

//set local extend feature
#define HCI_DBG_SET_LOCAL_EX_FEATURE_CMD_OPCODE       0xFC82

//set bt rf timing
#define HCI_DBG_SET_BT_RF_TIMING_CMD_OPCODE           0xFC83

//set ble rf timing
#define HCI_DBG_SET_BLE_RF_TIMING_CMD_OPCODE          0xFC84

//bt setting interface
#define HCI_DBG_SET_BT_SETTING_CMD_OPCODE             0xFC86

//set customer param
#define HCI_DBG_SET_CUSTOM_PARAM_CMD_OPCODE           0xFC88

//switch sco path
#define HCI_DBG_SET_SCO_SWITCH_CMD_OPCODE             0xFC89

//set sco path
#define HCI_DBG_SET_SYNC_CONFIG_CMD_OPCODE            0xFC8F

//lmp message record
#define HCI_DBG_LMP_MESSAGE_RECORD_CMD_OPCODE         0xFC9C

//normal sync pos set
#define HCI_DBG_SET_NORMAL_SYNC_POS_CMD_OPCODE        0xFCA5

//bt setting interface
#define HCI_DBG_SET_BT_SETTING_EXT1_CMD_OPCODE        0xFCAE

//set tx pwr ctrl rssi thd
#define HCI_DBG_SET_RSSI_TX_POWER_DFT_THR_CMD_OPCODE  0xFCB3

//set tx pwr mode
#define HCI_DBG_SET_TXPWR_MODE_CMD_OPCODE             0xFCC0

#define HCI_DBG_SET_SW_RSSI_CMD_OPCODE                0xfcc2


//bt setting interface
#define HCI_DBG_SET_BT_SCHE_SETTING_CMD_OPCODE        0xFCC3

//bt setting interface
#define HCI_DBG_SET_BT_IBRT_SETTING_CMD_OPCODE        0xFCC4

//bt setting interface
#define HCI_DBG_SET_BT_HW_FEAT_SETTING_CMD_OPCODE     0xFCC5

//bt setting interface
#define HCI_DBG_BT_COMMON_SETTING_T1_CMD_OPCODE       0xFCCA

//set afh assess mode
#define HCI_DBG_PERIODIC_MONITOR_CMD_OPCODE           0xFCCB
//BT/BLE RX gain and TX gain setting
#define HCI_DBG_SET_BT_BLE_TXRX_GAIN_CMD_OPCODE       0xFCCD

#define HCI_DBG_AFH_ASSESS_CMD_OPCODE                 0xFCD4

#define HCI_DBG_RF_IMPEDANCE_CMD_OPCODE               0xFCD5

#ifdef __BESTRX_SUPPORT__
#define HCI_DBG_SET_BESTRX_EN_CMD_OPCODE                0xFCF0

#define HCI_DBG_SET_BESTRX_RF_SETTING_CMD_OPCODE        0xFCF1

#define HCI_DBG_SET_BESTRX_EVT_SETTING_CMD_OPCODE       0xFCF2

#define HCI_DBG_SET_BESTRX_HOP_INC_CMD_OPCODE           0xFCF3
#endif

#ifndef BT_CONTROLLER_CRASH_DUMP_ADDR_BASE
#define BT_CONTROLLER_CRASH_DUMP_ADDR_BASE  (0xc0004050)
#endif

#ifdef __cplusplus
extern "C" {
#endif
#define TRC_KE_MSG_TYPE              0x00000001
#define TRC_KE_TMR_TYPE              0x00000002
#define TRC_KE_EVT_TYPE              0x00000004
#define TRC_MEM_TYPE                 0x00000008
#define TRC_SLEEP_TYPE               0x00000010
#define TRC_SW_ASS_TYPE              0x00000020
#define TRC_PROG_TYPE                0x00000040
#define TRC_CS_BLE_TYPE              0x00000080
#define TRC_CS_BT_TYPE               0x00000100
#define TRC_RX_DESC_TYPE             0x00000200
#define TRC_LLCP_TYPE                0x00000400
#define TRC_LMP_TYPE                 0x00000800
#define TRC_L2CAP_TYPE               0x00001000
#define TRC_ARB_TYPE                 0x00002000
#define TRC_LLC_STATE_TRANS_TYPE     0x00004000
#define TRC_KE_STATE_TRANS_TYPE      0x00008000
#define TRC_HCI_TYPE                 0x00010000
#define TRC_ADV_TYPE                 0x00020000
#define TRC_ACL_TYPE                 0x00040000
#define TRC_CUSTOM_TYPE              0x00080000
#define TRC_IBRT_TYPE                0x00100000
#define TRC_ALL_TYPE                 0xffffffff
#define TRC_ALL_EXCEP_CS_BT_TYPE     0xfffffeff
#define TRC_DEFAULT_TYPE             (TRC_SW_ASS_TYPE|TRC_LMP_TYPE|TRC_LLC_STATE_TRANS_TYPE|TRC_KE_STATE_TRANS_TYPE|TRC_IBRT_TYPE)

#define FAST_LOCK_ENABLE 1
#define FAST_LOCK_DISABLE 0

#define NEW_SYNC_SWAGC_MODE   1
#define OLD_SWAGC_MODE   2

#define BT_LOW_TXPWR_MODE    0
#define BLE_LOW_TXPWR_MODE   1
#define BLE_ADV_LOW_TXPWR_MODE   2

#define FACTOR_ATTENUATION_0DBM  0
#define FACTOR_ATTENUATION_6DBM  1
#define FACTOR_ATTENUATION_12DBM  2
#define FACTOR_ATTENUATION_18DBM  3


#if (__FASTACK_ECC_CONFIG_BLOCK__ == 1)    // 1 BLOCK
    #define ECC_MODU_MODE ECC_DPSK
    #define ECC_BLK_MODE ECC_1BLOCK
#elif (__FASTACK_ECC_CONFIG_BLOCK__ == 2)    // 2BLOCK
    #define ECC_MODU_MODE ECC_8PSK
    #define ECC_BLK_MODE ECC_2BLOCK
#elif (__FASTACK_ECC_CONFIG_BLOCK__ == 3)    // 3BLOCK
    #define ECC_MODU_MODE ECC_8PSK
    #define ECC_BLK_MODE ECC_3BLOCK
#endif


#define  INVALID_SYNC_WORD  (0)

#define BTDIGITAL_REG(a)                        (*(volatile uint32_t *)(a))

#define BTDIGITAL_REG_SET_FIELD(reg, mask, shift, v)\
                                                do{ \
                                                    volatile unsigned int tmp = *(volatile unsigned int *)(reg); \
                                                    tmp &= ~(mask<<shift); \
                                                    tmp |= (v<<shift); \
                                                    *(volatile unsigned int *)(reg) = tmp; \
                                                }while(0)

#define RWIP_MAX_CLOCK_TIME              ((1L<<28) - 1)
#define CLK_SUB(clock_a, clock_b)     ((uint32_t)(((clock_a) - (clock_b)) & RWIP_MAX_CLOCK_TIME))
#define CLK_ADD_2(clock_a, clock_b)     ((uint32_t)(((clock_a) + (clock_b)) & RWIP_MAX_CLOCK_TIME))
#define CLK_LOWER_EQ(clock_a, clock_b)      (CLK_SUB(clock_b, clock_a) < (RWIP_MAX_CLOCK_TIME >> 1))
#define CLK_DIFF(clock_a, clock_b)     ( (CLK_SUB((clock_b), (clock_a)) > ((RWIP_MAX_CLOCK_TIME+1) >> 1)) ? \
                          ((int32_t)((-CLK_SUB((clock_a), (clock_b))))) : ((int32_t)((CLK_SUB((clock_b), (clock_a))))) )
    /// Combined duration of Preamble and Access Address depending on the PHY used (in us)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_1MBPS      (5*8)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_2MBPS      (6*4)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_125KBPS    (80+256)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_500KBPS    (80+256)

#define CMD_FILTER_LEN              (10)
#define EVT_FILTER_LEN              (10)

#define DIGITAL_POWER_ADJUST_EN (0)
#define DIGITAL_DEC_EDR_POWER_VAL (0x1F)

// REG_BT_XTAL_CMOM_ADDR
#define REG_BT_XTAL_CMOM_SHIFT                  0
#define REG_BT_XTAL_CMOM_MASK                   (0x1FF << REG_BT_XTAL_CMOM_SHIFT)
#define REG_BT_XTAL_CMOM(n)                     BITFIELD_VAL(REG_BT_XTAL_CMOM, n)

#define REG_BT_XTAL_CMOM_ADDR                   0x34D
#define REG_RF_BTSW_CNTL_ADDR                   0xC6

enum{
    ECC_8PSK = 0,
    ECC_DPSK = 1,
    ECC_GFSK = 2,
    ECC_MODU_MAX,
};

enum{
    ECC_1BLOCK = 0,
    ECC_2BLOCK = 1,
    ECC_3BLOCK = 2,
    ECC_BLOCK_MAX,
};

enum{
    FA_SYNCWORD_32BIT = 0,
    FA_SYNCWORD_64BIT = 1,
    FA_SYNCWORD_MAX,
};

enum{
    ECC_8_BYTE_MODE = 0,
    ECC_16_BYTE_MODE = 1,
    ECC_12_BYTE_MODE = 2,
    ECC_MAX_BYTE_MODE,
};

enum{
    ECC_DISABLE_PKT_TYPE_2DH3   = 0,
    ECC_DISABLE_PKT_TYPE_DM3    = 1,
    ECC_DISABLE_PKT_TYPE_3DH3   = 2,
    ECC_DISABLE_PKT_TYPE_DH3    = 3,
    ECC_DISABLE_PKT_TYPE_2DH5   = 4,
    ECC_DISABLE_PKT_TYPE_DM5    = 5,
    ECC_DISABLE_PKT_TYPE_3DH5   = 6,
    ECC_DISABLE_PKT_TYPE_DH5    = 7,
    ECC_DISABLE_PKT_TYPE_3DH1   = 8,
    ECC_DISABLE_PKT_TYPE_2DH1   = 9,
    ECC_DISABLE_PKT_TYPE_DH1    = 10,
    ECC_DISABLE_PKT_TYPE_DM1    = 11,
    ECC_DISABLE_PKT_TYPE_2EV3   = 12,
    ECC_DISABLE_PKT_TYPE_3EV3   = 13,
    ECC_DISABLE_PKT_TYPE_EV3    = 14,
    ECC_DISABLE_PKT_TYPE_2EV5   = 15,
    ECC_DISABLE_PKT_TYPE_EV4    = 16,
    ECC_DISABLE_PKT_TYPE_3EV5   = 17,
    ECC_DISABLE_PKT_TYPE_EV5    = 18,
    ECC_DISABLE_PKT_TYPE_Others = 19,
    ECC_DISABLE_PKT_TYPE_MAX,
};

enum
{
    METRIC_TYPE_TX_DM1_COUNTS = 0,
    METRIC_TYPE_TX_DH1_COUNTS,//1
    METRIC_TYPE_TX_DM3_COUNTS,//2
    METRIC_TYPE_TX_DH3_COUNTS,//3
    METRIC_TYPE_TX_DM5_COUNTS,//4
    METRIC_TYPE_TX_DH5_COUNTS,//5
    METRIC_TYPE_TX_2_DH1_COUNTS,//6
    METRIC_TYPE_TX_3_DH1_COUNTS,//7
    METRIC_TYPE_TX_2_DH3_COUNTS,//8
    METRIC_TYPE_TX_3_DH3_COUNTS,//9
    METRIC_TYPE_TX_2_DH5_COUNTS,//10
    METRIC_TYPE_TX_3_DH5_COUNTS,//11
    METRIC_TYPE_RX_DM1_COUNTS,//12
    METRIC_TYPE_RX_DH1_COUNTS,//13
    METRIC_TYPE_RX_DM3_COUNTS,//14
    METRIC_TYPE_RX_DH3_COUNTS,//15
    METRIC_TYPE_RX_DM5_COUNTS,//16
    METRIC_TYPE_RX_DH5_COUNTS,//17
    METRIC_TYPE_RX_2_DH1_COUNTS,//18
    METRIC_TYPE_RX_3_DH1_COUNTS,//19
    METRIC_TYPE_RX_2_DH3_COUNTS,//20
    METRIC_TYPE_RX_3_DH3_COUNTS,//21
    METRIC_TYPE_RX_2_DH5_COUNTS,//22
    METRIC_TYPE_RX_3_DH5_COUNTS,//23
    METRIC_TYPE_RX_HEC_ERROR_COUNTS,//24
    METRIC_TYPE_RX_CRC_ERROR_COUNTS,//25
    METRIC_TYPE_RX_FEC_ERROR_COUNTS,//26
    METRIC_TYPE_RX_GUARD_ERROR_COUNTS,//27
    METRIC_TYPE_RX_WRONGPKTFLAG_ERROR_COUNTS,//28
    METRIC_TYPE_RADIO_COUNTS,//29
    METRIC_TYPE_SLEEP_DURATION_COUNTS,//30
    METRIC_TYPE_RADIO_TX_SUCCESS_COUNTS,//31
    METRIC_TYPE_RADIO_TX_COUNTS,//32
    METRIC_TYPE_SOFTBIT_SUCCESS_COUNTS,//33
    METRIC_TYPE_SOFTBIT_COUNTS,//34
    METRIC_TYPE_RXSEQERR_COUNTS,//35
    METRIC_TYPE_RECV_FA_COUNTS,//36
    METRIC_TYPE_RX_2_EV3_COUNTS,//37
    METRIC_TYPE_RX_NOSYNC_2_EV3_COUNTS,//38
    METRIC_TYPE_MAX,
};

enum
{
    TX_PWR_IDX_0 = 0,
    TX_PWR_IDX_1 = 1,
    TX_PWR_IDX_2 = 2,
    TX_PWR_IDX_3 = 3,
    TX_PWR_IDX_4 = 4,
    TX_PWR_IDX_MAX = 5,
    TX_PWR_IDX_PAGE = 6,
    TX_PWR_IDX_6 = 6,
    TX_PWR_IDX_7 = 7,

};

enum
{
    RX_GAIN_IDX_0 = 0,
    RX_GAIN_IDX_1 = 1,
    RX_GAIN_IDX_2 = 2,
    RX_GAIN_IDX_3 = 3,
    RX_GAIN_IDX_4 = 4,
    RX_GAIN_IDX_5 = 5,
    RX_GAIN_IDX_6 = 6,
    RX_GAIN_IDX_7 = 7,
};

typedef struct
{
    bool fa_tx_gain_en;
    uint8_t fa_tx_gain_idx;
    bool fa_rx_gain_en;
    uint8_t fa_rx_gain_idx;
    bool fa_2m_mode;
    uint8_t fa_rx_winsz;
    uint8_t syncword_len;
    bool fa_vendor_syncword_en;
    uint32_t syncword_high;
    uint32_t syncword_low;
    bool is_new_corr;
    uint8_t new_mode_corr_thr;
    uint8_t old_mode_corr_thr;
    bool enhance_fa_mode_en;
    bool fa_tx_preamble_en;
    bool fa_freq_table_en;
    uint32_t fa_freq_table0;
    uint32_t fa_freq_table1;
    uint32_t fa_freq_table2;
    bool fa_multi_mode0_en;
    bool fa_multi_mode1_en;
    uint8_t fa_multi_tx_count;
}btdrv_fa_basic_config_t;

typedef struct
{
    bool ecc_mode_enable;
    uint8_t ecc_modu_mode_acl;
    uint8_t ecc_modu_mode_sco;
    uint8_t ecc_blk_mode;
    uint8_t ecc_len_mode_sel;
}btdrv_ecc_basic_config_t;

typedef struct
{
    uint32_t dat_arr[4];
}ecc_trx_dat_arr_t;


typedef struct
{
    ecc_trx_dat_arr_t trx_dat;
}ecc_trx_dat_t;

struct hci_dbg_set_sleep_para_cmd
{
    uint16_t  twrm;
    uint16_t twosc;
    uint16_t twext;
    uint8_t rwip_prog_delay;
    uint8_t clk_corr;
    uint16_t wait_26m_cnt_us;
    uint8_t cpu_idle_en;
    uint8_t reserved;
    uint32_t poweroff_flag;

};


struct hci_acl_data_pkt
{
    uint16_t handle  :10;
    uint16_t ecc_flg : 1;
    uint16_t softbit_flg : 1;

    //0b00 First non-automatically-flushable packet of a higher layer message
    //(start of a non-automatically-flushable L2CAP PDU) from Host to Controller.
    //0b01 Continuing fragment of a higher layer message
    //0b10 First automatically flushable packet of a higher layer message (start of an automatically-flushable L2CAP PDU)
    //0b11 A complete L2CAP PDU. Automatically flushable.

    uint16_t pb_flag :2;
    uint16_t bc_flag :2;
    uint16_t data_load_len;
    uint8_t sdu_data[0];
}__attribute__((packed));

#define MULTI_IBRT_SUPPORT_NUM     3
struct sch_adjust_timeslice_per_link
{
    uint8_t link_id;
    uint32_t timeslice;
};

struct sch_multi_ibrt_adjust_timeslice_env_t
{
    uint8_t update;
    struct sch_adjust_timeslice_per_link ibrt_link[MULTI_IBRT_SUPPORT_NUM];
};

struct sch_multi_ibrt_par_per_link
{
    /// Used flag
    bool used;
    /// Link id
    uint8_t link_id;
    /******************* acl mode param *******************/
    /// active flag, indicate this link has alive activity
    uint8_t active_flag;
    /// Activity time slice (in half-slot), 0 if not used
    uint32_t time_slice;
    /// Activity min duration (in half-us), 0 if not used
    uint32_t min_duration;
    /// Anchor point
    uint32_t anchor_point;
    /******************* sco mode param *******************/
    /// Activity time slice (in sco event count), 0 if not used
    uint32_t sco_count;
    /// Activity time anchor in sco event count offset.
    uint32_t sco_count_offset;
    /// Activity min duration in sco mode (in half-us), 0 if not used
    uint32_t min_duration_in_sco;
};

struct sch_multi_ibrt_per_mode
{
    uint32_t ibrt_interval_total;

    uint32_t sco_count_total;

    struct sch_multi_ibrt_par_per_link ibrt_link[MULTI_IBRT_SUPPORT_NUM];
};

///BD Address structure
struct bd_addr
{
    ///6-byte array address value
    uint8_t  addr[6];
};
struct dbg_afh_assess_params
{
    struct bd_addr bd_addr;

    uint8_t afh_monitor_negative_num;
    uint8_t afh_monitor_positive_num;

    uint8_t average_cnt;
    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    uint8_t rxgain;
    int8_t  afh_good_chl_thr;

    uint8_t lt_addr;
    bool edr;

    uint16_t interval;
    uint16_t sch_expect_assess_num;
    uint16_t prog_spacing_hus;
};

enum
{
    FUNC_NOT_CARE = 0x00,
    ///Disable
    FUNC_DIS,
    ///Enable
    FUNC_EN,
};

struct hci_dbg_set_periodic_monitor_params
{
    uint8_t afh_assess;
    uint8_t rf_impedance;

    uint8_t afh_interval_factor;
    uint8_t rf_interval_factor;

    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    uint8_t afh_average_cnt;
    int8_t  afh_good_chl_thr;

    uint16_t afh_sch_expect_assess_num;
    /// Interval (in slots)
    uint16_t monitor_interval;
    uint16_t prog_spacing_hus;
}__attribute__((packed));

struct hci_dbg_set_afh_assess_params
{
    uint8_t enable;
    uint8_t interval_factor;
    uint8_t afh_average_cnt;
    int8_t  afh_good_chl_thr;

    uint16_t afh_sch_expect_assess_num;
}__attribute__((packed));

struct hci_dbg_set_rf_impedance_params
{
    uint8_t enable;
    uint8_t interval_factor;
}__attribute__((packed));

struct hci_dbg_set_txpwr_mode_cmd
{
    uint8_t     enable;
    //1: -6dbm, 2:-12dbm
    uint8_t     factor;
    //0:bt  1:ble 2:ble adv
    uint8_t     bt_or_ble;

    uint8_t     link_id;
}__attribute__((packed));


struct per_monitor_params_tag
{
    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    /// Interval (in slots)
    uint16_t monitor_interval;
    uint16_t prog_spacing_hus;
};

#define RX_RECORD_NUMBER 15
#define EM_BT_RXSYNCERR_BIT     ((uint16_t)0x00000001)

struct ld_rx_status_record
{
    uint32_t clock;
    uint16_t rxstat;
    uint8_t link_id;
    uint8_t type;
    uint8_t rxchannel;
    uint8_t rx_gain;
    uint8_t snr;
    uint8_t fa_ok;
}__attribute__ ((__packed__));

#ifdef __BESTRX_SUPPORT__
struct hci_dbg_set_bestrx_en_cmd
{
    // Enable/Disable bestrx (0: disable / 1: enable)
    uint8_t  enable;
    uint8_t  mode;
};

struct hci_dbg_set_bestrx_rf_setting_cmd
{
    uint16_t conhdl;
    uint8_t  offset;
    uint8_t  txsetuptime;
    uint8_t  rxsetuptime;
    uint16_t  rxwin;
    uint8_t  ifs;
}__attribute__((packed));
#endif

extern const int8_t btdrv_rxgain_ths_tbl_le[0xf * 2];
extern const int8_t btdrv_rxgain_ths_tbl_le_2m[0xf * 2];
extern int8_t  btdrv_txpwr_conv_tbl[8];
extern const int8_t btdrv_rxgain_ths_tbl_ecc[0xf * 2];
#ifdef __NEW_SWAGC_MODE__
extern const int8_t btdrv_rxgain_gain_ths_3m[0xf * 2];
#endif

//MHDT
#ifdef __MHDT_SWAGC__
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt2m_1m[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt2m_2m[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt2m_3m[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt4m_1m[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt4m_2m[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_mhdt_bt4m_3m[0xf * 2];
#endif

void btdrv_digital_init(void);
void bt_drv_reg_op_for_test_mode_disable(void);
void btdrv_txpower_calib(void);
void bt_drv_rf_set_bt_sync_agc_enable(bool enable);
void bt_drv_rf_set_ble_sync_agc_enable(bool enable);
void bt_drv_reg_op_le_ext_adv_txpwr_independent(uint8_t en);
void bt_drv_ble_rf_reg_txpwr_set(uint16_t rf_reg, uint16_t val);
void bt_drv_reg_op_le_rf_reg_txpwr_set(uint16_t rf_reg, uint16_t val);
void bt_drv_reg_op_ble_sync_agc_mode_set(uint8_t en);
void btdrv_regop_set_txpwr_flg(uint32_t flg);
int8_t bt_drv_reg_op_get_tx_pwr_dbm(uint16_t conhdl);
void btdrv_regop_host_set_txpwr(uint16_t acl_connhdl, uint8_t txpwr_idx);
void bt_drv_reg_op_low_txpwr(uint8_t enable, uint8_t factor, uint8_t bt_or_ble, uint8_t link_id);
void btdrv_bridge_send_data(const uint8_t *buff,uint8_t len);
void bt_drv_reg_op_set_afh_rxgain(uint8_t rxgain);
void bt_drv_reg_op_per_monitor_params(const uint8_t * per_params);
uint32_t btdrv_reg_op_cig_anchor_timestamp(uint8_t link_id);
uint32_t btdrv_reg_op_cig_subevt_anchor_timestamp(uint8_t link_id);
uint32_t btdrv_reg_op_big_anchor_timestamp(uint8_t link_id);
void bt_drv_reg_op_init(void);
void bt_drv_reg_op_rf_impedance_en(bool en, uint8_t interval_factor);
void bt_drv_reg_op_sel_btc_intersys(bool sel_sys_flag);
void btdrv_restart_bt(void);
void btdrv_cal_data_write(void);
void btdrv_temperature_dig_comp(const uint16_t dig_gain);
void btdtv_rf_vco_drv_workaround(int temperature_celsius);
bool btdrv_reg_op_check_btc_boot_finish(void);
void btdrv_clear_spi_trig_pos_enable(void);
#ifdef __HW_AGC__
void bt_drv_rf_hw_agc_mode_set(int8_t rx_idx, int8_t hwagc_mode);
#endif
void btdrv_reduce_edge_chl_txpwr_signal_mode(const unsigned char *data);
#ifdef __cplusplus
}
#endif

#endif
