Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 00:42:09 2024
| Host         : DESKTOP-POFA5NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AU_7_Seg_timing_summary_routed.rpt -pb AU_7_Seg_timing_summary_routed.pb -rpx AU_7_Seg_timing_summary_routed.rpx -warn_on_violation
| Design       : AU_7_Seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: AU_0/Slow_CLk0/clk_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.895        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.895        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.534ns (42.482%)  route 2.077ns (57.518%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.256     8.694    AU_0/Slow_CLk0/clear
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[28]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.426    14.589    AU_0/Slow_CLk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.534ns (42.482%)  route 2.077ns (57.518%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.256     8.694    AU_0/Slow_CLk0/clear
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[29]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.426    14.589    AU_0/Slow_CLk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.534ns (42.482%)  route 2.077ns (57.518%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.256     8.694    AU_0/Slow_CLk0/clear
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[30]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.426    14.589    AU_0/Slow_CLk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.534ns (42.482%)  route 2.077ns (57.518%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.256     8.694    AU_0/Slow_CLk0/clear
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[31]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.426    14.589    AU_0/Slow_CLk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.534ns (42.183%)  route 2.103ns (57.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.281     8.720    AU_0/Slow_CLk0/clear
    SLICE_X54Y17         FDSE                                         r  AU_0/Slow_CLk0/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDSE                                         r  AU_0/Slow_CLk0/count_reg[0]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X54Y17         FDSE (Setup_fdse_C_S)       -0.426    14.622    AU_0/Slow_CLk0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.534ns (42.183%)  route 2.103ns (57.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.281     8.720    AU_0/Slow_CLk0/clear
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[1]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.426    14.622    AU_0/Slow_CLk0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.534ns (42.183%)  route 2.103ns (57.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.281     8.720    AU_0/Slow_CLk0/clear
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[2]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.426    14.622    AU_0/Slow_CLk0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.534ns (42.183%)  route 2.103ns (57.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.281     8.720    AU_0/Slow_CLk0/clear
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.426    14.622    AU_0/Slow_CLk0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.534ns (43.760%)  route 1.972ns (56.240%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.150     8.589    AU_0/Slow_CLk0/clear
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    AU_0/Slow_CLk0/Clk
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.426    14.596    AU_0/Slow_CLk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 AU_0/Slow_CLk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.534ns (43.760%)  route 1.972ns (56.240%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.083    AU_0/Slow_CLk0/Clk
    SLICE_X54Y17         FDRE                                         r  AU_0/Slow_CLk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  AU_0/Slow_CLk0/count_reg[3]/Q
                         net (fo=2, routed)           0.821     6.423    AU_0/Slow_CLk0/count_reg[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  AU_0/Slow_CLk0/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.547    AU_0/Slow_CLk0/count0_carry_i_3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  AU_0/Slow_CLk0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    AU_0/Slow_CLk0/count0_carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  AU_0/Slow_CLk0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    AU_0/Slow_CLk0/count0_carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  AU_0/Slow_CLk0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    AU_0/Slow_CLk0/count0_carry__1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  AU_0/Slow_CLk0/count0_carry__2/CO[3]
                         net (fo=33, routed)          1.150     8.589    AU_0/Slow_CLk0/clear
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    AU_0/Slow_CLk0/Clk
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.426    14.596    AU_0/Slow_CLk0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    AU_0/Slow_CLk0/Clk
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AU_0/Slow_CLk0/count_reg[14]/Q
                         net (fo=3, routed)           0.125     1.730    AU_0/Slow_CLk0/count_reg[14]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  AU_0/Slow_CLk0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    AU_0/Slow_CLk0/count_reg[12]_i_1_n_5
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    AU_0/Slow_CLk0/Clk
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[14]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    AU_0/Slow_CLk0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    AU_0/Slow_CLk0/Clk
    SLICE_X54Y23         FDRE                                         r  AU_0/Slow_CLk0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  AU_0/Slow_CLk0/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.728    AU_0/Slow_CLk0/count_reg[26]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  AU_0/Slow_CLk0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    AU_0/Slow_CLk0/count_reg[24]_i_1_n_5
    SLICE_X54Y23         FDRE                                         r  AU_0/Slow_CLk0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    AU_0/Slow_CLk0/Clk
    SLICE_X54Y23         FDRE                                         r  AU_0/Slow_CLk0/count_reg[26]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    AU_0/Slow_CLk0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    AU_0/Slow_CLk0/Clk
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  AU_0/Slow_CLk0/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.732    AU_0/Slow_CLk0/count_reg[10]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  AU_0/Slow_CLk0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    AU_0/Slow_CLk0/count_reg[8]_i_1_n_5
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    AU_0/Slow_CLk0/Clk
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    AU_0/Slow_CLk0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    AU_0/Slow_CLk0/Clk
    SLICE_X54Y22         FDRE                                         r  AU_0/Slow_CLk0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  AU_0/Slow_CLk0/count_reg[22]/Q
                         net (fo=3, routed)           0.127     1.730    AU_0/Slow_CLk0/count_reg[22]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  AU_0/Slow_CLk0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    AU_0/Slow_CLk0/count_reg[20]_i_1_n_5
    SLICE_X54Y22         FDRE                                         r  AU_0/Slow_CLk0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    AU_0/Slow_CLk0/Clk
    SLICE_X54Y22         FDRE                                         r  AU_0/Slow_CLk0/count_reg[22]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    AU_0/Slow_CLk0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    AU_0/Slow_CLk0/Clk
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  AU_0/Slow_CLk0/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.733    AU_0/Slow_CLk0/count_reg[6]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  AU_0/Slow_CLk0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    AU_0/Slow_CLk0/count_reg[4]_i_1_n_5
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    AU_0/Slow_CLk0/Clk
    SLICE_X54Y18         FDRE                                         r  AU_0/Slow_CLk0/count_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    AU_0/Slow_CLk0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    AU_0/Slow_CLk0/Clk
    SLICE_X54Y21         FDRE                                         r  AU_0/Slow_CLk0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  AU_0/Slow_CLk0/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.730    AU_0/Slow_CLk0/count_reg[18]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  AU_0/Slow_CLk0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    AU_0/Slow_CLk0/count_reg[16]_i_1_n_5
    SLICE_X54Y21         FDRE                                         r  AU_0/Slow_CLk0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    AU_0/Slow_CLk0/Clk
    SLICE_X54Y21         FDRE                                         r  AU_0/Slow_CLk0/count_reg[18]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    AU_0/Slow_CLk0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  AU_0/Slow_CLk0/count_reg[30]/Q
                         net (fo=2, routed)           0.127     1.727    AU_0/Slow_CLk0/count_reg[30]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  AU_0/Slow_CLk0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    AU_0/Slow_CLk0/count_reg[28]_i_1_n_5
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    AU_0/Slow_CLk0/Clk
    SLICE_X54Y24         FDRE                                         r  AU_0/Slow_CLk0/count_reg[30]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    AU_0/Slow_CLk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/clk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/clk_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    AU_0/Slow_CLk0/Clk
    SLICE_X55Y17         FDRE                                         r  AU_0/Slow_CLk0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  AU_0/Slow_CLk0/clk_state_reg/Q
                         net (fo=9, routed)           0.180     1.765    AU_0/Slow_CLk0/CLK
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  AU_0/Slow_CLk0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     1.810    AU_0/Slow_CLk0/clk_state_i_1_n_0
    SLICE_X55Y17         FDRE                                         r  AU_0/Slow_CLk0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    AU_0/Slow_CLk0/Clk
    SLICE_X55Y17         FDRE                                         r  AU_0/Slow_CLk0/clk_state_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091     1.534    AU_0/Slow_CLk0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    AU_0/Slow_CLk0/Clk
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AU_0/Slow_CLk0/count_reg[14]/Q
                         net (fo=3, routed)           0.125     1.730    AU_0/Slow_CLk0/count_reg[14]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.876 r  AU_0/Slow_CLk0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    AU_0/Slow_CLk0/count_reg[12]_i_1_n_4
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    AU_0/Slow_CLk0/Clk
    SLICE_X54Y20         FDRE                                         r  AU_0/Slow_CLk0/count_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    AU_0/Slow_CLk0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    AU_0/Slow_CLk0/Clk
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  AU_0/Slow_CLk0/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.732    AU_0/Slow_CLk0/count_reg[10]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.878 r  AU_0/Slow_CLk0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    AU_0/Slow_CLk0/count_reg[8]_i_1_n_4
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    AU_0/Slow_CLk0/Clk
    SLICE_X54Y19         FDRE                                         r  AU_0/Slow_CLk0/count_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    AU_0/Slow_CLk0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   AU_0/Slow_CLk0/clk_state_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   AU_0/Slow_CLk0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   AU_0/Slow_CLk0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   AU_0/Slow_CLk0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   AU_0/Slow_CLk0/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   AU_0/Slow_CLk0/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   AU_0/Slow_CLk0/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   AU_0/Slow_CLk0/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   AU_0/Slow_CLk0/clk_state_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   AU_0/Slow_CLk0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   AU_0/Slow_CLk0/clk_state_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   AU_0/Slow_CLk0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   AU_0/Slow_CLk0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   AU_0/Slow_CLk0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   AU_0/Slow_CLk0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   AU_0/Slow_CLk0/count_reg[17]/C



