# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab5_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5
# -- Compiling architecture arch_lab5 of lab5
# vcom -93 -work work {D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bram
# -- Compiling architecture SYN of bram
# vcom -93 -work work {D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo
# -- Compiling architecture SYN of fifo
# 
cd D:/utFPR/8/logica_reconfiguravel/lab/5
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
do do.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bram
# -- Compiling architecture SYN of bram
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo
# -- Compiling architecture SYN of fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5
# -- Compiling architecture arch_lab5 of lab5
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5_tb
# -- Compiling architecture arch_lab5_tb of lab5_tb
# vsim -voptargs=+acc work.lab5_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lab5_tb(arch_lab5_tb)
# Loading work.lab5(arch_lab5)
# Loading work.bram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.fifo(syn)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_tb/UUT/fifo_uut/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# A bookmark named "bookmark0" has been added for window "Wave"
# Bookmarks will be automatically saved and restored
# Bookmarks have been exported to: D:/UTFPR/8/logica_reconfiguravel/lab/5/bookmarks.do
