"16nm.Decode_1to2.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("En" "I" "Sel<1>" "Sel<0>") ("En" "I" "Sel<1>" "Sel<0>"))
"16nm.6T_4of16Split4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_4of16Latch.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_CONTROL.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.DFlop.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.TH22.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.nand3_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"ATSim.nand6_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_SDP_BANK.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("RAddr_Ack<4>" "RAddr_Ack<3>" "RAddr_Ack<2>" "RAddr_Ack<1>" "RAddr_Ack<0>" "Read<1>" "Read<0>" "ReadAck<7>" "ReadAck<6>" "ReadAck<5>" "ReadAck<4>" "ReadAck<3>" "ReadAck<2>" "ReadAck<1>" "ReadAck<0>" "ReadData<31>" "ReadData<30>" "ReadData<29>" "ReadData<28>" "ReadData<27>" "ReadData<26>" "ReadData<25>" "ReadData<24>" "ReadData<23>" "ReadData<22>" "ReadData<21>" "ReadData<20>" "ReadData<19>" "ReadData<18>" "ReadData<17>" "ReadData<16>" "ReadData<15>" "ReadData<14>" "ReadData<13>" "ReadData<12>" "ReadData<11>" "ReadData<10>" "ReadData<9>" "ReadData<8>" "ReadData<7>" "ReadData<6>" "ReadData<5>" "ReadData<4>" "ReadData<3>" "ReadData<2>" "ReadData<1>" "ReadData<0>" "Read_Ack" "Read_Address<19>" "Read_Address<18>" "Read_Address<17>" "Read_Address<16>" "Read_Address<15>" "Read_Address<14>" "Read_Address<13>" "Read_Address<12>" "Read_Address<11>" "Read_Address<10>" "Read_Address<9>" "Read_Address<8>" "Read_Address<7>" "Read_Address<6>" "Read_Address<5>" "Read_Address<4>" "Read_Address<3>" "Read_Address<2>" "Read_Address<1>" "Read_Address<0>" "WAddr_Ack<4>" "WAddr_Ack<3>" "WAddr_Ack<2>" "WAddr_Ack<1>" "WAddr_Ack<0>" "Write<1>" "Write<0>" "WriteAck<7>" "WriteAck<6>" "WriteAck<5>" "WriteAck<4>" "WriteAck<3>" "WriteAck<2>" "WriteAck<1>" "WriteAck<0>" "WriteData<31>" "WriteData<30>" "WriteData<29>" "WriteData<28>" "WriteData<27>" "WriteData<26>" "WriteData<25>" "WriteData<24>" "WriteData<23>" "WriteData<22>" "WriteData<21>" "WriteData<20>" "WriteData<19>" "WriteData<18>" "WriteData<17>" "WriteData<16>" "WriteData<15>" "WriteData<14>" "WriteData<13>" "WriteData<12>" "WriteData<11>" "WriteData<10>" "WriteData<9>" "WriteData<8>" "WriteData<7>" "WriteData<6>" "WriteData<5>" "WriteData<4>" "WriteData<3>" "WriteData<2>" "WriteData<1>" "WriteData<0>" "Write_Ack" "Write_Address<19>" "Write_Address<18>" "Write_Address<17>" "Write_Address<16>" "Write_Address<15>" "Write_Address<14>" "Write_Address<13>" "Write_Address<12>" "Write_Address<11>" "Write_Address<10>" "Write_Address<9>" "Write_Address<8>" "Write_Address<7>" "Write_Address<6>" "Write_Address<5>" "Write_Address<4>" "Write_Address<3>" "Write_Address<2>" "Write_Address<1>" "Write_Address<0>") ("RAddr_Ack<4>" "RAddr_Ack<3>" "RAddr_Ack<2>" "RAddr_Ack<1>" "RAddr_Ack<0>" "Read<1>" "Read<0>" "ReadAck<7>" "ReadAck<6>" "ReadAck<5>" "ReadAck<4>" "ReadAck<3>" "ReadAck<2>" "ReadAck<1>" "ReadAck<0>" "ReadData<31>" "ReadData<30>" "ReadData<29>" "ReadData<28>" "ReadData<27>" "ReadData<26>" "ReadData<25>" "ReadData<24>" "ReadData<23>" "ReadData<22>" "ReadData<21>" "ReadData<20>" "ReadData<19>" "ReadData<18>" "ReadData<17>" "ReadData<16>" "ReadData<15>" "ReadData<14>" "ReadData<13>" "ReadData<12>" "ReadData<11>" "ReadData<10>" "ReadData<9>" "ReadData<8>" "ReadData<7>" "ReadData<6>" "ReadData<5>" "ReadData<4>" "ReadData<3>" "ReadData<2>" "ReadData<1>" "ReadData<0>" "Read_Ack" "Read_Address<19>" "Read_Address<18>" "Read_Address<17>" "Read_Address<16>" "Read_Address<15>" "Read_Address<14>" "Read_Address<13>" "Read_Address<12>" "Read_Address<11>" "Read_Address<10>" "Read_Address<9>" "Read_Address<8>" "Read_Address<7>" "Read_Address<6>" "Read_Address<5>" "Read_Address<4>" "Read_Address<3>" "Read_Address<2>" "Read_Address<1>" "Read_Address<0>" "WAddr_Ack<4>" "WAddr_Ack<3>" "WAddr_Ack<2>" "WAddr_Ack<1>" "WAddr_Ack<0>" "Write<1>" "Write<0>" "WriteAck<7>" "WriteAck<6>" "WriteAck<5>" "WriteAck<4>" "WriteAck<3>" "WriteAck<2>" "WriteAck<1>" "WriteAck<0>" "WriteData<31>" "WriteData<30>" "WriteData<29>" "WriteData<28>" "WriteData<27>" "WriteData<26>" "WriteData<25>" "WriteData<24>" "WriteData<23>" "WriteData<22>" "WriteData<21>" "WriteData<20>" "WriteData<19>" "WriteData<18>" "WriteData<17>" "WriteData<16>" "WriteData<15>" "WriteData<14>" "WriteData<13>" "WriteData<12>" "WriteData<11>" "WriteData<10>" "WriteData<9>" "WriteData<8>" "WriteData<7>" "WriteData<6>" "WriteData<5>" "WriteData<4>" "WriteData<3>" "WriteData<2>" "WriteData<1>" "WriteData<0>" "Write_Ack" "Write_Address<19>" "Write_Address<18>" "Write_Address<17>" "Write_Address<16>" "Write_Address<15>" "Write_Address<14>" "Write_Address<13>" "Write_Address<12>" "Write_Address<11>" "Write_Address<10>" "Write_Address<9>" "Write_Address<8>" "Write_Address<7>" "Write_Address<6>" "Write_Address<5>" "Write_Address<4>" "Write_Address<3>" "Write_Address<2>" "Write_Address<1>" "Write_Address<0>"))
"16nm.Compare4_DR.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<3>" "b1<2>" "b1<1>" "b1<0>" "y0<3>" "y0<2>" "y0<1>" "y0<0>" "y1<3>" "y1<2>" "y1<1>" "y1<0>") ("a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<3>" "b1<2>" "b1<1>" "b1<0>" "y0<3>" "y0<2>" "y0<1>" "y0<0>" "y1<3>" "y1<2>" "y1<1>" "y1<0>"))
"16nm.10T_4x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_BANK.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.or16_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("Y" "X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>") ("X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>" "Y"))
"16nm.10T.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.Decode_4to16.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "I<3>" "I<2>" "I<1>" "I<0>" "Reset") ("A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "I<3>" "I<2>" "I<1>" "I<0>" "Reset"))
"16nm.WCHB.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("L0" "L1" "Lack" "R0" "R1" "Rack" "~R0" "~R1") ("L0" "L1" "Lack" "R0" "R1" "Rack" "~R0" "~R1"))
"16nm.6T_CHUNK.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.Dcache_TagMem.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("GoR" "GoW" "KRe" "KWe" "R1<31>" "R1<30>" "R1<29>" "R1<28>" "R1<27>" "R1<26>" "R1<25>" "R1<24>" "R1<23>" "R1<22>" "R1<21>" "R1<20>" "R1<19>" "R1<18>" "R1<17>" "R1<16>" "R1<15>" "R1<14>" "R1<13>" "R1<12>" "R1<11>" "R1<10>" "R1<9>" "R1<8>" "R1<7>" "R1<6>" "R1<5>" "R1<4>" "R1<3>" "R1<2>" "R1<1>" "R1<0>" "R_Addr<6>" "R_Addr<5>" "R_Addr<4>" "R_Addr<3>" "R_Addr<2>" "R_Addr<1>" "R_Addr<0>" "Reset" "W0<31>" "W0<30>" "W0<29>" "W0<28>" "W0<27>" "W0<26>" "W0<25>" "W0<24>" "W0<23>" "W0<22>" "W0<21>" "W0<20>" "W0<19>" "W0<18>" "W0<17>" "W0<16>" "W0<15>" "W0<14>" "W0<13>" "W0<12>" "W0<11>" "W0<10>" "W0<9>" "W0<8>" "W0<7>" "W0<6>" "W0<5>" "W0<4>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<31>" "W1<30>" "W1<29>" "W1<28>" "W1<27>" "W1<26>" "W1<25>" "W1<24>" "W1<23>" "W1<22>" "W1<21>" "W1<20>" "W1<19>" "W1<18>" "W1<17>" "W1<16>" "W1<15>" "W1<14>" "W1<13>" "W1<12>" "W1<11>" "W1<10>" "W1<9>" "W1<8>" "W1<7>" "W1<6>" "W1<5>" "W1<4>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W_Addr<6>" "W_Addr<5>" "W_Addr<4>" "W_Addr<3>" "W_Addr<2>" "W_Addr<1>" "W_Addr<0>" "R0<31>" "R0<30>" "R0<29>" "R0<28>" "R0<27>" "R0<26>" "R0<25>" "R0<24>" "R0<23>" "R0<22>" "R0<21>" "R0<20>" "R0<19>" "R0<18>" "R0<17>" "R0<16>" "R0<15>" "R0<14>" "R0<13>" "R0<12>" "R0<11>" "R0<10>" "R0<9>" "R0<8>" "R0<7>" "R0<6>" "R0<5>" "R0<4>" "R0<3>" "R0<2>" "R0<1>" "R0<0>") ("GoR" "GoW" "KRe" "KWe" "R0<31>" "R0<30>" "R0<29>" "R0<28>" "R0<27>" "R0<26>" "R0<25>" "R0<24>" "R0<23>" "R0<22>" "R0<21>" "R0<20>" "R0<19>" "R0<18>" "R0<17>" "R0<16>" "R0<15>" "R0<14>" "R0<13>" "R0<12>" "R0<11>" "R0<10>" "R0<9>" "R0<8>" "R0<7>" "R0<6>" "R0<5>" "R0<4>" "R0<3>" "R0<2>" "R0<1>" "R0<0>" "R1<31>" "R1<30>" "R1<29>" "R1<28>" "R1<27>" "R1<26>" "R1<25>" "R1<24>" "R1<23>" "R1<22>" "R1<21>" "R1<20>" "R1<19>" "R1<18>" "R1<17>" "R1<16>" "R1<15>" "R1<14>" "R1<13>" "R1<12>" "R1<11>" "R1<10>" "R1<9>" "R1<8>" "R1<7>" "R1<6>" "R1<5>" "R1<4>" "R1<3>" "R1<2>" "R1<1>" "R1<0>" "R_Addr<6>" "R_Addr<5>" "R_Addr<4>" "R_Addr<3>" "R_Addr<2>" "R_Addr<1>" "R_Addr<0>" "Reset" "W0<31>" "W0<30>" "W0<29>" "W0<28>" "W0<27>" "W0<26>" "W0<25>" "W0<24>" "W0<23>" "W0<22>" "W0<21>" "W0<20>" "W0<19>" "W0<18>" "W0<17>" "W0<16>" "W0<15>" "W0<14>" "W0<13>" "W0<12>" "W0<11>" "W0<10>" "W0<9>" "W0<8>" "W0<7>" "W0<6>" "W0<5>" "W0<4>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<31>" "W1<30>" "W1<29>" "W1<28>" "W1<27>" "W1<26>" "W1<25>" "W1<24>" "W1<23>" "W1<22>" "W1<21>" "W1<20>" "W1<19>" "W1<18>" "W1<17>" "W1<16>" "W1<15>" "W1<14>" "W1<13>" "W1<12>" "W1<11>" "W1<10>" "W1<9>" "W1<8>" "W1<7>" "W1<6>" "W1<5>" "W1<4>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W_Addr<6>" "W_Addr<5>" "W_Addr<4>" "W_Addr<3>" "W_Addr<2>" "W_Addr<1>" "W_Addr<0>"))
"16nm.inv_1xt.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.Mux_128to32.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("En" "S<1>" "S<0>" "X1<31>" "X1<30>" "X1<29>" "X1<28>" "X1<27>" "X1<26>" "X1<25>" "X1<24>" "X1<23>" "X1<22>" "X1<21>" "X1<20>" "X1<19>" "X1<18>" "X1<17>" "X1<16>" "X1<15>" "X1<14>" "X1<13>" "X1<12>" "X1<11>" "X1<10>" "X1<9>" "X1<8>" "X1<7>" "X1<6>" "X1<5>" "X1<4>" "X1<3>" "X1<2>" "X1<1>" "X1<0>" "X2<31>" "X2<30>" "X2<29>" "X2<28>" "X2<27>" "X2<26>" "X2<25>" "X2<24>" "X2<23>" "X2<22>" "X2<21>" "X2<20>" "X2<19>" "X2<18>" "X2<17>" "X2<16>" "X2<15>" "X2<14>" "X2<13>" "X2<12>" "X2<11>" "X2<10>" "X2<9>" "X2<8>" "X2<7>" "X2<6>" "X2<5>" "X2<4>" "X2<3>" "X2<2>" "X2<1>" "X2<0>" "X3<31>" "X3<30>" "X3<29>" "X3<28>" "X3<27>" "X3<26>" "X3<25>" "X3<24>" "X3<23>" "X3<22>" "X3<21>" "X3<20>" "X3<19>" "X3<18>" "X3<17>" "X3<16>" "X3<15>" "X3<14>" "X3<13>" "X3<12>" "X3<11>" "X3<10>" "X3<9>" "X3<8>" "X3<7>" "X3<6>" "X3<5>" "X3<4>" "X3<3>" "X3<2>" "X3<1>" "X3<0>" "X4<31>" "X4<30>" "X4<29>" "X4<28>" "X4<27>" "X4<26>" "X4<25>" "X4<24>" "X4<23>" "X4<22>" "X4<21>" "X4<20>" "X4<19>" "X4<18>" "X4<17>" "X4<16>" "X4<15>" "X4<14>" "X4<13>" "X4<12>" "X4<11>" "X4<10>" "X4<9>" "X4<8>" "X4<7>" "X4<6>" "X4<5>" "X4<4>" "X4<3>" "X4<2>" "X4<1>" "X4<0>" "Y<31>" "Y<30>" "Y<29>" "Y<28>" "Y<27>" "Y<26>" "Y<25>" "Y<24>" "Y<23>" "Y<22>" "Y<21>" "Y<20>" "Y<19>" "Y<18>" "Y<17>" "Y<16>" "Y<15>" "Y<14>" "Y<13>" "Y<12>" "Y<11>" "Y<10>" "Y<9>" "Y<8>" "Y<7>" "Y<6>" "Y<5>" "Y<4>" "Y<3>" "Y<2>" "Y<1>" "Y<0>") ("En" "S<1>" "S<0>" "X1<31>" "X1<30>" "X1<29>" "X1<28>" "X1<27>" "X1<26>" "X1<25>" "X1<24>" "X1<23>" "X1<22>" "X1<21>" "X1<20>" "X1<19>" "X1<18>" "X1<17>" "X1<16>" "X1<15>" "X1<14>" "X1<13>" "X1<12>" "X1<11>" "X1<10>" "X1<9>" "X1<8>" "X1<7>" "X1<6>" "X1<5>" "X1<4>" "X1<3>" "X1<2>" "X1<1>" "X1<0>" "X2<31>" "X2<30>" "X2<29>" "X2<28>" "X2<27>" "X2<26>" "X2<25>" "X2<24>" "X2<23>" "X2<22>" "X2<21>" "X2<20>" "X2<19>" "X2<18>" "X2<17>" "X2<16>" "X2<15>" "X2<14>" "X2<13>" "X2<12>" "X2<11>" "X2<10>" "X2<9>" "X2<8>" "X2<7>" "X2<6>" "X2<5>" "X2<4>" "X2<3>" "X2<2>" "X2<1>" "X2<0>" "X3<31>" "X3<30>" "X3<29>" "X3<28>" "X3<27>" "X3<26>" "X3<25>" "X3<24>" "X3<23>" "X3<22>" "X3<21>" "X3<20>" "X3<19>" "X3<18>" "X3<17>" "X3<16>" "X3<15>" "X3<14>" "X3<13>" "X3<12>" "X3<11>" "X3<10>" "X3<9>" "X3<8>" "X3<7>" "X3<6>" "X3<5>" "X3<4>" "X3<3>" "X3<2>" "X3<1>" "X3<0>" "X4<31>" "X4<30>" "X4<29>" "X4<28>" "X4<27>" "X4<26>" "X4<25>" "X4<24>" "X4<23>" "X4<22>" "X4<21>" "X4<20>" "X4<19>" "X4<18>" "X4<17>" "X4<16>" "X4<15>" "X4<14>" "X4<13>" "X4<12>" "X4<11>" "X4<10>" "X4<9>" "X4<8>" "X4<7>" "X4<6>" "X4<5>" "X4<4>" "X4<3>" "X4<2>" "X4<1>" "X4<0>" "Y<31>" "Y<30>" "Y<29>" "Y<28>" "Y<27>" "Y<26>" "Y<25>" "Y<24>" "Y<23>" "Y<22>" "Y<21>" "Y<20>" "Y<19>" "Y<18>" "Y<17>" "Y<16>" "Y<15>" "Y<14>" "Y<13>" "Y<12>" "Y<11>" "Y<10>" "Y<9>" "Y<8>" "Y<7>" "Y<6>" "Y<5>" "Y<4>" "Y<3>" "Y<2>" "Y<1>" "Y<0>"))
"16nm.10T_DUAL_SRAM_REGFILE.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of4Split4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.and2.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.and4_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_AddressLatch.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_8of32Merge4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_32x.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.HS_Cordic.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_8of32Latch.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("Ack<7>" "Ack<6>" "Ack<5>" "Ack<4>" "Ack<3>" "Ack<2>" "Ack<1>" "Ack<0>" "In_4of16<3>" "In_4of16<2>" "In_4of16<1>" "In_4of16<0>" "In_4of16<7>" "In_4of16<6>" "In_4of16<5>" "In_4of16<4>" "In_4of16<11>" "In_4of16<10>" "In_4of16<9>" "In_4of16<8>" "In_4of16<15>" "In_4of16<14>" "In_4of16<13>" "In_4of16<12>" "In2_4of16<3>" "In2_4of16<2>" "In2_4of16<1>" "In2_4of16<0>" "In2_4of16<7>" "In2_4of16<6>" "In2_4of16<5>" "In2_4of16<4>" "In2_4of16<11>" "In2_4of16<10>" "In2_4of16<9>" "In2_4of16<8>" "In2_4of16<15>" "In2_4of16<14>" "In2_4of16<13>" "In2_4of16<12>" "In_Ack<7>" "In_Ack<6>" "In_Ack<5>" "In_Ack<4>" "In_Ack<3>" "In_Ack<2>" "In_Ack<1>" "In_Ack<0>" "Out1_1of4<3>" "Out1_1of4<2>" "Out1_1of4<1>" "Out1_1of4<0>" "Out1_1of4<7>" "Out1_1of4<6>" "Out1_1of4<5>" "Out1_1of4<4>" "Out1_1of4<11>" "Out1_1of4<10>" "Out1_1of4<9>" "Out1_1of4<8>" "Out1_1of4<15>" "Out1_1of4<14>" "Out1_1of4<13>" "Out1_1of4<12>" "Out2_1of4<3>" "Out2_1of4<2>" "Out2_1of4<1>" "Out2_1of4<0>" "Out2_1of4<7>" "Out2_1of4<6>" "Out2_1of4<5>" "Out2_1of4<4>" "Out2_1of4<11>" "Out2_1of4<10>" "Out2_1of4<9>" "Out2_1of4<8>" "Out2_1of4<15>" "Out2_1of4<14>" "Out2_1of4<13>" "Out2_1of4<12>") ("Ack<7>" "Ack<6>" "Ack<5>" "Ack<4>" "Ack<3>" "Ack<2>" "Ack<1>" "Ack<0>" "In_4of16<3>" "In_4of16<2>" "In_4of16<1>" "In_4of16<0>" "In_4of16<7>" "In_4of16<6>" "In_4of16<5>" "In_4of16<4>" "In_4of16<11>" "In_4of16<10>" "In_4of16<9>" "In_4of16<8>" "In_4of16<15>" "In_4of16<14>" "In_4of16<13>" "In_4of16<12>" "In2_4of16<3>" "In2_4of16<2>" "In2_4of16<1>" "In2_4of16<0>" "In2_4of16<7>" "In2_4of16<6>" "In2_4of16<5>" "In2_4of16<4>" "In2_4of16<11>" "In2_4of16<10>" "In2_4of16<9>" "In2_4of16<8>" "In2_4of16<15>" "In2_4of16<14>" "In2_4of16<13>" "In2_4of16<12>" "In_Ack<7>" "In_Ack<6>" "In_Ack<5>" "In_Ack<4>" "In_Ack<3>" "In_Ack<2>" "In_Ack<1>" "In_Ack<0>" "Out1_1of4<3>" "Out1_1of4<2>" "Out1_1of4<1>" "Out1_1of4<0>" "Out1_1of4<7>" "Out1_1of4<6>" "Out1_1of4<5>" "Out1_1of4<4>" "Out1_1of4<11>" "Out1_1of4<10>" "Out1_1of4<9>" "Out1_1of4<8>" "Out1_1of4<15>" "Out1_1of4<14>" "Out1_1of4<13>" "Out1_1of4<12>" "Out2_1of4<3>" "Out2_1of4<2>" "Out2_1of4<1>" "Out2_1of4<0>" "Out2_1of4<7>" "Out2_1of4<6>" "Out2_1of4<5>" "Out2_1of4<4>" "Out2_1of4<11>" "Out2_1of4<10>" "Out2_1of4<9>" "Out2_1of4<8>" "Out2_1of4<15>" "Out2_1of4<14>" "Out2_1of4<13>" "Out2_1of4<12>"))
"16nm.6T_1of4Merge4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_4of16Merge.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>") ("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>"))
"16nm.Compare22_DR.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("Hit" "Miss" "Valid" "a0<21>" "a0<20>" "a0<19>" "a0<18>" "a0<17>" "a0<16>" "a0<15>" "a0<14>" "a0<13>" "a0<12>" "a0<11>" "a0<10>" "a0<9>" "a0<8>" "a0<7>" "a0<6>" "a0<5>" "a0<4>" "a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<21>" "a1<20>" "a1<19>" "a1<18>" "a1<17>" "a1<16>" "a1<15>" "a1<14>" "a1<13>" "a1<12>" "a1<11>" "a1<10>" "a1<9>" "a1<8>" "a1<7>" "a1<6>" "a1<5>" "a1<4>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<21>" "b0<20>" "b0<19>" "b0<18>" "b0<17>" "b0<16>" "b0<15>" "b0<14>" "b0<13>" "b0<12>" "b0<11>" "b0<10>" "b0<9>" "b0<8>" "b0<7>" "b0<6>" "b0<5>" "b0<4>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<21>" "b1<20>" "b1<19>" "b1<18>" "b1<17>" "b1<16>" "b1<15>" "b1<14>" "b1<13>" "b1<12>" "b1<11>" "b1<10>" "b1<9>" "b1<8>" "b1<7>" "b1<6>" "b1<5>" "b1<4>" "b1<3>" "b1<2>" "b1<1>" "b1<0>") ("Hit" "Miss" "Valid" "a0<21>" "a0<20>" "a0<19>" "a0<18>" "a0<17>" "a0<16>" "a0<15>" "a0<14>" "a0<13>" "a0<12>" "a0<11>" "a0<10>" "a0<9>" "a0<8>" "a0<7>" "a0<6>" "a0<5>" "a0<4>" "a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<21>" "a1<20>" "a1<19>" "a1<18>" "a1<17>" "a1<16>" "a1<15>" "a1<14>" "a1<13>" "a1<12>" "a1<11>" "a1<10>" "a1<9>" "a1<8>" "a1<7>" "a1<6>" "a1<5>" "a1<4>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<21>" "b0<20>" "b0<19>" "b0<18>" "b0<17>" "b0<16>" "b0<15>" "b0<14>" "b0<13>" "b0<12>" "b0<11>" "b0<10>" "b0<9>" "b0<8>" "b0<7>" "b0<6>" "b0<5>" "b0<4>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<21>" "b1<20>" "b1<19>" "b1<18>" "b1<17>" "b1<16>" "b1<15>" "b1<14>" "b1<13>" "b1<12>" "b1<11>" "b1<10>" "b1<9>" "b1<8>" "b1<7>" "b1<6>" "b1<5>" "b1<4>" "b1<3>" "b1<2>" "b1<1>" "b1<0>"))
"16nm.Decode_2to4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_AddrCtrl_aValid.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"ATSim.nand14_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.TH33~.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A" "B" "C" "Y") ("A" "B" "C" "Y"))
"16nm.Demux_3e1of4.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "Valid<1>" "Valid<0>") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "Valid<1>" "Valid<0>"))
"16nm.Compare_DR.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("a0" "a1" "b0" "b1" "v" "y0" "y1") ("a0" "a1" "b0" "b1" "v" "y0" "y1"))
"16nm.or2_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of4Latch.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A" "B0" "B1") ("A" "B0" "B1"))
"ATSim.nand9_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_DATA.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("Ack" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "AckThruBot" "AckThruTop" "RAck<1>" "RAck<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>") ("Ack" "AckThruBot" "AckThruTop" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RAck<1>" "RAck<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>"))
"16nm.6T_8of32Split4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.TH33.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A" "B" "C" "Y") ("A" "B" "C" "Y"))
"16nm.TH22~.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.nor_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of2Merge.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_DEMUX.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "Ack") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "Ack" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>"))
"16nm.6T_SetRead.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>" "~R0" "~R1") ("Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>" "~R0" "~R1"))
"16nm.10T_32x32.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("JR<31>" "JR<30>" "JR<29>" "JR<28>" "JR<27>" "JR<26>" "JR<25>" "JR<24>" "JR<23>" "JR<22>" "JR<21>" "JR<20>" "JR<19>" "JR<18>" "JR<17>" "JR<16>" "JR<15>" "JR<14>" "JR<13>" "JR<12>" "JR<11>" "JR<10>" "JR<9>" "JR<8>" "JR<7>" "JR<6>" "JR<5>" "JR<4>" "JR<3>" "JR<2>" "JR<1>" "JR<0>" "JW<31>" "JW<30>" "JW<29>" "JW<28>" "JW<27>" "JW<26>" "JW<25>" "JW<24>" "JW<23>" "JW<22>" "JW<21>" "JW<20>" "JW<19>" "JW<18>" "JW<17>" "JW<16>" "JW<15>" "JW<14>" "JW<13>" "JW<12>" "JW<11>" "JW<10>" "JW<9>" "JW<8>" "JW<7>" "JW<6>" "JW<5>" "JW<4>" "JW<3>" "JW<2>" "JW<1>" "JW<0>" "~R0<31>" "~R0<30>" "~R0<29>" "~R0<28>" "~R0<27>" "~R0<26>" "~R0<25>" "~R0<24>" "~R0<23>" "~R0<22>" "~R0<21>" "~R0<20>" "~R0<19>" "~R0<18>" "~R0<17>" "~R0<16>" "~R0<15>" "~R0<14>" "~R0<13>" "~R0<12>" "~R0<11>" "~R0<10>" "~R0<9>" "~R0<8>" "~R0<7>" "~R0<6>" "~R0<5>" "~R0<4>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<31>" "~R1<30>" "~R1<29>" "~R1<28>" "~R1<27>" "~R1<26>" "~R1<25>" "~R1<24>" "~R1<23>" "~R1<22>" "~R1<21>" "~R1<20>" "~R1<19>" "~R1<18>" "~R1<17>" "~R1<16>" "~R1<15>" "~R1<14>" "~R1<13>" "~R1<12>" "~R1<11>" "~R1<10>" "~R1<9>" "~R1<8>" "~R1<7>" "~R1<6>" "~R1<5>" "~R1<4>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "~W0<31>" "~W0<30>" "~W0<29>" "~W0<28>" "~W0<27>" "~W0<26>" "~W0<25>" "~W0<24>" "~W0<23>" "~W0<22>" "~W0<21>" "~W0<20>" "~W0<19>" "~W0<18>" "~W0<17>" "~W0<16>" "~W0<15>" "~W0<14>" "~W0<13>" "~W0<12>" "~W0<11>" "~W0<10>" "~W0<9>" "~W0<8>" "~W0<7>" "~W0<6>" "~W0<5>" "~W0<4>" "~W0<3>" "~W0<2>" "~W0<1>" "~W0<0>" "~W1<31>" "~W1<30>" "~W1<29>" "~W1<28>" "~W1<27>" "~W1<26>" "~W1<25>" "~W1<24>" "~W1<23>" "~W1<22>" "~W1<21>" "~W1<20>" "~W1<19>" "~W1<18>" "~W1<17>" "~W1<16>" "~W1<15>" "~W1<14>" "~W1<13>" "~W1<12>" "~W1<11>" "~W1<10>" "~W1<9>" "~W1<8>" "~W1<7>" "~W1<6>" "~W1<5>" "~W1<4>" "~W1<3>" "~W1<2>" "~W1<1>" "~W1<0>") ("JR<31>" "JR<30>" "JR<29>" "JR<28>" "JR<27>" "JR<26>" "JR<25>" "JR<24>" "JR<23>" "JR<22>" "JR<21>" "JR<20>" "JR<19>" "JR<18>" "JR<17>" "JR<16>" "JR<15>" "JR<14>" "JR<13>" "JR<12>" "JR<11>" "JR<10>" "JR<9>" "JR<8>" "JR<7>" "JR<6>" "JR<5>" "JR<4>" "JR<3>" "JR<2>" "JR<1>" "JR<0>" "JW<31>" "JW<30>" "JW<29>" "JW<28>" "JW<27>" "JW<26>" "JW<25>" "JW<24>" "JW<23>" "JW<22>" "JW<21>" "JW<20>" "JW<19>" "JW<18>" "JW<17>" "JW<16>" "JW<15>" "JW<14>" "JW<13>" "JW<12>" "JW<11>" "JW<10>" "JW<9>" "JW<8>" "JW<7>" "JW<6>" "JW<5>" "JW<4>" "JW<3>" "JW<2>" "JW<1>" "JW<0>" "~R0<31>" "~R0<30>" "~R0<29>" "~R0<28>" "~R0<27>" "~R0<26>" "~R0<25>" "~R0<24>" "~R0<23>" "~R0<22>" "~R0<21>" "~R0<20>" "~R0<19>" "~R0<18>" "~R0<17>" "~R0<16>" "~R0<15>" "~R0<14>" "~R0<13>" "~R0<12>" "~R0<11>" "~R0<10>" "~R0<9>" "~R0<8>" "~R0<7>" "~R0<6>" "~R0<5>" "~R0<4>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<31>" "~R1<30>" "~R1<29>" "~R1<28>" "~R1<27>" "~R1<26>" "~R1<25>" "~R1<24>" "~R1<23>" "~R1<22>" "~R1<21>" "~R1<20>" "~R1<19>" "~R1<18>" "~R1<17>" "~R1<16>" "~R1<15>" "~R1<14>" "~R1<13>" "~R1<12>" "~R1<11>" "~R1<10>" "~R1<9>" "~R1<8>" "~R1<7>" "~R1<6>" "~R1<5>" "~R1<4>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "~W0<31>" "~W0<30>" "~W0<29>" "~W0<28>" "~W0<27>" "~W0<26>" "~W0<25>" "~W0<24>" "~W0<23>" "~W0<22>" "~W0<21>" "~W0<20>" "~W0<19>" "~W0<18>" "~W0<17>" "~W0<16>" "~W0<15>" "~W0<14>" "~W0<13>" "~W0<12>" "~W0<11>" "~W0<10>" "~W0<9>" "~W0<8>" "~W0<7>" "~W0<6>" "~W0<5>" "~W0<4>" "~W0<3>" "~W0<2>" "~W0<1>" "~W0<0>" "~W1<31>" "~W1<30>" "~W1<29>" "~W1<28>" "~W1<27>" "~W1<26>" "~W1<25>" "~W1<24>" "~W1<23>" "~W1<22>" "~W1<21>" "~W1<20>" "~W1<19>" "~W1<18>" "~W1<17>" "~W1<16>" "~W1<15>" "~W1<14>" "~W1<13>" "~W1<12>" "~W1<11>" "~W1<10>" "~W1<9>" "~W1<8>" "~W1<7>" "~W1<6>" "~W1<5>" "~W1<4>" "~W1<3>" "~W1<2>" "~W1<1>" "~W1<0>"))
"ATSim.nand5_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.or4_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.Valid_DR.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("a0" "a1" "b0" "b1" "v") ("a0" "a1" "b0" "b1" "v"))
"16nm.nor4_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of2Latch.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("ack" "in<1>" "in<0>" "nina" "out<1>" "out<0>") ("ack" "in<1>" "in<0>" "nina" "out<1>" "out<0>"))
"16nm.inv_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_RPrecharge.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of2Split4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.and_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_8K_MultiBank.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.nand_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_CompDetect.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.nand4_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"ATSim.Simple_tag_read_ctrl2.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_32x4.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "W0" "W1" "SM0" "SM1") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "SM0" "SM1" "W0" "W1"))
"16nm.6T_4of16Merge4.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>" "Ack<3>" "Ack<2>" "Ack<1>" "Ack<0>" "Csel" "D1_1of4<3>" "D1_1of4<2>" "D1_1of4<1>" "D1_1of4<0>" "D2_1of4<3>" "D2_1of4<2>" "D2_1of4<1>" "D2_1of4<0>" "D3_1of4<3>" "D3_1of4<2>" "D3_1of4<1>" "D3_1of4<0>" "D4_1of4<3>" "D4_1of4<2>" "D4_1of4<1>" "D4_1of4<0>" "D_Ack<3>" "D_Ack<2>" "D_Ack<1>" "D_Ack<0>" "Dsel" "Out1_1of4<3>" "Out1_1of4<2>" "Out1_1of4<1>" "Out1_1of4<0>" "Out2_1of4<3>" "Out2_1of4<2>" "Out2_1of4<1>" "Out2_1of4<0>" "Out3_1of4<3>" "Out3_1of4<2>" "Out3_1of4<1>" "Out3_1of4<0>" "Out4_1of4<3>" "Out4_1of4<2>" "Out4_1of4<1>" "Out4_1of4<0>") ("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Ack<3>" "Ack<2>" "Ack<1>" "Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>" "Csel" "D1_1of4<3>" "D1_1of4<2>" "D1_1of4<1>" "D1_1of4<0>" "D2_1of4<3>" "D2_1of4<2>" "D2_1of4<1>" "D2_1of4<0>" "D3_1of4<3>" "D3_1of4<2>" "D3_1of4<1>" "D3_1of4<0>" "D4_1of4<3>" "D4_1of4<2>" "D4_1of4<1>" "D4_1of4<0>" "D_Ack<3>" "D_Ack<2>" "D_Ack<1>" "D_Ack<0>" "Dsel" "Out1_1of4<3>" "Out1_1of4<2>" "Out1_1of4<1>" "Out1_1of4<0>" "Out2_1of4<3>" "Out2_1of4<2>" "Out2_1of4<1>" "Out2_1of4<0>" "Out3_1of4<3>" "Out3_1of4<2>" "Out3_1of4<1>" "Out3_1of4<0>" "Out4_1of4<3>" "Out4_1of4<2>" "Out4_1of4<1>" "Out4_1of4<0>"))
"16nm.Demux_2e1of4.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "EnOut") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "EnOut"))
"16nm.Encode_4to2.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.or32_1x.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_32x_CTRL.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("B0" "B1" "S" "W0" "W1") ("B0" "B1" "S" "W0" "W1"))
"16nm.10T_RPrecharge.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_AddressSplit4.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_AddressMerge.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_1of4Merge.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.DR_encoder.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.6T_4x.schematic.16nm_Tests.DCache_Test.config.path.termorder" (("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1") ("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.TH44.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
"16nm.and3.schematic.16nm_Tests.DCache_Test.config.path.termorder" nil
