Classic Timing Analyzer report for Projeto_BCD
Wed Oct 31 20:42:27 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.187 ns   ; B[2] ; LedUnidade[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To            ;
+-------+-------------------+-----------------+------+---------------+
; N/A   ; None              ; 11.187 ns       ; B[2] ; LedUnidade[4] ;
; N/A   ; None              ; 11.043 ns       ; B[2] ; LedUnidade[1] ;
; N/A   ; None              ; 11.009 ns       ; A[0] ; LedUnidade[4] ;
; N/A   ; None              ; 10.965 ns       ; A[1] ; LedUnidade[4] ;
; N/A   ; None              ; 10.844 ns       ; B[1] ; LedUnidade[4] ;
; N/A   ; None              ; 10.821 ns       ; A[1] ; LedUnidade[1] ;
; N/A   ; None              ; 10.816 ns       ; B[0] ; LedUnidade[4] ;
; N/A   ; None              ; 10.706 ns       ; A[0] ; LedUnidade[1] ;
; N/A   ; None              ; 10.564 ns       ; A[2] ; LedUnidade[4] ;
; N/A   ; None              ; 10.554 ns       ; B[1] ; LedUnidade[1] ;
; N/A   ; None              ; 10.526 ns       ; B[0] ; LedUnidade[1] ;
; N/A   ; None              ; 10.420 ns       ; A[2] ; LedUnidade[1] ;
; N/A   ; None              ; 10.001 ns       ; A[3] ; LedUnidade[4] ;
; N/A   ; None              ; 9.926 ns        ; B[3] ; LedUnidade[4] ;
; N/A   ; None              ; 9.857 ns        ; A[3] ; LedUnidade[1] ;
; N/A   ; None              ; 9.782 ns        ; B[3] ; LedUnidade[1] ;
; N/A   ; None              ; 9.645 ns        ; B[2] ; LedUnidade[6] ;
; N/A   ; None              ; 9.517 ns        ; B[2] ; LedUnidade[0] ;
; N/A   ; None              ; 9.448 ns        ; B[2] ; LedUnidade[5] ;
; N/A   ; None              ; 9.423 ns        ; A[1] ; LedUnidade[6] ;
; N/A   ; None              ; 9.414 ns        ; B[2] ; LedDezena[6]  ;
; N/A   ; None              ; 9.399 ns        ; B[2] ; LedDezena[1]  ;
; N/A   ; None              ; 9.366 ns        ; A[0] ; LedDezena[6]  ;
; N/A   ; None              ; 9.363 ns        ; B[2] ; LedDezena[3]  ;
; N/A   ; None              ; 9.353 ns        ; B[2] ; LedDezena[2]  ;
; N/A   ; None              ; 9.351 ns        ; A[0] ; LedDezena[1]  ;
; N/A   ; None              ; 9.315 ns        ; A[0] ; LedDezena[3]  ;
; N/A   ; None              ; 9.312 ns        ; A[0] ; LedUnidade[0] ;
; N/A   ; None              ; 9.305 ns        ; A[0] ; LedDezena[2]  ;
; N/A   ; None              ; 9.302 ns        ; A[0] ; LedUnidade[6] ;
; N/A   ; None              ; 9.295 ns        ; A[1] ; LedUnidade[0] ;
; N/A   ; None              ; 9.226 ns        ; A[1] ; LedUnidade[5] ;
; N/A   ; None              ; 9.221 ns        ; B[2] ; LedUnidade[3] ;
; N/A   ; None              ; 9.201 ns        ; B[1] ; LedDezena[6]  ;
; N/A   ; None              ; 9.192 ns        ; B[2] ; LedUnidade[2] ;
; N/A   ; None              ; 9.192 ns        ; A[1] ; LedDezena[6]  ;
; N/A   ; None              ; 9.186 ns        ; B[1] ; LedDezena[1]  ;
; N/A   ; None              ; 9.177 ns        ; A[1] ; LedDezena[1]  ;
; N/A   ; None              ; 9.173 ns        ; B[0] ; LedDezena[6]  ;
; N/A   ; None              ; 9.158 ns        ; B[0] ; LedDezena[1]  ;
; N/A   ; None              ; 9.156 ns        ; B[1] ; LedUnidade[6] ;
; N/A   ; None              ; 9.150 ns        ; B[1] ; LedDezena[3]  ;
; N/A   ; None              ; 9.147 ns        ; B[1] ; LedUnidade[0] ;
; N/A   ; None              ; 9.141 ns        ; A[1] ; LedDezena[3]  ;
; N/A   ; None              ; 9.140 ns        ; B[1] ; LedDezena[2]  ;
; N/A   ; None              ; 9.131 ns        ; A[1] ; LedDezena[2]  ;
; N/A   ; None              ; 9.128 ns        ; B[0] ; LedUnidade[6] ;
; N/A   ; None              ; 9.122 ns        ; B[0] ; LedDezena[3]  ;
; N/A   ; None              ; 9.119 ns        ; B[0] ; LedUnidade[0] ;
; N/A   ; None              ; 9.112 ns        ; B[0] ; LedDezena[2]  ;
; N/A   ; None              ; 9.107 ns        ; A[0] ; LedUnidade[5] ;
; N/A   ; None              ; 9.045 ns        ; A[0] ; LedUnidade[3] ;
; N/A   ; None              ; 9.022 ns        ; A[2] ; LedUnidade[6] ;
; N/A   ; None              ; 8.999 ns        ; A[1] ; LedUnidade[3] ;
; N/A   ; None              ; 8.970 ns        ; A[1] ; LedUnidade[2] ;
; N/A   ; None              ; 8.959 ns        ; B[1] ; LedUnidade[5] ;
; N/A   ; None              ; 8.931 ns        ; B[0] ; LedUnidade[5] ;
; N/A   ; None              ; 8.894 ns        ; A[2] ; LedUnidade[0] ;
; N/A   ; None              ; 8.880 ns        ; B[1] ; LedUnidade[3] ;
; N/A   ; None              ; 8.857 ns        ; A[0] ; LedUnidade[2] ;
; N/A   ; None              ; 8.852 ns        ; B[0] ; LedUnidade[3] ;
; N/A   ; None              ; 8.825 ns        ; A[2] ; LedUnidade[5] ;
; N/A   ; None              ; 8.791 ns        ; A[2] ; LedDezena[6]  ;
; N/A   ; None              ; 8.776 ns        ; A[2] ; LedDezena[1]  ;
; N/A   ; None              ; 8.740 ns        ; A[2] ; LedDezena[3]  ;
; N/A   ; None              ; 8.730 ns        ; A[2] ; LedDezena[2]  ;
; N/A   ; None              ; 8.703 ns        ; B[1] ; LedUnidade[2] ;
; N/A   ; None              ; 8.675 ns        ; B[0] ; LedUnidade[2] ;
; N/A   ; None              ; 8.598 ns        ; A[2] ; LedUnidade[3] ;
; N/A   ; None              ; 8.569 ns        ; A[2] ; LedUnidade[2] ;
; N/A   ; None              ; 8.459 ns        ; A[3] ; LedUnidade[6] ;
; N/A   ; None              ; 8.384 ns        ; B[3] ; LedUnidade[6] ;
; N/A   ; None              ; 8.331 ns        ; A[3] ; LedUnidade[0] ;
; N/A   ; None              ; 8.262 ns        ; A[3] ; LedUnidade[5] ;
; N/A   ; None              ; 8.256 ns        ; B[3] ; LedUnidade[0] ;
; N/A   ; None              ; 8.228 ns        ; A[3] ; LedDezena[6]  ;
; N/A   ; None              ; 8.213 ns        ; A[3] ; LedDezena[1]  ;
; N/A   ; None              ; 8.187 ns        ; B[3] ; LedUnidade[5] ;
; N/A   ; None              ; 8.177 ns        ; A[3] ; LedDezena[3]  ;
; N/A   ; None              ; 8.167 ns        ; A[3] ; LedDezena[2]  ;
; N/A   ; None              ; 8.153 ns        ; B[3] ; LedDezena[6]  ;
; N/A   ; None              ; 8.138 ns        ; B[3] ; LedDezena[1]  ;
; N/A   ; None              ; 8.102 ns        ; B[3] ; LedDezena[3]  ;
; N/A   ; None              ; 8.092 ns        ; B[3] ; LedDezena[2]  ;
; N/A   ; None              ; 8.035 ns        ; A[3] ; LedUnidade[3] ;
; N/A   ; None              ; 8.006 ns        ; A[3] ; LedUnidade[2] ;
; N/A   ; None              ; 7.960 ns        ; B[3] ; LedUnidade[3] ;
; N/A   ; None              ; 7.931 ns        ; B[3] ; LedUnidade[2] ;
+-------+-------------------+-----------------+------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 31 20:42:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto_BCD -c Projeto_BCD --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "B[2]" to destination pin "LedUnidade[4]" is 11.187 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 4; PIN Node = 'B[2]'
    Info: 2: + IC(4.601 ns) + CELL(0.053 ns) = 5.463 ns; Loc. = LCCOMB_X22_Y1_N16; Fanout = 1; COMB Node = 'Somador_BCD_2Dig:inst|SumBitBit:inst3|inst6~0'
    Info: 3: + IC(0.262 ns) + CELL(0.366 ns) = 6.091 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 8; COMB Node = 'Somador_BCD_2Dig:inst|SumBitBit:inst2|inst6~0'
    Info: 4: + IC(0.242 ns) + CELL(0.225 ns) = 6.558 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 1; COMB Node = 'display_bcd:inst1|led_c:inst2|inst'
    Info: 5: + IC(2.621 ns) + CELL(2.008 ns) = 11.187 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'LedUnidade[4]'
    Info: Total cell delay = 3.461 ns ( 30.94 % )
    Info: Total interconnect delay = 7.726 ns ( 69.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Wed Oct 31 20:42:27 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


