--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml lab2.twx lab2.ncd -o lab2.twr lab2.pcf -ucf ok.ucf

Design file:              lab2.ncd
Physical constraint file: lab2.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18061 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.698ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_39 (SLICE_X76Y77.A5), 379 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.542 - 0.587)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/D to XLXI_21/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F8
    SLICE_X77Y69.A3      net (fanout=1)        0.354   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
    SLICE_X77Y69.A       Tilo                  0.043   Data_in<15>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1511
    SLICE_X77Y69.B5      net (fanout=1)        0.149   XLXN_96<15>
    SLICE_X77Y69.B       Tilo                  0.043   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X77Y73.C6      net (fanout=2)        0.295   Data_in<15>
    SLICE_X77Y73.CMUX    Tilo                  0.244   Addr_out<15>
                                                       XLXI_3/MUX1_DispData/Mmux_o_36
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X81Y73.A4      net (fanout=12)       0.832   Disp_num<15>
    SLICE_X81Y73.A       Tilo                  0.043   Addr_out<12>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_6
    SLICE_X80Y74.A3      net (fanout=2)        0.473   XLXI_21/XLXI_3/HTS4/MSEG/XLXN_26
    SLICE_X80Y74.A       Tilo                  0.043   Addr_out<26>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_47
    SLICE_X76Y77.C4      net (fanout=1)        0.517   XLXI_21/XLXN_1<39>
    SLICE_X76Y77.CMUX    Tilo                  0.138   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_4/Mmux_o331
    SLICE_X76Y77.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<39>
    SLICE_X76Y77.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_1/buffer_39_rstpot
                                                       XLXI_21/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.490ns logic, 2.779ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.542 - 0.587)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/C to XLXI_21/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F8
    SLICE_X77Y69.A3      net (fanout=1)        0.354   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
    SLICE_X77Y69.A       Tilo                  0.043   Data_in<15>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1511
    SLICE_X77Y69.B5      net (fanout=1)        0.149   XLXN_96<15>
    SLICE_X77Y69.B       Tilo                  0.043   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X77Y73.C6      net (fanout=2)        0.295   Data_in<15>
    SLICE_X77Y73.CMUX    Tilo                  0.244   Addr_out<15>
                                                       XLXI_3/MUX1_DispData/Mmux_o_36
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X81Y73.A4      net (fanout=12)       0.832   Disp_num<15>
    SLICE_X81Y73.A       Tilo                  0.043   Addr_out<12>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_6
    SLICE_X80Y74.A3      net (fanout=2)        0.473   XLXI_21/XLXI_3/HTS4/MSEG/XLXN_26
    SLICE_X80Y74.A       Tilo                  0.043   Addr_out<26>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_47
    SLICE_X76Y77.C4      net (fanout=1)        0.517   XLXI_21/XLXN_1<39>
    SLICE_X76Y77.CMUX    Tilo                  0.138   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_4/Mmux_o331
    SLICE_X76Y77.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<39>
    SLICE_X76Y77.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_1/buffer_39_rstpot
                                                       XLXI_21/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.478ns logic, 2.779ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/B (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.542 - 0.587)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/B to XLXI_21/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.BMUX    Tshcko                0.932   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F7.A
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram64/F8
    SLICE_X77Y69.A3      net (fanout=1)        0.354   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N132
    SLICE_X77Y69.A       Tilo                  0.043   Data_in<15>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1511
    SLICE_X77Y69.B5      net (fanout=1)        0.149   XLXN_96<15>
    SLICE_X77Y69.B       Tilo                  0.043   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X77Y73.C6      net (fanout=2)        0.295   Data_in<15>
    SLICE_X77Y73.CMUX    Tilo                  0.244   Addr_out<15>
                                                       XLXI_3/MUX1_DispData/Mmux_o_36
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X81Y73.A4      net (fanout=12)       0.832   Disp_num<15>
    SLICE_X81Y73.A       Tilo                  0.043   Addr_out<12>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_6
    SLICE_X80Y74.A3      net (fanout=2)        0.473   XLXI_21/XLXI_3/HTS4/MSEG/XLXN_26
    SLICE_X80Y74.A       Tilo                  0.043   Addr_out<26>
                                                       XLXI_21/XLXI_3/HTS4/MSEG/XLXI_47
    SLICE_X76Y77.C4      net (fanout=1)        0.517   XLXI_21/XLXN_1<39>
    SLICE_X76Y77.CMUX    Tilo                  0.138   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_4/Mmux_o331
    SLICE_X76Y77.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<39>
    SLICE_X76Y77.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<7>
                                                       XLXI_21/XLXI_1/buffer_39_rstpot
                                                       XLXI_21/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (1.465ns logic, 2.779ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_37 (SLICE_X83Y75.A5), 180 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (1.027 - 1.152)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/D to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N188
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/F8
    SLICE_X23Y70.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N188
    SLICE_X23Y70.C       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y70.D4      net (fanout=1)        0.236   XLXN_96<22>
    SLICE_X23Y70.D       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X32Y70.C5      net (fanout=2)        0.417   Data_in<22>
    SLICE_X32Y70.CMUX    Tilo                  0.244   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X83Y75.C5      net (fanout=12)       1.607   Disp_num<22>
    SLICE_X83Y75.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X83Y75.A5      net (fanout=1)        0.148   XLXI_21/XLXN_12<37>
    SLICE_X83Y75.CLK     Tas                   0.009   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (1.433ns logic, 2.728ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (1.027 - 1.152)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/C to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N188
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram92/F8
    SLICE_X23Y70.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N188
    SLICE_X23Y70.C       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y70.D4      net (fanout=1)        0.236   XLXN_96<22>
    SLICE_X23Y70.D       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X32Y70.C5      net (fanout=2)        0.417   Data_in<22>
    SLICE_X32Y70.CMUX    Tilo                  0.244   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X83Y75.C5      net (fanout=12)       1.607   Disp_num<22>
    SLICE_X83Y75.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X83Y75.A5      net (fanout=1)        0.148   XLXI_21/XLXN_12<37>
    SLICE_X83Y75.CLK     Tas                   0.009   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.421ns logic, 2.728ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram89/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.027 - 1.150)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram89/D to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y71.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N182
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram89/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram89/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram89/F8
    SLICE_X23Y70.C6      net (fanout=1)        0.305   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N182
    SLICE_X23Y70.C       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y70.D4      net (fanout=1)        0.236   XLXN_96<22>
    SLICE_X23Y70.D       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X32Y70.C5      net (fanout=2)        0.417   Data_in<22>
    SLICE_X32Y70.CMUX    Tilo                  0.244   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X83Y75.C5      net (fanout=12)       1.607   Disp_num<22>
    SLICE_X83Y75.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X83Y75.A5      net (fanout=1)        0.148   XLXI_21/XLXN_12<37>
    SLICE_X83Y75.CLK     Tas                   0.009   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.433ns logic, 2.713ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_11 (SLICE_X81Y70.B5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.122ns (1.032 - 1.154)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/D to XLXI_21/XLXI_1/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F8
    SLICE_X23Y68.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
    SLICE_X23Y68.C       Tilo                  0.043   Data_in<21>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX21111
    SLICE_X23Y68.D4      net (fanout=1)        0.236   XLXN_96<21>
    SLICE_X23Y68.D       Tilo                  0.043   Data_in<21>
                                                       XLXI_23/Mmux_Cpu_data4bus141
    SLICE_X33Y70.C5      net (fanout=2)        0.504   Data_in<21>
    SLICE_X33Y70.CMUX    Tilo                  0.244   Addr_out<21>
                                                       XLXI_3/MUX1_DispData/Mmux_o_313
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X81Y70.C5      net (fanout=11)       1.431   Disp_num<21>
    SLICE_X81Y70.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_4/Mmux_o31
    SLICE_X81Y70.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<11>
    SLICE_X81Y70.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_1/buffer_11_rstpot
                                                       XLXI_21/XLXI_1/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (1.434ns logic, 2.640ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.122ns (1.032 - 1.154)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/C to XLXI_21/XLXI_1/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F8
    SLICE_X23Y68.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
    SLICE_X23Y68.C       Tilo                  0.043   Data_in<21>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX21111
    SLICE_X23Y68.D4      net (fanout=1)        0.236   XLXN_96<21>
    SLICE_X23Y68.D       Tilo                  0.043   Data_in<21>
                                                       XLXI_23/Mmux_Cpu_data4bus141
    SLICE_X33Y70.C5      net (fanout=2)        0.504   Data_in<21>
    SLICE_X33Y70.CMUX    Tilo                  0.244   Addr_out<21>
                                                       XLXI_3/MUX1_DispData/Mmux_o_313
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X81Y70.C5      net (fanout=11)       1.431   Disp_num<21>
    SLICE_X81Y70.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_4/Mmux_o31
    SLICE_X81Y70.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<11>
    SLICE_X81Y70.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_1/buffer_11_rstpot
                                                       XLXI_21/XLXI_1/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.422ns logic, 2.640ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/B (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.122ns (1.032 - 1.154)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/B to XLXI_21/XLXI_1/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.BMUX    Tshcko                0.932   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F7.A
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram87/F8
    SLICE_X23Y68.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N178
    SLICE_X23Y68.C       Tilo                  0.043   Data_in<21>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX21111
    SLICE_X23Y68.D4      net (fanout=1)        0.236   XLXN_96<21>
    SLICE_X23Y68.D       Tilo                  0.043   Data_in<21>
                                                       XLXI_23/Mmux_Cpu_data4bus141
    SLICE_X33Y70.C5      net (fanout=2)        0.504   Data_in<21>
    SLICE_X33Y70.CMUX    Tilo                  0.244   Addr_out<21>
                                                       XLXI_3/MUX1_DispData/Mmux_o_313
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X81Y70.C5      net (fanout=11)       1.431   Disp_num<21>
    SLICE_X81Y70.CMUX    Tilo                  0.137   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_4/Mmux_o31
    SLICE_X81Y70.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<11>
    SLICE_X81Y70.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<11>
                                                       XLXI_21/XLXI_1/buffer_11_rstpot
                                                       XLXI_21/XLXI_1/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.409ns logic, 2.640ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_28 (SLICE_X48Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/buffer_29 (FF)
  Destination:          XLXI_21/XLXI_1/buffer_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/buffer_29 to XLXI_21/XLXI_1/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y79.CQ      Tcko                  0.100   XLXI_21/XLXI_1/buffer<29>
                                                       XLXI_21/XLXI_1/buffer_29
    SLICE_X48Y79.B6      net (fanout=2)        0.066   XLXI_21/XLXI_1/buffer<29>
    SLICE_X48Y79.CLK     Tah         (-Th)     0.032   XLXI_21/XLXI_1/buffer<28>
                                                       XLXI_21/XLXI_1/buffer_28_rstpot
                                                       XLXI_21/XLXI_1/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.068ns logic, 0.066ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_25 (SLICE_X46Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/buffer_26 (FF)
  Destination:          XLXI_21/XLXI_1/buffer_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.070 - 0.057)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/buffer_26 to XLXI_21/XLXI_1/buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y80.CQ      Tcko                  0.100   XLXI_21/XLXI_1/buffer<26>
                                                       XLXI_21/XLXI_1/buffer_26
    SLICE_X46Y81.B6      net (fanout=2)        0.104   XLXI_21/XLXI_1/buffer<26>
    SLICE_X46Y81.CLK     Tah         (-Th)     0.059   XLXI_21/XLXI_1/buffer<25>
                                                       XLXI_21/XLXI_1/buffer_25_rstpot
                                                       XLXI_21/XLXI_1/buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.041ns logic, 0.104ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/state_FSM_FFd1 (SLICE_X38Y76.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/shift_count_5 (FF)
  Destination:          XLXI_21/XLXI_1/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.314 - 0.288)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/shift_count_5 to XLXI_21/XLXI_1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.100   XLXI_21/XLXI_1/shift_count<5>
                                                       XLXI_21/XLXI_1/shift_count_5
    SLICE_X38Y76.B6      net (fanout=4)        0.129   XLXI_21/XLXI_1/shift_count<5>
    SLICE_X38Y76.CLK     Tah         (-Th)     0.059   XLXI_21/XLXI_1/state_FSM_FFd2
                                                       XLXI_21/XLXI_1/state_FSM_FFd1-In11
                                                       XLXI_21/XLXI_1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.041ns logic, 0.129ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N54/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram25/A/CLK
  Location pin: SLICE_X20Y59.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N54/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram25/A/CLK
  Location pin: SLICE_X20Y59.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N54/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram25/B/CLK
  Location pin: SLICE_X20Y59.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.200|    4.349|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18061 paths, 0 nets, and 2287 connections

Design statistics:
   Minimum period:   8.698ns{1}   (Maximum frequency: 114.969MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 03 12:13:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5124 MB



