

================================================================
== Vivado HLS Report for 'exp_core_32_20_54_s'
================================================================
* Date:           Sat Nov 30 20:58:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       12|       12| 0.120 us | 0.120 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i54 @_ssdm_op_Read.ap_auto.i54(i54 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_l_V = sext i54 %x_V_read to i73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302]   --->   Operation 15 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i54 %x_V_read to i18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 16 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_29 = call i5 @_ssdm_op_PartSelect.i5.i54.i32.i32(i54 %x_V_read, i32 34, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1305]   --->   Operation 17 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i54 %x_V_read to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 18 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_30 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %trunc_ln612, i15 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 19 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %x_V_read, i32 53)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 22 'xor' 'xor_ln1311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 23 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311_1 = xor i1 %tmp, %p_Result_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 24 'xor' 'xor_ln1311_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 25 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_2 = xor i1 %tmp, %p_Result_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 26 'xor' 'xor_ln1311_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 41)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 27 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_3 = xor i1 %tmp, %p_Result_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 28 'xor' 'xor_ln1311_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 29 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_4 = xor i1 %tmp, %p_Result_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 30 'xor' 'xor_ln1311_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 31 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_5 = xor i1 %tmp, %p_Result_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 32 'xor' 'xor_ln1311_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 44)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 33 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_6 = xor i1 %tmp, %p_Result_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 34 'xor' 'xor_ln1311_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 35 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_7 = xor i1 %tmp, %p_Result_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 36 'xor' 'xor_ln1311_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 46)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 37 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_8 = xor i1 %tmp, %p_Result_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 38 'xor' 'xor_ln1311_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 47)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 39 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_9 = xor i1 %tmp, %p_Result_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 40 'xor' 'xor_ln1311_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_s_89 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 48)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 41 'bitselect' 'p_Result_s_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_10 = xor i1 %tmp, %p_Result_s_89" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 42 'xor' 'xor_ln1311_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 43 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_11 = xor i1 %tmp, %p_Result_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 44 'xor' 'xor_ln1311_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 50)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 45 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_12 = xor i1 %tmp, %p_Result_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 46 'xor' 'xor_ln1311_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 51)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 47 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_13 = xor i1 %tmp, %p_Result_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 48 'xor' 'xor_ln1311_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 52)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 49 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_14 = xor i1 %tmp, %p_Result_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 50 'xor' 'xor_ln1311_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 53)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_15 = xor i1 %tmp, %p_Result_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 52 'xor' 'xor_ln1311_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 54)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 53 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_16 = xor i1 %tmp, %p_Result_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 54 'xor' 'xor_ln1311_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 55 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_17 = xor i1 %tmp, %p_Result_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 56 'xor' 'xor_ln1311_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 56)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 57 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_18 = xor i1 %tmp, %p_Result_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 58 'xor' 'xor_ln1311_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i54.i32.i32(i54 %x_V_read, i32 31, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 59 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %x_V_read, i32 23, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1327]   --->   Operation 60 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_PartSelect.i5.i54.i32.i32(i54 %x_V_read, i32 18, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1329]   --->   Operation 61 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i3 @_ssdm_op_PartSelect.i3.i54.i32.i32(i54 %x_V_read, i32 15, i32 17)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1331]   --->   Operation 62 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i3 %tmp_V_2 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 63 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_V_ad = getelementptr [8 x i7]* @f_x_msb_4_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 64 'getelementptr' 'f_x_msb_4_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_ad, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 65 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i54 %x_V_read to i15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 66 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_msb_5_lsb_V = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln708, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 67 'bitconcatenate' 'x_msb_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_V = zext i16 %x_msb_5_lsb_V to i19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 68 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i3 %tmp_V_2 to i19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 69 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (5.58ns)   --->   "%r_V_36 = mul i19 %zext_ln1118, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 70 'mul' 'r_V_36' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_36, i32 13, i32 18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_V_36, i32 6, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %r_V_36, i32 3, i32 5)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 73 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 74 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 75 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 76 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln1314 = icmp eq i5 %p_Result_29, 15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 77 'icmp' 'icmp_ln1314' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (2.87ns)   --->   "%icmp_ln1314_1 = icmp ugt i49 %p_Result_30, -32434275503298" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 78 'icmp' 'icmp_ln1314_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%and_ln1314 = and i1 %icmp_ln1314_1, %icmp_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 79 'and' 'and_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%or_ln1314 = or i1 %xor_ln1311, %xor_ln1311_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 80 'or' 'or_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%or_ln1314_1 = or i1 %xor_ln1311_3, %xor_ln1311_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 81 'or' 'or_ln1314_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_2 = or i1 %or_ln1314_1, %xor_ln1311_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 82 'or' 'or_ln1314_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_3 = or i1 %or_ln1314_2, %or_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 83 'or' 'or_ln1314_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_4 = or i1 %xor_ln1311_5, %xor_ln1311_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 84 'or' 'or_ln1314_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%or_ln1314_5 = or i1 %xor_ln1311_8, %xor_ln1311_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 85 'or' 'or_ln1314_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_6 = or i1 %or_ln1314_5, %xor_ln1311_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 86 'or' 'or_ln1314_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_7 = or i1 %or_ln1314_6, %or_ln1314_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 87 'or' 'or_ln1314_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_8 = or i1 %or_ln1314_7, %or_ln1314_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 88 'or' 'or_ln1314_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%or_ln1314_9 = or i1 %xor_ln1311_10, %xor_ln1311_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 89 'or' 'or_ln1314_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%or_ln1314_10 = or i1 %xor_ln1311_13, %xor_ln1311_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 90 'or' 'or_ln1314_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_11 = or i1 %or_ln1314_10, %xor_ln1311_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 91 'or' 'or_ln1314_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_12 = or i1 %or_ln1314_11, %or_ln1314_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 92 'or' 'or_ln1314_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_13 = or i1 %xor_ln1311_15, %xor_ln1311_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 93 'or' 'or_ln1314_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%or_ln1314_14 = or i1 %xor_ln1311_18, %and_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 94 'or' 'or_ln1314_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_15 = or i1 %or_ln1314_14, %xor_ln1311_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 95 'or' 'or_ln1314_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_16 = or i1 %or_ln1314_15, %or_ln1314_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 96 'or' 'or_ln1314_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_17 = or i1 %or_ln1314_16, %or_ln1314_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 97 'or' 'or_ln1314_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.71>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%x_msb_4_5_lsb_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %trunc_ln703, i15 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 98 'bitconcatenate' 'x_msb_4_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_ad, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 99 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_32 = zext i6 %tmp_7 to i8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 100 'zext' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %f_x_msb_4_V to i8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 101 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.87ns)   --->   "%exp_x_msb_4_5_lsb_m_s = add i8 %p_Result_32, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 102 'add' 'exp_x_msb_4_5_lsb_m_s' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V = call i17 @_ssdm_op_BitConcatenate.i17.i8.i7.i2(i8 %exp_x_msb_4_5_lsb_m_s, i7 %tmp_s, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 103 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i17 %lhs_V to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 104 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i33 %x_msb_4_5_lsb_V to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 105 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.59ns)   --->   "%ret_V = add i34 %zext_ln703_2, %zext_ln728" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 106 'add' 'ret_V' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %ret_V, i32 2, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1393]   --->   Operation 107 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 108 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_33 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i3.i1(i32 %tmp_14, i3 %tmp_15, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 109 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_34 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1405]   --->   Operation 110 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_29 = zext i44 %p_Result_34 to i80" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 111 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i36 %p_Result_33 to i80" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 112 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [3/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 113 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 114 [2/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 114 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 115 [1/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 115 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%f_x_msb_3_4_lsb_s_V = call i31 @_ssdm_op_PartSelect.i31.i80.i32.i32(i80 %r_V_37, i32 49, i32 79)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1409]   --->   Operation 116 'partselect' 'f_x_msb_3_4_lsb_s_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 117 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 118 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 119 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_8 = zext i31 %f_x_msb_3_4_lsb_s_V to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 120 'zext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V = call i46 @_ssdm_op_BitConcatenate.i46.i5.i7.i32.i2(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 121 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i46 %rhs_V to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 122 'zext' 'zext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = call i42 @_ssdm_op_BitConcatenate.i42.i32.i3.i7(i32 %tmp_14, i3 %tmp_15, i7 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i42 %shl_ln to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 124 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_1 = add i47 %lhs_V_8, %zext_ln728_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 125 'add' 'add_ln731_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%add_ln731 = add i47 %zext_ln1192, %add_ln731_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 126 'add' 'add_ln731' <Predicate = true> <Delay = 4.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 127 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_35 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1425]   --->   Operation 128 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i5 %p_Result_35 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 129 'zext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 130 'zext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.91ns)   --->   "%ret_V_9 = add i9 %lhs_V_9, %rhs_V_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 131 'add' 'ret_V_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i46 %f_x_msb_2_V to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 132 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%exp_x_msb_3_4_lsb_m_s = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %add_ln731, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 133 'bitconcatenate' 'exp_x_msb_3_4_lsb_m_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_36 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V_9, i41 %trunc_ln612_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 134 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_31 = zext i50 %p_Result_36 to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 135 'zext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i48 %exp_x_msb_3_4_lsb_m_s to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 136 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (8.62ns)   --->   "%r_V_38 = mul i98 %zext_ln1118_2, %r_V_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 137 'mul' 'r_V_38' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_31 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 138 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/2] (8.62ns)   --->   "%r_V_38 = mul i98 %zext_ln1118_2, %r_V_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 139 'mul' 'r_V_38' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%f_x_msb_2_3_4_lsb_s_s = call i46 @_ssdm_op_PartSelect.i46.i98.i32.i32(i98 %r_V_38, i32 52, i32 97)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1432]   --->   Operation 140 'partselect' 'f_x_msb_2_3_4_lsb_s_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %p_Result_31 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 141 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 142 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 143 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.13>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i46 %f_x_msb_2_3_4_lsb_s_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 144 'zext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V_9, i41 %trunc_ln612_1, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 145 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i56 %rhs_V_9 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 146 'zext' 'zext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_10 = add i57 %lhs_V_10, %zext_ln728_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 147 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i48 %exp_x_msb_3_4_lsb_m_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 148 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_11 = add i57 %zext_ln703_7, %ret_V_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 149 'add' 'ret_V_11' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_11, i32 6, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 150 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 151 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_33 = zext i50 %exp_x_msb_1_V to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 152 'zext' 'r_V_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 153 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (8.62ns)   --->   "%r_V_39 = mul i100 %r_V_33, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 154 'mul' 'r_V_39' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 155 [1/2] (8.62ns)   --->   "%r_V_39 = mul i100 %r_V_33, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 155 'mul' 'r_V_39' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_39, i32 52, i32 99)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1504]   --->   Operation 156 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.27>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i48 %y_lo_s_V to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 157 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %zext_ln703_8, %exp_x_msb_1_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 158 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%trunc_ln9 = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %y_l_V, i32 4, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1506]   --->   Operation 159 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%xor_ln1315 = xor i1 %tmp, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 160 'xor' 'xor_ln1315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%select_ln1315 = select i1 %xor_ln1315, i46 -1, i46 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 161 'select' 'select_ln1315' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%or_ln1314_18 = or i1 %or_ln1314_17, %or_ln1314_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 162 'or' 'or_ln1314_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.11ns) (out node of the LUT)   --->   "%p_Val2_67 = select i1 %or_ln1314_18, i46 %select_ln1315, i46 %trunc_ln9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 163 'select' 'p_Val2_67' <Predicate = true> <Delay = 1.11> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1314 = zext i46 %p_Val2_67 to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 164 'zext' 'zext_ln1314' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i46 %p_Val2_67 to i43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 165 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i46 %p_Val2_67 to i45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 166 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i46 %p_Val2_67 to i44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 167 'trunc' 'trunc_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (3.04ns)   --->   "%y_V = add i47 1024, %zext_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 168 'add' 'y_V' <Predicate = true> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (2.98ns)   --->   "%add_ln703_102 = add i44 1024, %trunc_ln703_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 169 'add' 'add_ln703_102' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_164 = call i2 @_ssdm_op_PartSelect.i2.i47.i32.i32(i47 %y_V, i32 45, i32 46)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 170 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.95ns)   --->   "%icmp_ln1513 = icmp ne i2 %tmp_164, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 171 'icmp' 'icmp_ln1513' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_166 = call i2 @_ssdm_op_PartSelect.i2.i44.i32.i32(i44 %add_ln703_102, i32 42, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 172 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.95ns)   --->   "%icmp_ln1513_1 = icmp ne i2 %tmp_166, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 173 'icmp' 'icmp_ln1513_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.99>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:873]   --->   Operation 174 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (3.01ns)   --->   "%add_ln703_103 = add i45 1024, %trunc_ln703_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 175 'add' 'add_ln703_103' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %add_ln703_103, i32 44)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 176 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%or_ln1513 = or i1 %icmp_ln1513, %tmp_165" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 177 'or' 'or_ln1513' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%or_ln1513_1 = or i1 %icmp_ln1513_1, %or_ln1513" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 178 'or' 'or_ln1513_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (2.96ns)   --->   "%add_ln700 = add i43 1024, %trunc_ln703_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 179 'add' 'add_ln700' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i43.i32.i32(i43 %add_ln700, i32 11, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 180 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_35 = select i1 %or_ln1513_1, i32 2147483647, i32 %tmp_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 181 'select' 'r_V_35' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "ret i32 %r_V_35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1993]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 00000000000000]
x_l_V                 (sext          ) [ 00000000000000]
trunc_ln703           (trunc         ) [ 01100000000000]
p_Result_29           (partselect    ) [ 00000000000000]
trunc_ln612           (trunc         ) [ 00000000000000]
p_Result_30           (bitconcatenate) [ 00000000000000]
tmp                   (bitselect     ) [ 01111111111110]
p_Result_s            (bitselect     ) [ 00000000000000]
xor_ln1311            (xor           ) [ 00000000000000]
p_Result_1            (bitselect     ) [ 00000000000000]
xor_ln1311_1          (xor           ) [ 00000000000000]
p_Result_2            (bitselect     ) [ 00000000000000]
xor_ln1311_2          (xor           ) [ 00000000000000]
p_Result_3            (bitselect     ) [ 00000000000000]
xor_ln1311_3          (xor           ) [ 00000000000000]
p_Result_4            (bitselect     ) [ 00000000000000]
xor_ln1311_4          (xor           ) [ 00000000000000]
p_Result_5            (bitselect     ) [ 00000000000000]
xor_ln1311_5          (xor           ) [ 00000000000000]
p_Result_6            (bitselect     ) [ 00000000000000]
xor_ln1311_6          (xor           ) [ 00000000000000]
p_Result_7            (bitselect     ) [ 00000000000000]
xor_ln1311_7          (xor           ) [ 00000000000000]
p_Result_8            (bitselect     ) [ 00000000000000]
xor_ln1311_8          (xor           ) [ 00000000000000]
p_Result_9            (bitselect     ) [ 00000000000000]
xor_ln1311_9          (xor           ) [ 00000000000000]
p_Result_s_89         (bitselect     ) [ 00000000000000]
xor_ln1311_10         (xor           ) [ 00000000000000]
p_Result_10           (bitselect     ) [ 00000000000000]
xor_ln1311_11         (xor           ) [ 00000000000000]
p_Result_11           (bitselect     ) [ 00000000000000]
xor_ln1311_12         (xor           ) [ 00000000000000]
p_Result_12           (bitselect     ) [ 00000000000000]
xor_ln1311_13         (xor           ) [ 00000000000000]
p_Result_13           (bitselect     ) [ 00000000000000]
xor_ln1311_14         (xor           ) [ 00000000000000]
p_Result_14           (bitselect     ) [ 00000000000000]
xor_ln1311_15         (xor           ) [ 00000000000000]
p_Result_15           (bitselect     ) [ 00000000000000]
xor_ln1311_16         (xor           ) [ 00000000000000]
p_Result_16           (bitselect     ) [ 00000000000000]
xor_ln1311_17         (xor           ) [ 00000000000000]
p_Result_17           (bitselect     ) [ 00000000000000]
xor_ln1311_18         (xor           ) [ 00000000000000]
p_Result_18           (partselect    ) [ 01111111100000]
tmp_V                 (partselect    ) [ 01111110000000]
tmp_V_1               (partselect    ) [ 01111110000000]
tmp_V_2               (partselect    ) [ 00000000000000]
zext_ln544_1          (zext          ) [ 00000000000000]
f_x_msb_4_table_V_ad  (getelementptr ) [ 01100000000000]
trunc_ln708           (trunc         ) [ 00000000000000]
x_msb_5_lsb_V         (bitconcatenate) [ 00000000000000]
r_V                   (zext          ) [ 00000000000000]
zext_ln1118           (zext          ) [ 00000000000000]
r_V_36                (mul           ) [ 00000000000000]
tmp_7                 (partselect    ) [ 01100000000000]
tmp_s                 (partselect    ) [ 01100000000000]
tmp_15                (partselect    ) [ 01111110000000]
zext_ln544_2          (zext          ) [ 00000000000000]
f_x_msb_3_table_V_ad  (getelementptr ) [ 01100000000000]
icmp_ln1314           (icmp          ) [ 00000000000000]
icmp_ln1314_1         (icmp          ) [ 00000000000000]
and_ln1314            (and           ) [ 00000000000000]
or_ln1314             (or            ) [ 00000000000000]
or_ln1314_1           (or            ) [ 00000000000000]
or_ln1314_2           (or            ) [ 00000000000000]
or_ln1314_3           (or            ) [ 00000000000000]
or_ln1314_4           (or            ) [ 00000000000000]
or_ln1314_5           (or            ) [ 00000000000000]
or_ln1314_6           (or            ) [ 00000000000000]
or_ln1314_7           (or            ) [ 00000000000000]
or_ln1314_8           (or            ) [ 01111111111110]
or_ln1314_9           (or            ) [ 00000000000000]
or_ln1314_10          (or            ) [ 00000000000000]
or_ln1314_11          (or            ) [ 00000000000000]
or_ln1314_12          (or            ) [ 00000000000000]
or_ln1314_13          (or            ) [ 00000000000000]
or_ln1314_14          (or            ) [ 00000000000000]
or_ln1314_15          (or            ) [ 00000000000000]
or_ln1314_16          (or            ) [ 00000000000000]
or_ln1314_17          (or            ) [ 01111111111110]
x_msb_4_5_lsb_V       (bitconcatenate) [ 00000000000000]
f_x_msb_4_V           (load          ) [ 00000000000000]
p_Result_32           (zext          ) [ 00000000000000]
zext_ln703            (zext          ) [ 00000000000000]
exp_x_msb_4_5_lsb_m_s (add           ) [ 00000000000000]
lhs_V                 (bitconcatenate) [ 00000000000000]
zext_ln728            (zext          ) [ 00000000000000]
zext_ln703_2          (zext          ) [ 00000000000000]
ret_V                 (add           ) [ 00000000000000]
tmp_14                (partselect    ) [ 01011110000000]
f_x_msb_3_V           (load          ) [ 01011110000000]
p_Result_33           (bitconcatenate) [ 00000000000000]
p_Result_34           (bitconcatenate) [ 00000000000000]
r_V_29                (zext          ) [ 01001100000000]
zext_ln1118_1         (zext          ) [ 01001100000000]
r_V_37                (mul           ) [ 00000000000000]
f_x_msb_3_4_lsb_s_V   (partselect    ) [ 01000010000000]
zext_ln544_3          (zext          ) [ 00000000000000]
f_x_msb_2_table_V_ad  (getelementptr ) [ 01000010000000]
lhs_V_8               (zext          ) [ 00000000000000]
rhs_V                 (bitconcatenate) [ 00000000000000]
zext_ln728_8          (zext          ) [ 00000000000000]
shl_ln                (bitconcatenate) [ 00000000000000]
zext_ln1192           (zext          ) [ 00000000000000]
add_ln731_1           (add           ) [ 00000000000000]
add_ln731             (add           ) [ 01000001000000]
f_x_msb_2_V           (load          ) [ 00000000000000]
p_Result_35           (partselect    ) [ 00000000000000]
lhs_V_9               (zext          ) [ 00000000000000]
rhs_V_8               (zext          ) [ 00000000000000]
ret_V_9               (add           ) [ 01000001110000]
trunc_ln612_1         (trunc         ) [ 01000001110000]
exp_x_msb_3_4_lsb_m_s (bitconcatenate) [ 01000000110000]
p_Result_36           (bitconcatenate) [ 00000000000000]
r_V_31                (zext          ) [ 01000000100000]
zext_ln1118_2         (zext          ) [ 01000000100000]
p_Result_31           (bitconcatenate) [ 00000000000000]
r_V_38                (mul           ) [ 00000000000000]
f_x_msb_2_3_4_lsb_s_s (partselect    ) [ 01000000010000]
zext_ln544_4          (zext          ) [ 00000000000000]
exp_x_msb_1_table_V_s (getelementptr ) [ 01000000010000]
lhs_V_10              (zext          ) [ 00000000000000]
rhs_V_9               (bitconcatenate) [ 00000000000000]
zext_ln728_9          (zext          ) [ 00000000000000]
ret_V_10              (add           ) [ 00000000000000]
zext_ln703_7          (zext          ) [ 00000000000000]
ret_V_11              (add           ) [ 00000000000000]
exp_x_msb_2_3_4_lsb_s (partselect    ) [ 01000000001000]
exp_x_msb_1_V         (load          ) [ 01000000001110]
r_V_33                (zext          ) [ 01000000000100]
zext_ln1118_3         (zext          ) [ 01000000000100]
r_V_39                (mul           ) [ 00000000000000]
y_lo_s_V              (partselect    ) [ 01000000000010]
zext_ln703_8          (zext          ) [ 00000000000000]
y_l_V                 (add           ) [ 00000000000000]
trunc_ln9             (partselect    ) [ 00000000000000]
xor_ln1315            (xor           ) [ 00000000000000]
select_ln1315         (select        ) [ 00000000000000]
or_ln1314_18          (or            ) [ 00000000000000]
p_Val2_67             (select        ) [ 00000000000000]
zext_ln1314           (zext          ) [ 00000000000000]
trunc_ln703_1         (trunc         ) [ 01000000000001]
trunc_ln703_2         (trunc         ) [ 01000000000001]
trunc_ln703_3         (trunc         ) [ 00000000000000]
y_V                   (add           ) [ 00000000000000]
add_ln703_102         (add           ) [ 00000000000000]
tmp_164               (partselect    ) [ 00000000000000]
icmp_ln1513           (icmp          ) [ 01000000000001]
tmp_166               (partselect    ) [ 00000000000000]
icmp_ln1513_1         (icmp          ) [ 01000000000001]
specpipeline_ln873    (specpipeline  ) [ 00000000000000]
add_ln703_103         (add           ) [ 00000000000000]
tmp_165               (bitselect     ) [ 00000000000000]
or_ln1513             (or            ) [ 00000000000000]
or_ln1513_1           (or            ) [ 00000000000000]
add_ln700             (add           ) [ 00000000000000]
tmp_16                (partselect    ) [ 00000000000000]
r_V_35                (select        ) [ 00000000000000]
ret_ln1993            (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i54"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i34.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i18.i15"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i5.i7.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i32.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="x_V_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="54" slack="0"/>
<pin id="200" dir="0" index="1" bw="54" slack="0"/>
<pin id="201" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="f_x_msb_4_table_V_ad_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_table_V_ad/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="f_x_msb_3_table_V_ad_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_ad/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_x_msb_2_table_V_ad_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="46" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_ad/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="50" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_l_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="54" slack="0"/>
<pin id="258" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln703_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="54" slack="0"/>
<pin id="262" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_29_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="54" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln612_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="54" slack="0"/>
<pin id="276" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_30_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="49" slack="0"/>
<pin id="280" dir="0" index="1" bw="34" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="54" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="54" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln1311_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="54" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln1311_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="54" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln1311_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="54" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln1311_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_3/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="54" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln1311_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="54" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln1311_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_5/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Result_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="54" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln1311_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_6/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="54" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xor_ln1311_7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_7/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="54" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln1311_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_8/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="54" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln1311_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_9/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_s_89_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="54" slack="0"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_89/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln1311_10_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_10/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="54" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln1311_11_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_11/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_11_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="54" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln1311_12_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_12/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="54" slack="0"/>
<pin id="479" dir="0" index="2" bw="7" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln1311_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_13/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="54" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln1311_14_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_14/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Result_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="54" slack="0"/>
<pin id="507" dir="0" index="2" bw="7" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln1311_15_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_15/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Result_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="54" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="xor_ln1311_16_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_16/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_Result_16_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="54" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln1311_17_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_17/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Result_17_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="54" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="xor_ln1311_18_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_18/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_18_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="54" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_V_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="54" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="0" index="3" bw="6" slack="0"/>
<pin id="575" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_V_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="54" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="0" index="3" bw="6" slack="0"/>
<pin id="585" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_V_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="54" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln544_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln708_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="54" slack="0"/>
<pin id="607" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="x_msb_5_lsb_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="15" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_5_lsb_V/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="r_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln1118_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="r_V_36_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="19" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="0"/>
<pin id="636" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="19" slack="0"/>
<pin id="644" dir="0" index="2" bw="4" slack="0"/>
<pin id="645" dir="0" index="3" bw="5" slack="0"/>
<pin id="646" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_15_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="0" index="1" bw="19" slack="0"/>
<pin id="654" dir="0" index="2" bw="3" slack="0"/>
<pin id="655" dir="0" index="3" bw="4" slack="0"/>
<pin id="656" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln544_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln1314_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1314/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln1314_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="49" slack="0"/>
<pin id="674" dir="0" index="1" bw="49" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1314_1/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="and_ln1314_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1314/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln1314_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln1314_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_1/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln1314_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_2/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln1314_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_3/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln1314_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_4/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln1314_5_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_5/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln1314_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_6/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_ln1314_7_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_7/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln1314_8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_8/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln1314_9_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_9/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln1314_10_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_10/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln1314_11_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_11/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln1314_12_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_12/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln1314_13_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_13/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln1314_14_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_14/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln1314_15_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_15/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln1314_16_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_16/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln1314_17_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_17/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="x_msb_4_5_lsb_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="33" slack="0"/>
<pin id="794" dir="0" index="1" bw="18" slack="1"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_4_5_lsb_V/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_Result_32_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln703_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="exp_x_msb_4_5_lsb_m_s_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_4_5_lsb_m_s/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="lhs_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="17" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="0" index="2" bw="7" slack="1"/>
<pin id="816" dir="0" index="3" bw="1" slack="0"/>
<pin id="817" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln728_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="17" slack="0"/>
<pin id="823" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln703_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="33" slack="0"/>
<pin id="827" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ret_V_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="33" slack="0"/>
<pin id="831" dir="0" index="1" bw="17" slack="0"/>
<pin id="832" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_14_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="34" slack="0"/>
<pin id="838" dir="0" index="2" bw="3" slack="0"/>
<pin id="839" dir="0" index="3" bw="7" slack="0"/>
<pin id="840" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_Result_33_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="36" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="1"/>
<pin id="848" dir="0" index="2" bw="3" slack="2"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Result_34_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="44" slack="0"/>
<pin id="855" dir="0" index="1" bw="5" slack="2"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="0" index="3" bw="32" slack="1"/>
<pin id="858" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="r_V_29_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="44" slack="0"/>
<pin id="863" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_29/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln1118_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="36" slack="0"/>
<pin id="867" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="grp_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="36" slack="0"/>
<pin id="871" dir="0" index="1" bw="44" slack="0"/>
<pin id="872" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="f_x_msb_3_4_lsb_s_V_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="31" slack="0"/>
<pin id="877" dir="0" index="1" bw="80" slack="0"/>
<pin id="878" dir="0" index="2" bw="7" slack="0"/>
<pin id="879" dir="0" index="3" bw="8" slack="0"/>
<pin id="880" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_3_4_lsb_s_V/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln544_3_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="4"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="lhs_V_8_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="31" slack="1"/>
<pin id="891" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_8/6 "/>
</bind>
</comp>

<comp id="892" class="1004" name="rhs_V_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="46" slack="0"/>
<pin id="894" dir="0" index="1" bw="5" slack="5"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="0" index="3" bw="32" slack="4"/>
<pin id="897" dir="0" index="4" bw="1" slack="0"/>
<pin id="898" dir="1" index="5" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln728_8_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="46" slack="0"/>
<pin id="904" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_8/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="shl_ln_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="42" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="4"/>
<pin id="909" dir="0" index="2" bw="3" slack="5"/>
<pin id="910" dir="0" index="3" bw="1" slack="0"/>
<pin id="911" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1192_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="42" slack="0"/>
<pin id="916" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln731_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="31" slack="0"/>
<pin id="920" dir="0" index="1" bw="46" slack="0"/>
<pin id="921" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_1/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln731_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="42" slack="0"/>
<pin id="926" dir="0" index="1" bw="47" slack="0"/>
<pin id="927" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Result_35_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="0" index="1" bw="46" slack="0"/>
<pin id="933" dir="0" index="2" bw="7" slack="0"/>
<pin id="934" dir="0" index="3" bw="7" slack="0"/>
<pin id="935" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_35/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="lhs_V_9_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="5" slack="0"/>
<pin id="942" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="rhs_V_8_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="5"/>
<pin id="946" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="ret_V_9_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln612_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="46" slack="0"/>
<pin id="955" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_1/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="exp_x_msb_3_4_lsb_m_s_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="48" slack="0"/>
<pin id="959" dir="0" index="1" bw="47" slack="1"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_msb_3_4_lsb_m_s/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_Result_36_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="50" slack="0"/>
<pin id="966" dir="0" index="1" bw="9" slack="1"/>
<pin id="967" dir="0" index="2" bw="41" slack="1"/>
<pin id="968" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="r_V_31_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="50" slack="0"/>
<pin id="972" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_31/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln1118_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="48" slack="0"/>
<pin id="976" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="978" class="1004" name="grp_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="48" slack="0"/>
<pin id="980" dir="0" index="1" bw="50" slack="0"/>
<pin id="981" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_38/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Result_31_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="7"/>
<pin id="987" dir="0" index="2" bw="7" slack="7"/>
<pin id="988" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/8 "/>
</bind>
</comp>

<comp id="990" class="1004" name="f_x_msb_2_3_4_lsb_s_s_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="46" slack="0"/>
<pin id="992" dir="0" index="1" bw="98" slack="0"/>
<pin id="993" dir="0" index="2" bw="7" slack="0"/>
<pin id="994" dir="0" index="3" bw="8" slack="0"/>
<pin id="995" dir="1" index="4" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_3_4_lsb_s_s/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln544_4_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="lhs_V_10_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="46" slack="1"/>
<pin id="1007" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10/9 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="rhs_V_9_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="56" slack="0"/>
<pin id="1010" dir="0" index="1" bw="9" slack="3"/>
<pin id="1011" dir="0" index="2" bw="41" slack="3"/>
<pin id="1012" dir="0" index="3" bw="1" slack="0"/>
<pin id="1013" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/9 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln728_9_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="56" slack="0"/>
<pin id="1018" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_9/9 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="ret_V_10_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="46" slack="0"/>
<pin id="1022" dir="0" index="1" bw="56" slack="0"/>
<pin id="1023" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/9 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln703_7_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="48" slack="2"/>
<pin id="1028" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="ret_V_11_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="48" slack="0"/>
<pin id="1031" dir="0" index="1" bw="57" slack="0"/>
<pin id="1032" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="exp_x_msb_2_3_4_lsb_s_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="50" slack="0"/>
<pin id="1037" dir="0" index="1" bw="57" slack="0"/>
<pin id="1038" dir="0" index="2" bw="4" slack="0"/>
<pin id="1039" dir="0" index="3" bw="7" slack="0"/>
<pin id="1040" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_s/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="r_V_33_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="50" slack="1"/>
<pin id="1047" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_33/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln1118_3_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="50" slack="1"/>
<pin id="1050" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="grp_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="50" slack="0"/>
<pin id="1053" dir="0" index="1" bw="50" slack="0"/>
<pin id="1054" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="y_lo_s_V_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="48" slack="0"/>
<pin id="1059" dir="0" index="1" bw="100" slack="0"/>
<pin id="1060" dir="0" index="2" bw="7" slack="0"/>
<pin id="1061" dir="0" index="3" bw="8" slack="0"/>
<pin id="1062" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/11 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln703_8_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="48" slack="1"/>
<pin id="1069" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_8/12 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="y_l_V_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="48" slack="0"/>
<pin id="1072" dir="0" index="1" bw="50" slack="3"/>
<pin id="1073" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="trunc_ln9_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="46" slack="0"/>
<pin id="1077" dir="0" index="1" bw="50" slack="0"/>
<pin id="1078" dir="0" index="2" bw="4" slack="0"/>
<pin id="1079" dir="0" index="3" bw="7" slack="0"/>
<pin id="1080" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="xor_ln1315_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="11"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1315/12 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="select_ln1315_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1315/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="or_ln1314_18_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="11"/>
<pin id="1100" dir="0" index="1" bw="1" slack="11"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_18/12 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="p_Val2_67_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="46" slack="0"/>
<pin id="1105" dir="0" index="2" bw="46" slack="0"/>
<pin id="1106" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_67/12 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln1314_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="46" slack="0"/>
<pin id="1112" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1314/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln703_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="46" slack="0"/>
<pin id="1116" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/12 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln703_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="46" slack="0"/>
<pin id="1120" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/12 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln703_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="46" slack="0"/>
<pin id="1124" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_3/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="y_V_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="12" slack="0"/>
<pin id="1128" dir="0" index="1" bw="46" slack="0"/>
<pin id="1129" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V/12 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="add_ln703_102_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="12" slack="0"/>
<pin id="1134" dir="0" index="1" bw="44" slack="0"/>
<pin id="1135" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_102/12 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_164_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="0"/>
<pin id="1140" dir="0" index="1" bw="47" slack="0"/>
<pin id="1141" dir="0" index="2" bw="7" slack="0"/>
<pin id="1142" dir="0" index="3" bw="7" slack="0"/>
<pin id="1143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_164/12 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="icmp_ln1513_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="2" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513/12 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_166_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="2" slack="0"/>
<pin id="1156" dir="0" index="1" bw="44" slack="0"/>
<pin id="1157" dir="0" index="2" bw="7" slack="0"/>
<pin id="1158" dir="0" index="3" bw="7" slack="0"/>
<pin id="1159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_166/12 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln1513_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="2" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513_1/12 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln703_103_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="12" slack="0"/>
<pin id="1172" dir="0" index="1" bw="45" slack="1"/>
<pin id="1173" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_103/13 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_165_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="45" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_165/13 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="or_ln1513_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513/13 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="or_ln1513_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513_1/13 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="add_ln700_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="12" slack="0"/>
<pin id="1195" dir="0" index="1" bw="43" slack="1"/>
<pin id="1196" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/13 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_16_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="0" index="1" bw="43" slack="0"/>
<pin id="1201" dir="0" index="2" bw="5" slack="0"/>
<pin id="1202" dir="0" index="3" bw="7" slack="0"/>
<pin id="1203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="r_V_35_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="32" slack="0"/>
<pin id="1211" dir="0" index="2" bw="32" slack="0"/>
<pin id="1212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_35/13 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="trunc_ln703_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="18" slack="1"/>
<pin id="1218" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="7"/>
<pin id="1223" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1227" class="1005" name="p_Result_18_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="7"/>
<pin id="1229" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_V_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="4"/>
<pin id="1234" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_V_1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="2"/>
<pin id="1240" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="f_x_msb_4_table_V_ad_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="3" slack="1"/>
<pin id="1246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_table_V_ad "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_7_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="1"/>
<pin id="1251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_s_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="1"/>
<pin id="1256" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_15_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="3" slack="2"/>
<pin id="1261" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="f_x_msb_3_table_V_ad_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="5" slack="1"/>
<pin id="1267" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_ad "/>
</bind>
</comp>

<comp id="1270" class="1005" name="or_ln1314_8_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="11"/>
<pin id="1272" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln1314_8 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="or_ln1314_17_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="11"/>
<pin id="1277" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln1314_17 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_14_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="f_x_msb_3_V_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="1292" class="1005" name="r_V_29_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="80" slack="1"/>
<pin id="1294" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="zext_ln1118_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="80" slack="1"/>
<pin id="1299" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="f_x_msb_3_4_lsb_s_V_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="31" slack="1"/>
<pin id="1304" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_4_lsb_s_V "/>
</bind>
</comp>

<comp id="1307" class="1005" name="f_x_msb_2_table_V_ad_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_ad "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln731_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="47" slack="1"/>
<pin id="1314" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="add_ln731 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="ret_V_9_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="9" slack="1"/>
<pin id="1319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="trunc_ln612_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="41" slack="1"/>
<pin id="1325" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="exp_x_msb_3_4_lsb_m_s_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="48" slack="2"/>
<pin id="1331" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_s "/>
</bind>
</comp>

<comp id="1334" class="1005" name="r_V_31_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="98" slack="1"/>
<pin id="1336" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="zext_ln1118_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="98" slack="1"/>
<pin id="1341" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="f_x_msb_2_3_4_lsb_s_s_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="46" slack="1"/>
<pin id="1346" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_3_4_lsb_s_s "/>
</bind>
</comp>

<comp id="1349" class="1005" name="exp_x_msb_1_table_V_s_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="1"/>
<pin id="1351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="1354" class="1005" name="exp_x_msb_2_3_4_lsb_s_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="50" slack="1"/>
<pin id="1356" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_s "/>
</bind>
</comp>

<comp id="1359" class="1005" name="exp_x_msb_1_V_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="50" slack="1"/>
<pin id="1361" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="1365" class="1005" name="r_V_33_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="100" slack="1"/>
<pin id="1367" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="zext_ln1118_3_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="100" slack="1"/>
<pin id="1372" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_3 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="y_lo_s_V_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="48" slack="1"/>
<pin id="1377" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

<comp id="1380" class="1005" name="trunc_ln703_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="43" slack="1"/>
<pin id="1382" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="trunc_ln703_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="45" slack="1"/>
<pin id="1387" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="icmp_ln1513_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1513 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="icmp_ln1513_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1513_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="202"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="84" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="198" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="198" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="198" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="198" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="198" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="256" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="286" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="256" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="286" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="256" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="286" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="256" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="286" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="256" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="286" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="256" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="286" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="256" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="286" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="256" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="286" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="392" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="26" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="256" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="286" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="256" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="286" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="420" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="26" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="256" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="286" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="434" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="26" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="256" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="286" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="256" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="286" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="462" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="26" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="256" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="286" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="256" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="286" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="490" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="256" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="286" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="26" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="256" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="286" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="518" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="26" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="256" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="286" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="532" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="26" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="256" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="60" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="286" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="546" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="62" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="198" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="64" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="68" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="198" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="70" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="12" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="198" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="76" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="78" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="198" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="80" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="82" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="608"><net_src comp="198" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="86" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="590" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="617" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="92" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="74" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="647"><net_src comp="94" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="625" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="96" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="98" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="657"><net_src comp="100" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="625" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="102" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="580" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="670"><net_src comp="264" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="106" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="278" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="108" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="302" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="316" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="344" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="358" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="330" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="684" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="372" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="386" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="414" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="428" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="400" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="708" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="702" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="442" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="456" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="484" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="498" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="470" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="738" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="512" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="526" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="554" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="678" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="540" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="762" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="756" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="110" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="20" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="805"><net_src comp="211" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="799" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="112" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="114" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="824"><net_src comp="812" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="792" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="821" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="116" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="118" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="120" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="851"><net_src comp="122" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="88" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="859"><net_src comp="124" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="126" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="853" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="845" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="861" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="881"><net_src comp="128" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="48" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="130" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="899"><net_src comp="132" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="126" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="114" pin="0"/><net_sink comp="892" pin=4"/></net>

<net id="905"><net_src comp="892" pin="5"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="134" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="126" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="917"><net_src comp="906" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="889" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="902" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="914" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="936"><net_src comp="136" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="237" pin="3"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="32" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="40" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="943"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="951"><net_src comp="940" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="944" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="237" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="138" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="88" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="140" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="964" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="957" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="970" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="142" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="996"><net_src comp="144" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="978" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="54" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="146" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1003"><net_src comp="984" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1014"><net_src comp="148" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="150" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1019"><net_src comp="1008" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1005" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1033"><net_src comp="1026" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1020" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1041"><net_src comp="152" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="96" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="58" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1055"><net_src comp="1045" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1063"><net_src comp="154" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1065"><net_src comp="54" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1066"><net_src comp="156" pin="0"/><net_sink comp="1057" pin=3"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1081"><net_src comp="158" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="1070" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="160" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1084"><net_src comp="48" pin="0"/><net_sink comp="1075" pin=3"/></net>

<net id="1089"><net_src comp="162" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="164" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="166" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1107"><net_src comp="1098" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1090" pin="3"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="1075" pin="4"/><net_sink comp="1102" pin=2"/></net>

<net id="1113"><net_src comp="1102" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1102" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1102" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1102" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="168" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1110" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="170" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1122" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1144"><net_src comp="172" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="1126" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1146"><net_src comp="40" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1147"><net_src comp="42" pin="0"/><net_sink comp="1138" pin=3"/></net>

<net id="1152"><net_src comp="1138" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1160"><net_src comp="174" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="1132" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1162"><net_src comp="34" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1163"><net_src comp="36" pin="0"/><net_sink comp="1154" pin=3"/></net>

<net id="1168"><net_src comp="1154" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="114" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="186" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1180"><net_src comp="188" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="38" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1187"><net_src comp="1175" pin="3"/><net_sink comp="1183" pin=1"/></net>

<net id="1192"><net_src comp="1183" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="190" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1204"><net_src comp="192" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="1193" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1206"><net_src comp="194" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1207"><net_src comp="34" pin="0"/><net_sink comp="1198" pin=3"/></net>

<net id="1213"><net_src comp="1188" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="196" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1215"><net_src comp="1198" pin="4"/><net_sink comp="1208" pin=2"/></net>

<net id="1219"><net_src comp="260" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1224"><net_src comp="286" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1230"><net_src comp="560" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="1235"><net_src comp="570" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1241"><net_src comp="580" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1247"><net_src comp="204" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1252"><net_src comp="631" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1257"><net_src comp="641" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1262"><net_src comp="651" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="1268"><net_src comp="217" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1273"><net_src comp="732" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1278"><net_src comp="786" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1283"><net_src comp="835" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1289"><net_src comp="224" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="853" pin=3"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="892" pin=3"/></net>

<net id="1295"><net_src comp="861" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1300"><net_src comp="865" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1305"><net_src comp="875" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1310"><net_src comp="230" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1315"><net_src comp="924" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1320"><net_src comp="947" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1326"><net_src comp="953" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="1332"><net_src comp="957" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1337"><net_src comp="970" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1342"><net_src comp="974" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1347"><net_src comp="990" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1352"><net_src comp="243" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1357"><net_src comp="1035" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1362"><net_src comp="250" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1368"><net_src comp="1045" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1373"><net_src comp="1048" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1378"><net_src comp="1057" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1383"><net_src comp="1114" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1388"><net_src comp="1118" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1393"><net_src comp="1148" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1398"><net_src comp="1164" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_core<32, 20, 54> : x_V | {1 }
	Port: exp_core<32, 20, 54> : f_x_msb_4_table_V | {1 2 }
	Port: exp_core<32, 20, 54> : f_x_msb_3_table_V | {1 2 }
	Port: exp_core<32, 20, 54> : f_x_msb_2_table_V | {5 6 }
	Port: exp_core<32, 20, 54> : exp_x_msb_1_table_V | {8 9 }
  - Chain level:
	State 1
		p_Result_30 : 1
		p_Result_s : 1
		xor_ln1311 : 2
		p_Result_1 : 1
		xor_ln1311_1 : 2
		p_Result_2 : 1
		xor_ln1311_2 : 2
		p_Result_3 : 1
		xor_ln1311_3 : 2
		p_Result_4 : 1
		xor_ln1311_4 : 2
		p_Result_5 : 1
		xor_ln1311_5 : 2
		p_Result_6 : 1
		xor_ln1311_6 : 2
		p_Result_7 : 1
		xor_ln1311_7 : 2
		p_Result_8 : 1
		xor_ln1311_8 : 2
		p_Result_9 : 1
		xor_ln1311_9 : 2
		p_Result_s_89 : 1
		xor_ln1311_10 : 2
		p_Result_10 : 1
		xor_ln1311_11 : 2
		p_Result_11 : 1
		xor_ln1311_12 : 2
		p_Result_12 : 1
		xor_ln1311_13 : 2
		p_Result_13 : 1
		xor_ln1311_14 : 2
		p_Result_14 : 1
		xor_ln1311_15 : 2
		p_Result_15 : 1
		xor_ln1311_16 : 2
		p_Result_16 : 1
		xor_ln1311_17 : 2
		p_Result_17 : 1
		xor_ln1311_18 : 2
		zext_ln544_1 : 1
		f_x_msb_4_table_V_ad : 2
		f_x_msb_4_V : 3
		x_msb_5_lsb_V : 1
		r_V : 2
		zext_ln1118 : 1
		r_V_36 : 3
		tmp_7 : 4
		tmp_s : 4
		tmp_15 : 4
		zext_ln544_2 : 1
		f_x_msb_3_table_V_ad : 2
		f_x_msb_3_V : 3
		icmp_ln1314 : 1
		icmp_ln1314_1 : 2
		and_ln1314 : 3
		or_ln1314 : 2
		or_ln1314_1 : 2
		or_ln1314_2 : 2
		or_ln1314_3 : 2
		or_ln1314_4 : 2
		or_ln1314_5 : 2
		or_ln1314_6 : 2
		or_ln1314_7 : 2
		or_ln1314_8 : 2
		or_ln1314_9 : 2
		or_ln1314_10 : 2
		or_ln1314_11 : 2
		or_ln1314_12 : 2
		or_ln1314_13 : 2
		or_ln1314_14 : 3
		or_ln1314_15 : 3
		or_ln1314_16 : 3
		or_ln1314_17 : 3
	State 2
		zext_ln703 : 1
		exp_x_msb_4_5_lsb_m_s : 2
		lhs_V : 3
		zext_ln728 : 4
		zext_ln703_2 : 1
		ret_V : 5
		tmp_14 : 6
	State 3
		r_V_29 : 1
		zext_ln1118_1 : 1
		r_V_37 : 2
	State 4
	State 5
		f_x_msb_3_4_lsb_s_V : 1
		f_x_msb_2_table_V_ad : 1
		f_x_msb_2_V : 2
	State 6
		zext_ln728_8 : 1
		zext_ln1192 : 1
		add_ln731_1 : 2
		add_ln731 : 3
		p_Result_35 : 1
		lhs_V_9 : 2
		ret_V_9 : 3
		trunc_ln612_1 : 1
	State 7
		r_V_31 : 1
		zext_ln1118_2 : 1
		r_V_38 : 2
	State 8
		f_x_msb_2_3_4_lsb_s_s : 1
		zext_ln544_4 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 9
		zext_ln728_9 : 1
		ret_V_10 : 2
		ret_V_11 : 3
		exp_x_msb_2_3_4_lsb_s : 4
	State 10
		r_V_39 : 1
	State 11
		y_lo_s_V : 1
	State 12
		y_l_V : 1
		trunc_ln9 : 2
		p_Val2_67 : 3
		zext_ln1314 : 4
		trunc_ln703_1 : 4
		trunc_ln703_2 : 4
		trunc_ln703_3 : 4
		y_V : 5
		add_ln703_102 : 5
		tmp_164 : 6
		icmp_ln1513 : 7
		tmp_166 : 6
		icmp_ln1513_1 : 7
	State 13
		tmp_165 : 1
		or_ln1513 : 2
		or_ln1513_1 : 2
		tmp_16 : 1
		r_V_35 : 2
		ret_ln1993 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         r_V_36_fu_625         |    0    |    0    |    6    |
|    mul   |           grp_fu_869          |    6    |   254   |   207   |
|          |           grp_fu_978          |    9    |   237   |    87   |
|          |          grp_fu_1051          |    9    |   237   |    87   |
|----------|-------------------------------|---------|---------|---------|
|          |  exp_x_msb_4_5_lsb_m_s_fu_806 |    0    |    0    |    15   |
|          |          ret_V_fu_829         |    0    |    0    |    40   |
|          |       add_ln731_1_fu_918      |    0    |    0    |    57   |
|          |        add_ln731_fu_924       |    0    |    0    |    57   |
|          |         ret_V_9_fu_947        |    0    |    0    |    15   |
|    add   |        ret_V_10_fu_1020       |    0    |    0    |    57   |
|          |        ret_V_11_fu_1029       |    0    |    0    |    57   |
|          |         y_l_V_fu_1070         |    0    |    0    |    57   |
|          |          y_V_fu_1126          |    0    |    0    |    53   |
|          |     add_ln703_102_fu_1132     |    0    |    0    |    51   |
|          |     add_ln703_103_fu_1170     |    0    |    0    |    52   |
|          |       add_ln700_fu_1193       |    0    |    0    |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |     select_ln1315_fu_1090     |    0    |    0    |    2    |
|  select  |       p_Val2_67_fu_1102       |    0    |    0    |    46   |
|          |         r_V_35_fu_1208        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln1314_fu_666      |    0    |    0    |    11   |
|   icmp   |      icmp_ln1314_1_fu_672     |    0    |    0    |    24   |
|          |      icmp_ln1513_fu_1148      |    0    |    0    |    8    |
|          |     icmp_ln1513_1_fu_1164     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln1314_fu_684       |    0    |    0    |    2    |
|          |       or_ln1314_1_fu_690      |    0    |    0    |    2    |
|          |       or_ln1314_2_fu_696      |    0    |    0    |    2    |
|          |       or_ln1314_3_fu_702      |    0    |    0    |    2    |
|          |       or_ln1314_4_fu_708      |    0    |    0    |    2    |
|          |       or_ln1314_5_fu_714      |    0    |    0    |    2    |
|          |       or_ln1314_6_fu_720      |    0    |    0    |    2    |
|          |       or_ln1314_7_fu_726      |    0    |    0    |    2    |
|          |       or_ln1314_8_fu_732      |    0    |    0    |    2    |
|          |       or_ln1314_9_fu_738      |    0    |    0    |    2    |
|    or    |      or_ln1314_10_fu_744      |    0    |    0    |    2    |
|          |      or_ln1314_11_fu_750      |    0    |    0    |    2    |
|          |      or_ln1314_12_fu_756      |    0    |    0    |    2    |
|          |      or_ln1314_13_fu_762      |    0    |    0    |    2    |
|          |      or_ln1314_14_fu_768      |    0    |    0    |    2    |
|          |      or_ln1314_15_fu_774      |    0    |    0    |    2    |
|          |      or_ln1314_16_fu_780      |    0    |    0    |    2    |
|          |      or_ln1314_17_fu_786      |    0    |    0    |    2    |
|          |      or_ln1314_18_fu_1098     |    0    |    0    |    2    |
|          |       or_ln1513_fu_1183       |    0    |    0    |    2    |
|          |      or_ln1513_1_fu_1188      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |       xor_ln1311_fu_302       |    0    |    0    |    2    |
|          |      xor_ln1311_1_fu_316      |    0    |    0    |    2    |
|          |      xor_ln1311_2_fu_330      |    0    |    0    |    2    |
|          |      xor_ln1311_3_fu_344      |    0    |    0    |    2    |
|          |      xor_ln1311_4_fu_358      |    0    |    0    |    2    |
|          |      xor_ln1311_5_fu_372      |    0    |    0    |    2    |
|          |      xor_ln1311_6_fu_386      |    0    |    0    |    2    |
|          |      xor_ln1311_7_fu_400      |    0    |    0    |    2    |
|          |      xor_ln1311_8_fu_414      |    0    |    0    |    2    |
|    xor   |      xor_ln1311_9_fu_428      |    0    |    0    |    2    |
|          |      xor_ln1311_10_fu_442     |    0    |    0    |    2    |
|          |      xor_ln1311_11_fu_456     |    0    |    0    |    2    |
|          |      xor_ln1311_12_fu_470     |    0    |    0    |    2    |
|          |      xor_ln1311_13_fu_484     |    0    |    0    |    2    |
|          |      xor_ln1311_14_fu_498     |    0    |    0    |    2    |
|          |      xor_ln1311_15_fu_512     |    0    |    0    |    2    |
|          |      xor_ln1311_16_fu_526     |    0    |    0    |    2    |
|          |      xor_ln1311_17_fu_540     |    0    |    0    |    2    |
|          |      xor_ln1311_18_fu_554     |    0    |    0    |    2    |
|          |       xor_ln1315_fu_1085      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |       and_ln1314_fu_678       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |      x_V_read_read_fu_198     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |          x_l_V_fu_256         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln703_fu_260      |    0    |    0    |    0    |
|          |       trunc_ln612_fu_274      |    0    |    0    |    0    |
|          |       trunc_ln708_fu_605      |    0    |    0    |    0    |
|   trunc  |      trunc_ln612_1_fu_953     |    0    |    0    |    0    |
|          |     trunc_ln703_1_fu_1114     |    0    |    0    |    0    |
|          |     trunc_ln703_2_fu_1118     |    0    |    0    |    0    |
|          |     trunc_ln703_3_fu_1122     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_29_fu_264      |    0    |    0    |    0    |
|          |       p_Result_18_fu_560      |    0    |    0    |    0    |
|          |          tmp_V_fu_570         |    0    |    0    |    0    |
|          |         tmp_V_1_fu_580        |    0    |    0    |    0    |
|          |         tmp_V_2_fu_590        |    0    |    0    |    0    |
|          |          tmp_7_fu_631         |    0    |    0    |    0    |
|          |          tmp_s_fu_641         |    0    |    0    |    0    |
|          |         tmp_15_fu_651         |    0    |    0    |    0    |
|partselect|         tmp_14_fu_835         |    0    |    0    |    0    |
|          |   f_x_msb_3_4_lsb_s_V_fu_875  |    0    |    0    |    0    |
|          |       p_Result_35_fu_930      |    0    |    0    |    0    |
|          |  f_x_msb_2_3_4_lsb_s_s_fu_990 |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_s_fu_1035 |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_1057       |    0    |    0    |    0    |
|          |       trunc_ln9_fu_1075       |    0    |    0    |    0    |
|          |        tmp_164_fu_1138        |    0    |    0    |    0    |
|          |        tmp_166_fu_1154        |    0    |    0    |    0    |
|          |         tmp_16_fu_1198        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_30_fu_278      |    0    |    0    |    0    |
|          |      x_msb_5_lsb_V_fu_609     |    0    |    0    |    0    |
|          |     x_msb_4_5_lsb_V_fu_792    |    0    |    0    |    0    |
|          |          lhs_V_fu_812         |    0    |    0    |    0    |
|          |       p_Result_33_fu_845      |    0    |    0    |    0    |
|bitconcatenate|       p_Result_34_fu_853      |    0    |    0    |    0    |
|          |          rhs_V_fu_892         |    0    |    0    |    0    |
|          |         shl_ln_fu_906         |    0    |    0    |    0    |
|          |  exp_x_msb_3_4_lsb_m_s_fu_957 |    0    |    0    |    0    |
|          |       p_Result_36_fu_964      |    0    |    0    |    0    |
|          |       p_Result_31_fu_984      |    0    |    0    |    0    |
|          |        rhs_V_9_fu_1008        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_286          |    0    |    0    |    0    |
|          |       p_Result_s_fu_294       |    0    |    0    |    0    |
|          |       p_Result_1_fu_308       |    0    |    0    |    0    |
|          |       p_Result_2_fu_322       |    0    |    0    |    0    |
|          |       p_Result_3_fu_336       |    0    |    0    |    0    |
|          |       p_Result_4_fu_350       |    0    |    0    |    0    |
|          |       p_Result_5_fu_364       |    0    |    0    |    0    |
|          |       p_Result_6_fu_378       |    0    |    0    |    0    |
|          |       p_Result_7_fu_392       |    0    |    0    |    0    |
|          |       p_Result_8_fu_406       |    0    |    0    |    0    |
| bitselect|       p_Result_9_fu_420       |    0    |    0    |    0    |
|          |      p_Result_s_89_fu_434     |    0    |    0    |    0    |
|          |       p_Result_10_fu_448      |    0    |    0    |    0    |
|          |       p_Result_11_fu_462      |    0    |    0    |    0    |
|          |       p_Result_12_fu_476      |    0    |    0    |    0    |
|          |       p_Result_13_fu_490      |    0    |    0    |    0    |
|          |       p_Result_14_fu_504      |    0    |    0    |    0    |
|          |       p_Result_15_fu_518      |    0    |    0    |    0    |
|          |       p_Result_16_fu_532      |    0    |    0    |    0    |
|          |       p_Result_17_fu_546      |    0    |    0    |    0    |
|          |        tmp_165_fu_1175        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      zext_ln544_1_fu_600      |    0    |    0    |    0    |
|          |           r_V_fu_617          |    0    |    0    |    0    |
|          |       zext_ln1118_fu_621      |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_661      |    0    |    0    |    0    |
|          |       p_Result_32_fu_799      |    0    |    0    |    0    |
|          |       zext_ln703_fu_802       |    0    |    0    |    0    |
|          |       zext_ln728_fu_821       |    0    |    0    |    0    |
|          |      zext_ln703_2_fu_825      |    0    |    0    |    0    |
|          |         r_V_29_fu_861         |    0    |    0    |    0    |
|          |      zext_ln1118_1_fu_865     |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_885      |    0    |    0    |    0    |
|          |         lhs_V_8_fu_889        |    0    |    0    |    0    |
|   zext   |      zext_ln728_8_fu_902      |    0    |    0    |    0    |
|          |       zext_ln1192_fu_914      |    0    |    0    |    0    |
|          |         lhs_V_9_fu_940        |    0    |    0    |    0    |
|          |         rhs_V_8_fu_944        |    0    |    0    |    0    |
|          |         r_V_31_fu_970         |    0    |    0    |    0    |
|          |      zext_ln1118_2_fu_974     |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_1000     |    0    |    0    |    0    |
|          |        lhs_V_10_fu_1005       |    0    |    0    |    0    |
|          |      zext_ln728_9_fu_1016     |    0    |    0    |    0    |
|          |      zext_ln703_7_fu_1026     |    0    |    0    |    0    |
|          |         r_V_33_fu_1045        |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_1048     |    0    |    0    |    0    |
|          |      zext_ln703_8_fu_1067     |    0    |    0    |    0    |
|          |      zext_ln1314_fu_1110      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    24   |   728   |   1163  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln731_reg_1312      |   47   |
|    exp_x_msb_1_V_reg_1359    |   50   |
|exp_x_msb_1_table_V_s_reg_1349|    8   |
|exp_x_msb_2_3_4_lsb_s_reg_1354|   50   |
|exp_x_msb_3_4_lsb_m_s_reg_1329|   48   |
|f_x_msb_2_3_4_lsb_s_s_reg_1344|   46   |
| f_x_msb_2_table_V_ad_reg_1307|    8   |
| f_x_msb_3_4_lsb_s_V_reg_1302 |   31   |
|     f_x_msb_3_V_reg_1286     |   32   |
| f_x_msb_3_table_V_ad_reg_1265|    5   |
| f_x_msb_4_table_V_ad_reg_1244|    3   |
|    icmp_ln1513_1_reg_1395    |    1   |
|     icmp_ln1513_reg_1390     |    1   |
|     or_ln1314_17_reg_1275    |    1   |
|     or_ln1314_8_reg_1270     |    1   |
|     p_Result_18_reg_1227     |    7   |
|        r_V_29_reg_1292       |   80   |
|        r_V_31_reg_1334       |   98   |
|        r_V_33_reg_1365       |   100  |
|       ret_V_9_reg_1317       |    9   |
|        tmp_14_reg_1280       |   32   |
|        tmp_15_reg_1259       |    3   |
|        tmp_7_reg_1249        |    6   |
|       tmp_V_1_reg_1238       |    5   |
|        tmp_V_reg_1232        |    8   |
|         tmp_reg_1221         |    1   |
|        tmp_s_reg_1254        |    7   |
|    trunc_ln612_1_reg_1323    |   41   |
|    trunc_ln703_1_reg_1380    |   43   |
|    trunc_ln703_2_reg_1385    |   45   |
|     trunc_ln703_reg_1216     |   18   |
|       y_lo_s_V_reg_1375      |   48   |
|    zext_ln1118_1_reg_1297    |   80   |
|    zext_ln1118_2_reg_1339    |   98   |
|    zext_ln1118_3_reg_1370    |   100  |
+------------------------------+--------+
|             Total            |  1161  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_869    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_869    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_978    |  p0  |   2  |  48  |   96   ||    9    |
|     grp_fu_978    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1051    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_1051    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   604  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |   728  |  1163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |  1161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   17   |  1889  |  1253  |
+-----------+--------+--------+--------+--------+
