<html><body><samp><pre>
<!@TC:1742230913>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Mon Mar 17 14:01:53 2025

##### DESIGN INFO #######################################################

Top View:                "DEFAULT_6BA5ED31DBDDB144872513"
Constraint File(s):      "/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc"




##### SUMMARY ############################################################

Found 4 issues in 3 out of 23 constraints


##### DETAILS ############################################################



<a name=clockRelationships46></a>Clock Relationships</a>
*******************

Starting                                                                 Ending                                                                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                   CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     |     8.000            |     No paths         |     No paths         |     No paths                         
System                                                                   CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     |     8.000            |     No paths         |     No paths         |     No paths                         
System                                                                   CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     |     20.000           |     No paths         |     No paths         |     No paths                         
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     |     8.000            |     No paths         |     No paths         |     No paths                         
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     |     8.000            |     No paths         |     No paths         |     4.000                            
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     |     20.000           |     No paths         |     No paths         |     No paths                         
=============================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK47></a>Unconstrained Start/End Points</a>
******************************

p:ADC_CSn
p:ADC_IRQn
p:ADC_MISO (bidir end point)
p:ADC_MISO (bidir start point)
p:ADC_MOSI (bidir end point)
p:ADC_MOSI (bidir start point)
p:ADC_SCK
p:CA[0]
p:CA[1]
p:CA[2]
p:CA[3]
p:CA[4]
p:CA[5]
p:CK
p:CKE
p:CK_N
p:CS
p:CSI1_PWND
p:DM[0]
p:DM[1]
p:DM[2]
p:DM[3]
p:DQS[0] (bidir end point)
p:DQS[0] (bidir start point)
p:DQS[1] (bidir end point)
p:DQS[1] (bidir start point)
p:DQS[2] (bidir end point)
p:DQS[2] (bidir start point)
p:DQS[3] (bidir end point)
p:DQS[3] (bidir start point)
p:DQS_N[0] (bidir end point)
p:DQS_N[0] (bidir start point)
p:DQS_N[1] (bidir end point)
p:DQS_N[1] (bidir start point)
p:DQS_N[2] (bidir end point)
p:DQS_N[2] (bidir start point)
p:DQS_N[3] (bidir end point)
p:DQS_N[3] (bidir start point)
p:DQ[0] (bidir end point)
p:DQ[0] (bidir start point)
p:DQ[1] (bidir end point)
p:DQ[1] (bidir start point)
p:DQ[2] (bidir end point)
p:DQ[2] (bidir start point)
p:DQ[3] (bidir end point)
p:DQ[3] (bidir start point)
p:DQ[4] (bidir end point)
p:DQ[4] (bidir start point)
p:DQ[5] (bidir end point)
p:DQ[5] (bidir start point)
p:DQ[6] (bidir end point)
p:DQ[6] (bidir start point)
p:DQ[7] (bidir end point)
p:DQ[7] (bidir start point)
p:DQ[8] (bidir end point)
p:DQ[8] (bidir start point)
p:DQ[9] (bidir end point)
p:DQ[9] (bidir start point)
p:DQ[10] (bidir end point)
p:DQ[10] (bidir start point)
p:DQ[11] (bidir end point)
p:DQ[11] (bidir start point)
p:DQ[12] (bidir end point)
p:DQ[12] (bidir start point)
p:DQ[13] (bidir end point)
p:DQ[13] (bidir start point)
p:DQ[14] (bidir end point)
p:DQ[14] (bidir start point)
p:DQ[15] (bidir end point)
p:DQ[15] (bidir start point)
p:DQ[16] (bidir end point)
p:DQ[16] (bidir start point)
p:DQ[17] (bidir end point)
p:DQ[17] (bidir start point)
p:DQ[18] (bidir end point)
p:DQ[18] (bidir start point)
p:DQ[19] (bidir end point)
p:DQ[19] (bidir start point)
p:DQ[20] (bidir end point)
p:DQ[20] (bidir start point)
p:DQ[21] (bidir end point)
p:DQ[21] (bidir start point)
p:DQ[22] (bidir end point)
p:DQ[22] (bidir start point)
p:DQ[23] (bidir end point)
p:DQ[23] (bidir start point)
p:DQ[24] (bidir end point)
p:DQ[24] (bidir start point)
p:DQ[25] (bidir end point)
p:DQ[25] (bidir start point)
p:DQ[26] (bidir end point)
p:DQ[26] (bidir start point)
p:DQ[27] (bidir end point)
p:DQ[27] (bidir start point)
p:DQ[28] (bidir end point)
p:DQ[28] (bidir start point)
p:DQ[29] (bidir end point)
p:DQ[29] (bidir start point)
p:DQ[30] (bidir end point)
p:DQ[30] (bidir start point)
p:DQ[31] (bidir end point)
p:DQ[31] (bidir start point)
p:EMMC_CLK
p:EMMC_CMD (bidir end point)
p:EMMC_CMD (bidir start point)
p:EMMC_DATA0 (bidir end point)
p:EMMC_DATA0 (bidir start point)
p:EMMC_DATA1 (bidir end point)
p:EMMC_DATA1 (bidir start point)
p:EMMC_DATA2 (bidir end point)
p:EMMC_DATA2 (bidir start point)
p:EMMC_DATA3 (bidir end point)
p:EMMC_DATA3 (bidir start point)
p:EMMC_DATA4 (bidir end point)
p:EMMC_DATA4 (bidir start point)
p:EMMC_DATA5 (bidir end point)
p:EMMC_DATA5 (bidir start point)
p:EMMC_DATA6 (bidir end point)
p:EMMC_DATA6 (bidir start point)
p:EMMC_DATA7 (bidir end point)
p:EMMC_DATA7 (bidir start point)
p:EMMC_RSTN
p:EMMC_STRB
p:I2C_1_SCL (bidir end point)
p:I2C_1_SCL (bidir start point)
p:I2C_1_SDA (bidir end point)
p:I2C_1_SDA (bidir start point)
p:M2_PER0_N
p:M2_PER0_P
p:M2_PERST0n
p:M2_PET0_N
p:M2_PET0_P
p:M2_UART_CTS
p:M2_UART_RTS
p:M2_UART_RXD
p:M2_UART_TXD
p:M2_W_DISABLE1
p:M2_W_DISABLE2
p:ODT
p:P8_PIN3_USER_LED_0 (bidir end point)
p:P8_PIN3_USER_LED_0 (bidir start point)
p:P8_PIN4_USER_LED_1 (bidir end point)
p:P8_PIN4_USER_LED_1 (bidir start point)
p:P8_PIN5_USER_LED_2 (bidir end point)
p:P8_PIN5_USER_LED_2 (bidir start point)
p:P8_PIN6_USER_LED_3 (bidir end point)
p:P8_PIN6_USER_LED_3 (bidir start point)
p:P8_PIN7_USER_LED_4 (bidir end point)
p:P8_PIN7_USER_LED_4 (bidir start point)
p:P8_PIN8_USER_LED_5 (bidir end point)
p:P8_PIN8_USER_LED_5 (bidir start point)
p:P8_PIN9_USER_LED_6 (bidir end point)
p:P8_PIN9_USER_LED_6 (bidir start point)
p:P8_PIN10_USER_LED_7 (bidir end point)
p:P8_PIN10_USER_LED_7 (bidir start point)
p:P8_PIN11_USER_LED_8 (bidir end point)
p:P8_PIN11_USER_LED_8 (bidir start point)
p:P8_PIN12_USER_LED_9 (bidir end point)
p:P8_PIN12_USER_LED_9 (bidir start point)
p:P8_PIN13_USER_LED_10
p:P8_PIN14_USER_LED_11 (bidir end point)
p:P8_PIN14_USER_LED_11 (bidir start point)
p:P8_PIN15 (bidir end point)
p:P8_PIN15 (bidir start point)
p:P8_PIN16 (bidir end point)
p:P8_PIN16 (bidir start point)
p:P8_PIN17 (bidir end point)
p:P8_PIN17 (bidir start point)
p:P8_PIN18 (bidir end point)
p:P8_PIN18 (bidir start point)
p:P8_PIN19
p:P8_PIN20 (bidir end point)
p:P8_PIN20 (bidir start point)
p:P8_PIN21 (bidir end point)
p:P8_PIN21 (bidir start point)
p:P8_PIN22 (bidir end point)
p:P8_PIN22 (bidir start point)
p:P8_PIN23 (bidir end point)
p:P8_PIN23 (bidir start point)
p:P8_PIN24 (bidir end point)
p:P8_PIN24 (bidir start point)
p:P8_PIN25 (bidir end point)
p:P8_PIN25 (bidir start point)
p:P8_PIN26 (bidir end point)
p:P8_PIN26 (bidir start point)
p:P8_PIN27 (bidir end point)
p:P8_PIN27 (bidir start point)
p:P8_PIN28 (bidir end point)
p:P8_PIN28 (bidir start point)
p:P8_PIN29 (bidir end point)
p:P8_PIN29 (bidir start point)
p:P8_PIN30 (bidir end point)
p:P8_PIN30 (bidir start point)
p:P8_PIN31 (bidir end point)
p:P8_PIN31 (bidir start point)
p:P8_PIN32 (bidir end point)
p:P8_PIN32 (bidir start point)
p:P8_PIN33 (bidir end point)
p:P8_PIN33 (bidir start point)
p:P8_PIN34 (bidir end point)
p:P8_PIN34 (bidir start point)
p:P8_PIN35 (bidir end point)
p:P8_PIN35 (bidir start point)
p:P8_PIN36 (bidir end point)
p:P8_PIN36 (bidir start point)
p:P8_PIN37 (bidir end point)
p:P8_PIN37 (bidir start point)
p:P8_PIN38 (bidir end point)
p:P8_PIN38 (bidir start point)
p:P8_PIN39 (bidir end point)
p:P8_PIN39 (bidir start point)
p:P8_PIN40 (bidir end point)
p:P8_PIN40 (bidir start point)
p:P8_PIN41 (bidir end point)
p:P8_PIN41 (bidir start point)
p:P8_PIN42 (bidir end point)
p:P8_PIN42 (bidir start point)
p:P8_PIN43 (bidir end point)
p:P8_PIN43 (bidir start point)
p:P8_PIN44 (bidir end point)
p:P8_PIN44 (bidir start point)
p:P8_PIN45 (bidir end point)
p:P8_PIN45 (bidir start point)
p:P8_PIN46 (bidir end point)
p:P8_PIN46 (bidir start point)
p:P9_11
p:P9_13
p:P9_17
p:P9_18
p:P9_19 (bidir end point)
p:P9_19 (bidir start point)
p:P9_20 (bidir end point)
p:P9_20 (bidir start point)
p:P9_21
p:P9_22
p:P9_24
p:P9_26
p:P9_28
p:P9_29
p:P9_31
p:P9_PIN12 (bidir end point)
p:P9_PIN12 (bidir start point)
p:P9_PIN14
p:P9_PIN15 (bidir end point)
p:P9_PIN15 (bidir start point)
p:P9_PIN16
p:P9_PIN23 (bidir end point)
p:P9_PIN23 (bidir start point)
p:P9_PIN25 (bidir end point)
p:P9_PIN25 (bidir start point)
p:P9_PIN27 (bidir end point)
p:P9_PIN27 (bidir start point)
p:P9_PIN30 (bidir end point)
p:P9_PIN30 (bidir start point)
p:P9_PIN41 (bidir end point)
p:P9_PIN41 (bidir start point)
p:P9_PIN42
p:PHY_INTn
p:PHY_MDC
p:PHY_MDIO (bidir end point)
p:PHY_MDIO (bidir start point)
p:PHY_RSTn
p:REFCLK
p:REFCLK_N
p:RESET_N
p:SD_CARD_CS
p:SD_DET
p:SGMII_RX0_N
p:SGMII_RX0_P
p:SGMII_RX1_N
p:SGMII_RX1_P
p:SGMII_TX0_N
p:SGMII_TX0_P
p:SGMII_TX1_N
p:SGMII_TX1_P
p:UART0_RXD
p:UART0_TXD
p:USB0_CLK
p:USB0_DATA0 (bidir end point)
p:USB0_DATA0 (bidir start point)
p:USB0_DATA1 (bidir end point)
p:USB0_DATA1 (bidir start point)
p:USB0_DATA2 (bidir end point)
p:USB0_DATA2 (bidir start point)
p:USB0_DATA3 (bidir end point)
p:USB0_DATA3 (bidir start point)
p:USB0_DATA4 (bidir end point)
p:USB0_DATA4 (bidir start point)
p:USB0_DATA5 (bidir end point)
p:USB0_DATA5 (bidir start point)
p:USB0_DATA6 (bidir end point)
p:USB0_DATA6 (bidir start point)
p:USB0_DATA7 (bidir end point)
p:USB0_DATA7 (bidir start point)
p:USB0_DIR
p:USB0_NXT
p:USB0_OCn
p:USB0_RESETB
p:USB0_STP
p:USER_BUTTON
p:VIO_ENABLE
p:XCVR_0A_REFCLK_N


<a name=InapplicableconstraintsCCK48></a>Inapplicable constraints</a>
************************

create_clock -name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK -period 6.25 [get_pins { CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK }]
<a name=error49></a>	@E:MT661:"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":8:0:8:0|Clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK is overridden on all sources and thus undefined.</a>
	@W:MT655:"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":8:0:8:0|Clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK is overridden on source cell instance pin CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK by clock osc_rc160mhz.
set_false_path -from [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK }]
<a name=error50></a>	@E::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":19:0:19:0|Timing constraint (from [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin</a>

<a name=ApplicableConstraintsWithIssuesCCK51></a>Applicable constraints with issues</a>
**********************************

set_false_path -to [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[0] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[1] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[2] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[3] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[4] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[5] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[6] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[7] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.WAKEREQ M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.MPERST_N }]
	@W::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[0] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[1] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[2] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[3] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[4] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[5] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[6] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[7] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.WAKEREQ M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

<a name=ConstraintsWithMatchingWildcardExpressionsCCK52></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -through [get_nets { M2_INTERFACE_0.FIC1_INITIATOR.ARESETN* }]
	@N:MF891:"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":17:0:17:0|expression "[get_nets { M2_INTERFACE_0.FIC1_INITIATOR.ARESETN* }]" applies to objects:
		M2_INTERFACE_0.FIC1_INITIATOR.ARESETN
		M2_INTERFACE_0.FIC1_INITIATOR.ARESETN_arst
		M2_INTERFACE_0.FIC1_INITIATOR.ARESETN_data
		M2_INTERFACE_0.FIC1_INITIATOR.ARESETN_i
set_false_path -through [get_nets { M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN* }]
	@N:MF891:"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc":20:0:20:0|expression "[get_nets { M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN* }]" applies to objects:
		M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN
		M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN_arst
		M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN_data
		M2_INTERFACE_0.PCIE_INITIATOR_inst_0.ARESETN_i

<a name=LibraryReportCCK53></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
