Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov 22 16:26:27 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_0_i_15_psbram_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_1_i_15_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_1_i_37_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_1_i_37_psbram_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_1_i_37_psbram_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg_2_i_32_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[0]_i_1_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[0]_i_2_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[0]_i_4_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[0]_i_6_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[2]_i_8_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[2]_i_8_psbram_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[2]_i_8_psbram_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[2]_i_8_psbram_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[3]_i_9_psbram/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/aluFunc_out_reg[3]_i_9_psbram_2/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.280    -1031.113                   1101                 2323        0.152        0.000                      0                 2323        3.500        0.000                       0                  1136  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -1.280    -1031.113                   1101                 2323        0.152        0.000                      0                 2323        3.500        0.000                       0                  1136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :         1101  Failing Endpoints,  Worst Slack       -1.280ns,  Total Violation    -1031.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            registers/registers_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 1.961ns (17.638%)  route 9.157ns (82.362%))
  Logic Levels:           9  (LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     1.569     5.077    inst_mem/CLK
    SLICE_X8Y40          FDRE                                         r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/Q
                         net (fo=10, estimated)       0.854     6.449    inst_mem/inst_fetched[1]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.124     6.573 f  inst_mem/iType_out_reg[3]_i_3_replica/O
                         net (fo=4, estimated)        0.462     7.035    inst_mem/iType_out_reg[3]_i_3_n_0_repN
    SLICE_X11Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.159 r  inst_mem/p_2_out_carry_i_27/O
                         net (fo=128, estimated)      1.381     8.540    registers/rs1[2]
    SLICE_X13Y61         MUXF7 (Prop_muxf7_S_O)       0.276     8.816 r  registers/p_2_out_carry__2_i_21/O
                         net (fo=1, estimated)        0.861     9.677    registers/p_2_out_carry__2_i_21_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I0_O)        0.299     9.976 r  registers/p_2_out_carry__2_i_4/O
                         net (fo=27, estimated)       1.518    11.494    decoder/rval1[12]
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.124    11.618 r  decoder/registers[31][21]_i_33/O
                         net (fo=1, estimated)        0.723    12.341    decoder/registers[31][21]_i_33_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.465 r  decoder/registers[31][21]_i_17/O
                         net (fo=1, estimated)        0.592    13.057    decoder/registers[31][21]_i_17_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.181 r  decoder/registers[31][21]_i_7/O
                         net (fo=2, estimated)        1.428    14.609    decoder/registers[31][21]_i_7_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124    14.733 r  decoder/registers[31][21]_i_3/O
                         net (fo=1, estimated)        0.323    15.056    decoder/registers[31][21]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  decoder/registers[31][21]_i_1/O
                         net (fo=32, estimated)       1.015    16.195    registers/D[21]
    SLICE_X9Y48          FDRE                                         r  registers/registers_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     1.454    14.789    registers/CLK
    SLICE_X9Y48          FDRE                                         r  registers/registers_reg[5][21]/C
                         clock pessimism              0.267    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)       -0.105    14.915    registers/registers_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -16.195    
  -------------------------------------------------------------------
                         slack                                 -1.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_mem/BRAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.165%)  route 0.488ns (74.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     0.558     1.624    clk_100mhz_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164     1.788 r  pc_reg[3]/Q
                         net (fo=5, estimated)        0.488     2.276    inst_mem/Q[3]
    RAMB18_X0Y14         RAMB18E1                                     r  inst_mem/BRAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     0.874     2.174    inst_mem/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  inst_mem/BRAM_reg/CLKBWRCLK
                         clock pessimism             -0.234     1.940    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.123    inst_mem/BRAM_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  inst_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X2Y34   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y34   counter_reg[0]/C



