{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573813265799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573813265813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:21:05 2019 " "Processing started: Fri Nov 15 18:21:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573813265813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813265813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05-2 -c lab05-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813265813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573813268043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573813268044 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND5 " "Entity \"NAND5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND5.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/NAND5.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573813337225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand5.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813337226 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND5 " "Entity \"AND5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND5.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/AND5.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573813337277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and5.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813337278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05-2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab05-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab05-2 " "Found entity 1: lab05-2" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813337440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813337440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Found entity 1: freq_div_1KHz" {  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog3.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813337669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813337669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "Verilog4.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813337735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813337735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05-2 " "Elaborating entity \"lab05-2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573813338160 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst92 " "Primitive \"DFF\" of instance \"inst92\" not used" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 5656 1656 1720 5736 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573813338667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst170 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst170\"" {  } { { "lab05-2.bdf" "inst170" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1192 2432 2608 1272 "inst170" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573813338809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst99 " "Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst99\"" {  } { { "lab05-2.bdf" "inst99" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 88 112 264 168 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573813338978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Verilog3.v(52) " "Verilog HDL assignment warning at Verilog3.v(52): truncated value with size 32 to match size of target (28)" {  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog3.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573813339011 "|lab05-2|freq_div_1KHz:inst99"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst56 inst56~_emulated inst56~1 " "Register \"inst56\" is converted into an equivalent circuit using register \"inst56~_emulated\" and latch \"inst56~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 944 1616 1680 1024 "inst56" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst56"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst59 inst59~_emulated inst56~1 " "Register \"inst59\" is converted into an equivalent circuit using register \"inst59~_emulated\" and latch \"inst56~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1544 1616 1680 1624 "inst59" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst59"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst93 inst93~_emulated inst93~1 " "Register \"inst93\" is converted into an equivalent circuit using register \"inst93~_emulated\" and latch \"inst93~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1984 1624 1688 2064 "inst93" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst93"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst106 inst106~_emulated inst93~1 " "Register \"inst106\" is converted into an equivalent circuit using register \"inst106~_emulated\" and latch \"inst93~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2392 1624 1688 2472 "inst106" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst106"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst116 inst116~_emulated inst116~1 " "Register \"inst116\" is converted into an equivalent circuit using register \"inst116~_emulated\" and latch \"inst116~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2848 1624 1688 2928 "inst116" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst116"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst119 inst119~_emulated inst116~1 " "Register \"inst119\" is converted into an equivalent circuit using register \"inst119~_emulated\" and latch \"inst116~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3424 1624 1688 3504 "inst119" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst119"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst154 inst154~_emulated inst154~1 " "Register \"inst154\" is converted into an equivalent circuit using register \"inst154~_emulated\" and latch \"inst154~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4232 1584 1648 4312 "inst154" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst154"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst152 inst152~_emulated inst154~1 " "Register \"inst152\" is converted into an equivalent circuit using register \"inst152~_emulated\" and latch \"inst154~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3840 1584 1648 3920 "inst152" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573813344107 "|lab05-2|inst152"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573813344107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573813344938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573813349905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573813349905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573813351924 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573813351924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573813351924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573813351924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573813352052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:22:32 2019 " "Processing ended: Fri Nov 15 18:22:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573813352052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573813352052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573813352052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813352052 ""}
