<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a15tftg256-1" LaunchTime="1492698879">
  <File Type="PWROPT-DRC" Name="OK_BoardWrapper_drc_pwropted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="OK_BoardWrapper_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="OK_BoardWrapper_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="OK_BoardWrapper_power_routed.rpx"/>
  <File Type="PA-TCL" Name="OK_BoardWrapper.tcl"/>
  <File Type="OPT-HWDEF" Name="OK_BoardWrapper.hwdef"/>
  <File Type="RDI-RDI" Name="OK_BoardWrapper.vdi"/>
  <File Type="OPT-DCP" Name="OK_BoardWrapper_opt.dcp"/>
  <File Type="OPT-DRC" Name="OK_BoardWrapper_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="OK_BoardWrapper_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="OK_BoardWrapper_pwropt.dcp"/>
  <File Type="PWROPT-TIMING" Name="OK_BoardWrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="OK_BoardWrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="OK_BoardWrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="OK_BoardWrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="OK_BoardWrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="OK_BoardWrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="OK_BoardWrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="OK_BoardWrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="OK_BoardWrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="OK_BoardWrapper_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="OK_BoardWrapper_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="OK_BoardWrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="OK_BoardWrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="OK_BoardWrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="OK_BoardWrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="OK_BoardWrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="OK_BoardWrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="OK_BoardWrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="OK_BoardWrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="OK_BoardWrapper_drc_routed.pb"/>
  <File Type="BG-BIN" Name="OK_BoardWrapper.bin"/>
  <File Type="ROUTE-DRC-RPX" Name="OK_BoardWrapper_drc_routed.rpx"/>
  <File Type="BG-DRC" Name="OK_BoardWrapper.drc"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="OK_BoardWrapper_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MSK" Name="OK_BoardWrapper.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="OK_BoardWrapper_methodology_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="OK_BoardWrapper.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="OK_BoardWrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="OK_BoardWrapper_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="OK_BoardWrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="OK_BoardWrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="OK_BoardWrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="OK_BoardWrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="OK_BoardWrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="OK_BoardWrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="OK_BoardWrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="OK_BoardWrapper_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="OK_BoardWrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="OK_BoardWrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="OK_BoardWrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="OK_BoardWrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="OK_BoardWrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="OK_BoardWrapper.bit"/>
  <File Type="BITSTR-RBT" Name="OK_BoardWrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="OK_BoardWrapper.nky"/>
  <File Type="BITSTR-BMM" Name="OK_BoardWrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="OK_BoardWrapper.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="OK_BoardWrapper.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../VHDL Files/Basic_Gates.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/Multiplexers.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL Entities/Clock_Divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd"/>
        <Attr Name="ImportTime" Val="1492471149"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/input_buffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_Test/Senior_Design.srcs/sources_1/new/input_buffer.vhd"/>
        <Attr Name="ImportTime" Val="1491322840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/EECS_542_Clock_Block.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okCoreHarness.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIFO.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_3/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd"/>
        <Attr Name="ImportTime" Val="1491573984"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIFO_write_clk_generator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/UpCounter_4bit_AsyncReset.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/EECS_542_Control_Unit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okWireIn.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/logic_analyser.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_Test/Senior_Design.srcs/sources_1/new/logic_analyser.vhd"/>
        <Attr Name="ImportTime" Val="1491322840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okPipeOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okLibrary.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okWireOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okTriggerIn.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okTriggerOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/EECS_542_SeniorDesign2/OK_Board_Wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../EECS_542_SeniorDesign2/OK_Board_Wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1485294711"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="OK_BoardWrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../EECS542_OK_Board_Constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
