\subsection{rtl Architecture Reference}
\label{classddr2__traffic__gen_1_1rtl}\index{rtl@{rtl}}


Collaboration diagram for rtl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=197pt]{d5/d92/classddr2__traffic__gen_1_1rtl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0}  {\bfseries }  
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 31} of file {\bf ddr2\+\_\+traffic\+\_\+gen.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+traffic\+\_\+gen\+::rtl@{ddr2\+\_\+traffic\+\_\+gen\+::rtl}!ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0@{ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0}}
\index{ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0@{ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0}!ddr2\+\_\+traffic\+\_\+gen\+::rtl@{ddr2\+\_\+traffic\+\_\+gen\+::rtl}}
\paragraph[{ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+traffic\+\_\+gen\+\_\+mm\+\_\+traffic\+\_\+generator\+\_\+0} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__traffic__gen_1_1rtl_a73757f897de1f1e1e6a580b328ac01d7}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+traffic\+\_\+gen.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2\+\_\+traffic\+\_\+gen/ddr2\+\_\+traffic\+\_\+gen/synthesis/{\bf ddr2\+\_\+traffic\+\_\+gen.\+vhd}\end{DoxyCompactItemize}
