--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.187ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_0 (SLICE_X12Y41.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_12 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_12 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_12
    SLICE_X19Y38.D1      net (fanout=2)        0.629   XLXI_7/XLXI_914/COUNT<12>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.350   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.276ns logic, 1.862ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_11 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_11 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<11>
                                                       XLXI_7/XLXI_914/COUNT_11
    SLICE_X19Y38.D2      net (fanout=2)        0.594   XLXI_7/XLXI_914/COUNT<11>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.350   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (1.276ns logic, 1.827ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X19Y38.D3      net (fanout=2)        0.483   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.350   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.276ns logic, 1.716ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_2 (SLICE_X12Y41.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_12 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_12 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_12
    SLICE_X19Y38.D1      net (fanout=2)        0.629   XLXI_7/XLXI_914/COUNT<12>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.314   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (1.240ns logic, 1.862ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_11 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_11 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<11>
                                                       XLXI_7/XLXI_914/COUNT_11
    SLICE_X19Y38.D2      net (fanout=2)        0.594   XLXI_7/XLXI_914/COUNT<11>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.314   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.240ns logic, 1.827ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X19Y38.D3      net (fanout=2)        0.483   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.314   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (1.240ns logic, 1.716ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_3 (SLICE_X12Y41.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_12 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_12 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_12
    SLICE_X19Y38.D1      net (fanout=2)        0.629   XLXI_7/XLXI_914/COUNT<12>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.310   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (1.236ns logic, 1.862ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_11 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_11 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<11>
                                                       XLXI_7/XLXI_914/COUNT_11
    SLICE_X19Y38.D2      net (fanout=2)        0.594   XLXI_7/XLXI_914/COUNT<11>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.310   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.236ns logic, 1.827ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.408   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X19Y38.D3      net (fanout=2)        0.483   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X19Y38.D       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X19Y38.B2      net (fanout=1)        0.438   XLXI_7/XLXI_914/TC<15>
    SLICE_X19Y38.B       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X12Y41.CE      net (fanout=1)        0.795   XLXI_7/XLXN_235
    SLICE_X12Y41.CLK     Tceck                 0.310   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (1.236ns logic, 1.716ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_914/COUNT_15 (SLICE_X18Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_914/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_914/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.200   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X18Y39.D6      net (fanout=2)        0.022   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X18Y39.CLK     Tah         (-Th)    -0.237   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT<15>_rt
                                                       XLXI_7/XLXI_914/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_914/COUNT_1 (SLICE_X18Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_914/COUNT_1 (FF)
  Destination:          XLXI_7/XLXI_914/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_914/COUNT_1 to XLXI_7/XLXI_914/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.200   XLXI_7/XLXI_914/COUNT<3>
                                                       XLXI_7/XLXI_914/COUNT_1
    SLICE_X18Y36.B5      net (fanout=2)        0.075   XLXI_7/XLXI_914/COUNT<1>
    SLICE_X18Y36.CLK     Tah         (-Th)    -0.234   XLXI_7/XLXI_914/COUNT<3>
                                                       XLXI_7/XLXI_914/COUNT<1>_rt
                                                       XLXI_7/XLXI_914/Mcount_COUNT_cy<3>
                                                       XLXI_7/XLXI_914/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_914/COUNT_5 (SLICE_X18Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_914/COUNT_5 (FF)
  Destination:          XLXI_7/XLXI_914/COUNT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_914/COUNT_5 to XLXI_7/XLXI_914/COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.200   XLXI_7/XLXI_914/COUNT<7>
                                                       XLXI_7/XLXI_914/COUNT_5
    SLICE_X18Y37.B5      net (fanout=2)        0.075   XLXI_7/XLXI_914/COUNT<5>
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.234   XLXI_7/XLXI_914/COUNT<7>
                                                       XLXI_7/XLXI_914/COUNT<5>_rt
                                                       XLXI_7/XLXI_914/Mcount_COUNT_cy<7>
                                                       XLXI_7/XLXI_914/COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_7/XLXI_914/COUNT<3>/CLK
  Logical resource: XLXI_7/XLXI_914/COUNT_0/CK
  Location pin: SLICE_X18Y36.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: XLXI_7/XLXI_914/COUNT<3>/SR
  Logical resource: XLXI_7/XLXI_914/COUNT_0/SR
  Location pin: SLICE_X18Y36.SR
  Clock network: XLXI_7/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    3.187|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 210 paths, 0 nets, and 48 connections

Design statistics:
   Minimum period:   3.187ns{1}   (Maximum frequency: 313.775MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 24 06:13:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



