uint_t pci_a_arb_enable = 0xf ; uint_t pci_ecc_afsr_retries = 100 ; uint_t pci_intr_retry_intv = 5 ; uint8_t pci_latency_timer = 0x40 ; uint_t pci_panic_on_sbh_errors = 0 ; uint_t pci_panic_on_fatal_errors = 1 ; uint_t pci_thermal_intr_fatal = 1 ; uint_t pci_buserr_interrupt = 1 ; uint_t pci_set_dto_value = 0 ; uint_t pci_dto_value = 1 ; uint_t pci_lock_sbuf = 0 ; uint_t pci_use_contexts = 1 ; uint_t pci_sc_use_contexts = 1 ; uint_t pci_context_minpages = 2 ; uint_t pci_ctx_flush_warn = CE_IGNORE ; uint_t pci_ctx_unsuccess_count = 0 ; uint_t pci_ctx_no_active_flush = 0 ; uint_t pci_ctx_no_compat = 0 ; uint64_t pci_perr_enable = - 1ull ; uint64_t pci_serr_enable = - 1ull ; uint64_t pci_perr_fatal = - 1ull ; uint64_t pci_serr_fatal = - 1ull ; hrtime_t pci_intrpend_timeout = 5ll * NANOSEC ; hrtime_t pci_sync_buf_timeout = 1ll * NANOSEC ; hrtime_t pci_cdma_intr_timeout = 1ll * NANOSEC ; uint32_t pci_cdma_intr_count = 15 ; uint32_t pci_dto_fault_warn = CE_WARN ; int pci_dto_intr_enable = 0 ; uint64_t pci_dto_count = 0 ; uint64_t pci_errtrig_pa = 0x0 ; uint_t pci_check_all_handlers = 1 ; 