#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 29 16:42:59 2023
# Process ID: 43912
# Current directory: S:/univer/sem2_1/digital_experiment/exp_8/lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48872 S:\univer\sem2_1\digital_experiment\exp_8\lab8\lab8.xpr
# Log file: S:/univer/sem2_1/digital_experiment/exp_8/lab8/vivado.log
# Journal file: S:/univer/sem2_1/digital_experiment/exp_8/lab8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycleCPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycleCPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.sim/sim_1/behav/xsim'
"xelab -wto c838219e6ce24a24bf035fe2cca6c474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_tb_behav xil_defaultlib.SingleCycleCPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c838219e6ce24a24bf035fe2cca6c474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_tb_behav xil_defaultlib.SingleCycleCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [S:/univer/sem2_1/digital_experiment/exp_8/lab8/SingleCycleCPU_tb.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycleCPU_tb_behav -key {Behavioral:sim_1:Functional:SingleCycleCPU_tb} -tclbatch {SingleCycleCPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source SingleCycleCPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250000ns
---Begin test case                   rv32ui-p-add-----
OK:test case                   rv32ui-p-add finshed OK at cycle         456.
---Begin test case                  rv32ui-p-addi-----
OK:test case                  rv32ui-p-addi finshed OK at cycle         233.
---Begin test case                   rv32ui-p-and-----
OK:test case                   rv32ui-p-and finshed OK at cycle         476.
---Begin test case                  rv32ui-p-andi-----
OK:test case                  rv32ui-p-andi finshed OK at cycle         189.
---Begin test case                 rv32ui-p-auipc-----
OK:test case                 rv32ui-p-auipc finshed OK at cycle          50.
---Begin test case                   rv32ui-p-beq-----
OK:test case                   rv32ui-p-beq finshed OK at cycle         282.
---Begin test case                   rv32ui-p-bge-----
OK:test case                   rv32ui-p-bge finshed OK at cycle         300.
---Begin test case                  rv32ui-p-bgeu-----
OK:test case                  rv32ui-p-bgeu finshed OK at cycle         325.
---Begin test case                   rv32ui-p-blt-----
OK:test case                   rv32ui-p-blt finshed OK at cycle         282.
---Begin test case                  rv32ui-p-bltu-----
OK:test case                  rv32ui-p-bltu finshed OK at cycle         307.
---Begin test case                   rv32ui-p-bne-----
OK:test case                   rv32ui-p-bne finshed OK at cycle         282.
---Begin test case                   rv32ui-p-jal-----
OK:test case                   rv32ui-p-jal finshed OK at cycle          46.
---Begin test case                  rv32ui-p-jalr-----
OK:test case                  rv32ui-p-jalr finshed OK at cycle         106.
---Begin test case                    rv32ui-p-lb-----
OK:test case                    rv32ui-p-lb finshed OK at cycle         236.
---Begin test case                   rv32ui-p-lbu-----
OK:test case                   rv32ui-p-lbu finshed OK at cycle         236.
---Begin test case                    rv32ui-p-lh-----
OK:test case                    rv32ui-p-lh finshed OK at cycle         248.
---Begin test case                   rv32ui-p-lhu-----
OK:test case                   rv32ui-p-lhu finshed OK at cycle         255.
---Begin test case                   rv32ui-p-lui-----
OK:test case                   rv32ui-p-lui finshed OK at cycle          56.
---Begin test case                    rv32ui-p-lw-----
OK:test case                    rv32ui-p-lw finshed OK at cycle         258.
---Begin test case                    rv32ui-p-or-----
OK:test case                    rv32ui-p-or finshed OK at cycle         479.
---Begin test case                   rv32ui-p-ori-----
OK:test case                   rv32ui-p-ori finshed OK at cycle         196.
---Begin test case                    rv32ui-p-sb-----
OK:test case                    rv32ui-p-sb finshed OK at cycle         421.
---Begin test case                    rv32ui-p-sh-----
OK:test case                    rv32ui-p-sh finshed OK at cycle         474.
---Begin test case                   rv32ui-p-sll-----
OK:test case                   rv32ui-p-sll finshed OK at cycle         484.
---Begin test case                  rv32ui-p-slli-----
OK:test case                  rv32ui-p-slli finshed OK at cycle         232.
---Begin test case                   rv32ui-p-slt-----
OK:test case                   rv32ui-p-slt finshed OK at cycle         450.
---Begin test case                  rv32ui-p-slti-----
OK:test case                  rv32ui-p-slti finshed OK at cycle         228.
---Begin test case                 rv32ui-p-sltiu-----
OK:test case                 rv32ui-p-sltiu finshed OK at cycle         228.
---Begin test case                  rv32ui-p-sltu-----
OK:test case                  rv32ui-p-sltu finshed OK at cycle         450.
---Begin test case                   rv32ui-p-sra-----
OK:test case                   rv32ui-p-sra finshed OK at cycle         503.
---Begin test case                  rv32ui-p-srai-----
OK:test case                  rv32ui-p-srai finshed OK at cycle         247.
---Begin test case                   rv32ui-p-srl-----
OK:test case                   rv32ui-p-srl finshed OK at cycle         497.
---Begin test case                  rv32ui-p-srli-----
OK:test case                  rv32ui-p-srli finshed OK at cycle         241.
---Begin test case                   rv32ui-p-sub-----
OK:test case                   rv32ui-p-sub finshed OK at cycle         448.
---Begin test case                    rv32ui-p-sw-----
OK:test case                    rv32ui-p-sw finshed OK at cycle         481.
---Begin test case                rv32ui-p-simple-----
OK:test case                rv32ui-p-simple finshed OK at cycle          32.
---Begin test case                rv32ui-p-simple-----
OK:test case                rv32ui-p-simple finshed OK at cycle          32.
---Begin test case                   rv32ui-p-xor-----
OK:test case                   rv32ui-p-xor finshed OK at cycle         478.
---Begin test case                   rv32ui-p-beq-----
OK:test case                   rv32ui-p-beq finshed OK at cycle         282.
---Begin test case                  rv32ui-p-xori-----
OK:test case                  rv32ui-p-xori finshed OK at cycle         198.
$stop called at time : 235960 ns : File "S:/univer/sem2_1/digital_experiment/exp_8/lab8/SingleCycleCPU_tb.v" Line 285
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycleCPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1207.242 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1224.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'regfile32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.srcs/constrs_1/new/toop.xdc]
Finished Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_8/lab8/lab8.srcs/constrs_1/new/toop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1426.430 ; gain = 219.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.410 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 17:10:53 2023...
