
final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b760  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  0800b8f0  0800b8f0  0001b8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc0c  0800bc0c  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  0800bc0c  0800bc0c  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bc0c  0800bc0c  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc0c  0800bc0c  0001bc0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc10  0800bc10  0001bc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  0800bc14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c8  2**0
                  CONTENTS
 10 .bss          000008c8  200000c8  200000c8  000200c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000990  20000990  000200c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020db8  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003acf  00000000  00000000  00040eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001960  00000000  00000000  00044980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001810  00000000  00000000  000462e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000228fc  00000000  00000000  00047af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201ca  00000000  00000000  0006a3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce983  00000000  00000000  0008a5b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00158f39  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ac4  00000000  00000000  00158f8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  00160a50  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  00160a74  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b8d8 	.word	0x0800b8d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	0800b8d8 	.word	0x0800b8d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08e      	sub	sp, #56	; 0x38
 8000bac:	af0a      	add	r7, sp, #40	; 0x28
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	4608      	mov	r0, r1
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	817b      	strh	r3, [r7, #10]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	813b      	strh	r3, [r7, #8]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	; (8000c38 <LiquidCrystal+0x90>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d019      	beq.n	8000bfe <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000bca:	8939      	ldrh	r1, [r7, #8]
 8000bcc:	897a      	ldrh	r2, [r7, #10]
 8000bce:	2300      	movs	r3, #0
 8000bd0:	9308      	str	r3, [sp, #32]
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	9307      	str	r3, [sp, #28]
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	9306      	str	r3, [sp, #24]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	9305      	str	r3, [sp, #20]
 8000bde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000be0:	9304      	str	r3, [sp, #16]
 8000be2:	8c3b      	ldrh	r3, [r7, #32]
 8000be4:	9303      	str	r3, [sp, #12]
 8000be6:	8bbb      	ldrh	r3, [r7, #28]
 8000be8:	9302      	str	r3, [sp, #8]
 8000bea:	8b3b      	ldrh	r3, [r7, #24]
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	68f9      	ldr	r1, [r7, #12]
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	f000 f820 	bl	8000c3c <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8000bfc:	e018      	b.n	8000c30 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000bfe:	8939      	ldrh	r1, [r7, #8]
 8000c00:	897a      	ldrh	r2, [r7, #10]
 8000c02:	2300      	movs	r3, #0
 8000c04:	9308      	str	r3, [sp, #32]
 8000c06:	2300      	movs	r3, #0
 8000c08:	9307      	str	r3, [sp, #28]
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	9306      	str	r3, [sp, #24]
 8000c0e:	2300      	movs	r3, #0
 8000c10:	9305      	str	r3, [sp, #20]
 8000c12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c14:	9304      	str	r3, [sp, #16]
 8000c16:	8c3b      	ldrh	r3, [r7, #32]
 8000c18:	9303      	str	r3, [sp, #12]
 8000c1a:	8bbb      	ldrh	r3, [r7, #28]
 8000c1c:	9302      	str	r3, [sp, #8]
 8000c1e:	8b3b      	ldrh	r3, [r7, #24]
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	460b      	mov	r3, r1
 8000c28:	68f9      	ldr	r1, [r7, #12]
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f000 f806 	bl	8000c3c <init>
}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000000 	.word	0x20000000

08000c3c <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60b9      	str	r1, [r7, #8]
 8000c44:	4611      	mov	r1, r2
 8000c46:	461a      	mov	r2, r3
 8000c48:	4603      	mov	r3, r0
 8000c4a:	73fb      	strb	r3, [r7, #15]
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	81bb      	strh	r3, [r7, #12]
 8000c50:	4613      	mov	r3, r2
 8000c52:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 8000c54:	4a1a      	ldr	r2, [pc, #104]	; (8000cc0 <init+0x84>)
 8000c56:	89bb      	ldrh	r3, [r7, #12]
 8000c58:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000c5a:	4a1a      	ldr	r2, [pc, #104]	; (8000cc4 <init+0x88>)
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000c60:	4a19      	ldr	r2, [pc, #100]	; (8000cc8 <init+0x8c>)
 8000c62:	8b3b      	ldrh	r3, [r7, #24]
 8000c64:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 8000c66:	4a19      	ldr	r2, [pc, #100]	; (8000ccc <init+0x90>)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8000c6c:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <init+0x94>)
 8000c6e:	8bbb      	ldrh	r3, [r7, #28]
 8000c70:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 8000c72:	4a17      	ldr	r2, [pc, #92]	; (8000cd0 <init+0x94>)
 8000c74:	8c3b      	ldrh	r3, [r7, #32]
 8000c76:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000c78:	4a15      	ldr	r2, [pc, #84]	; (8000cd0 <init+0x94>)
 8000c7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c7c:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8000c7e:	4a14      	ldr	r2, [pc, #80]	; (8000cd0 <init+0x94>)
 8000c80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c82:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 8000c84:	4a12      	ldr	r2, [pc, #72]	; (8000cd0 <init+0x94>)
 8000c86:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000c88:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000c8a:	4a11      	ldr	r2, [pc, #68]	; (8000cd0 <init+0x94>)
 8000c8c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000c8e:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000c90:	4a0f      	ldr	r2, [pc, #60]	; (8000cd0 <init+0x94>)
 8000c92:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000c94:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 8000c96:	4a0e      	ldr	r2, [pc, #56]	; (8000cd0 <init+0x94>)
 8000c98:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000c9a:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d003      	beq.n	8000caa <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <init+0x98>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e002      	b.n	8000cb0 <init+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000caa:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <init+0x98>)
 8000cac:	2210      	movs	r2, #16
 8000cae:	701a      	strb	r2, [r3, #0]

  begin(16, 2);
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	2010      	movs	r0, #16
 8000cb4:	f000 f810 	bl	8000cd8 <begin>
}
 8000cb8:	bf00      	nop
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000011c 	.word	0x2000011c
 8000cc4:	200000fc 	.word	0x200000fc
 8000cc8:	2000011a 	.word	0x2000011a
 8000ccc:	20000100 	.word	0x20000100
 8000cd0:	20000108 	.word	0x20000108
 8000cd4:	20000119 	.word	0x20000119

08000cd8 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	460a      	mov	r2, r1
 8000ce2:	71fb      	strb	r3, [r7, #7]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8000ce8:	79bb      	ldrb	r3, [r7, #6]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d906      	bls.n	8000cfc <begin+0x24>
    _displayfunction |= LCD_2LINE;
 8000cee:	4b77      	ldr	r3, [pc, #476]	; (8000ecc <begin+0x1f4>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	f043 0308 	orr.w	r3, r3, #8
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	4b74      	ldr	r3, [pc, #464]	; (8000ecc <begin+0x1f4>)
 8000cfa:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8000cfc:	4a74      	ldr	r2, [pc, #464]	; (8000ed0 <begin+0x1f8>)
 8000cfe:	79bb      	ldrb	r3, [r7, #6]
 8000d00:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000d02:	79fa      	ldrb	r2, [r7, #7]
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	3340      	adds	r3, #64	; 0x40
 8000d08:	2140      	movs	r1, #64	; 0x40
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f000 f988 	bl	8001020 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000d10:	4b70      	ldr	r3, [pc, #448]	; (8000ed4 <begin+0x1fc>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d009      	beq.n	8000d2c <begin+0x54>
 8000d18:	79bb      	ldrb	r3, [r7, #6]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d106      	bne.n	8000d2c <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8000d1e:	4b6b      	ldr	r3, [pc, #428]	; (8000ecc <begin+0x1f4>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	4b68      	ldr	r3, [pc, #416]	; (8000ecc <begin+0x1f4>)
 8000d2a:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000d2c:	f000 f8e4 	bl	8000ef8 <enableClock>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8000d34:	2301      	movs	r3, #1
 8000d36:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000d38:	4b67      	ldr	r3, [pc, #412]	; (8000ed8 <begin+0x200>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d01b      	beq.n	8000d78 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000d40:	4b66      	ldr	r3, [pc, #408]	; (8000edc <begin+0x204>)
 8000d42:	881a      	ldrh	r2, [r3, #0]
 8000d44:	4b66      	ldr	r3, [pc, #408]	; (8000ee0 <begin+0x208>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	4b65      	ldr	r3, [pc, #404]	; (8000ee4 <begin+0x20c>)
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	4b64      	ldr	r3, [pc, #400]	; (8000ee8 <begin+0x210>)
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	4b62      	ldr	r3, [pc, #392]	; (8000ee8 <begin+0x210>)
 8000d5e:	885b      	ldrh	r3, [r3, #2]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b60      	ldr	r3, [pc, #384]	; (8000ee8 <begin+0x210>)
 8000d66:	889b      	ldrh	r3, [r3, #4]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	4b5e      	ldr	r3, [pc, #376]	; (8000ee8 <begin+0x210>)
 8000d6e:	88db      	ldrh	r3, [r3, #6]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	e02a      	b.n	8000dce <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000d78:	4b58      	ldr	r3, [pc, #352]	; (8000edc <begin+0x204>)
 8000d7a:	881a      	ldrh	r2, [r3, #0]
 8000d7c:	4b58      	ldr	r3, [pc, #352]	; (8000ee0 <begin+0x208>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	4b57      	ldr	r3, [pc, #348]	; (8000ee4 <begin+0x20c>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000d8c:	4b56      	ldr	r3, [pc, #344]	; (8000ee8 <begin+0x210>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000d90:	4313      	orrs	r3, r2
 8000d92:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000d94:	4b54      	ldr	r3, [pc, #336]	; (8000ee8 <begin+0x210>)
 8000d96:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000d9c:	4b52      	ldr	r3, [pc, #328]	; (8000ee8 <begin+0x210>)
 8000d9e:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000da4:	4b50      	ldr	r3, [pc, #320]	; (8000ee8 <begin+0x210>)
 8000da6:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000da8:	4313      	orrs	r3, r2
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	4b4e      	ldr	r3, [pc, #312]	; (8000ee8 <begin+0x210>)
 8000dae:	891b      	ldrh	r3, [r3, #8]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b4c      	ldr	r3, [pc, #304]	; (8000ee8 <begin+0x210>)
 8000db6:	895b      	ldrh	r3, [r3, #10]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	4b4a      	ldr	r3, [pc, #296]	; (8000ee8 <begin+0x210>)
 8000dbe:	899b      	ldrh	r3, [r3, #12]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	4b48      	ldr	r3, [pc, #288]	; (8000ee8 <begin+0x210>)
 8000dc6:	89db      	ldrh	r3, [r3, #14]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000dcc:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 8000dce:	4b47      	ldr	r3, [pc, #284]	; (8000eec <begin+0x214>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f107 020c 	add.w	r2, r7, #12
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f004 fd13 	bl	8005804 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 8000dde:	2032      	movs	r0, #50	; 0x32
 8000de0:	f003 f92e 	bl	8004040 <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 8000de4:	4b41      	ldr	r3, [pc, #260]	; (8000eec <begin+0x214>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a3c      	ldr	r2, [pc, #240]	; (8000edc <begin+0x204>)
 8000dea:	8811      	ldrh	r1, [r2, #0]
 8000dec:	2200      	movs	r2, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f004 fe9a 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000df4:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <begin+0x214>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a3a      	ldr	r2, [pc, #232]	; (8000ee4 <begin+0x20c>)
 8000dfa:	8811      	ldrh	r1, [r2, #0]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f004 fe92 	bl	8005b28 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 8000e04:	4b36      	ldr	r3, [pc, #216]	; (8000ee0 <begin+0x208>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	2bff      	cmp	r3, #255	; 0xff
 8000e0a:	d007      	beq.n	8000e1c <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000e0c:	4b37      	ldr	r3, [pc, #220]	; (8000eec <begin+0x214>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a33      	ldr	r2, [pc, #204]	; (8000ee0 <begin+0x208>)
 8000e12:	8811      	ldrh	r1, [r2, #0]
 8000e14:	2200      	movs	r2, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f004 fe86 	bl	8005b28 <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8000e1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ecc <begin+0x1f4>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	f003 0310 	and.w	r3, r3, #16
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d115      	bne.n	8000e54 <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f000 fa45 	bl	80012b8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000e2e:	2005      	movs	r0, #5
 8000e30:	f003 f906 	bl	8004040 <HAL_Delay>

    // second try
    write4bits(0x03);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f000 fa3f 	bl	80012b8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000e3a:	2005      	movs	r0, #5
 8000e3c:	f003 f900 	bl	8004040 <HAL_Delay>

    // third go!
    write4bits(0x03);
 8000e40:	2003      	movs	r0, #3
 8000e42:	f000 fa39 	bl	80012b8 <write4bits>
    HAL_Delay(1);
 8000e46:	2001      	movs	r0, #1
 8000e48:	f003 f8fa 	bl	8004040 <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	f000 fa33 	bl	80012b8 <write4bits>
 8000e52:	e01d      	b.n	8000e90 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <begin+0x1f4>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	f043 0320 	orr.w	r3, r3, #32
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 f9a4 	bl	80011ac <command>
    HAL_Delay(5);  // wait more than 4.1ms
 8000e64:	2005      	movs	r0, #5
 8000e66:	f003 f8eb 	bl	8004040 <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000e6a:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <begin+0x1f4>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	f043 0320 	orr.w	r3, r3, #32
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f000 f999 	bl	80011ac <command>
    HAL_Delay(1);
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	f003 f8e0 	bl	8004040 <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <begin+0x1f4>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	f043 0320 	orr.w	r3, r3, #32
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f98e 	bl	80011ac <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8000e90:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <begin+0x1f4>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f043 0320 	orr.w	r3, r3, #32
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 f986 	bl	80011ac <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000ea0:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <begin+0x218>)
 8000ea2:	2204      	movs	r2, #4
 8000ea4:	701a      	strb	r2, [r3, #0]
  display();
 8000ea6:	f000 f917 	bl	80010d8 <display>

  // clear it off
  clear();
 8000eaa:	f000 f8d9 	bl	8001060 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000eae:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <begin+0x21c>)
 8000eb0:	2202      	movs	r2, #2
 8000eb2:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <begin+0x21c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	f043 0304 	orr.w	r3, r3, #4
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f974 	bl	80011ac <command>

}
 8000ec4:	bf00      	nop
 8000ec6:	3720      	adds	r7, #32
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000119 	.word	0x20000119
 8000ed0:	20000105 	.word	0x20000105
 8000ed4:	200000e4 	.word	0x200000e4
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	2000011c 	.word	0x2000011c
 8000ee0:	200000fc 	.word	0x200000fc
 8000ee4:	2000011a 	.word	0x2000011a
 8000ee8:	20000108 	.word	0x20000108
 8000eec:	20000100 	.word	0x20000100
 8000ef0:	20000104 	.word	0x20000104
 8000ef4:	20000118 	.word	0x20000118

08000ef8 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	; 0x24
 8000efc:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 8000efe:	4b41      	ldr	r3, [pc, #260]	; (8001004 <enableClock+0x10c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f06:	d10c      	bne.n	8000f22 <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	4b3f      	ldr	r3, [pc, #252]	; (8001008 <enableClock+0x110>)
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	4a3e      	ldr	r2, [pc, #248]	; (8001008 <enableClock+0x110>)
 8000f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f12:	6153      	str	r3, [r2, #20]
 8000f14:	4b3c      	ldr	r3, [pc, #240]	; (8001008 <enableClock+0x110>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1c:	61fb      	str	r3, [r7, #28]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8000f20:	e06a      	b.n	8000ff8 <enableClock+0x100>
  else if(_port == GPIOB)
 8000f22:	4b38      	ldr	r3, [pc, #224]	; (8001004 <enableClock+0x10c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a39      	ldr	r2, [pc, #228]	; (800100c <enableClock+0x114>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d10c      	bne.n	8000f46 <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4b36      	ldr	r3, [pc, #216]	; (8001008 <enableClock+0x110>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	4a35      	ldr	r2, [pc, #212]	; (8001008 <enableClock+0x110>)
 8000f32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f36:	6153      	str	r3, [r2, #20]
 8000f38:	4b33      	ldr	r3, [pc, #204]	; (8001008 <enableClock+0x110>)
 8000f3a:	695b      	ldr	r3, [r3, #20]
 8000f3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f40:	61bb      	str	r3, [r7, #24]
 8000f42:	69bb      	ldr	r3, [r7, #24]
}
 8000f44:	e058      	b.n	8000ff8 <enableClock+0x100>
  else if(_port == GPIOB)
 8000f46:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <enableClock+0x10c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a30      	ldr	r2, [pc, #192]	; (800100c <enableClock+0x114>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d10c      	bne.n	8000f6a <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f50:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <enableClock+0x110>)
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	4a2c      	ldr	r2, [pc, #176]	; (8001008 <enableClock+0x110>)
 8000f56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f5a:	6153      	str	r3, [r2, #20]
 8000f5c:	4b2a      	ldr	r3, [pc, #168]	; (8001008 <enableClock+0x110>)
 8000f5e:	695b      	ldr	r3, [r3, #20]
 8000f60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	697b      	ldr	r3, [r7, #20]
}
 8000f68:	e046      	b.n	8000ff8 <enableClock+0x100>
	else if(_port == GPIOC)
 8000f6a:	4b26      	ldr	r3, [pc, #152]	; (8001004 <enableClock+0x10c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a28      	ldr	r2, [pc, #160]	; (8001010 <enableClock+0x118>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d10c      	bne.n	8000f8e <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f74:	4b24      	ldr	r3, [pc, #144]	; (8001008 <enableClock+0x110>)
 8000f76:	695b      	ldr	r3, [r3, #20]
 8000f78:	4a23      	ldr	r2, [pc, #140]	; (8001008 <enableClock+0x110>)
 8000f7a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f7e:	6153      	str	r3, [r2, #20]
 8000f80:	4b21      	ldr	r3, [pc, #132]	; (8001008 <enableClock+0x110>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	693b      	ldr	r3, [r7, #16]
}
 8000f8c:	e034      	b.n	8000ff8 <enableClock+0x100>
	else if(_port == GPIOD)
 8000f8e:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <enableClock+0x10c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a20      	ldr	r2, [pc, #128]	; (8001014 <enableClock+0x11c>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d10c      	bne.n	8000fb2 <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f98:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <enableClock+0x110>)
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	4a1a      	ldr	r2, [pc, #104]	; (8001008 <enableClock+0x110>)
 8000f9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000fa2:	6153      	str	r3, [r2, #20]
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <enableClock+0x110>)
 8000fa6:	695b      	ldr	r3, [r3, #20]
 8000fa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	68fb      	ldr	r3, [r7, #12]
}
 8000fb0:	e022      	b.n	8000ff8 <enableClock+0x100>
	else if(_port == GPIOE)
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <enableClock+0x10c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a18      	ldr	r2, [pc, #96]	; (8001018 <enableClock+0x120>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d10c      	bne.n	8000fd6 <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <enableClock+0x110>)
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	4a11      	ldr	r2, [pc, #68]	; (8001008 <enableClock+0x110>)
 8000fc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc6:	6153      	str	r3, [r2, #20]
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <enableClock+0x110>)
 8000fca:	695b      	ldr	r3, [r3, #20]
 8000fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
}
 8000fd4:	e010      	b.n	8000ff8 <enableClock+0x100>
	else if(_port == GPIOF)
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <enableClock+0x10c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a10      	ldr	r2, [pc, #64]	; (800101c <enableClock+0x124>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d10b      	bne.n	8000ff8 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 8000fe0:	4b09      	ldr	r3, [pc, #36]	; (8001008 <enableClock+0x110>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	4a08      	ldr	r2, [pc, #32]	; (8001008 <enableClock+0x110>)
 8000fe6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fea:	6153      	str	r3, [r2, #20]
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <enableClock+0x110>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
}
 8000ff8:	bf00      	nop
 8000ffa:	3724      	adds	r7, #36	; 0x24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	20000100 	.word	0x20000100
 8001008:	40021000 	.word	0x40021000
 800100c:	48000400 	.word	0x48000400
 8001010:	48000800 	.word	0x48000800
 8001014:	48000c00 	.word	0x48000c00
 8001018:	48001000 	.word	0x48001000
 800101c:	48001400 	.word	0x48001400

08001020 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4b0a      	ldr	r3, [pc, #40]	; (800105c <setRowOffsets+0x3c>)
 8001034:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	b2da      	uxtb	r2, r3
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <setRowOffsets+0x3c>)
 800103c:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <setRowOffsets+0x3c>)
 8001044:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <setRowOffsets+0x3c>)
 800104c:	70da      	strb	r2, [r3, #3]
}
 800104e:	bf00      	nop
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	200000f8 	.word	0x200000f8

08001060 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8001064:	2001      	movs	r0, #1
 8001066:	f000 f8a1 	bl	80011ac <command>
  HAL_Delay(2);  // this command takes a long time!
 800106a:	2002      	movs	r0, #2
 800106c:	f002 ffe8 	bl	8004040 <HAL_Delay>
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}

08001074 <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 8001084:	2304      	movs	r3, #4
 8001086:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8001088:	79bb      	ldrb	r3, [r7, #6]
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	429a      	cmp	r2, r3
 800108e:	d803      	bhi.n	8001098 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	3b01      	subs	r3, #1
 8001096:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8001098:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <setCursor+0x5c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	79ba      	ldrb	r2, [r7, #6]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d303      	bcc.n	80010aa <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <setCursor+0x5c>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	4a09      	ldr	r2, [pc, #36]	; (80010d4 <setCursor+0x60>)
 80010ae:	5cd2      	ldrb	r2, [r2, r3]
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	4413      	add	r3, r2
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	b25b      	sxtb	r3, r3
 80010b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 f873 	bl	80011ac <command>
}
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000105 	.word	0x20000105
 80010d4:	200000f8 	.word	0x200000f8

080010d8 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <display+0x28>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	f043 0304 	orr.w	r3, r3, #4
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <display+0x28>)
 80010e8:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80010ea:	4b05      	ldr	r3, [pc, #20]	; (8001100 <display+0x28>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 f859 	bl	80011ac <command>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000104 	.word	0x20000104

08001104 <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <print+0x12>
 8001112:	2300      	movs	r3, #0
 8001114:	e01d      	b.n	8001152 <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff f858 	bl	80001d0 <strlen>
 8001120:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]

  while (size--) {
 8001126:	e00c      	b.n	8001142 <print+0x3e>
    if (write(*buffer++)) n++;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	617a      	str	r2, [r7, #20]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f000 f849 	bl	80011c8 <write>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d008      	beq.n	800114e <print+0x4a>
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	3301      	adds	r3, #1
 8001140:	60fb      	str	r3, [r7, #12]
  while (size--) {
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1e5a      	subs	r2, r3, #1
 8001146:	613a      	str	r2, [r7, #16]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1ed      	bne.n	8001128 <print+0x24>
 800114c:	e000      	b.n	8001150 <print+0x4c>
    else break;
 800114e:	bf00      	nop
  }
  return n;
 8001150:	68fb      	ldr	r3, [r7, #12]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <createChar>:

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	4603      	mov	r3, r0
 8001162:	6039      	str	r1, [r7, #0]
 8001164:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 0307 	and.w	r3, r3, #7
 800116c:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	00db      	lsls	r3, r3, #3
 8001172:	b25b      	sxtb	r3, r3
 8001174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001178:	b25b      	sxtb	r3, r3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f815 	bl	80011ac <command>
  for (int i=0; i<8; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	e009      	b.n	800119c <createChar+0x42>
    write(charmap[i]);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	4413      	add	r3, r2
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f000 f819 	bl	80011c8 <write>
  for (int i=0; i<8; i++) {
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	3301      	adds	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b07      	cmp	r3, #7
 80011a0:	ddf2      	ble.n	8001188 <createChar+0x2e>
  }
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f814 	bl	80011e8 <send>
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <write>:

inline size_t write(uint8_t value) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2101      	movs	r1, #1
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 f806 	bl	80011e8 <send>
  return 1; // assume sucess
 80011dc:	2301      	movs	r3, #1
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <send+0x6c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a16      	ldr	r2, [pc, #88]	; (8001258 <send+0x70>)
 80011fe:	8811      	ldrh	r1, [r2, #0]
 8001200:	79ba      	ldrb	r2, [r7, #6]
 8001202:	4618      	mov	r0, r3
 8001204:	f004 fc90 	bl	8005b28 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <send+0x74>)
 800120a:	881b      	ldrh	r3, [r3, #0]
 800120c:	2bff      	cmp	r3, #255	; 0xff
 800120e:	d007      	beq.n	8001220 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <send+0x6c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a11      	ldr	r2, [pc, #68]	; (800125c <send+0x74>)
 8001216:	8811      	ldrh	r1, [r2, #0]
 8001218:	2200      	movs	r2, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f004 fc84 	bl	8005b28 <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 8001220:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <send+0x78>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	f003 0310 	and.w	r3, r3, #16
 8001228:	2b00      	cmp	r3, #0
 800122a:	d004      	beq.n	8001236 <send+0x4e>
    write8bits(value);
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	4618      	mov	r0, r3
 8001230:	f000 f86c 	bl	800130c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 8001234:	e009      	b.n	800124a <send+0x62>
    write4bits(value>>4);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	091b      	lsrs	r3, r3, #4
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f000 f83b 	bl	80012b8 <write4bits>
    write4bits(value);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4618      	mov	r0, r3
 8001246:	f000 f837 	bl	80012b8 <write4bits>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000100 	.word	0x20000100
 8001258:	2000011c 	.word	0x2000011c
 800125c:	200000fc 	.word	0x200000fc
 8001260:	20000119 	.word	0x20000119

08001264 <pulseEnable>:

void pulseEnable(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <pulseEnable+0x4c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a11      	ldr	r2, [pc, #68]	; (80012b4 <pulseEnable+0x50>)
 800126e:	8811      	ldrh	r1, [r2, #0]
 8001270:	2200      	movs	r2, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f004 fc58 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001278:	2001      	movs	r0, #1
 800127a:	f002 fee1 	bl	8004040 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <pulseEnable+0x4c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a0c      	ldr	r2, [pc, #48]	; (80012b4 <pulseEnable+0x50>)
 8001284:	8811      	ldrh	r1, [r2, #0]
 8001286:	2201      	movs	r2, #1
 8001288:	4618      	mov	r0, r3
 800128a:	f004 fc4d 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 800128e:	2001      	movs	r0, #1
 8001290:	f002 fed6 	bl	8004040 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <pulseEnable+0x4c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a06      	ldr	r2, [pc, #24]	; (80012b4 <pulseEnable+0x50>)
 800129a:	8811      	ldrh	r1, [r2, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f004 fc42 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 80012a4:	2001      	movs	r0, #1
 80012a6:	f002 fecb 	bl	8004040 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000100 	.word	0x20000100
 80012b4:	2000011a 	.word	0x2000011a

080012b8 <write4bits>:

void write4bits(uint8_t value) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	e013      	b.n	80012f0 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80012c8:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <write4bits+0x4c>)
 80012ca:	6818      	ldr	r0, [r3, #0]
 80012cc:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <write4bits+0x50>)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80012d4:	79fa      	ldrb	r2, [r7, #7]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	fa42 f303 	asr.w	r3, r2, r3
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	f004 fc1f 	bl	8005b28 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	3301      	adds	r3, #1
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	dde8      	ble.n	80012c8 <write4bits+0x10>
  }

  pulseEnable();
 80012f6:	f7ff ffb5 	bl	8001264 <pulseEnable>
}
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000100 	.word	0x20000100
 8001308:	20000108 	.word	0x20000108

0800130c <write8bits>:

void write8bits(uint8_t value) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	e013      	b.n	8001344 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <write8bits+0x4c>)
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	4a0e      	ldr	r2, [pc, #56]	; (800135c <write8bits+0x50>)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001328:	79fa      	ldrb	r2, [r7, #7]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	fa42 f303 	asr.w	r3, r2, r3
 8001330:	b2db      	uxtb	r3, r3
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	461a      	mov	r2, r3
 800133a:	f004 fbf5 	bl	8005b28 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	3301      	adds	r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2b07      	cmp	r3, #7
 8001348:	dde8      	ble.n	800131c <write8bits+0x10>
  }

  pulseEnable();
 800134a:	f7ff ff8b 	bl	8001264 <pulseEnable>
}
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000100 	.word	0x20000100
 800135c:	20000108 	.word	0x20000108

08001360 <init_state_vars>:
  0x03,
  0x03,
  0x03
};

void init_state_vars() {
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
     * menusState:
     * 	'z' init page
     * 	'g' game page
     * 	'a' about us
     * */
	menuState = 'z';
 8001364:	4b03      	ldr	r3, [pc, #12]	; (8001374 <init_state_vars+0x14>)
 8001366:	227a      	movs	r2, #122	; 0x7a
 8001368:	701a      	strb	r2, [r3, #0]
}
 800136a:	bf00      	nop
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	2000016c 	.word	0x2000016c

08001378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b098      	sub	sp, #96	; 0x60
 800137c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137e:	f002 fdf9 	bl	8003f74 <HAL_Init>
  /* USER CODE BEGIN Init */




  init_state_vars();
 8001382:	f7ff ffed 	bl	8001360 <init_state_vars>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 1);
 8001386:	2201      	movs	r2, #1
 8001388:	2110      	movs	r1, #16
 800138a:	4880      	ldr	r0, [pc, #512]	; (800158c <main+0x214>)
 800138c:	f004 fbcc 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 1);
 8001390:	2201      	movs	r2, #1
 8001392:	2120      	movs	r1, #32
 8001394:	487d      	ldr	r0, [pc, #500]	; (800158c <main+0x214>)
 8001396:	f004 fbc7 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 1);
 800139a:	2201      	movs	r2, #1
 800139c:	2140      	movs	r1, #64	; 0x40
 800139e:	487b      	ldr	r0, [pc, #492]	; (800158c <main+0x214>)
 80013a0:	f004 fbc2 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 80013a4:	2201      	movs	r2, #1
 80013a6:	2180      	movs	r1, #128	; 0x80
 80013a8:	4878      	ldr	r0, [pc, #480]	; (800158c <main+0x214>)
 80013aa:	f004 fbbd 	bl	8005b28 <HAL_GPIO_WritePin>
  LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 80013ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013b2:	9303      	str	r3, [sp, #12]
 80013b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b8:	9302      	str	r3, [sp, #8]
 80013ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d2:	486e      	ldr	r0, [pc, #440]	; (800158c <main+0x214>)
 80013d4:	f7ff fbe8 	bl	8000ba8 <LiquidCrystal>
  begin(20, 4);
 80013d8:	2104      	movs	r1, #4
 80013da:	2014      	movs	r0, #20
 80013dc:	f7ff fc7c 	bl	8000cd8 <begin>

	createChar(0, doodler);
 80013e0:	496b      	ldr	r1, [pc, #428]	; (8001590 <main+0x218>)
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff feb9 	bl	800115a <createChar>
	createChar(1, step);
 80013e8:	496a      	ldr	r1, [pc, #424]	; (8001594 <main+0x21c>)
 80013ea:	2001      	movs	r0, #1
 80013ec:	f7ff feb5 	bl	800115a <createChar>
	createChar(2, enemy);
 80013f0:	4969      	ldr	r1, [pc, #420]	; (8001598 <main+0x220>)
 80013f2:	2002      	movs	r0, #2
 80013f4:	f7ff feb1 	bl	800115a <createChar>
	createChar(3, spring_booster);
 80013f8:	4968      	ldr	r1, [pc, #416]	; (800159c <main+0x224>)
 80013fa:	2003      	movs	r0, #3
 80013fc:	f7ff fead 	bl	800115a <createChar>
	createChar(4, blackhole);
 8001400:	4967      	ldr	r1, [pc, #412]	; (80015a0 <main+0x228>)
 8001402:	2004      	movs	r0, #4
 8001404:	f7ff fea9 	bl	800115a <createChar>
	createChar(5, broken_step);
 8001408:	4966      	ldr	r1, [pc, #408]	; (80015a4 <main+0x22c>)
 800140a:	2005      	movs	r0, #5
 800140c:	f7ff fea5 	bl	800115a <createChar>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f8e0 	bl	80015d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001414:	f000 fbcc 	bl	8001bb0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001418:	f000 f9a6 	bl	8001768 <MX_I2C1_Init>
  MX_SPI1_Init();
 800141c:	f000 fa3e 	bl	800189c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8001420:	f000 fba4 	bl	8001b6c <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8001424:	f000 fa78 	bl	8001918 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001428:	f000 fb70 	bl	8001b0c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 800142c:	f000 fb38 	bl	8001aa0 <MX_TIM7_Init>
  MX_ADC4_Init();
 8001430:	f000 f93c 	bl	80016ac <MX_ADC4_Init>
  MX_TIM3_Init();
 8001434:	f000 fabe 	bl	80019b4 <MX_TIM3_Init>
  MX_RTC_Init();
 8001438:	f000 f9d6 	bl	80017e8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_IT(&hadc4);
 800143c:	485a      	ldr	r0, [pc, #360]	; (80015a8 <main+0x230>)
 800143e:	f003 f821 	bl	8004484 <HAL_ADC_Start_IT>
  //HAL_TIM_PWM_Init(&htim3, TIM_CHANNEL_1);



  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001442:	2100      	movs	r1, #0
 8001444:	4859      	ldr	r0, [pc, #356]	; (80015ac <main+0x234>)
 8001446:	f006 fdb7 	bl	8007fb8 <HAL_TIM_PWM_Start>
  //htim3.Instance->CCR1 = 220;


  unsigned char hello[8] = "hello \n";
 800144a:	4a59      	ldr	r2, [pc, #356]	; (80015b0 <main+0x238>)
 800144c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001454:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_UART_Transmit(&huart2, hello, sizeof(hello), 500);
 8001458:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800145c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001460:	2208      	movs	r2, #8
 8001462:	4854      	ldr	r0, [pc, #336]	; (80015b4 <main+0x23c>)
 8001464:	f007 feea 	bl	800923c <HAL_UART_Transmit>
  HAL_TIM_Base_Start_IT(&htim2);
 8001468:	4853      	ldr	r0, [pc, #332]	; (80015b8 <main+0x240>)
 800146a:	f006 fcd9 	bl	8007e20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800146e:	484f      	ldr	r0, [pc, #316]	; (80015ac <main+0x234>)
 8001470:	f006 fcd6 	bl	8007e20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001474:	4851      	ldr	r0, [pc, #324]	; (80015bc <main+0x244>)
 8001476:	f006 fcd3 	bl	8007e20 <HAL_TIM_Base_Start_IT>


  RTC_TimeTypeDef mytime;
  mytime.Hours = 6;
 800147a:	2306      	movs	r3, #6
 800147c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  mytime.Minutes = 23;
 8001480:	2317      	movs	r3, #23
 8001482:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  mytime.Seconds = 20;
 8001486:	2314      	movs	r3, #20
 8001488:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

  HAL_RTC_SetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 800148c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001490:	2200      	movs	r2, #0
 8001492:	4619      	mov	r1, r3
 8001494:	484a      	ldr	r0, [pc, #296]	; (80015c0 <main+0x248>)
 8001496:	f006 f920 	bl	80076da <HAL_RTC_SetTime>


  RTC_DateTypeDef mydate;
  mydate.Year = 22;
 800149a:	2316      	movs	r3, #22
 800149c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  mydate.Month = 7;
 80014a0:	2307      	movs	r3, #7
 80014a2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  mydate.Date = 2;
 80014a6:	2302      	movs	r3, #2
 80014a8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  HAL_RTC_SetDate(&hrtc, &mydate, RTC_FORMAT_BIN);
 80014ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014b0:	2200      	movs	r2, #0
 80014b2:	4619      	mov	r1, r3
 80014b4:	4842      	ldr	r0, [pc, #264]	; (80015c0 <main+0x248>)
 80014b6:	f006 fa2b 	bl	8007910 <HAL_RTC_SetDate>


  char timeStr[20];
  char dateStr[20];

  HAL_RTC_GetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 80014ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014be:	2200      	movs	r2, #0
 80014c0:	4619      	mov	r1, r3
 80014c2:	483f      	ldr	r0, [pc, #252]	; (80015c0 <main+0x248>)
 80014c4:	f006 f9c6 	bl	8007854 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &mydate, RTC_FORMAT_BIN);
 80014c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014cc:	2200      	movs	r2, #0
 80014ce:	4619      	mov	r1, r3
 80014d0:	483b      	ldr	r0, [pc, #236]	; (80015c0 <main+0x248>)
 80014d2:	f006 fac4 	bl	8007a5e <HAL_RTC_GetDate>


  sprintf(timeStr, "%2d:%2d:%2d", mytime.Hours, mytime.Minutes, mytime.Seconds);
 80014d6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014da:	461a      	mov	r2, r3
 80014dc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80014e0:	4619      	mov	r1, r3
 80014e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80014e6:	f107 0018 	add.w	r0, r7, #24
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	460b      	mov	r3, r1
 80014ee:	4935      	ldr	r1, [pc, #212]	; (80015c4 <main+0x24c>)
 80014f0:	f008 ff42 	bl	800a378 <siprintf>
  sprintf(dateStr, "%d //%d // %d", mytime.Hours, mytime.Minutes, mytime.Seconds);
 80014f4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014f8:	461a      	mov	r2, r3
 80014fa:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80014fe:	4619      	mov	r1, r3
 8001500:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001504:	1d38      	adds	r0, r7, #4
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	460b      	mov	r3, r1
 800150a:	492f      	ldr	r1, [pc, #188]	; (80015c8 <main+0x250>)
 800150c:	f008 ff34 	bl	800a378 <siprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	64fb      	str	r3, [r7, #76]	; 0x4c
  while (1)
  {

	  HAL_RTC_GetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 8001514:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001518:	2200      	movs	r2, #0
 800151a:	4619      	mov	r1, r3
 800151c:	4828      	ldr	r0, [pc, #160]	; (80015c0 <main+0x248>)
 800151e:	f006 f999 	bl	8007854 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &mydate, RTC_FORMAT_BIN);
 8001522:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001526:	2200      	movs	r2, #0
 8001528:	4619      	mov	r1, r3
 800152a:	4825      	ldr	r0, [pc, #148]	; (80015c0 <main+0x248>)
 800152c:	f006 fa97 	bl	8007a5e <HAL_RTC_GetDate>


	  sprintf(timeStr, "%2d:%2d:%2d", mytime.Hours, mytime.Minutes, mytime.Seconds);
 8001530:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001534:	461a      	mov	r2, r3
 8001536:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800153a:	4619      	mov	r1, r3
 800153c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001540:	f107 0018 	add.w	r0, r7, #24
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	460b      	mov	r3, r1
 8001548:	491e      	ldr	r1, [pc, #120]	; (80015c4 <main+0x24c>)
 800154a:	f008 ff15 	bl	800a378 <siprintf>
	  sprintf(dateStr, "%d//%d//%d", mytime.Hours, mytime.Minutes, mytime.Seconds);
 800154e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001552:	461a      	mov	r2, r3
 8001554:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001558:	4619      	mov	r1, r3
 800155a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800155e:	1d38      	adds	r0, r7, #4
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	460b      	mov	r3, r1
 8001564:	4919      	ldr	r1, [pc, #100]	; (80015cc <main+0x254>)
 8001566:	f008 ff07 	bl	800a378 <siprintf>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, i);
	  HAL_Delay(10);
 800156a:	200a      	movs	r0, #10
 800156c:	f002 fd68 	bl	8004040 <HAL_Delay>

	  i = (i+1) % 100;
 8001570:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001572:	3301      	adds	r3, #1
 8001574:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <main+0x258>)
 8001576:	fb82 1203 	smull	r1, r2, r2, r3
 800157a:	1151      	asrs	r1, r2, #5
 800157c:	17da      	asrs	r2, r3, #31
 800157e:	1a8a      	subs	r2, r1, r2
 8001580:	2164      	movs	r1, #100	; 0x64
 8001582:	fb01 f202 	mul.w	r2, r1, r2
 8001586:	1a9b      	subs	r3, r3, r2
 8001588:	64fb      	str	r3, [r7, #76]	; 0x4c
	  HAL_RTC_GetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 800158a:	e7c3      	b.n	8001514 <main+0x19c>
 800158c:	48000c00 	.word	0x48000c00
 8001590:	20000004 	.word	0x20000004
 8001594:	2000000c 	.word	0x2000000c
 8001598:	20000014 	.word	0x20000014
 800159c:	2000001c 	.word	0x2000001c
 80015a0:	20000024 	.word	0x20000024
 80015a4:	2000002c 	.word	0x2000002c
 80015a8:	20000310 	.word	0x20000310
 80015ac:	20000170 	.word	0x20000170
 80015b0:	0800b918 	.word	0x0800b918
 80015b4:	2000028c 	.word	0x2000028c
 80015b8:	20000240 	.word	0x20000240
 80015bc:	2000064c 	.word	0x2000064c
 80015c0:	200001bc 	.word	0x200001bc
 80015c4:	0800b8f0 	.word	0x0800b8f0
 80015c8:	0800b8fc 	.word	0x0800b8fc
 80015cc:	0800b90c 	.word	0x0800b90c
 80015d0:	51eb851f 	.word	0x51eb851f

080015d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b09e      	sub	sp, #120	; 0x78
 80015d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015de:	2228      	movs	r2, #40	; 0x28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f008 fe52 	bl	800a28c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f8:	463b      	mov	r3, r7
 80015fa:	223c      	movs	r2, #60	; 0x3c
 80015fc:	2100      	movs	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f008 fe44 	bl	800a28c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001604:	230b      	movs	r3, #11
 8001606:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001608:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800160c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001612:	2301      	movs	r3, #1
 8001614:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001616:	2310      	movs	r3, #16
 8001618:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800161a:	2301      	movs	r3, #1
 800161c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161e:	2302      	movs	r3, #2
 8001620:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001626:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001628:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800162c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001632:	4618      	mov	r0, r3
 8001634:	f004 fcd2 	bl	8005fdc <HAL_RCC_OscConfig>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800163e:	f000 fba5 	bl	8001d8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001642:	230f      	movs	r3, #15
 8001644:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001646:	2302      	movs	r3, #2
 8001648:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164a:	2300      	movs	r3, #0
 800164c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800164e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001652:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001658:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800165c:	2101      	movs	r1, #1
 800165e:	4618      	mov	r0, r3
 8001660:	f005 fbc4 	bl	8006dec <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800166a:	f000 fb8f 	bl	8001d8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 800166e:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <SystemClock_Config+0xd4>)
 8001670:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC
                              |RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8001676:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001684:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001686:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800168a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800168c:	463b      	mov	r3, r7
 800168e:	4618      	mov	r0, r3
 8001690:	f005 fde2 	bl	8007258 <HAL_RCCEx_PeriphCLKConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800169a:	f000 fb77 	bl	8001d8c <Error_Handler>
  }
}
 800169e:	bf00      	nop
 80016a0:	3778      	adds	r7, #120	; 0x78
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	00030122 	.word	0x00030122

080016ac <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016b2:	463b      	mov	r3, r7
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
 80016c0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC4_Init 1 */

  /* USER CODE END ADC4_Init 1 */
  /** Common config
  */
  hadc4.Instance = ADC4;
 80016c2:	4b27      	ldr	r3, [pc, #156]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016c4:	4a27      	ldr	r2, [pc, #156]	; (8001764 <MX_ADC4_Init+0xb8>)
 80016c6:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80016ce:	4b24      	ldr	r3, [pc, #144]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016d4:	4b22      	ldr	r3, [pc, #136]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 80016da:	4b21      	ldr	r3, [pc, #132]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80016e0:	4b1f      	ldr	r3, [pc, #124]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016e8:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016ee:	4b1c      	ldr	r3, [pc, #112]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f4:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 80016fa:	4b19      	ldr	r3, [pc, #100]	; (8001760 <MX_ADC4_Init+0xb4>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8001700:	4b17      	ldr	r3, [pc, #92]	; (8001760 <MX_ADC4_Init+0xb4>)
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001708:	4b15      	ldr	r3, [pc, #84]	; (8001760 <MX_ADC4_Init+0xb4>)
 800170a:	2204      	movs	r2, #4
 800170c:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800170e:	4b14      	ldr	r3, [pc, #80]	; (8001760 <MX_ADC4_Init+0xb4>)
 8001710:	2200      	movs	r2, #0
 8001712:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <MX_ADC4_Init+0xb4>)
 8001716:	2200      	movs	r2, #0
 8001718:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800171a:	4811      	ldr	r0, [pc, #68]	; (8001760 <MX_ADC4_Init+0xb4>)
 800171c:	f002 fcd2 	bl	80040c4 <HAL_ADC_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_ADC4_Init+0x7e>
  {
    Error_Handler();
 8001726:	f000 fb31 	bl	8001d8c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800172a:	2304      	movs	r3, #4
 800172c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800172e:	2301      	movs	r3, #1
 8001730:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001742:	463b      	mov	r3, r7
 8001744:	4619      	mov	r1, r3
 8001746:	4806      	ldr	r0, [pc, #24]	; (8001760 <MX_ADC4_Init+0xb4>)
 8001748:	f003 fb1e 	bl	8004d88 <HAL_ADC_ConfigChannel>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_ADC4_Init+0xaa>
  {
    Error_Handler();
 8001752:	f000 fb1b 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000310 	.word	0x20000310
 8001764:	50000500 	.word	0x50000500

08001768 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <MX_I2C1_Init+0x74>)
 800176e:	4a1c      	ldr	r2, [pc, #112]	; (80017e0 <MX_I2C1_Init+0x78>)
 8001770:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <MX_I2C1_Init+0x74>)
 8001774:	4a1b      	ldr	r2, [pc, #108]	; (80017e4 <MX_I2C1_Init+0x7c>)
 8001776:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001778:	4b18      	ldr	r3, [pc, #96]	; (80017dc <MX_I2C1_Init+0x74>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <MX_I2C1_Init+0x74>)
 8001780:	2201      	movs	r2, #1
 8001782:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <MX_I2C1_Init+0x74>)
 8001786:	2200      	movs	r2, #0
 8001788:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_I2C1_Init+0x74>)
 800178c:	2200      	movs	r2, #0
 800178e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <MX_I2C1_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_I2C1_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_I2C1_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017a2:	480e      	ldr	r0, [pc, #56]	; (80017dc <MX_I2C1_Init+0x74>)
 80017a4:	f004 fa15 	bl	8005bd2 <HAL_I2C_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ae:	f000 faed 	bl	8001d8c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017b2:	2100      	movs	r1, #0
 80017b4:	4809      	ldr	r0, [pc, #36]	; (80017dc <MX_I2C1_Init+0x74>)
 80017b6:	f004 fa9b 	bl	8005cf0 <HAL_I2CEx_ConfigAnalogFilter>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017c0:	f000 fae4 	bl	8001d8c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017c4:	2100      	movs	r1, #0
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_I2C1_Init+0x74>)
 80017c8:	f004 fadd 	bl	8005d86 <HAL_I2CEx_ConfigDigitalFilter>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017d2:	f000 fadb 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000120 	.word	0x20000120
 80017e0:	40005400 	.word	0x40005400
 80017e4:	2000090e 	.word	0x2000090e

080017e8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80017fc:	2300      	movs	r3, #0
 80017fe:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001800:	4b24      	ldr	r3, [pc, #144]	; (8001894 <MX_RTC_Init+0xac>)
 8001802:	4a25      	ldr	r2, [pc, #148]	; (8001898 <MX_RTC_Init+0xb0>)
 8001804:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001806:	4b23      	ldr	r3, [pc, #140]	; (8001894 <MX_RTC_Init+0xac>)
 8001808:	2200      	movs	r2, #0
 800180a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 39;
 800180c:	4b21      	ldr	r3, [pc, #132]	; (8001894 <MX_RTC_Init+0xac>)
 800180e:	2227      	movs	r2, #39	; 0x27
 8001810:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 999;
 8001812:	4b20      	ldr	r3, [pc, #128]	; (8001894 <MX_RTC_Init+0xac>)
 8001814:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001818:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800181a:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <MX_RTC_Init+0xac>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001820:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <MX_RTC_Init+0xac>)
 8001822:	2200      	movs	r2, #0
 8001824:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001826:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <MX_RTC_Init+0xac>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800182c:	4819      	ldr	r0, [pc, #100]	; (8001894 <MX_RTC_Init+0xac>)
 800182e:	f005 fec3 	bl	80075b8 <HAL_RTC_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001838:	f000 faa8 	bl	8001d8c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800183c:	2300      	movs	r3, #0
 800183e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001840:	2300      	movs	r3, #0
 8001842:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001844:	2300      	movs	r3, #0
 8001846:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001848:	2300      	movs	r3, #0
 800184a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2201      	movs	r2, #1
 8001854:	4619      	mov	r1, r3
 8001856:	480f      	ldr	r0, [pc, #60]	; (8001894 <MX_RTC_Init+0xac>)
 8001858:	f005 ff3f 	bl	80076da <HAL_RTC_SetTime>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8001862:	f000 fa93 	bl	8001d8c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001866:	2301      	movs	r3, #1
 8001868:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800186a:	2301      	movs	r3, #1
 800186c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800186e:	2301      	movs	r3, #1
 8001870:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001872:	2300      	movs	r3, #0
 8001874:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001876:	463b      	mov	r3, r7
 8001878:	2201      	movs	r2, #1
 800187a:	4619      	mov	r1, r3
 800187c:	4805      	ldr	r0, [pc, #20]	; (8001894 <MX_RTC_Init+0xac>)
 800187e:	f006 f847 	bl	8007910 <HAL_RTC_SetDate>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8001888:	f000 fa80 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200001bc 	.word	0x200001bc
 8001898:	40002800 	.word	0x40002800

0800189c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <MX_SPI1_Init+0x74>)
 80018a2:	4a1c      	ldr	r2, [pc, #112]	; (8001914 <MX_SPI1_Init+0x78>)
 80018a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <MX_SPI1_Init+0x74>)
 80018a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ae:	4b18      	ldr	r3, [pc, #96]	; (8001910 <MX_SPI1_Init+0x74>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80018b4:	4b16      	ldr	r3, [pc, #88]	; (8001910 <MX_SPI1_Init+0x74>)
 80018b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80018ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <MX_SPI1_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c2:	4b13      	ldr	r3, [pc, #76]	; (8001910 <MX_SPI1_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018c8:	4b11      	ldr	r3, [pc, #68]	; (8001910 <MX_SPI1_Init+0x74>)
 80018ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <MX_SPI1_Init+0x74>)
 80018d2:	2208      	movs	r2, #8
 80018d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <MX_SPI1_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <MX_SPI1_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e2:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <MX_SPI1_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80018e8:	4b09      	ldr	r3, [pc, #36]	; (8001910 <MX_SPI1_Init+0x74>)
 80018ea:	2207      	movs	r2, #7
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018ee:	4b08      	ldr	r3, [pc, #32]	; (8001910 <MX_SPI1_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <MX_SPI1_Init+0x74>)
 80018f6:	2208      	movs	r2, #8
 80018f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018fa:	4805      	ldr	r0, [pc, #20]	; (8001910 <MX_SPI1_Init+0x74>)
 80018fc:	f006 f98e 	bl	8007c1c <HAL_SPI_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001906:	f000 fa41 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200001dc 	.word	0x200001dc
 8001914:	40013000 	.word	0x40013000

08001918 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191e:	f107 0310 	add.w	r3, r7, #16
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001936:	4b1e      	ldr	r3, [pc, #120]	; (80019b0 <MX_TIM2_Init+0x98>)
 8001938:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800193c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2399;
 800193e:	4b1c      	ldr	r3, [pc, #112]	; (80019b0 <MX_TIM2_Init+0x98>)
 8001940:	f640 125f 	movw	r2, #2399	; 0x95f
 8001944:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001946:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <MX_TIM2_Init+0x98>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 800194c:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <MX_TIM2_Init+0x98>)
 800194e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001952:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001954:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <MX_TIM2_Init+0x98>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <MX_TIM2_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001960:	4813      	ldr	r0, [pc, #76]	; (80019b0 <MX_TIM2_Init+0x98>)
 8001962:	f006 fa06 	bl	8007d72 <HAL_TIM_Base_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800196c:	f000 fa0e 	bl	8001d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001974:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4619      	mov	r1, r3
 800197c:	480c      	ldr	r0, [pc, #48]	; (80019b0 <MX_TIM2_Init+0x98>)
 800197e:	f006 fe4f 	bl	8008620 <HAL_TIM_ConfigClockSource>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001988:	f000 fa00 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	4619      	mov	r1, r3
 8001998:	4805      	ldr	r0, [pc, #20]	; (80019b0 <MX_TIM2_Init+0x98>)
 800199a:	f007 fb63 	bl	8009064 <HAL_TIMEx_MasterConfigSynchronization>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80019a4:	f000 f9f2 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019a8:	bf00      	nop
 80019aa:	3720      	adds	r7, #32
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000240 	.word	0x20000240

080019b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08e      	sub	sp, #56	; 0x38
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019d4:	463b      	mov	r3, r7
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
 80019e0:	611a      	str	r2, [r3, #16]
 80019e2:	615a      	str	r2, [r3, #20]
 80019e4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019e6:	4b2c      	ldr	r3, [pc, #176]	; (8001a98 <MX_TIM3_Init+0xe4>)
 80019e8:	4a2c      	ldr	r2, [pc, #176]	; (8001a9c <MX_TIM3_Init+0xe8>)
 80019ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 80019ec:	4b2a      	ldr	r3, [pc, #168]	; (8001a98 <MX_TIM3_Init+0xe4>)
 80019ee:	2248      	movs	r2, #72	; 0x48
 80019f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f2:	4b29      	ldr	r3, [pc, #164]	; (8001a98 <MX_TIM3_Init+0xe4>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80019f8:	4b27      	ldr	r3, [pc, #156]	; (8001a98 <MX_TIM3_Init+0xe4>)
 80019fa:	2264      	movs	r2, #100	; 0x64
 80019fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fe:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b24      	ldr	r3, [pc, #144]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a0a:	4823      	ldr	r0, [pc, #140]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a0c:	f006 f9b1 	bl	8007d72 <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001a16:	f000 f9b9 	bl	8001d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a24:	4619      	mov	r1, r3
 8001a26:	481c      	ldr	r0, [pc, #112]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a28:	f006 fdfa 	bl	8008620 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001a32:	f000 f9ab 	bl	8001d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a36:	4818      	ldr	r0, [pc, #96]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a38:	f006 fa5c 	bl	8007ef4 <HAL_TIM_PWM_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001a42:	f000 f9a3 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	4810      	ldr	r0, [pc, #64]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a56:	f007 fb05 	bl	8009064 <HAL_TIMEx_MasterConfigSynchronization>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001a60:	f000 f994 	bl	8001d8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a64:	2360      	movs	r3, #96	; 0x60
 8001a66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a74:	463b      	mov	r3, r7
 8001a76:	2200      	movs	r2, #0
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4807      	ldr	r0, [pc, #28]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a7c:	f006 fcbc 	bl	80083f8 <HAL_TIM_PWM_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001a86:	f000 f981 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a8a:	4803      	ldr	r0, [pc, #12]	; (8001a98 <MX_TIM3_Init+0xe4>)
 8001a8c:	f000 faf8 	bl	8002080 <HAL_TIM_MspPostInit>

}
 8001a90:	bf00      	nop
 8001a92:	3738      	adds	r7, #56	; 0x38
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000170 	.word	0x20000170
 8001a9c:	40000400 	.word	0x40000400

08001aa0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa6:	1d3b      	adds	r3, r7, #4
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ab0:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001ab2:	4a15      	ldr	r2, [pc, #84]	; (8001b08 <MX_TIM7_Init+0x68>)
 8001ab4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2399;
 8001ab6:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001ab8:	f640 125f 	movw	r2, #2399	; 0x95f
 8001abc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 20;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001ac6:	2214      	movs	r2, #20
 8001ac8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001ad0:	480c      	ldr	r0, [pc, #48]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001ad2:	f006 f94e 	bl	8007d72 <HAL_TIM_Base_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001adc:	f000 f956 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	; (8001b04 <MX_TIM7_Init+0x64>)
 8001aee:	f007 fab9 	bl	8009064 <HAL_TIMEx_MasterConfigSynchronization>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001af8:	f000 f948 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001afc:	bf00      	nop
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	2000064c 	.word	0x2000064c
 8001b08:	40001400 	.word	0x40001400

08001b0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b12:	4a15      	ldr	r2, [pc, #84]	; (8001b68 <MX_USART2_UART_Init+0x5c>)
 8001b14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001b16:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b18:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b1e:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b24:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b32:	220c      	movs	r2, #12
 8001b34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b4e:	4805      	ldr	r0, [pc, #20]	; (8001b64 <MX_USART2_UART_Init+0x58>)
 8001b50:	f007 fb26 	bl	80091a0 <HAL_UART_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b5a:	f000 f917 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	2000028c 	.word	0x2000028c
 8001b68:	40004400 	.word	0x40004400

08001b6c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b72:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <MX_USB_PCD_Init+0x40>)
 8001b74:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b78:	2208      	movs	r2, #8
 8001b7a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b7e:	2202      	movs	r2, #2
 8001b80:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b84:	2202      	movs	r2, #2
 8001b86:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001b94:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <MX_USB_PCD_Init+0x3c>)
 8001b96:	f004 f942 	bl	8005e1e <HAL_PCD_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001ba0:	f000 f8f4 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000360 	.word	0x20000360
 8001bac:	40005c00 	.word	0x40005c00

08001bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08c      	sub	sp, #48	; 0x30
 8001bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb6:	f107 031c 	add.w	r3, r7, #28
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bc6:	4b6c      	ldr	r3, [pc, #432]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	4a6b      	ldr	r2, [pc, #428]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bd0:	6153      	str	r3, [r2, #20]
 8001bd2:	4b69      	ldr	r3, [pc, #420]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bda:	61bb      	str	r3, [r7, #24]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bde:	4b66      	ldr	r3, [pc, #408]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	4a65      	ldr	r2, [pc, #404]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001be4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001be8:	6153      	str	r3, [r2, #20]
 8001bea:	4b63      	ldr	r3, [pc, #396]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bf6:	4b60      	ldr	r3, [pc, #384]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	4a5f      	ldr	r2, [pc, #380]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001bfc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c00:	6153      	str	r3, [r2, #20]
 8001c02:	4b5d      	ldr	r3, [pc, #372]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c04:	695b      	ldr	r3, [r3, #20]
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	4b5a      	ldr	r3, [pc, #360]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	4a59      	ldr	r2, [pc, #356]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	6153      	str	r3, [r2, #20]
 8001c1a:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	4b54      	ldr	r3, [pc, #336]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	4a53      	ldr	r2, [pc, #332]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c30:	6153      	str	r3, [r2, #20]
 8001c32:	4b51      	ldr	r3, [pc, #324]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c3e:	4b4e      	ldr	r3, [pc, #312]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	4a4d      	ldr	r2, [pc, #308]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c48:	6153      	str	r3, [r2, #20]
 8001c4a:	4b4b      	ldr	r3, [pc, #300]	; (8001d78 <MX_GPIO_Init+0x1c8>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001c56:	2200      	movs	r2, #0
 8001c58:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001c5c:	4847      	ldr	r0, [pc, #284]	; (8001d7c <MX_GPIO_Init+0x1cc>)
 8001c5e:	f003 ff63 	bl	8005b28 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	210f      	movs	r1, #15
 8001c66:	4846      	ldr	r0, [pc, #280]	; (8001d80 <MX_GPIO_Init+0x1d0>)
 8001c68:	f003 ff5e 	bl	8005b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 8001c72:	4844      	ldr	r0, [pc, #272]	; (8001d84 <MX_GPIO_Init+0x1d4>)
 8001c74:	f003 ff58 	bl	8005b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 8001c7e:	4842      	ldr	r0, [pc, #264]	; (8001d88 <MX_GPIO_Init+0x1d8>)
 8001c80:	f003 ff52 	bl	8005b28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001c84:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001c88:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4837      	ldr	r0, [pc, #220]	; (8001d7c <MX_GPIO_Init+0x1cc>)
 8001c9e:	f003 fdb1 	bl	8005804 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT4_Pin */
  GPIO_InitStruct.Pin = MEMS_INT4_Pin;
 8001ca2:	2320      	movs	r3, #32
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ca6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT4_GPIO_Port, &GPIO_InitStruct);
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4831      	ldr	r0, [pc, #196]	; (8001d7c <MX_GPIO_Init+0x1cc>)
 8001cb8:	f003 fda4 	bl	8005804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 031c 	add.w	r3, r7, #28
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	482b      	ldr	r0, [pc, #172]	; (8001d80 <MX_GPIO_Init+0x1d0>)
 8001cd4:	f003 fd96 	bl	8005804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001cd8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4824      	ldr	r0, [pc, #144]	; (8001d84 <MX_GPIO_Init+0x1d4>)
 8001cf2:	f003 fd87 	bl	8005804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001cf6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001cfa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	481e      	ldr	r0, [pc, #120]	; (8001d88 <MX_GPIO_Init+0x1d8>)
 8001d10:	f003 fd78 	bl	8005804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001d14:	230f      	movs	r3, #15
 8001d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d18:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	4619      	mov	r1, r3
 8001d28:	4817      	ldr	r0, [pc, #92]	; (8001d88 <MX_GPIO_Init+0x1d8>)
 8001d2a:	f003 fd6b 	bl	8005804 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2101      	movs	r1, #1
 8001d32:	2006      	movs	r0, #6
 8001d34:	f003 fcb9 	bl	80056aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d38:	2006      	movs	r0, #6
 8001d3a:	f003 fcd2 	bl	80056e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2101      	movs	r1, #1
 8001d42:	2007      	movs	r0, #7
 8001d44:	f003 fcb1 	bl	80056aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001d48:	2007      	movs	r0, #7
 8001d4a:	f003 fcca 	bl	80056e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 1, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2101      	movs	r1, #1
 8001d52:	2008      	movs	r0, #8
 8001d54:	f003 fca9 	bl	80056aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8001d58:	2008      	movs	r0, #8
 8001d5a:	f003 fcc2 	bl	80056e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2101      	movs	r1, #1
 8001d62:	2009      	movs	r0, #9
 8001d64:	f003 fca1 	bl	80056aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001d68:	2009      	movs	r0, #9
 8001d6a:	f003 fcba 	bl	80056e2 <HAL_NVIC_EnableIRQ>

}
 8001d6e:	bf00      	nop
 8001d70:	3730      	adds	r7, #48	; 0x30
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	48001000 	.word	0x48001000
 8001d80:	48000800 	.word	0x48000800
 8001d84:	48000400 	.word	0x48000400
 8001d88:	48000c00 	.word	0x48000c00

08001d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d90:	b672      	cpsid	i
}
 8001d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <Error_Handler+0x8>
	...

08001d98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <HAL_MspInit+0x44>)
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <HAL_MspInit+0x44>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6193      	str	r3, [r2, #24]
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_MspInit+0x44>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_MspInit+0x44>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <HAL_MspInit+0x44>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	61d3      	str	r3, [r2, #28]
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_MspInit+0x44>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001dce:	2005      	movs	r0, #5
 8001dd0:	f003 fc60 	bl	8005694 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000

08001de0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	; 0x28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC4)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <HAL_ADC_MspInit+0x84>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d12c      	bne.n	8001e5c <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC4_MspInit 0 */

  /* USER CODE END ADC4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001e02:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e0c:	6153      	str	r3, [r2, #20]
 8001e0e:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1a:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e24:	6153      	str	r3, [r2, #20]
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <HAL_ADC_MspInit+0x88>)
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001e32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	4619      	mov	r1, r3
 8001e46:	4809      	ldr	r0, [pc, #36]	; (8001e6c <HAL_ADC_MspInit+0x8c>)
 8001e48:	f003 fcdc 	bl	8005804 <HAL_GPIO_Init>

    /* ADC4 interrupt Init */
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	203d      	movs	r0, #61	; 0x3d
 8001e52:	f003 fc2a 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8001e56:	203d      	movs	r0, #61	; 0x3d
 8001e58:	f003 fc43 	bl	80056e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	; 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	50000500 	.word	0x50000500
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	48000400 	.word	0x48000400

08001e70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a17      	ldr	r2, [pc, #92]	; (8001eec <HAL_I2C_MspInit+0x7c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d127      	bne.n	8001ee2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	4a16      	ldr	r2, [pc, #88]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e9c:	6153      	str	r3, [r2, #20]
 8001e9e:	4b14      	ldr	r3, [pc, #80]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001eaa:	23c0      	movs	r3, #192	; 0xc0
 8001eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eae:	2312      	movs	r3, #18
 8001eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eba:	2304      	movs	r3, #4
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 0314 	add.w	r3, r7, #20
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480b      	ldr	r0, [pc, #44]	; (8001ef4 <HAL_I2C_MspInit+0x84>)
 8001ec6:	f003 fc9d 	bl	8005804 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eca:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a08      	ldr	r2, [pc, #32]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001ed0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ed4:	61d3      	str	r3, [r2, #28]
 8001ed6:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <HAL_I2C_MspInit+0x80>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	; 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40005400 	.word	0x40005400
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	48000400 	.word	0x48000400

08001ef8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0d      	ldr	r2, [pc, #52]	; (8001f3c <HAL_RTC_MspInit+0x44>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d111      	bne.n	8001f2e <HAL_RTC_MspInit+0x36>
 8001f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f0e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	fa93 f3a3 	rbit	r3, r3
 8001f16:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f18:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <HAL_RTC_MspInit+0x48>)
 8001f24:	4413      	add	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	461a      	mov	r2, r3
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f2e:	bf00      	nop
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40002800 	.word	0x40002800
 8001f40:	10908100 	.word	0x10908100

08001f44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	; 0x28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a17      	ldr	r2, [pc, #92]	; (8001fc0 <HAL_SPI_MspInit+0x7c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d128      	bne.n	8001fb8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	4a16      	ldr	r2, [pc, #88]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f70:	6193      	str	r3, [r2, #24]
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	4a10      	ldr	r2, [pc, #64]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f88:	6153      	str	r3, [r2, #20]
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001f96:	23e0      	movs	r3, #224	; 0xe0
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fa6:	2305      	movs	r3, #5
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fb4:	f003 fc26 	bl	8005804 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fb8:	bf00      	nop
 8001fba:	3728      	adds	r7, #40	; 0x28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40013000 	.word	0x40013000
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd8:	d114      	bne.n	8002004 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fda:	4b26      	ldr	r3, [pc, #152]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a25      	ldr	r2, [pc, #148]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	61d3      	str	r3, [r2, #28]
 8001fe6:	4b23      	ldr	r3, [pc, #140]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2103      	movs	r1, #3
 8001ff6:	201c      	movs	r0, #28
 8001ff8:	f003 fb57 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ffc:	201c      	movs	r0, #28
 8001ffe:	f003 fb70 	bl	80056e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002002:	e032      	b.n	800206a <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1b      	ldr	r2, [pc, #108]	; (8002078 <HAL_TIM_Base_MspInit+0xb0>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d114      	bne.n	8002038 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800200e:	4b19      	ldr	r3, [pc, #100]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8002014:	f043 0302 	orr.w	r3, r3, #2
 8002018:	61d3      	str	r3, [r2, #28]
 800201a:	4b16      	ldr	r3, [pc, #88]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2103      	movs	r1, #3
 800202a:	201d      	movs	r0, #29
 800202c:	f003 fb3d 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002030:	201d      	movs	r0, #29
 8002032:	f003 fb56 	bl	80056e2 <HAL_NVIC_EnableIRQ>
}
 8002036:	e018      	b.n	800206a <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM7)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0f      	ldr	r2, [pc, #60]	; (800207c <HAL_TIM_Base_MspInit+0xb4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d113      	bne.n	800206a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002042:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	4a0b      	ldr	r2, [pc, #44]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8002048:	f043 0320 	orr.w	r3, r3, #32
 800204c:	61d3      	str	r3, [r2, #28]
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <HAL_TIM_Base_MspInit+0xac>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	f003 0320 	and.w	r3, r3, #32
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2101      	movs	r1, #1
 800205e:	2037      	movs	r0, #55	; 0x37
 8002060:	f003 fb23 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002064:	2037      	movs	r0, #55	; 0x37
 8002066:	f003 fb3c 	bl	80056e2 <HAL_NVIC_EnableIRQ>
}
 800206a:	bf00      	nop
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000
 8002078:	40000400 	.word	0x40000400
 800207c:	40001400 	.word	0x40001400

08002080 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 030c 	add.w	r3, r7, #12
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a11      	ldr	r2, [pc, #68]	; (80020e4 <HAL_TIM_MspPostInit+0x64>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d11b      	bne.n	80020da <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <HAL_TIM_MspPostInit+0x68>)
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	4a10      	ldr	r2, [pc, #64]	; (80020e8 <HAL_TIM_MspPostInit+0x68>)
 80020a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020ac:	6153      	str	r3, [r2, #20]
 80020ae:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <HAL_TIM_MspPostInit+0x68>)
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PE2     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020ba:	2304      	movs	r3, #4
 80020bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ce:	f107 030c 	add.w	r3, r7, #12
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	; (80020ec <HAL_TIM_MspPostInit+0x6c>)
 80020d6:	f003 fb95 	bl	8005804 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80020da:	bf00      	nop
 80020dc:	3720      	adds	r7, #32
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40000400 	.word	0x40000400
 80020e8:	40021000 	.word	0x40021000
 80020ec:	48001000 	.word	0x48001000

080020f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08a      	sub	sp, #40	; 0x28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a1b      	ldr	r2, [pc, #108]	; (800217c <HAL_UART_MspInit+0x8c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d130      	bne.n	8002174 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002112:	4b1b      	ldr	r3, [pc, #108]	; (8002180 <HAL_UART_MspInit+0x90>)
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	4a1a      	ldr	r2, [pc, #104]	; (8002180 <HAL_UART_MspInit+0x90>)
 8002118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800211c:	61d3      	str	r3, [r2, #28]
 800211e:	4b18      	ldr	r3, [pc, #96]	; (8002180 <HAL_UART_MspInit+0x90>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002126:	613b      	str	r3, [r7, #16]
 8002128:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	4b15      	ldr	r3, [pc, #84]	; (8002180 <HAL_UART_MspInit+0x90>)
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	4a14      	ldr	r2, [pc, #80]	; (8002180 <HAL_UART_MspInit+0x90>)
 8002130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002134:	6153      	str	r3, [r2, #20]
 8002136:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_UART_MspInit+0x90>)
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002142:	230c      	movs	r3, #12
 8002144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800214e:	2303      	movs	r3, #3
 8002150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002152:	2307      	movs	r3, #7
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002160:	f003 fb50 	bl	8005804 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8002164:	2200      	movs	r2, #0
 8002166:	2101      	movs	r1, #1
 8002168:	2026      	movs	r0, #38	; 0x26
 800216a:	f003 fa9e 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800216e:	2026      	movs	r0, #38	; 0x26
 8002170:	f003 fab7 	bl	80056e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002174:	bf00      	nop
 8002176:	3728      	adds	r7, #40	; 0x28
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40004400 	.word	0x40004400
 8002180:	40021000 	.word	0x40021000

08002184 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	; 0x28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
 800219a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a18      	ldr	r2, [pc, #96]	; (8002204 <HAL_PCD_MspInit+0x80>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d129      	bne.n	80021fa <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	4b18      	ldr	r3, [pc, #96]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4a17      	ldr	r2, [pc, #92]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021b0:	6153      	str	r3, [r2, #20]
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80021be:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80021c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c4:	2302      	movs	r3, #2
 80021c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80021d0:	230e      	movs	r3, #14
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021de:	f003 fb11 	bl	8005804 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	4a08      	ldr	r2, [pc, #32]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021ec:	61d3      	str	r3, [r2, #28]
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <HAL_PCD_MspInit+0x84>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	; 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40005c00 	.word	0x40005c00
 8002208:	40021000 	.word	0x40021000

0800220c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002210:	e7fe      	b.n	8002210 <NMI_Handler+0x4>

08002212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002212:	b480      	push	{r7}
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002216:	e7fe      	b.n	8002216 <HardFault_Handler+0x4>

08002218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800221c:	e7fe      	b.n	800221c <MemManage_Handler+0x4>

0800221e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221e:	b480      	push	{r7}
 8002220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002222:	e7fe      	b.n	8002222 <BusFault_Handler+0x4>

08002224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002228:	e7fe      	b.n	8002228 <UsageFault_Handler+0x4>

0800222a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002258:	f001 fed2 	bl	8004000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}

08002260 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OSC_IN_Pin);
 8002264:	2001      	movs	r0, #1
 8002266:	f003 fc91 	bl	8005b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  keypadCallback(3);
 800226a:	2003      	movs	r0, #3
 800226c:	f001 facc 	bl	8003808 <keypadCallback>
  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_12);
 8002270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002274:	4802      	ldr	r0, [pc, #8]	; (8002280 <EXTI0_IRQHandler+0x20>)
 8002276:	f003 fc6f 	bl	8005b58 <HAL_GPIO_TogglePin>
  /* USER CODE END EXTI0_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	48001000 	.word	0x48001000

08002284 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OSC_OUT_Pin);
 8002288:	2002      	movs	r0, #2
 800228a:	f003 fc7f 	bl	8005b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  keypadCallback(2);
 800228e:	2002      	movs	r0, #2
 8002290:	f001 faba 	bl	8003808 <keypadCallback>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, 1);
 8002294:	2201      	movs	r2, #1
 8002296:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800229a:	4802      	ldr	r0, [pc, #8]	; (80022a4 <EXTI1_IRQHandler+0x20>)
 800229c:	f003 fc44 	bl	8005b28 <HAL_GPIO_WritePin>
  /* USER CODE END EXTI1_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	48001000 	.word	0x48001000

080022a8 <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller.
  */
void EXTI2_TSC_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80022ac:	2004      	movs	r0, #4
 80022ae:	f003 fc6d 	bl	8005b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */
  keypadCallback(1);
 80022b2:	2001      	movs	r0, #1
 80022b4:	f001 faa8 	bl	8003808 <keypadCallback>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 1);
 80022b8:	2201      	movs	r2, #1
 80022ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022be:	4802      	ldr	r0, [pc, #8]	; (80022c8 <EXTI2_TSC_IRQHandler+0x20>)
 80022c0:	f003 fc32 	bl	8005b28 <HAL_GPIO_WritePin>
  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	48001000 	.word	0x48001000

080022cc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CS_I2C_SPI_Pin);
 80022d0:	2008      	movs	r0, #8
 80022d2:	f003 fc5b 	bl	8005b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 1);
 80022d6:	2201      	movs	r2, #1
 80022d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022dc:	4803      	ldr	r0, [pc, #12]	; (80022ec <EXTI3_IRQHandler+0x20>)
 80022de:	f003 fc23 	bl	8005b28 <HAL_GPIO_WritePin>
  keypadCallback(0);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f001 fa90 	bl	8003808 <keypadCallback>
  /* USER CODE END EXTI3_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	48001000 	.word	0x48001000

080022f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f2:	f5ad 7d29 	sub.w	sp, sp, #676	; 0x2a4
 80022f6:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022f8:	48a4      	ldr	r0, [pc, #656]	; (800258c <TIM2_IRQHandler+0x29c>)
 80022fa:	f005 ff5d 	bl	80081b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_9);
 80022fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002302:	48a3      	ldr	r0, [pc, #652]	; (8002590 <TIM2_IRQHandler+0x2a0>)
 8002304:	f003 fc28 	bl	8005b58 <HAL_GPIO_TogglePin>
	unsigned char buff[512] = {' '};
 8002308:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800230c:	2220      	movs	r2, #32
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	3304      	adds	r3, #4
 8002312:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8002316:	2100      	movs	r1, #0
 8002318:	4618      	mov	r0, r3
 800231a:	f007 ffb7 	bl	800a28c <memset>
//  // Update State variables
//  print("test");
  if (menuState != 'g') { // this is game state
 800231e:	4b9d      	ldr	r3, [pc, #628]	; (8002594 <TIM2_IRQHandler+0x2a4>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b67      	cmp	r3, #103	; 0x67
 8002324:	d004      	beq.n	8002330 <TIM2_IRQHandler+0x40>
	  initGameState();
 8002326:	f001 f9a1 	bl	800366c <initGameState>
	  menuState = 'g';
 800232a:	4b9a      	ldr	r3, [pc, #616]	; (8002594 <TIM2_IRQHandler+0x2a4>)
 800232c:	2267      	movs	r2, #103	; 0x67
 800232e:	701a      	strb	r2, [r3, #0]

  }

  // Upload on LCD
	unsigned char hello[64] = "\n\n\nTurn started \n";
 8002330:	f107 0644 	add.w	r6, r7, #68	; 0x44
 8002334:	4b98      	ldr	r3, [pc, #608]	; (8002598 <TIM2_IRQHandler+0x2a8>)
 8002336:	4634      	mov	r4, r6
 8002338:	461d      	mov	r5, r3
 800233a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800233c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800233e:	682b      	ldr	r3, [r5, #0]
 8002340:	8023      	strh	r3, [r4, #0]
 8002342:	f106 0312 	add.w	r3, r6, #18
 8002346:	222e      	movs	r2, #46	; 0x2e
 8002348:	2100      	movs	r1, #0
 800234a:	4618      	mov	r0, r3
 800234c:	f007 ff9e 	bl	800a28c <memset>
/*	HAL_UART_Transmit(&huart2, hello, sizeof(hello), 500);							*/
  switch (menuState) {
 8002350:	4b90      	ldr	r3, [pc, #576]	; (8002594 <TIM2_IRQHandler+0x2a4>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	3b61      	subs	r3, #97	; 0x61
 8002356:	2b19      	cmp	r3, #25
 8002358:	f200 80e0 	bhi.w	800251c <TIM2_IRQHandler+0x22c>
 800235c:	a201      	add	r2, pc, #4	; (adr r2, 8002364 <TIM2_IRQHandler+0x74>)
 800235e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002362:	bf00      	nop
 8002364:	08002507 	.word	0x08002507
 8002368:	0800251d 	.word	0x0800251d
 800236c:	0800251d 	.word	0x0800251d
 8002370:	080023e1 	.word	0x080023e1
 8002374:	0800251d 	.word	0x0800251d
 8002378:	0800251d 	.word	0x0800251d
 800237c:	0800242b 	.word	0x0800242b
 8002380:	0800251d 	.word	0x0800251d
 8002384:	0800251d 	.word	0x0800251d
 8002388:	0800251d 	.word	0x0800251d
 800238c:	0800251d 	.word	0x0800251d
 8002390:	0800251d 	.word	0x0800251d
 8002394:	08002417 	.word	0x08002417
 8002398:	0800251d 	.word	0x0800251d
 800239c:	0800251d 	.word	0x0800251d
 80023a0:	0800251d 	.word	0x0800251d
 80023a4:	0800251d 	.word	0x0800251d
 80023a8:	0800251d 	.word	0x0800251d
 80023ac:	0800251d 	.word	0x0800251d
 80023b0:	0800251d 	.word	0x0800251d
 80023b4:	0800251d 	.word	0x0800251d
 80023b8:	0800251d 	.word	0x0800251d
 80023bc:	0800251d 	.word	0x0800251d
 80023c0:	0800251d 	.word	0x0800251d
 80023c4:	0800251d 	.word	0x0800251d
 80023c8:	080023cd 	.word	0x080023cd
  	  case 'z':
  		  clear();
 80023cc:	f7fe fe48 	bl	8001060 <clear>
  		  setCursor(0, 0);
 80023d0:	2100      	movs	r1, #0
 80023d2:	2000      	movs	r0, #0
 80023d4:	f7fe fe4e 	bl	8001074 <setCursor>
  		  print("Doodle Jump");
 80023d8:	4870      	ldr	r0, [pc, #448]	; (800259c <TIM2_IRQHandler+0x2ac>)
 80023da:	f7fe fe93 	bl	8001104 <print>
  		  break;
 80023de:	e09d      	b.n	800251c <TIM2_IRQHandler+0x22c>
	  case 'd':
	  	clear();
 80023e0:	f7fe fe3e 	bl	8001060 <clear>
		  setCursor(0, 0);
 80023e4:	2100      	movs	r1, #0
 80023e6:	2000      	movs	r0, #0
 80023e8:	f7fe fe44 	bl	8001074 <setCursor>
		  print("You Lost ");
 80023ec:	486c      	ldr	r0, [pc, #432]	; (80025a0 <TIM2_IRQHandler+0x2b0>)
 80023ee:	f7fe fe89 	bl	8001104 <print>
		  setCursor(0, 1);
 80023f2:	2101      	movs	r1, #1
 80023f4:	2000      	movs	r0, #0
 80023f6:	f7fe fe3d 	bl	8001074 <setCursor>
		  sprintf(buff, " %d ", score);
 80023fa:	4b6a      	ldr	r3, [pc, #424]	; (80025a4 <TIM2_IRQHandler+0x2b4>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002402:	4969      	ldr	r1, [pc, #420]	; (80025a8 <TIM2_IRQHandler+0x2b8>)
 8002404:	4618      	mov	r0, r3
 8002406:	f007 ffb7 	bl	800a378 <siprintf>
		  print(buff);
 800240a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe fe78 	bl	8001104 <print>
	   	break;
 8002414:	e082      	b.n	800251c <TIM2_IRQHandler+0x22c>
  	  case 'm':
  		  clear();
 8002416:	f7fe fe23 	bl	8001060 <clear>
  		  setCursor(0, 0);
 800241a:	2100      	movs	r1, #0
 800241c:	2000      	movs	r0, #0
 800241e:	f7fe fe29 	bl	8001074 <setCursor>
  		  print("1 - Start   2 - About us");
 8002422:	4862      	ldr	r0, [pc, #392]	; (80025ac <TIM2_IRQHandler+0x2bc>)
 8002424:	f7fe fe6e 	bl	8001104 <print>
  		  break;
 8002428:	e078      	b.n	800251c <TIM2_IRQHandler+0x22c>
  	  case 'g':

		sprintf(buff, "DEBUG: \n ph:%d, phscreen:%d sc:%d \n", playerHeight, playerHeightInScreen, score);
 800242a:	4b61      	ldr	r3, [pc, #388]	; (80025b0 <TIM2_IRQHandler+0x2c0>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4b61      	ldr	r3, [pc, #388]	; (80025b4 <TIM2_IRQHandler+0x2c4>)
 8002430:	6819      	ldr	r1, [r3, #0]
 8002432:	4b5c      	ldr	r3, [pc, #368]	; (80025a4 <TIM2_IRQHandler+0x2b4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f107 0084 	add.w	r0, r7, #132	; 0x84
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	460b      	mov	r3, r1
 800243e:	495e      	ldr	r1, [pc, #376]	; (80025b8 <TIM2_IRQHandler+0x2c8>)
 8002440:	f007 ff9a 	bl	800a378 <siprintf>
/*		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 500);							*/
		sprintf(buff, "DEBUG: \n bl:%d, ls:%d, vd:%d, ms:%d, bs:%d \n",
 8002444:	4b5d      	ldr	r3, [pc, #372]	; (80025bc <TIM2_IRQHandler+0x2cc>)
 8002446:	681c      	ldr	r4, [r3, #0]
 8002448:	4b5d      	ldr	r3, [pc, #372]	; (80025c0 <TIM2_IRQHandler+0x2d0>)
 800244a:	681d      	ldr	r5, [r3, #0]
 800244c:	4b5d      	ldr	r3, [pc, #372]	; (80025c4 <TIM2_IRQHandler+0x2d4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a5d      	ldr	r2, [pc, #372]	; (80025c8 <TIM2_IRQHandler+0x2d8>)
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	495d      	ldr	r1, [pc, #372]	; (80025cc <TIM2_IRQHandler+0x2dc>)
 8002456:	6809      	ldr	r1, [r1, #0]
 8002458:	f107 0084 	add.w	r0, r7, #132	; 0x84
 800245c:	9102      	str	r1, [sp, #8]
 800245e:	9201      	str	r2, [sp, #4]
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	462b      	mov	r3, r5
 8002464:	4622      	mov	r2, r4
 8002466:	495a      	ldr	r1, [pc, #360]	; (80025d0 <TIM2_IRQHandler+0x2e0>)
 8002468:	f007 ff86 	bl	800a378 <siprintf>
			blockCount, looseCount, voidCount, monsterCount, boosterCount);
/*		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 500);							*/
		if (!pauseGame)
 800246c:	4b59      	ldr	r3, [pc, #356]	; (80025d4 <TIM2_IRQHandler+0x2e4>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <TIM2_IRQHandler+0x188>
			processTurn();
 8002474:	f000 f9fc 	bl	8002870 <processTurn>
		printGame();
 8002478:	f000 fe1c 	bl	80030b4 <printGame>
//  		  DEBUG scores
//  		  char buff[20];
//  		  sprintf(buff, "%d %d %d", score, playerHeight, playerHeightInScreen);
//  		  sprintf(buff, "%d", getRandom(0, 9));
//  		  print(buff);
  		  int pc = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  		  int i, j;
  		  for (i = 0; i < boardColumns; i ++) {
 8002482:	2300      	movs	r3, #0
 8002484:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8002488:	e025      	b.n	80024d6 <TIM2_IRQHandler+0x1e6>
  			  for (j = 0;j < boardRows; j ++ ) {
 800248a:	2300      	movs	r3, #0
 800248c:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8002490:	e018      	b.n	80024c4 <TIM2_IRQHandler+0x1d4>
  				  if (board[i][j] == 'p')
 8002492:	4951      	ldr	r1, [pc, #324]	; (80025d8 <TIM2_IRQHandler+0x2e8>)
 8002494:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	00da      	lsls	r2, r3, #3
 80024a0:	1ad2      	subs	r2, r2, r3
 80024a2:	440a      	add	r2, r1
 80024a4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80024a8:	4413      	add	r3, r2
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b70      	cmp	r3, #112	; 0x70
 80024ae:	d104      	bne.n	80024ba <TIM2_IRQHandler+0x1ca>
  					  pc ++;
 80024b0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80024b4:	3301      	adds	r3, #1
 80024b6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  			  for (j = 0;j < boardRows; j ++ ) {
 80024ba:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80024be:	3301      	adds	r3, #1
 80024c0:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 80024c4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80024c8:	2b13      	cmp	r3, #19
 80024ca:	dde2      	ble.n	8002492 <TIM2_IRQHandler+0x1a2>
  		  for (i = 0; i < boardColumns; i ++) {
 80024cc:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80024d0:	3301      	adds	r3, #1
 80024d2:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 80024d6:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80024da:	2b03      	cmp	r3, #3
 80024dc:	ddd5      	ble.n	800248a <TIM2_IRQHandler+0x19a>
  			  }
  		  }
  		  if (pc > 1) {
 80024de:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	dd19      	ble.n	800251a <TIM2_IRQHandler+0x22a>
				unsigned char hello[64] = "******* HOLY SHIT \n";
 80024e6:	1d3e      	adds	r6, r7, #4
 80024e8:	4b3c      	ldr	r3, [pc, #240]	; (80025dc <TIM2_IRQHandler+0x2ec>)
 80024ea:	4634      	mov	r4, r6
 80024ec:	461d      	mov	r5, r3
 80024ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024f2:	682b      	ldr	r3, [r5, #0]
 80024f4:	6023      	str	r3, [r4, #0]
 80024f6:	f106 0314 	add.w	r3, r6, #20
 80024fa:	222c      	movs	r2, #44	; 0x2c
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f007 fec4 	bl	800a28c <memset>
/*  			  HAL_UART_Transmit(&huart2, hello, sizeof(hello), 500);					*/
  		  }
  		  break;
 8002504:	e009      	b.n	800251a <TIM2_IRQHandler+0x22a>
  	  case 'a':
  		  clear();
 8002506:	f7fe fdab 	bl	8001060 <clear>
  		  setCursor(0, 0);
 800250a:	2100      	movs	r1, #0
 800250c:	2000      	movs	r0, #0
 800250e:	f7fe fdb1 	bl	8001074 <setCursor>
  		  print(" Yosef and Borna");
 8002512:	4833      	ldr	r0, [pc, #204]	; (80025e0 <TIM2_IRQHandler+0x2f0>)
 8002514:	f7fe fdf6 	bl	8001104 <print>
  		  break;
 8002518:	e000      	b.n	800251c <TIM2_IRQHandler+0x22c>
  		  break;
 800251a:	bf00      	nop
  }

  // Delay for better visual
  HAL_Delay(1);
 800251c:	2001      	movs	r0, #1
 800251e:	f001 fd8f 	bl	8004040 <HAL_Delay>

  v=HAL_ADC_GetValue(&hadc4);
 8002522:	4830      	ldr	r0, [pc, #192]	; (80025e4 <TIM2_IRQHandler+0x2f4>)
 8002524:	f002 f8ee 	bl	8004704 <HAL_ADC_GetValue>
 8002528:	4603      	mov	r3, r0
 800252a:	461a      	mov	r2, r3
 800252c:	4b2e      	ldr	r3, [pc, #184]	; (80025e8 <TIM2_IRQHandler+0x2f8>)
 800252e:	601a      	str	r2, [r3, #0]
  degree = ((((((v)*200)/(4095))*50) +50) / 100) - 9;
 8002530:	4b2d      	ldr	r3, [pc, #180]	; (80025e8 <TIM2_IRQHandler+0x2f8>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	22c8      	movs	r2, #200	; 0xc8
 8002536:	fb02 f303 	mul.w	r3, r2, r3
 800253a:	4a2c      	ldr	r2, [pc, #176]	; (80025ec <TIM2_IRQHandler+0x2fc>)
 800253c:	fb82 1203 	smull	r1, r2, r2, r3
 8002540:	441a      	add	r2, r3
 8002542:	12d2      	asrs	r2, r2, #11
 8002544:	17db      	asrs	r3, r3, #31
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	3301      	adds	r3, #1
 800254a:	0fda      	lsrs	r2, r3, #31
 800254c:	4413      	add	r3, r2
 800254e:	105b      	asrs	r3, r3, #1
 8002550:	3b09      	subs	r3, #9
 8002552:	4a27      	ldr	r2, [pc, #156]	; (80025f0 <TIM2_IRQHandler+0x300>)
 8002554:	6013      	str	r3, [r2, #0]
//  degree = (((v)*30)/(4095))*50+500;
  //int step = degree / 50;

  if(degree < 0) degree = 0;
 8002556:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <TIM2_IRQHandler+0x300>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	da02      	bge.n	8002564 <TIM2_IRQHandler+0x274>
 800255e:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <TIM2_IRQHandler+0x300>)
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
  if(degree > 9) degree = 9;
 8002564:	4b22      	ldr	r3, [pc, #136]	; (80025f0 <TIM2_IRQHandler+0x300>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b09      	cmp	r3, #9
 800256a:	dd02      	ble.n	8002572 <TIM2_IRQHandler+0x282>
 800256c:	4b20      	ldr	r3, [pc, #128]	; (80025f0 <TIM2_IRQHandler+0x300>)
 800256e:	2209      	movs	r2, #9
 8002570:	601a      	str	r2, [r3, #0]
  show(degree);
 8002572:	4b1f      	ldr	r3, [pc, #124]	; (80025f0 <TIM2_IRQHandler+0x300>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f001 fbda 	bl	8003d30 <show>

//  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_14);

//  HAL_Delay(200);
  HAL_ADC_Start_IT(&hadc4);
 800257c:	4819      	ldr	r0, [pc, #100]	; (80025e4 <TIM2_IRQHandler+0x2f4>)
 800257e:	f001 ff81 	bl	8004484 <HAL_ADC_Start_IT>


  /* USER CODE END TIM2_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	f507 7725 	add.w	r7, r7, #660	; 0x294
 8002588:	46bd      	mov	sp, r7
 800258a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800258c:	20000240 	.word	0x20000240
 8002590:	48001000 	.word	0x48001000
 8002594:	2000016c 	.word	0x2000016c
 8002598:	0800b9c4 	.word	0x0800b9c4
 800259c:	0800b920 	.word	0x0800b920
 80025a0:	0800b92c 	.word	0x0800b92c
 80025a4:	2000070c 	.word	0x2000070c
 80025a8:	0800b938 	.word	0x0800b938
 80025ac:	0800b940 	.word	0x0800b940
 80025b0:	20000934 	.word	0x20000934
 80025b4:	20000910 	.word	0x20000910
 80025b8:	0800b95c 	.word	0x0800b95c
 80025bc:	20000978 	.word	0x20000978
 80025c0:	200008a8 	.word	0x200008a8
 80025c4:	20000974 	.word	0x20000974
 80025c8:	20000924 	.word	0x20000924
 80025cc:	200008a4 	.word	0x200008a4
 80025d0:	0800b980 	.word	0x0800b980
 80025d4:	20000914 	.word	0x20000914
 80025d8:	200006b4 	.word	0x200006b4
 80025dc:	0800ba04 	.word	0x0800ba04
 80025e0:	0800b9b0 	.word	0x0800b9b0
 80025e4:	20000310 	.word	0x20000310
 80025e8:	200008b0 	.word	0x200008b0
 80025ec:	80080081 	.word	0x80080081
 80025f0:	20000930 	.word	0x20000930

080025f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <TIM3_IRQHandler+0x10>)
 80025fa:	f005 fddd 	bl	80081b8 <HAL_TIM_IRQHandler>
////  HAL_Delay(200);
//  HAL_ADC_Start_IT(&hadc4);
//

  /* USER CODE END TIM3_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000170 	.word	0x20000170

08002608 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800260c:	4802      	ldr	r0, [pc, #8]	; (8002618 <USART2_IRQHandler+0x10>)
 800260e:	f006 fea9 	bl	8009364 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	2000028c 	.word	0x2000028c

0800261c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002620:	4858      	ldr	r0, [pc, #352]	; (8002784 <TIM7_IRQHandler+0x168>)
 8002622:	f005 fdc9 	bl	80081b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
//  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_14);
//  turn = 2;
  setScoreSeven();
 8002626:	f001 fb37 	bl	8003c98 <setScoreSeven>

  if (turn % 4 == 0) {
 800262a:	4b57      	ldr	r3, [pc, #348]	; (8002788 <TIM7_IRQHandler+0x16c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0303 	and.w	r3, r3, #3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d11d      	bne.n	8002672 <TIM7_IRQHandler+0x56>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1);
 8002636:	2201      	movs	r2, #1
 8002638:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800263c:	4853      	ldr	r0, [pc, #332]	; (800278c <TIM7_IRQHandler+0x170>)
 800263e:	f003 fa73 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002648:	4850      	ldr	r0, [pc, #320]	; (800278c <TIM7_IRQHandler+0x170>)
 800264a:	f003 fa6d 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 800264e:	2200      	movs	r2, #0
 8002650:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002654:	484d      	ldr	r0, [pc, #308]	; (800278c <TIM7_IRQHandler+0x170>)
 8002656:	f003 fa67 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 800265a:	2200      	movs	r2, #0
 800265c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002660:	484a      	ldr	r0, [pc, #296]	; (800278c <TIM7_IRQHandler+0x170>)
 8002662:	f003 fa61 	bl	8005b28 <HAL_GPIO_WritePin>
//		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
	  set_seg_value(D0);
 8002666:	4b4a      	ldr	r3, [pc, #296]	; (8002790 <TIM7_IRQHandler+0x174>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f001 fa1a 	bl	8003aa4 <set_seg_value>
 8002670:	e079      	b.n	8002766 <TIM7_IRQHandler+0x14a>
  } else if (turn % 4 == 1) {
 8002672:	4b45      	ldr	r3, [pc, #276]	; (8002788 <TIM7_IRQHandler+0x16c>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	425a      	negs	r2, r3
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	f002 0203 	and.w	r2, r2, #3
 8002680:	bf58      	it	pl
 8002682:	4253      	negpl	r3, r2
 8002684:	2b01      	cmp	r3, #1
 8002686:	d11d      	bne.n	80026c4 <TIM7_IRQHandler+0xa8>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0);
 8002688:	2200      	movs	r2, #0
 800268a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800268e:	483f      	ldr	r0, [pc, #252]	; (800278c <TIM7_IRQHandler+0x170>)
 8002690:	f003 fa4a 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8002694:	2201      	movs	r2, #1
 8002696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800269a:	483c      	ldr	r0, [pc, #240]	; (800278c <TIM7_IRQHandler+0x170>)
 800269c:	f003 fa44 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 80026a0:	2200      	movs	r2, #0
 80026a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026a6:	4839      	ldr	r0, [pc, #228]	; (800278c <TIM7_IRQHandler+0x170>)
 80026a8:	f003 fa3e 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 80026ac:	2200      	movs	r2, #0
 80026ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026b2:	4836      	ldr	r0, [pc, #216]	; (800278c <TIM7_IRQHandler+0x170>)
 80026b4:	f003 fa38 	bl	8005b28 <HAL_GPIO_WritePin>
//		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
	  set_seg_value(D1);
 80026b8:	4b36      	ldr	r3, [pc, #216]	; (8002794 <TIM7_IRQHandler+0x178>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 f9f1 	bl	8003aa4 <set_seg_value>
 80026c2:	e050      	b.n	8002766 <TIM7_IRQHandler+0x14a>
  } else if (turn % 4 == 2) {
 80026c4:	4b30      	ldr	r3, [pc, #192]	; (8002788 <TIM7_IRQHandler+0x16c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	425a      	negs	r2, r3
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	f002 0203 	and.w	r2, r2, #3
 80026d2:	bf58      	it	pl
 80026d4:	4253      	negpl	r3, r2
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d11d      	bne.n	8002716 <TIM7_IRQHandler+0xfa>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0);
 80026da:	2200      	movs	r2, #0
 80026dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026e0:	482a      	ldr	r0, [pc, #168]	; (800278c <TIM7_IRQHandler+0x170>)
 80026e2:	f003 fa21 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026ec:	4827      	ldr	r0, [pc, #156]	; (800278c <TIM7_IRQHandler+0x170>)
 80026ee:	f003 fa1b 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
 80026f2:	2201      	movs	r2, #1
 80026f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026f8:	4824      	ldr	r0, [pc, #144]	; (800278c <TIM7_IRQHandler+0x170>)
 80026fa:	f003 fa15 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002704:	4821      	ldr	r0, [pc, #132]	; (800278c <TIM7_IRQHandler+0x170>)
 8002706:	f003 fa0f 	bl	8005b28 <HAL_GPIO_WritePin>
//	      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
	  set_seg_value(D2);
 800270a:	4b23      	ldr	r3, [pc, #140]	; (8002798 <TIM7_IRQHandler+0x17c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f001 f9c8 	bl	8003aa4 <set_seg_value>
 8002714:	e027      	b.n	8002766 <TIM7_IRQHandler+0x14a>
  } else if (turn % 4 == 3) {
 8002716:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <TIM7_IRQHandler+0x16c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	425a      	negs	r2, r3
 800271c:	f003 0303 	and.w	r3, r3, #3
 8002720:	f002 0203 	and.w	r2, r2, #3
 8002724:	bf58      	it	pl
 8002726:	4253      	negpl	r3, r2
 8002728:	2b03      	cmp	r3, #3
 800272a:	d11c      	bne.n	8002766 <TIM7_IRQHandler+0x14a>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0);
 800272c:	2200      	movs	r2, #0
 800272e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002732:	4816      	ldr	r0, [pc, #88]	; (800278c <TIM7_IRQHandler+0x170>)
 8002734:	f003 f9f8 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800273e:	4813      	ldr	r0, [pc, #76]	; (800278c <TIM7_IRQHandler+0x170>)
 8002740:	f003 f9f2 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800274a:	4810      	ldr	r0, [pc, #64]	; (800278c <TIM7_IRQHandler+0x170>)
 800274c:	f003 f9ec 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8002750:	2201      	movs	r2, #1
 8002752:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002756:	480d      	ldr	r0, [pc, #52]	; (800278c <TIM7_IRQHandler+0x170>)
 8002758:	f003 f9e6 	bl	8005b28 <HAL_GPIO_WritePin>
//		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
	  set_seg_value(D3);
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <TIM7_IRQHandler+0x180>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4618      	mov	r0, r3
 8002762:	f001 f99f 	bl	8003aa4 <set_seg_value>
  }

  turn = (turn + 1) % 4;
 8002766:	4b08      	ldr	r3, [pc, #32]	; (8002788 <TIM7_IRQHandler+0x16c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	3301      	adds	r3, #1
 800276c:	425a      	negs	r2, r3
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	f002 0203 	and.w	r2, r2, #3
 8002776:	bf58      	it	pl
 8002778:	4253      	negpl	r3, r2
 800277a:	4a03      	ldr	r2, [pc, #12]	; (8002788 <TIM7_IRQHandler+0x16c>)
 800277c:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	2000064c 	.word	0x2000064c
 8002788:	200000e8 	.word	0x200000e8
 800278c:	48000400 	.word	0x48000400
 8002790:	200006a8 	.word	0x200006a8
 8002794:	20000938 	.word	0x20000938
 8002798:	200008b4 	.word	0x200008b4
 800279c:	20000698 	.word	0x20000698

080027a0 <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 interrupt.
  */
void ADC4_IRQHandler(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 80027a4:	4802      	ldr	r0, [pc, #8]	; (80027b0 <ADC4_IRQHandler+0x10>)
 80027a6:	f001 ffbb 	bl	8004720 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */
//  HAL_ADC_Start_IT(&hadc4);
  /* USER CODE END ADC4_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000310 	.word	0x20000310

080027b4 <getRandom>:

/* USER CODE BEGIN 1 */

int getRandom(int lower, int upper)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]

	int num = (rand() %
 80027be:	f007 fd9b 	bl	800a2f8 <rand>
 80027c2:	4602      	mov	r2, r0
	   (upper - lower + 1)) + lower;
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	1acb      	subs	r3, r1, r3
 80027ca:	3301      	adds	r3, #1
	int num = (rand() %
 80027cc:	fb92 f1f3 	sdiv	r1, r2, r3
 80027d0:	fb03 f301 	mul.w	r3, r3, r1
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	4413      	add	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
    return num;
 80027dc:	68fb      	ldr	r3, [r7, #12]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <fireBullet>:

void fireBullet() {
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
	if (playerFalling || board[playerCol][playerRow + 1] != 'e' || bulletCol != -1)
 80027ec:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <fireBullet+0x70>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d12c      	bne.n	800284e <fireBullet+0x66>
 80027f4:	4b19      	ldr	r3, [pc, #100]	; (800285c <fireBullet+0x74>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b19      	ldr	r3, [pc, #100]	; (8002860 <fireBullet+0x78>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	1c59      	adds	r1, r3, #1
 80027fe:	4819      	ldr	r0, [pc, #100]	; (8002864 <fireBullet+0x7c>)
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	00da      	lsls	r2, r3, #3
 8002808:	1ad2      	subs	r2, r2, r3
 800280a:	1883      	adds	r3, r0, r2
 800280c:	440b      	add	r3, r1
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b65      	cmp	r3, #101	; 0x65
 8002812:	d11c      	bne.n	800284e <fireBullet+0x66>
 8002814:	4b14      	ldr	r3, [pc, #80]	; (8002868 <fireBullet+0x80>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281c:	d117      	bne.n	800284e <fireBullet+0x66>
		return;
	bulletCol = playerCol;
 800281e:	4b0f      	ldr	r3, [pc, #60]	; (800285c <fireBullet+0x74>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a11      	ldr	r2, [pc, #68]	; (8002868 <fireBullet+0x80>)
 8002824:	6013      	str	r3, [r2, #0]
	bulletRow = playerRow + 1;
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <fireBullet+0x78>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	3301      	adds	r3, #1
 800282c:	4a0f      	ldr	r2, [pc, #60]	; (800286c <fireBullet+0x84>)
 800282e:	6013      	str	r3, [r2, #0]
	board[bulletCol][bulletRow] = '^';
 8002830:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <fireBullet+0x80>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b0d      	ldr	r3, [pc, #52]	; (800286c <fireBullet+0x84>)
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	480a      	ldr	r0, [pc, #40]	; (8002864 <fireBullet+0x7c>)
 800283a:	4613      	mov	r3, r2
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4413      	add	r3, r2
 8002840:	00da      	lsls	r2, r3, #3
 8002842:	1ad2      	subs	r2, r2, r3
 8002844:	1883      	adds	r3, r0, r2
 8002846:	440b      	add	r3, r1
 8002848:	225e      	movs	r2, #94	; 0x5e
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	e000      	b.n	8002850 <fireBullet+0x68>
		return;
 800284e:	bf00      	nop
}
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	2000069c 	.word	0x2000069c
 800285c:	200006ac 	.word	0x200006ac
 8002860:	2000092c 	.word	0x2000092c
 8002864:	200006b4 	.word	0x200006b4
 8002868:	200006b0 	.word	0x200006b0
 800286c:	200006a4 	.word	0x200006a4

08002870 <processTurn>:

void processTurn()
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
	 *  'l': loose block
	 *  'm': monster
	 *  '!': null and not valid
	 */
	// Shift screen to down
	if (playerHeightInScreen > 12) {
 8002876:	4b77      	ldr	r3, [pc, #476]	; (8002a54 <processTurn+0x1e4>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b0c      	cmp	r3, #12
 800287c:	f340 8116 	ble.w	8002aac <processTurn+0x23c>
	    // unsigned char hello[64] = "SHIFT DOWN \n";
		// HAL_UART_Transmit(&huart2, hello, sizeof(hello), 500);
		playerHeightInScreen --;
 8002880:	4b74      	ldr	r3, [pc, #464]	; (8002a54 <processTurn+0x1e4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3b01      	subs	r3, #1
 8002886:	4a73      	ldr	r2, [pc, #460]	; (8002a54 <processTurn+0x1e4>)
 8002888:	6013      	str	r3, [r2, #0]
		playerRow --;
 800288a:	4b73      	ldr	r3, [pc, #460]	; (8002a58 <processTurn+0x1e8>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3b01      	subs	r3, #1
 8002890:	4a71      	ldr	r2, [pc, #452]	; (8002a58 <processTurn+0x1e8>)
 8002892:	6013      	str	r3, [r2, #0]
		lastBlockHeightInScreen --;
 8002894:	4b71      	ldr	r3, [pc, #452]	; (8002a5c <processTurn+0x1ec>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	3b01      	subs	r3, #1
 800289a:	4a70      	ldr	r2, [pc, #448]	; (8002a5c <processTurn+0x1ec>)
 800289c:	6013      	str	r3, [r2, #0]
		bulletRow --;
 800289e:	4b70      	ldr	r3, [pc, #448]	; (8002a60 <processTurn+0x1f0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	4a6e      	ldr	r2, [pc, #440]	; (8002a60 <processTurn+0x1f0>)
 80028a6:	6013      	str	r3, [r2, #0]

		// delete old monsters states
		// unsigned char hello3[64] = "SHIFTING MONSTERS \n";
		// HAL_UART_Transmit(&huart2, hello3, sizeof(hello3), 500);
		for (i = 0; i < boardColumns; i ++) {
 80028a8:	2300      	movs	r3, #0
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	e08b      	b.n	80029c6 <processTurn+0x156>
			if (board[i][0] == 'm') {
 80028ae:	496d      	ldr	r1, [pc, #436]	; (8002a64 <processTurn+0x1f4>)
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4613      	mov	r3, r2
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4413      	add	r3, r2
 80028b8:	00da      	lsls	r2, r3, #3
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	188b      	adds	r3, r1, r2
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b6d      	cmp	r3, #109	; 0x6d
 80028c2:	d13a      	bne.n	800293a <processTurn+0xca>
				// shift monster array to left
				// unsigned char hello5[64] = "SHIFTING MONSTERS \n";
				// HAL_UART_Transmit(&huart2, hello5, sizeof(hello5), 500);
				for (j = 0; j < monsterCount - 1; j ++ ) {
 80028c4:	2300      	movs	r3, #0
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	e016      	b.n	80028f8 <processTurn+0x88>
					monsterLoc[j][0] = monsterLoc[j + 1][0];
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	4a66      	ldr	r2, [pc, #408]	; (8002a68 <processTurn+0x1f8>)
 80028d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80028d4:	4964      	ldr	r1, [pc, #400]	; (8002a68 <processTurn+0x1f8>)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					monsterLoc[j][1] = monsterLoc[j + 1][1];
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	3301      	adds	r3, #1
 80028e0:	4a61      	ldr	r2, [pc, #388]	; (8002a68 <processTurn+0x1f8>)
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	4413      	add	r3, r2
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	495f      	ldr	r1, [pc, #380]	; (8002a68 <processTurn+0x1f8>)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	440b      	add	r3, r1
 80028f0:	605a      	str	r2, [r3, #4]
				for (j = 0; j < monsterCount - 1; j ++ ) {
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	3301      	adds	r3, #1
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	4b5c      	ldr	r3, [pc, #368]	; (8002a6c <processTurn+0x1fc>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3b01      	subs	r3, #1
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	dbe2      	blt.n	80028ca <processTurn+0x5a>
				}
				for (j = 0; j < monsterCount - 1; j ++ ) {
 8002904:	2300      	movs	r3, #0
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	e00b      	b.n	8002922 <processTurn+0xb2>
					monsterState[j] = monsterState[j + 1];
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	3301      	adds	r3, #1
 800290e:	4a58      	ldr	r2, [pc, #352]	; (8002a70 <processTurn+0x200>)
 8002910:	5cd1      	ldrb	r1, [r2, r3]
 8002912:	4a57      	ldr	r2, [pc, #348]	; (8002a70 <processTurn+0x200>)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	4413      	add	r3, r2
 8002918:	460a      	mov	r2, r1
 800291a:	701a      	strb	r2, [r3, #0]
				for (j = 0; j < monsterCount - 1; j ++ ) {
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	3301      	adds	r3, #1
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	4b52      	ldr	r3, [pc, #328]	; (8002a6c <processTurn+0x1fc>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	3b01      	subs	r3, #1
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	dbed      	blt.n	800290a <processTurn+0x9a>
				}
				monsterCount --;
 800292e:	4b4f      	ldr	r3, [pc, #316]	; (8002a6c <processTurn+0x1fc>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3b01      	subs	r3, #1
 8002934:	4a4d      	ldr	r2, [pc, #308]	; (8002a6c <processTurn+0x1fc>)
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	e042      	b.n	80029c0 <processTurn+0x150>
			} else if (board[i][0] == 'v') {
 800293a:	494a      	ldr	r1, [pc, #296]	; (8002a64 <processTurn+0x1f4>)
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	4413      	add	r3, r2
 8002944:	00da      	lsls	r2, r3, #3
 8002946:	1ad2      	subs	r2, r2, r3
 8002948:	188b      	adds	r3, r1, r2
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b76      	cmp	r3, #118	; 0x76
 800294e:	d105      	bne.n	800295c <processTurn+0xec>
				voidCount --;
 8002950:	4b48      	ldr	r3, [pc, #288]	; (8002a74 <processTurn+0x204>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	3b01      	subs	r3, #1
 8002956:	4a47      	ldr	r2, [pc, #284]	; (8002a74 <processTurn+0x204>)
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	e031      	b.n	80029c0 <processTurn+0x150>
			} else if (board[i][0] == 'b') {
 800295c:	4941      	ldr	r1, [pc, #260]	; (8002a64 <processTurn+0x1f4>)
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	00da      	lsls	r2, r3, #3
 8002968:	1ad2      	subs	r2, r2, r3
 800296a:	188b      	adds	r3, r1, r2
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b62      	cmp	r3, #98	; 0x62
 8002970:	d105      	bne.n	800297e <processTurn+0x10e>
				blockCount --;
 8002972:	4b41      	ldr	r3, [pc, #260]	; (8002a78 <processTurn+0x208>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	3b01      	subs	r3, #1
 8002978:	4a3f      	ldr	r2, [pc, #252]	; (8002a78 <processTurn+0x208>)
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	e020      	b.n	80029c0 <processTurn+0x150>
			} else if (board[i][0] == 's') {
 800297e:	4939      	ldr	r1, [pc, #228]	; (8002a64 <processTurn+0x1f4>)
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	00da      	lsls	r2, r3, #3
 800298a:	1ad2      	subs	r2, r2, r3
 800298c:	188b      	adds	r3, r1, r2
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b73      	cmp	r3, #115	; 0x73
 8002992:	d105      	bne.n	80029a0 <processTurn+0x130>
				boosterCount --;
 8002994:	4b39      	ldr	r3, [pc, #228]	; (8002a7c <processTurn+0x20c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	3b01      	subs	r3, #1
 800299a:	4a38      	ldr	r2, [pc, #224]	; (8002a7c <processTurn+0x20c>)
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	e00f      	b.n	80029c0 <processTurn+0x150>
			} else if (board[i][0] == 'l') {
 80029a0:	4930      	ldr	r1, [pc, #192]	; (8002a64 <processTurn+0x1f4>)
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	4613      	mov	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	4413      	add	r3, r2
 80029aa:	00da      	lsls	r2, r3, #3
 80029ac:	1ad2      	subs	r2, r2, r3
 80029ae:	188b      	adds	r3, r1, r2
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b6c      	cmp	r3, #108	; 0x6c
 80029b4:	d104      	bne.n	80029c0 <processTurn+0x150>
				looseCount --;
 80029b6:	4b32      	ldr	r3, [pc, #200]	; (8002a80 <processTurn+0x210>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	4a30      	ldr	r2, [pc, #192]	; (8002a80 <processTurn+0x210>)
 80029be:	6013      	str	r3, [r2, #0]
		for (i = 0; i < boardColumns; i ++) {
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3301      	adds	r3, #1
 80029c4:	607b      	str	r3, [r7, #4]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b03      	cmp	r3, #3
 80029ca:	f77f af70 	ble.w	80028ae <processTurn+0x3e>
			}
		}
		for (i = 0; i < monsterCount; i ++ ) {
 80029ce:	2300      	movs	r3, #0
 80029d0:	607b      	str	r3, [r7, #4]
 80029d2:	e00d      	b.n	80029f0 <processTurn+0x180>
			monsterLoc[i][1] --;
 80029d4:	4a24      	ldr	r2, [pc, #144]	; (8002a68 <processTurn+0x1f8>)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4413      	add	r3, r2
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	1e5a      	subs	r2, r3, #1
 80029e0:	4921      	ldr	r1, [pc, #132]	; (8002a68 <processTurn+0x1f8>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	440b      	add	r3, r1
 80029e8:	605a      	str	r2, [r3, #4]
		for (i = 0; i < monsterCount; i ++ ) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3301      	adds	r3, #1
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <processTurn+0x1fc>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	dbec      	blt.n	80029d4 <processTurn+0x164>
		}
		// 		unsigned char hello4[64] = "SHIFTING BOARD DOWN \n";
		// HAL_UART_Transmit(&huart2, hello4, sizeof(hello4), 500);
		for (j = 0; j < boardRows - 1; j ++ ) {
 80029fa:	2300      	movs	r3, #0
 80029fc:	603b      	str	r3, [r7, #0]
 80029fe:	e023      	b.n	8002a48 <processTurn+0x1d8>
			// replace row[j] with row[j + 1]
			for (i = 0; i < boardColumns; i ++ ) {
 8002a00:	2300      	movs	r3, #0
 8002a02:	607b      	str	r3, [r7, #4]
 8002a04:	e01a      	b.n	8002a3c <processTurn+0x1cc>
				board[i][j] = board[i][j + 1];
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	1c59      	adds	r1, r3, #1
 8002a0a:	4816      	ldr	r0, [pc, #88]	; (8002a64 <processTurn+0x1f4>)
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	4413      	add	r3, r2
 8002a14:	00da      	lsls	r2, r3, #3
 8002a16:	1ad2      	subs	r2, r2, r3
 8002a18:	1883      	adds	r3, r0, r2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	7818      	ldrb	r0, [r3, #0]
 8002a1e:	4911      	ldr	r1, [pc, #68]	; (8002a64 <processTurn+0x1f4>)
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	00da      	lsls	r2, r3, #3
 8002a2a:	1ad2      	subs	r2, r2, r3
 8002a2c:	440a      	add	r2, r1
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	4413      	add	r3, r2
 8002a32:	4602      	mov	r2, r0
 8002a34:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < boardColumns; i ++ ) {
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	dde1      	ble.n	8002a06 <processTurn+0x196>
		for (j = 0; j < boardRows - 1; j ++ ) {
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	2b12      	cmp	r3, #18
 8002a4c:	ddd8      	ble.n	8002a00 <processTurn+0x190>
			}
		}
		for (i = 0; i < boardColumns; i ++ ) {
 8002a4e:	2300      	movs	r3, #0
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	e025      	b.n	8002aa0 <processTurn+0x230>
 8002a54:	20000910 	.word	0x20000910
 8002a58:	2000092c 	.word	0x2000092c
 8002a5c:	200008ac 	.word	0x200008ac
 8002a60:	200006a4 	.word	0x200006a4
 8002a64:	200006b4 	.word	0x200006b4
 8002a68:	20000710 	.word	0x20000710
 8002a6c:	20000924 	.word	0x20000924
 8002a70:	20000940 	.word	0x20000940
 8002a74:	20000974 	.word	0x20000974
 8002a78:	20000978 	.word	0x20000978
 8002a7c:	200008a4 	.word	0x200008a4
 8002a80:	200008a8 	.word	0x200008a8
			board[i][boardRows - 1] = 'e';
 8002a84:	4997      	ldr	r1, [pc, #604]	; (8002ce4 <processTurn+0x474>)
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	4413      	add	r3, r2
 8002a8e:	00da      	lsls	r2, r3, #3
 8002a90:	1ad2      	subs	r2, r2, r3
 8002a92:	188b      	adds	r3, r1, r2
 8002a94:	3313      	adds	r3, #19
 8002a96:	2265      	movs	r2, #101	; 0x65
 8002a98:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < boardColumns; i ++ ) {
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b03      	cmp	r3, #3
 8002aa4:	ddee      	ble.n	8002a84 <processTurn+0x214>
		}
		// unsigned char hello2[64] = "Selecting new objects \n";
		// HAL_UART_Transmit(&huart2, hello2, sizeof(hello2), 500);
		setRowObjects(boardRows - 1);
 8002aa6:	2013      	movs	r0, #19
 8002aa8:	f000 fd54 	bl	8003554 <setRowObjects>
		// unsigned char hello1[64] = "Selected objects for new row \n";
		// HAL_UART_Transmit(&huart2, hello1, sizeof(hello1), 500);
	}

	// Void
	if (playerRow > 0 && playerOn == 'v') {
 8002aac:	4b8e      	ldr	r3, [pc, #568]	; (8002ce8 <processTurn+0x478>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	dd06      	ble.n	8002ac2 <processTurn+0x252>
 8002ab4:	4b8d      	ldr	r3, [pc, #564]	; (8002cec <processTurn+0x47c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b76      	cmp	r3, #118	; 0x76
 8002aba:	d102      	bne.n	8002ac2 <processTurn+0x252>
		playerFalling = 1;
 8002abc:	4b8c      	ldr	r3, [pc, #560]	; (8002cf0 <processTurn+0x480>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
	}
	// Loose Block
	if (playerRow > 0 && board[playerCol][playerRow - 1] == 'l' && jumpCount < 1) {
 8002ac2:	4b89      	ldr	r3, [pc, #548]	; (8002ce8 <processTurn+0x478>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	dd22      	ble.n	8002b10 <processTurn+0x2a0>
 8002aca:	4b8a      	ldr	r3, [pc, #552]	; (8002cf4 <processTurn+0x484>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b86      	ldr	r3, [pc, #536]	; (8002ce8 <processTurn+0x478>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	1e59      	subs	r1, r3, #1
 8002ad4:	4883      	ldr	r0, [pc, #524]	; (8002ce4 <processTurn+0x474>)
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	00da      	lsls	r2, r3, #3
 8002ade:	1ad2      	subs	r2, r2, r3
 8002ae0:	1883      	adds	r3, r0, r2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b6c      	cmp	r3, #108	; 0x6c
 8002ae8:	d112      	bne.n	8002b10 <processTurn+0x2a0>
 8002aea:	4b83      	ldr	r3, [pc, #524]	; (8002cf8 <processTurn+0x488>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	dc0e      	bgt.n	8002b10 <processTurn+0x2a0>
		board[playerCol][playerRow - 1] = 'e';
 8002af2:	4b80      	ldr	r3, [pc, #512]	; (8002cf4 <processTurn+0x484>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	4b7c      	ldr	r3, [pc, #496]	; (8002ce8 <processTurn+0x478>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	1e59      	subs	r1, r3, #1
 8002afc:	4879      	ldr	r0, [pc, #484]	; (8002ce4 <processTurn+0x474>)
 8002afe:	4613      	mov	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	4413      	add	r3, r2
 8002b04:	00da      	lsls	r2, r3, #3
 8002b06:	1ad2      	subs	r2, r2, r3
 8002b08:	1883      	adds	r3, r0, r2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	2265      	movs	r2, #101	; 0x65
 8002b0e:	701a      	strb	r2, [r3, #0]
	}

	// Monster
	if (playerRow > 0 && playerOn == 'm') {
 8002b10:	4b75      	ldr	r3, [pc, #468]	; (8002ce8 <processTurn+0x478>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	dd06      	ble.n	8002b26 <processTurn+0x2b6>
 8002b18:	4b74      	ldr	r3, [pc, #464]	; (8002cec <processTurn+0x47c>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b6d      	cmp	r3, #109	; 0x6d
 8002b1e:	d102      	bne.n	8002b26 <processTurn+0x2b6>
		playerFalling = 1;
 8002b20:	4b73      	ldr	r3, [pc, #460]	; (8002cf0 <processTurn+0x480>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	601a      	str	r2, [r3, #0]
	}

	// Move bullet
	if (bulletCol != -1 && board[bulletCol][bulletRow + 1] == 'e') {
 8002b26:	4b75      	ldr	r3, [pc, #468]	; (8002cfc <processTurn+0x48c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2e:	d031      	beq.n	8002b94 <processTurn+0x324>
 8002b30:	4b72      	ldr	r3, [pc, #456]	; (8002cfc <processTurn+0x48c>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b72      	ldr	r3, [pc, #456]	; (8002d00 <processTurn+0x490>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	1c59      	adds	r1, r3, #1
 8002b3a:	486a      	ldr	r0, [pc, #424]	; (8002ce4 <processTurn+0x474>)
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	00da      	lsls	r2, r3, #3
 8002b44:	1ad2      	subs	r2, r2, r3
 8002b46:	1883      	adds	r3, r0, r2
 8002b48:	440b      	add	r3, r1
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b65      	cmp	r3, #101	; 0x65
 8002b4e:	d121      	bne.n	8002b94 <processTurn+0x324>
		board[bulletCol][bulletRow] = 'e';
 8002b50:	4b6a      	ldr	r3, [pc, #424]	; (8002cfc <processTurn+0x48c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4b6a      	ldr	r3, [pc, #424]	; (8002d00 <processTurn+0x490>)
 8002b56:	6819      	ldr	r1, [r3, #0]
 8002b58:	4862      	ldr	r0, [pc, #392]	; (8002ce4 <processTurn+0x474>)
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	4413      	add	r3, r2
 8002b60:	00da      	lsls	r2, r3, #3
 8002b62:	1ad2      	subs	r2, r2, r3
 8002b64:	1883      	adds	r3, r0, r2
 8002b66:	440b      	add	r3, r1
 8002b68:	2265      	movs	r2, #101	; 0x65
 8002b6a:	701a      	strb	r2, [r3, #0]
		bulletRow ++;
 8002b6c:	4b64      	ldr	r3, [pc, #400]	; (8002d00 <processTurn+0x490>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3301      	adds	r3, #1
 8002b72:	4a63      	ldr	r2, [pc, #396]	; (8002d00 <processTurn+0x490>)
 8002b74:	6013      	str	r3, [r2, #0]
		board[bulletCol][bulletRow] = '*';
 8002b76:	4b61      	ldr	r3, [pc, #388]	; (8002cfc <processTurn+0x48c>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b61      	ldr	r3, [pc, #388]	; (8002d00 <processTurn+0x490>)
 8002b7c:	6819      	ldr	r1, [r3, #0]
 8002b7e:	4859      	ldr	r0, [pc, #356]	; (8002ce4 <processTurn+0x474>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	00da      	lsls	r2, r3, #3
 8002b88:	1ad2      	subs	r2, r2, r3
 8002b8a:	1883      	adds	r3, r0, r2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	222a      	movs	r2, #42	; 0x2a
 8002b90:	701a      	strb	r2, [r3, #0]
 8002b92:	e0a3      	b.n	8002cdc <processTurn+0x46c>
	} else if (bulletCol != -1 && board[bulletCol][bulletRow + 1] != 'e') {
 8002b94:	4b59      	ldr	r3, [pc, #356]	; (8002cfc <processTurn+0x48c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9c:	f000 809e 	beq.w	8002cdc <processTurn+0x46c>
 8002ba0:	4b56      	ldr	r3, [pc, #344]	; (8002cfc <processTurn+0x48c>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	4b56      	ldr	r3, [pc, #344]	; (8002d00 <processTurn+0x490>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	1c59      	adds	r1, r3, #1
 8002baa:	484e      	ldr	r0, [pc, #312]	; (8002ce4 <processTurn+0x474>)
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00da      	lsls	r2, r3, #3
 8002bb4:	1ad2      	subs	r2, r2, r3
 8002bb6:	1883      	adds	r3, r0, r2
 8002bb8:	440b      	add	r3, r1
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b65      	cmp	r3, #101	; 0x65
 8002bbe:	f000 808d 	beq.w	8002cdc <processTurn+0x46c>
		board[bulletCol][bulletRow] = 'e';
 8002bc2:	4b4e      	ldr	r3, [pc, #312]	; (8002cfc <processTurn+0x48c>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b4e      	ldr	r3, [pc, #312]	; (8002d00 <processTurn+0x490>)
 8002bc8:	6819      	ldr	r1, [r3, #0]
 8002bca:	4846      	ldr	r0, [pc, #280]	; (8002ce4 <processTurn+0x474>)
 8002bcc:	4613      	mov	r3, r2
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	4413      	add	r3, r2
 8002bd2:	00da      	lsls	r2, r3, #3
 8002bd4:	1ad2      	subs	r2, r2, r3
 8002bd6:	1883      	adds	r3, r0, r2
 8002bd8:	440b      	add	r3, r1
 8002bda:	2265      	movs	r2, #101	; 0x65
 8002bdc:	701a      	strb	r2, [r3, #0]
		if (board[bulletCol][bulletRow + 1] == 'm') {
 8002bde:	4b47      	ldr	r3, [pc, #284]	; (8002cfc <processTurn+0x48c>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <processTurn+0x490>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	1c59      	adds	r1, r3, #1
 8002be8:	483e      	ldr	r0, [pc, #248]	; (8002ce4 <processTurn+0x474>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	00da      	lsls	r2, r3, #3
 8002bf2:	1ad2      	subs	r2, r2, r3
 8002bf4:	1883      	adds	r3, r0, r2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b6d      	cmp	r3, #109	; 0x6d
 8002bfc:	d166      	bne.n	8002ccc <processTurn+0x45c>
			for (i = 0; i < monsterCount; i ++) {
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	e04f      	b.n	8002ca4 <processTurn+0x434>
				if (monsterLoc[i][0] == bulletCol && monsterLoc[i][1] == bulletRow + 1) {
 8002c04:	4a3f      	ldr	r2, [pc, #252]	; (8002d04 <processTurn+0x494>)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002c0c:	4b3b      	ldr	r3, [pc, #236]	; (8002cfc <processTurn+0x48c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d144      	bne.n	8002c9e <processTurn+0x42e>
 8002c14:	4a3b      	ldr	r2, [pc, #236]	; (8002d04 <processTurn+0x494>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	4b38      	ldr	r3, [pc, #224]	; (8002d00 <processTurn+0x490>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	3301      	adds	r3, #1
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d13a      	bne.n	8002c9e <processTurn+0x42e>
					for (j = i; j < monsterCount - 1; j ++ ) {
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	e016      	b.n	8002c5c <processTurn+0x3ec>
						monsterLoc[j][0] = monsterLoc[j + 1][0];
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	3301      	adds	r3, #1
 8002c32:	4a34      	ldr	r2, [pc, #208]	; (8002d04 <processTurn+0x494>)
 8002c34:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002c38:	4932      	ldr	r1, [pc, #200]	; (8002d04 <processTurn+0x494>)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
						monsterLoc[j][1] = monsterLoc[j + 1][1];
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	3301      	adds	r3, #1
 8002c44:	4a2f      	ldr	r2, [pc, #188]	; (8002d04 <processTurn+0x494>)
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4413      	add	r3, r2
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	492d      	ldr	r1, [pc, #180]	; (8002d04 <processTurn+0x494>)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	00db      	lsls	r3, r3, #3
 8002c52:	440b      	add	r3, r1
 8002c54:	605a      	str	r2, [r3, #4]
					for (j = i; j < monsterCount - 1; j ++ ) {
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	4b2a      	ldr	r3, [pc, #168]	; (8002d08 <processTurn+0x498>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	3b01      	subs	r3, #1
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	dbe2      	blt.n	8002c2e <processTurn+0x3be>
					}
					for (j = i; j < monsterCount - 1; j ++ ) {
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	e00b      	b.n	8002c86 <processTurn+0x416>
						monsterState[j] = monsterState[j + 1];
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	3301      	adds	r3, #1
 8002c72:	4a26      	ldr	r2, [pc, #152]	; (8002d0c <processTurn+0x49c>)
 8002c74:	5cd1      	ldrb	r1, [r2, r3]
 8002c76:	4a25      	ldr	r2, [pc, #148]	; (8002d0c <processTurn+0x49c>)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	460a      	mov	r2, r1
 8002c7e:	701a      	strb	r2, [r3, #0]
					for (j = i; j < monsterCount - 1; j ++ ) {
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	3301      	adds	r3, #1
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	4b20      	ldr	r3, [pc, #128]	; (8002d08 <processTurn+0x498>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	dbed      	blt.n	8002c6e <processTurn+0x3fe>
					}
					monsterCount --;
 8002c92:	4b1d      	ldr	r3, [pc, #116]	; (8002d08 <processTurn+0x498>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	4a1b      	ldr	r2, [pc, #108]	; (8002d08 <processTurn+0x498>)
 8002c9a:	6013      	str	r3, [r2, #0]
					break;
 8002c9c:	e007      	b.n	8002cae <processTurn+0x43e>
			for (i = 0; i < monsterCount; i ++) {
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	607b      	str	r3, [r7, #4]
 8002ca4:	4b18      	ldr	r3, [pc, #96]	; (8002d08 <processTurn+0x498>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	dbaa      	blt.n	8002c04 <processTurn+0x394>
				}
			}
			board[bulletCol][bulletRow + 1] = 'e';
 8002cae:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <processTurn+0x48c>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4b13      	ldr	r3, [pc, #76]	; (8002d00 <processTurn+0x490>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	1c59      	adds	r1, r3, #1
 8002cb8:	480a      	ldr	r0, [pc, #40]	; (8002ce4 <processTurn+0x474>)
 8002cba:	4613      	mov	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	00da      	lsls	r2, r3, #3
 8002cc2:	1ad2      	subs	r2, r2, r3
 8002cc4:	1883      	adds	r3, r0, r2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	2265      	movs	r2, #101	; 0x65
 8002cca:	701a      	strb	r2, [r3, #0]
		}
		bulletCol = -1;
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <processTurn+0x48c>)
 8002cce:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd2:	601a      	str	r2, [r3, #0]
		bulletRow = -1;
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	; (8002d00 <processTurn+0x490>)
 8002cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cda:	601a      	str	r2, [r3, #0]
	}

	// Move monsters
	for (i = 0; i < monsterCount; i ++ ) {
 8002cdc:	2300      	movs	r3, #0
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	e0c2      	b.n	8002e68 <processTurn+0x5f8>
 8002ce2:	bf00      	nop
 8002ce4:	200006b4 	.word	0x200006b4
 8002ce8:	2000092c 	.word	0x2000092c
 8002cec:	2000093c 	.word	0x2000093c
 8002cf0:	2000069c 	.word	0x2000069c
 8002cf4:	200006ac 	.word	0x200006ac
 8002cf8:	2000090c 	.word	0x2000090c
 8002cfc:	200006b0 	.word	0x200006b0
 8002d00:	200006a4 	.word	0x200006a4
 8002d04:	20000710 	.word	0x20000710
 8002d08:	20000924 	.word	0x20000924
 8002d0c:	20000940 	.word	0x20000940
		if (monsterState[i] == 'l') {
 8002d10:	4aa3      	ldr	r2, [pc, #652]	; (8002fa0 <processTurn+0x730>)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4413      	add	r3, r2
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b6c      	cmp	r3, #108	; 0x6c
 8002d1a:	d151      	bne.n	8002dc0 <processTurn+0x550>
			if (monsterLoc[i][0] > 0 && board[monsterLoc[i][0] - 1][monsterLoc[i][1]] == 'e') {
 8002d1c:	4aa1      	ldr	r2, [pc, #644]	; (8002fa4 <processTurn+0x734>)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	dd45      	ble.n	8002db4 <processTurn+0x544>
 8002d28:	4a9e      	ldr	r2, [pc, #632]	; (8002fa4 <processTurn+0x734>)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d30:	1e5a      	subs	r2, r3, #1
 8002d32:	499c      	ldr	r1, [pc, #624]	; (8002fa4 <processTurn+0x734>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	440b      	add	r3, r1
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	489a      	ldr	r0, [pc, #616]	; (8002fa8 <processTurn+0x738>)
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	00da      	lsls	r2, r3, #3
 8002d46:	1ad2      	subs	r2, r2, r3
 8002d48:	1883      	adds	r3, r0, r2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b65      	cmp	r3, #101	; 0x65
 8002d50:	d130      	bne.n	8002db4 <processTurn+0x544>
				board[monsterLoc[i][0] - 1][monsterLoc[i][1]] = 'm';
 8002d52:	4a94      	ldr	r2, [pc, #592]	; (8002fa4 <processTurn+0x734>)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d5a:	1e5a      	subs	r2, r3, #1
 8002d5c:	4991      	ldr	r1, [pc, #580]	; (8002fa4 <processTurn+0x734>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	440b      	add	r3, r1
 8002d64:	6859      	ldr	r1, [r3, #4]
 8002d66:	4890      	ldr	r0, [pc, #576]	; (8002fa8 <processTurn+0x738>)
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	00da      	lsls	r2, r3, #3
 8002d70:	1ad2      	subs	r2, r2, r3
 8002d72:	1883      	adds	r3, r0, r2
 8002d74:	440b      	add	r3, r1
 8002d76:	226d      	movs	r2, #109	; 0x6d
 8002d78:	701a      	strb	r2, [r3, #0]
				board[monsterLoc[i][0]][monsterLoc[i][1]] = 'e';
 8002d7a:	4a8a      	ldr	r2, [pc, #552]	; (8002fa4 <processTurn+0x734>)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002d82:	4988      	ldr	r1, [pc, #544]	; (8002fa4 <processTurn+0x734>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	440b      	add	r3, r1
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	4886      	ldr	r0, [pc, #536]	; (8002fa8 <processTurn+0x738>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	00da      	lsls	r2, r3, #3
 8002d96:	1ad2      	subs	r2, r2, r3
 8002d98:	1883      	adds	r3, r0, r2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	2265      	movs	r2, #101	; 0x65
 8002d9e:	701a      	strb	r2, [r3, #0]
				monsterLoc[i][0] --;
 8002da0:	4a80      	ldr	r2, [pc, #512]	; (8002fa4 <processTurn+0x734>)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002da8:	1e5a      	subs	r2, r3, #1
 8002daa:	497e      	ldr	r1, [pc, #504]	; (8002fa4 <processTurn+0x734>)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8002db2:	e056      	b.n	8002e62 <processTurn+0x5f2>
			} else{
				monsterState[i] = 'r';
 8002db4:	4a7a      	ldr	r2, [pc, #488]	; (8002fa0 <processTurn+0x730>)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4413      	add	r3, r2
 8002dba:	2272      	movs	r2, #114	; 0x72
 8002dbc:	701a      	strb	r2, [r3, #0]
 8002dbe:	e050      	b.n	8002e62 <processTurn+0x5f2>
			}
		} else {
			if (monsterLoc[i][0] < boardColumns - 1 && board[monsterLoc[i][0] + 1][monsterLoc[i][1]] == 'e') {
 8002dc0:	4a78      	ldr	r2, [pc, #480]	; (8002fa4 <processTurn+0x734>)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	dc45      	bgt.n	8002e58 <processTurn+0x5e8>
 8002dcc:	4a75      	ldr	r2, [pc, #468]	; (8002fa4 <processTurn+0x734>)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002dd4:	1c5a      	adds	r2, r3, #1
 8002dd6:	4973      	ldr	r1, [pc, #460]	; (8002fa4 <processTurn+0x734>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	440b      	add	r3, r1
 8002dde:	6859      	ldr	r1, [r3, #4]
 8002de0:	4871      	ldr	r0, [pc, #452]	; (8002fa8 <processTurn+0x738>)
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	00da      	lsls	r2, r3, #3
 8002dea:	1ad2      	subs	r2, r2, r3
 8002dec:	1883      	adds	r3, r0, r2
 8002dee:	440b      	add	r3, r1
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b65      	cmp	r3, #101	; 0x65
 8002df4:	d130      	bne.n	8002e58 <processTurn+0x5e8>
				board[monsterLoc[i][0] + 1][monsterLoc[i][1]] = 'm';
 8002df6:	4a6b      	ldr	r2, [pc, #428]	; (8002fa4 <processTurn+0x734>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	4968      	ldr	r1, [pc, #416]	; (8002fa4 <processTurn+0x734>)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	440b      	add	r3, r1
 8002e08:	6859      	ldr	r1, [r3, #4]
 8002e0a:	4867      	ldr	r0, [pc, #412]	; (8002fa8 <processTurn+0x738>)
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	4413      	add	r3, r2
 8002e12:	00da      	lsls	r2, r3, #3
 8002e14:	1ad2      	subs	r2, r2, r3
 8002e16:	1883      	adds	r3, r0, r2
 8002e18:	440b      	add	r3, r1
 8002e1a:	226d      	movs	r2, #109	; 0x6d
 8002e1c:	701a      	strb	r2, [r3, #0]
				board[monsterLoc[i][0]][monsterLoc[i][1]] = 'e';
 8002e1e:	4a61      	ldr	r2, [pc, #388]	; (8002fa4 <processTurn+0x734>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002e26:	495f      	ldr	r1, [pc, #380]	; (8002fa4 <processTurn+0x734>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	440b      	add	r3, r1
 8002e2e:	6859      	ldr	r1, [r3, #4]
 8002e30:	485d      	ldr	r0, [pc, #372]	; (8002fa8 <processTurn+0x738>)
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	00da      	lsls	r2, r3, #3
 8002e3a:	1ad2      	subs	r2, r2, r3
 8002e3c:	1883      	adds	r3, r0, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	2265      	movs	r2, #101	; 0x65
 8002e42:	701a      	strb	r2, [r3, #0]
				monsterLoc[i][0] ++;
 8002e44:	4a57      	ldr	r2, [pc, #348]	; (8002fa4 <processTurn+0x734>)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	4955      	ldr	r1, [pc, #340]	; (8002fa4 <processTurn+0x734>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8002e56:	e004      	b.n	8002e62 <processTurn+0x5f2>
			} else {
				monsterState[i] = 'l';
 8002e58:	4a51      	ldr	r2, [pc, #324]	; (8002fa0 <processTurn+0x730>)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	226c      	movs	r2, #108	; 0x6c
 8002e60:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < monsterCount; i ++ ) {
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3301      	adds	r3, #1
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	4b50      	ldr	r3, [pc, #320]	; (8002fac <processTurn+0x73c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	f6ff af4e 	blt.w	8002d10 <processTurn+0x4a0>

		}
	}

    //	Jump and Gravity
	if (playerRow == 0) {
 8002e74:	4b4e      	ldr	r3, [pc, #312]	; (8002fb0 <processTurn+0x740>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d103      	bne.n	8002e84 <processTurn+0x614>
		// Die
		menuState = 'd';
 8002e7c:	4b4d      	ldr	r3, [pc, #308]	; (8002fb4 <processTurn+0x744>)
 8002e7e:	2264      	movs	r2, #100	; 0x64
 8002e80:	701a      	strb	r2, [r3, #0]
		movePlayerTo(playerCol, playerRow + 1);
		jumpCount --;
	}


}
 8002e82:	e088      	b.n	8002f96 <processTurn+0x726>
	} else if (playerFalling) {
 8002e84:	4b4c      	ldr	r3, [pc, #304]	; (8002fb8 <processTurn+0x748>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d009      	beq.n	8002ea0 <processTurn+0x630>
		movePlayerTo(playerCol, playerRow - 1);
 8002e8c:	4b4b      	ldr	r3, [pc, #300]	; (8002fbc <processTurn+0x74c>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b47      	ldr	r3, [pc, #284]	; (8002fb0 <processTurn+0x740>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	3b01      	subs	r3, #1
 8002e96:	4619      	mov	r1, r3
 8002e98:	4610      	mov	r0, r2
 8002e9a:	f000 f893 	bl	8002fc4 <movePlayerTo>
}
 8002e9e:	e07a      	b.n	8002f96 <processTurn+0x726>
	} else if (jumpCount == 0 && playerRow > 0) { // Jump rule
 8002ea0:	4b47      	ldr	r3, [pc, #284]	; (8002fc0 <processTurn+0x750>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d163      	bne.n	8002f70 <processTurn+0x700>
 8002ea8:	4b41      	ldr	r3, [pc, #260]	; (8002fb0 <processTurn+0x740>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	dd5f      	ble.n	8002f70 <processTurn+0x700>
		if (board[playerCol][playerRow - 1] == 'e' ||
 8002eb0:	4b42      	ldr	r3, [pc, #264]	; (8002fbc <processTurn+0x74c>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b3e      	ldr	r3, [pc, #248]	; (8002fb0 <processTurn+0x740>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	1e59      	subs	r1, r3, #1
 8002eba:	483b      	ldr	r0, [pc, #236]	; (8002fa8 <processTurn+0x738>)
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4413      	add	r3, r2
 8002ec2:	00da      	lsls	r2, r3, #3
 8002ec4:	1ad2      	subs	r2, r2, r3
 8002ec6:	1883      	adds	r3, r0, r2
 8002ec8:	440b      	add	r3, r1
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b65      	cmp	r3, #101	; 0x65
 8002ece:	d01f      	beq.n	8002f10 <processTurn+0x6a0>
			board[playerCol][playerRow - 1] == 'm' ||
 8002ed0:	4b3a      	ldr	r3, [pc, #232]	; (8002fbc <processTurn+0x74c>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b36      	ldr	r3, [pc, #216]	; (8002fb0 <processTurn+0x740>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	1e59      	subs	r1, r3, #1
 8002eda:	4833      	ldr	r0, [pc, #204]	; (8002fa8 <processTurn+0x738>)
 8002edc:	4613      	mov	r3, r2
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	00da      	lsls	r2, r3, #3
 8002ee4:	1ad2      	subs	r2, r2, r3
 8002ee6:	1883      	adds	r3, r0, r2
 8002ee8:	440b      	add	r3, r1
 8002eea:	781b      	ldrb	r3, [r3, #0]
		if (board[playerCol][playerRow - 1] == 'e' ||
 8002eec:	2b6d      	cmp	r3, #109	; 0x6d
 8002eee:	d00f      	beq.n	8002f10 <processTurn+0x6a0>
			board[playerCol][playerRow - 1] == 'v') {
 8002ef0:	4b32      	ldr	r3, [pc, #200]	; (8002fbc <processTurn+0x74c>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4b2e      	ldr	r3, [pc, #184]	; (8002fb0 <processTurn+0x740>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	1e59      	subs	r1, r3, #1
 8002efa:	482b      	ldr	r0, [pc, #172]	; (8002fa8 <processTurn+0x738>)
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	00da      	lsls	r2, r3, #3
 8002f04:	1ad2      	subs	r2, r2, r3
 8002f06:	1883      	adds	r3, r0, r2
 8002f08:	440b      	add	r3, r1
 8002f0a:	781b      	ldrb	r3, [r3, #0]
			board[playerCol][playerRow - 1] == 'm' ||
 8002f0c:	2b76      	cmp	r3, #118	; 0x76
 8002f0e:	d108      	bne.n	8002f22 <processTurn+0x6b2>
			movePlayerTo(playerCol, playerRow - 1);
 8002f10:	4b2a      	ldr	r3, [pc, #168]	; (8002fbc <processTurn+0x74c>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4b26      	ldr	r3, [pc, #152]	; (8002fb0 <processTurn+0x740>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	f000 f851 	bl	8002fc4 <movePlayerTo>
		if (board[playerCol][playerRow - 1] == 'b') { // Jump on simple block
 8002f22:	4b26      	ldr	r3, [pc, #152]	; (8002fbc <processTurn+0x74c>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4b22      	ldr	r3, [pc, #136]	; (8002fb0 <processTurn+0x740>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	1e59      	subs	r1, r3, #1
 8002f2c:	481e      	ldr	r0, [pc, #120]	; (8002fa8 <processTurn+0x738>)
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	00da      	lsls	r2, r3, #3
 8002f36:	1ad2      	subs	r2, r2, r3
 8002f38:	1883      	adds	r3, r0, r2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b62      	cmp	r3, #98	; 0x62
 8002f40:	d102      	bne.n	8002f48 <processTurn+0x6d8>
			jumpCount = jumpOnBlock;
 8002f42:	4b1f      	ldr	r3, [pc, #124]	; (8002fc0 <processTurn+0x750>)
 8002f44:	2207      	movs	r2, #7
 8002f46:	601a      	str	r2, [r3, #0]
		if (board[playerCol][playerRow - 1] == 's') { // Jump on coil block
 8002f48:	4b1c      	ldr	r3, [pc, #112]	; (8002fbc <processTurn+0x74c>)
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <processTurn+0x740>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	1e59      	subs	r1, r3, #1
 8002f52:	4815      	ldr	r0, [pc, #84]	; (8002fa8 <processTurn+0x738>)
 8002f54:	4613      	mov	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	4413      	add	r3, r2
 8002f5a:	00da      	lsls	r2, r3, #3
 8002f5c:	1ad2      	subs	r2, r2, r3
 8002f5e:	1883      	adds	r3, r0, r2
 8002f60:	440b      	add	r3, r1
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b73      	cmp	r3, #115	; 0x73
 8002f66:	d116      	bne.n	8002f96 <processTurn+0x726>
			jumpCount = jumpOnCoil;
 8002f68:	4b15      	ldr	r3, [pc, #84]	; (8002fc0 <processTurn+0x750>)
 8002f6a:	2214      	movs	r2, #20
 8002f6c:	601a      	str	r2, [r3, #0]
		if (board[playerCol][playerRow - 1] == 's') { // Jump on coil block
 8002f6e:	e012      	b.n	8002f96 <processTurn+0x726>
	} else if (jumpCount > 0) { // Go up rule
 8002f70:	4b13      	ldr	r3, [pc, #76]	; (8002fc0 <processTurn+0x750>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	dd0e      	ble.n	8002f96 <processTurn+0x726>
		movePlayerTo(playerCol, playerRow + 1);
 8002f78:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <processTurn+0x74c>)
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <processTurn+0x740>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	3301      	adds	r3, #1
 8002f82:	4619      	mov	r1, r3
 8002f84:	4610      	mov	r0, r2
 8002f86:	f000 f81d 	bl	8002fc4 <movePlayerTo>
		jumpCount --;
 8002f8a:	4b0d      	ldr	r3, [pc, #52]	; (8002fc0 <processTurn+0x750>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	4a0b      	ldr	r2, [pc, #44]	; (8002fc0 <processTurn+0x750>)
 8002f92:	6013      	str	r3, [r2, #0]
}
 8002f94:	e7ff      	b.n	8002f96 <processTurn+0x726>
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000940 	.word	0x20000940
 8002fa4:	20000710 	.word	0x20000710
 8002fa8:	200006b4 	.word	0x200006b4
 8002fac:	20000924 	.word	0x20000924
 8002fb0:	2000092c 	.word	0x2000092c
 8002fb4:	2000016c 	.word	0x2000016c
 8002fb8:	2000069c 	.word	0x2000069c
 8002fbc:	200006ac 	.word	0x200006ac
 8002fc0:	2000090c 	.word	0x2000090c

08002fc4 <movePlayerTo>:

void movePlayerTo(int toCol, int toRow)
{
 8002fc4:	b490      	push	{r4, r7}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
	if (playerRow < toRow) {
 8002fce:	4b32      	ldr	r3, [pc, #200]	; (8003098 <movePlayerTo+0xd4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	dd14      	ble.n	8003002 <movePlayerTo+0x3e>
		playerHeight ++;
 8002fd8:	4b30      	ldr	r3, [pc, #192]	; (800309c <movePlayerTo+0xd8>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	4a2f      	ldr	r2, [pc, #188]	; (800309c <movePlayerTo+0xd8>)
 8002fe0:	6013      	str	r3, [r2, #0]
		playerHeightInScreen ++;
 8002fe2:	4b2f      	ldr	r3, [pc, #188]	; (80030a0 <movePlayerTo+0xdc>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	4a2d      	ldr	r2, [pc, #180]	; (80030a0 <movePlayerTo+0xdc>)
 8002fea:	6013      	str	r3, [r2, #0]
		if (playerHeight > score)
 8002fec:	4b2b      	ldr	r3, [pc, #172]	; (800309c <movePlayerTo+0xd8>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4b2c      	ldr	r3, [pc, #176]	; (80030a4 <movePlayerTo+0xe0>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	dd13      	ble.n	8003020 <movePlayerTo+0x5c>
			score = playerHeight;
 8002ff8:	4b28      	ldr	r3, [pc, #160]	; (800309c <movePlayerTo+0xd8>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a29      	ldr	r2, [pc, #164]	; (80030a4 <movePlayerTo+0xe0>)
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	e00e      	b.n	8003020 <movePlayerTo+0x5c>
	} else if (playerRow > toRow) {
 8003002:	4b25      	ldr	r3, [pc, #148]	; (8003098 <movePlayerTo+0xd4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	429a      	cmp	r2, r3
 800300a:	da09      	bge.n	8003020 <movePlayerTo+0x5c>
		playerHeight --;
 800300c:	4b23      	ldr	r3, [pc, #140]	; (800309c <movePlayerTo+0xd8>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	3b01      	subs	r3, #1
 8003012:	4a22      	ldr	r2, [pc, #136]	; (800309c <movePlayerTo+0xd8>)
 8003014:	6013      	str	r3, [r2, #0]
		playerHeightInScreen --;
 8003016:	4b22      	ldr	r3, [pc, #136]	; (80030a0 <movePlayerTo+0xdc>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3b01      	subs	r3, #1
 800301c:	4a20      	ldr	r2, [pc, #128]	; (80030a0 <movePlayerTo+0xdc>)
 800301e:	6013      	str	r3, [r2, #0]
	}
	if (playerOn != 'm')
 8003020:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <movePlayerTo+0xe4>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2b6d      	cmp	r3, #109	; 0x6d
 8003026:	d00f      	beq.n	8003048 <movePlayerTo+0x84>
		board[playerCol][playerRow] = playerOn;
 8003028:	4b20      	ldr	r3, [pc, #128]	; (80030ac <movePlayerTo+0xe8>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4b1a      	ldr	r3, [pc, #104]	; (8003098 <movePlayerTo+0xd4>)
 800302e:	6819      	ldr	r1, [r3, #0]
 8003030:	4b1d      	ldr	r3, [pc, #116]	; (80030a8 <movePlayerTo+0xe4>)
 8003032:	781c      	ldrb	r4, [r3, #0]
 8003034:	481e      	ldr	r0, [pc, #120]	; (80030b0 <movePlayerTo+0xec>)
 8003036:	4613      	mov	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4413      	add	r3, r2
 800303c:	00da      	lsls	r2, r3, #3
 800303e:	1ad2      	subs	r2, r2, r3
 8003040:	1883      	adds	r3, r0, r2
 8003042:	440b      	add	r3, r1
 8003044:	4622      	mov	r2, r4
 8003046:	701a      	strb	r2, [r3, #0]
	playerCol = toCol;
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <movePlayerTo+0xe8>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6013      	str	r3, [r2, #0]
	playerRow = toRow;
 800304e:	4a12      	ldr	r2, [pc, #72]	; (8003098 <movePlayerTo+0xd4>)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	6013      	str	r3, [r2, #0]
	playerOn = board[playerCol][playerRow];
 8003054:	4b15      	ldr	r3, [pc, #84]	; (80030ac <movePlayerTo+0xe8>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <movePlayerTo+0xd4>)
 800305a:	6819      	ldr	r1, [r3, #0]
 800305c:	4814      	ldr	r0, [pc, #80]	; (80030b0 <movePlayerTo+0xec>)
 800305e:	4613      	mov	r3, r2
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	4413      	add	r3, r2
 8003064:	00da      	lsls	r2, r3, #3
 8003066:	1ad2      	subs	r2, r2, r3
 8003068:	1883      	adds	r3, r0, r2
 800306a:	440b      	add	r3, r1
 800306c:	781a      	ldrb	r2, [r3, #0]
 800306e:	4b0e      	ldr	r3, [pc, #56]	; (80030a8 <movePlayerTo+0xe4>)
 8003070:	701a      	strb	r2, [r3, #0]
	board[playerCol][playerRow] = 'p';
 8003072:	4b0e      	ldr	r3, [pc, #56]	; (80030ac <movePlayerTo+0xe8>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	4b08      	ldr	r3, [pc, #32]	; (8003098 <movePlayerTo+0xd4>)
 8003078:	6819      	ldr	r1, [r3, #0]
 800307a:	480d      	ldr	r0, [pc, #52]	; (80030b0 <movePlayerTo+0xec>)
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	00da      	lsls	r2, r3, #3
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	1883      	adds	r3, r0, r2
 8003088:	440b      	add	r3, r1
 800308a:	2270      	movs	r2, #112	; 0x70
 800308c:	701a      	strb	r2, [r3, #0]
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bc90      	pop	{r4, r7}
 8003096:	4770      	bx	lr
 8003098:	2000092c 	.word	0x2000092c
 800309c:	20000934 	.word	0x20000934
 80030a0:	20000910 	.word	0x20000910
 80030a4:	2000070c 	.word	0x2000070c
 80030a8:	2000093c 	.word	0x2000093c
 80030ac:	200006ac 	.word	0x200006ac
 80030b0:	200006b4 	.word	0x200006b4

080030b4 <printGame>:

void printGame()
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
	setCursor(0,  0);
 80030ba:	2100      	movs	r1, #0
 80030bc:	2000      	movs	r0, #0
 80030be:	f7fd ffd9 	bl	8001074 <setCursor>
	char tmp[2];
	int c, i, j;
	for (c = 0; c < boardColumns; c ++ ) {
 80030c2:	2300      	movs	r3, #0
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	e0bb      	b.n	8003240 <printGame+0x18c>

		i = c;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	60bb      	str	r3, [r7, #8]
		if (c == 1)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d102      	bne.n	80030d8 <printGame+0x24>
			i = 2;
 80030d2:	2302      	movs	r3, #2
 80030d4:	60bb      	str	r3, [r7, #8]
 80030d6:	e004      	b.n	80030e2 <printGame+0x2e>
		else if (c == 2)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d101      	bne.n	80030e2 <printGame+0x2e>
			i = 1;
 80030de:	2301      	movs	r3, #1
 80030e0:	60bb      	str	r3, [r7, #8]

		for (j = 0; j < boardRows; j ++ ) {
 80030e2:	2300      	movs	r3, #0
 80030e4:	607b      	str	r3, [r7, #4]
 80030e6:	e0a4      	b.n	8003232 <printGame+0x17e>
			if (board[i][j] != boardTemp[i][j]) {
 80030e8:	495a      	ldr	r1, [pc, #360]	; (8003254 <printGame+0x1a0>)
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	4613      	mov	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	4413      	add	r3, r2
 80030f2:	00da      	lsls	r2, r3, #3
 80030f4:	1ad2      	subs	r2, r2, r3
 80030f6:	440a      	add	r2, r1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4413      	add	r3, r2
 80030fc:	7819      	ldrb	r1, [r3, #0]
 80030fe:	4856      	ldr	r0, [pc, #344]	; (8003258 <printGame+0x1a4>)
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	4613      	mov	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	4413      	add	r3, r2
 8003108:	00da      	lsls	r2, r3, #3
 800310a:	1ad2      	subs	r2, r2, r3
 800310c:	4402      	add	r2, r0
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4413      	add	r3, r2
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	4299      	cmp	r1, r3
 8003116:	f000 8089 	beq.w	800322c <printGame+0x178>
				setCursor(j, i);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd ffa5 	bl	8001074 <setCursor>
				tmp[0] = board[i][j];
 800312a:	494a      	ldr	r1, [pc, #296]	; (8003254 <printGame+0x1a0>)
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	4613      	mov	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	4413      	add	r3, r2
 8003134:	00da      	lsls	r2, r3, #3
 8003136:	1ad2      	subs	r2, r2, r3
 8003138:	440a      	add	r2, r1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4413      	add	r3, r2
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	703b      	strb	r3, [r7, #0]
				tmp[1] = '\0';
 8003142:	2300      	movs	r3, #0
 8003144:	707b      	strb	r3, [r7, #1]
				  switch (board[i][j])
 8003146:	4943      	ldr	r1, [pc, #268]	; (8003254 <printGame+0x1a0>)
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	4613      	mov	r3, r2
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	4413      	add	r3, r2
 8003150:	00da      	lsls	r2, r3, #3
 8003152:	1ad2      	subs	r2, r2, r3
 8003154:	440a      	add	r2, r1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	3b62      	subs	r3, #98	; 0x62
 800315e:	2b14      	cmp	r3, #20
 8003160:	d848      	bhi.n	80031f4 <printGame+0x140>
 8003162:	a201      	add	r2, pc, #4	; (adr r2, 8003168 <printGame+0xb4>)
 8003164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003168:	080031cd 	.word	0x080031cd
 800316c:	080031f5 	.word	0x080031f5
 8003170:	080031f5 	.word	0x080031f5
 8003174:	080031c5 	.word	0x080031c5
 8003178:	080031f5 	.word	0x080031f5
 800317c:	080031f5 	.word	0x080031f5
 8003180:	080031f5 	.word	0x080031f5
 8003184:	080031f5 	.word	0x080031f5
 8003188:	080031f5 	.word	0x080031f5
 800318c:	080031f5 	.word	0x080031f5
 8003190:	080031ed 	.word	0x080031ed
 8003194:	080031d5 	.word	0x080031d5
 8003198:	080031f5 	.word	0x080031f5
 800319c:	080031f5 	.word	0x080031f5
 80031a0:	080031bd 	.word	0x080031bd
 80031a4:	080031f5 	.word	0x080031f5
 80031a8:	080031f5 	.word	0x080031f5
 80031ac:	080031dd 	.word	0x080031dd
 80031b0:	080031f5 	.word	0x080031f5
 80031b4:	080031f5 	.word	0x080031f5
 80031b8:	080031e5 	.word	0x080031e5
					{
					case 'p':
						write(0);
 80031bc:	2000      	movs	r0, #0
 80031be:	f7fe f803 	bl	80011c8 <write>
						break;
 80031c2:	e01c      	b.n	80031fe <printGame+0x14a>
					case 'e':
						print(" ");
 80031c4:	4825      	ldr	r0, [pc, #148]	; (800325c <printGame+0x1a8>)
 80031c6:	f7fd ff9d 	bl	8001104 <print>
				       	break;
 80031ca:	e018      	b.n	80031fe <printGame+0x14a>
					case 'b':
						write(1);
 80031cc:	2001      	movs	r0, #1
 80031ce:	f7fd fffb 	bl	80011c8 <write>
						break;
 80031d2:	e014      	b.n	80031fe <printGame+0x14a>
					case 'm':
						write(2);
 80031d4:	2002      	movs	r0, #2
 80031d6:	f7fd fff7 	bl	80011c8 <write>
						break;
 80031da:	e010      	b.n	80031fe <printGame+0x14a>
					case 's':
						write(3);
 80031dc:	2003      	movs	r0, #3
 80031de:	f7fd fff3 	bl	80011c8 <write>
						break;
 80031e2:	e00c      	b.n	80031fe <printGame+0x14a>
					case 'v':
						write(4);
 80031e4:	2004      	movs	r0, #4
 80031e6:	f7fd ffef 	bl	80011c8 <write>
						break;
 80031ea:	e008      	b.n	80031fe <printGame+0x14a>
					case 'l':
						write(5);
 80031ec:	2005      	movs	r0, #5
 80031ee:	f7fd ffeb 	bl	80011c8 <write>
						break;
 80031f2:	e004      	b.n	80031fe <printGame+0x14a>
				     default:
				    	 print(tmp);
 80031f4:	463b      	mov	r3, r7
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd ff84 	bl	8001104 <print>
				       break;
 80031fc:	bf00      	nop
				     }
				boardTemp[i][j] = board[i][j];
 80031fe:	4915      	ldr	r1, [pc, #84]	; (8003254 <printGame+0x1a0>)
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	4613      	mov	r3, r2
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	4413      	add	r3, r2
 8003208:	00da      	lsls	r2, r3, #3
 800320a:	1ad2      	subs	r2, r2, r3
 800320c:	440a      	add	r2, r1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4413      	add	r3, r2
 8003212:	7818      	ldrb	r0, [r3, #0]
 8003214:	4910      	ldr	r1, [pc, #64]	; (8003258 <printGame+0x1a4>)
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4613      	mov	r3, r2
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	4413      	add	r3, r2
 800321e:	00da      	lsls	r2, r3, #3
 8003220:	1ad2      	subs	r2, r2, r3
 8003222:	440a      	add	r2, r1
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4413      	add	r3, r2
 8003228:	4602      	mov	r2, r0
 800322a:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < boardRows; j ++ ) {
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3301      	adds	r3, #1
 8003230:	607b      	str	r3, [r7, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b13      	cmp	r3, #19
 8003236:	f77f af57 	ble.w	80030e8 <printGame+0x34>
	for (c = 0; c < boardColumns; c ++ ) {
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	3301      	adds	r3, #1
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2b03      	cmp	r3, #3
 8003244:	f77f af40 	ble.w	80030c8 <printGame+0x14>
			}
		}
	}
}
 8003248:	bf00      	nop
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200006b4 	.word	0x200006b4
 8003258:	200008b8 	.word	0x200008b8
 800325c:	0800ba44 	.word	0x0800ba44

08003260 <chooseWhichObject>:

char chooseWhichObject(int j)
{
 8003260:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003264:	b088      	sub	sp, #32
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
	 *  'l': loose block
	 *  'm': monster
	 *  '!': null and not valid
	 */

	if (j - lastBlockHeightInScreen > 4) {
 800326a:	4bae      	ldr	r3, [pc, #696]	; (8003524 <chooseWhichObject+0x2c4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b04      	cmp	r3, #4
 8003274:	dd04      	ble.n	8003280 <chooseWhichObject+0x20>
		lastBlockHeightInScreen = j;
 8003276:	4aab      	ldr	r2, [pc, #684]	; (8003524 <chooseWhichObject+0x2c4>)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6013      	str	r3, [r2, #0]
		return 'b';		
 800327c:	2362      	movs	r3, #98	; 0x62
 800327e:	e14c      	b.n	800351a <chooseWhichObject+0x2ba>
	}

	if (blockCount + looseCount + voidCount + monsterCount + boosterCount > maxObjects)
 8003280:	4ba9      	ldr	r3, [pc, #676]	; (8003528 <chooseWhichObject+0x2c8>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4ba9      	ldr	r3, [pc, #676]	; (800352c <chooseWhichObject+0x2cc>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	441a      	add	r2, r3
 800328a:	4ba9      	ldr	r3, [pc, #676]	; (8003530 <chooseWhichObject+0x2d0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	441a      	add	r2, r3
 8003290:	4ba8      	ldr	r3, [pc, #672]	; (8003534 <chooseWhichObject+0x2d4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	441a      	add	r2, r3
 8003296:	4ba8      	ldr	r3, [pc, #672]	; (8003538 <chooseWhichObject+0x2d8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4413      	add	r3, r2
 800329c:	2b09      	cmp	r3, #9
 800329e:	dd01      	ble.n	80032a4 <chooseWhichObject+0x44>
		return 'e';
 80032a0:	2365      	movs	r3, #101	; 0x65
 80032a2:	e13a      	b.n	800351a <chooseWhichObject+0x2ba>

	int BProb = BProbBase + BProbBase / (sqrt(score)); // as score goes high it will be so hard
 80032a4:	4ba5      	ldr	r3, [pc, #660]	; (800353c <chooseWhichObject+0x2dc>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fd f93b 	bl	8000524 <__aeabi_i2d>
 80032ae:	4604      	mov	r4, r0
 80032b0:	460d      	mov	r5, r1
 80032b2:	4ba2      	ldr	r3, [pc, #648]	; (800353c <chooseWhichObject+0x2dc>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fd f934 	bl	8000524 <__aeabi_i2d>
 80032bc:	4680      	mov	r8, r0
 80032be:	4689      	mov	r9, r1
 80032c0:	4b9f      	ldr	r3, [pc, #636]	; (8003540 <chooseWhichObject+0x2e0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fd f92d 	bl	8000524 <__aeabi_i2d>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	ec43 2b10 	vmov	d0, r2, r3
 80032d2:	f008 fa11 	bl	800b6f8 <sqrt>
 80032d6:	ec53 2b10 	vmov	r2, r3, d0
 80032da:	4640      	mov	r0, r8
 80032dc:	4649      	mov	r1, r9
 80032de:	f7fd fab5 	bl	800084c <__aeabi_ddiv>
 80032e2:	4602      	mov	r2, r0
 80032e4:	460b      	mov	r3, r1
 80032e6:	4620      	mov	r0, r4
 80032e8:	4629      	mov	r1, r5
 80032ea:	f7fc ffcf 	bl	800028c <__adddf3>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4610      	mov	r0, r2
 80032f4:	4619      	mov	r1, r3
 80032f6:	f7fd fc2f 	bl	8000b58 <__aeabi_d2iz>
 80032fa:	4603      	mov	r3, r0
 80032fc:	617b      	str	r3, [r7, #20]
	if (getRandom(0, 100) < BProb) {
 80032fe:	2164      	movs	r1, #100	; 0x64
 8003300:	2000      	movs	r0, #0
 8003302:	f7ff fa57 	bl	80027b4 <getRandom>
 8003306:	4602      	mov	r2, r0
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	4293      	cmp	r3, r2
 800330c:	dd04      	ble.n	8003318 <chooseWhichObject+0xb8>
		lastBlockHeightInScreen = j;
 800330e:	4a85      	ldr	r2, [pc, #532]	; (8003524 <chooseWhichObject+0x2c4>)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6013      	str	r3, [r2, #0]
		return 'b';
 8003314:	2362      	movs	r3, #98	; 0x62
 8003316:	e100      	b.n	800351a <chooseWhichObject+0x2ba>
	}

//	return 'e';

	int SProb = SProbBase + SProbBase / (sqrt(score)); // as score goes high it will be so hard
 8003318:	4b8a      	ldr	r3, [pc, #552]	; (8003544 <chooseWhichObject+0x2e4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f7fd f901 	bl	8000524 <__aeabi_i2d>
 8003322:	4604      	mov	r4, r0
 8003324:	460d      	mov	r5, r1
 8003326:	4b87      	ldr	r3, [pc, #540]	; (8003544 <chooseWhichObject+0x2e4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7fd f8fa 	bl	8000524 <__aeabi_i2d>
 8003330:	4680      	mov	r8, r0
 8003332:	4689      	mov	r9, r1
 8003334:	4b82      	ldr	r3, [pc, #520]	; (8003540 <chooseWhichObject+0x2e0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4618      	mov	r0, r3
 800333a:	f7fd f8f3 	bl	8000524 <__aeabi_i2d>
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	ec43 2b10 	vmov	d0, r2, r3
 8003346:	f008 f9d7 	bl	800b6f8 <sqrt>
 800334a:	ec53 2b10 	vmov	r2, r3, d0
 800334e:	4640      	mov	r0, r8
 8003350:	4649      	mov	r1, r9
 8003352:	f7fd fa7b 	bl	800084c <__aeabi_ddiv>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4620      	mov	r0, r4
 800335c:	4629      	mov	r1, r5
 800335e:	f7fc ff95 	bl	800028c <__adddf3>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4610      	mov	r0, r2
 8003368:	4619      	mov	r1, r3
 800336a:	f7fd fbf5 	bl	8000b58 <__aeabi_d2iz>
 800336e:	4603      	mov	r3, r0
 8003370:	613b      	str	r3, [r7, #16]
	if (getRandom(0, 100) < SProb) {
 8003372:	2164      	movs	r1, #100	; 0x64
 8003374:	2000      	movs	r0, #0
 8003376:	f7ff fa1d 	bl	80027b4 <getRandom>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	4293      	cmp	r3, r2
 8003380:	dd01      	ble.n	8003386 <chooseWhichObject+0x126>
		return 's';
 8003382:	2373      	movs	r3, #115	; 0x73
 8003384:	e0c9      	b.n	800351a <chooseWhichObject+0x2ba>
	}

	int LProb = LProbBase + LProbBase / (sqrt(score)); // as score goes high it will be so hard
 8003386:	4b70      	ldr	r3, [pc, #448]	; (8003548 <chooseWhichObject+0x2e8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7fd f8ca 	bl	8000524 <__aeabi_i2d>
 8003390:	4604      	mov	r4, r0
 8003392:	460d      	mov	r5, r1
 8003394:	4b6c      	ldr	r3, [pc, #432]	; (8003548 <chooseWhichObject+0x2e8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7fd f8c3 	bl	8000524 <__aeabi_i2d>
 800339e:	4680      	mov	r8, r0
 80033a0:	4689      	mov	r9, r1
 80033a2:	4b67      	ldr	r3, [pc, #412]	; (8003540 <chooseWhichObject+0x2e0>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fd f8bc 	bl	8000524 <__aeabi_i2d>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	ec43 2b10 	vmov	d0, r2, r3
 80033b4:	f008 f9a0 	bl	800b6f8 <sqrt>
 80033b8:	ec53 2b10 	vmov	r2, r3, d0
 80033bc:	4640      	mov	r0, r8
 80033be:	4649      	mov	r1, r9
 80033c0:	f7fd fa44 	bl	800084c <__aeabi_ddiv>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4620      	mov	r0, r4
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fc ff5e 	bl	800028c <__adddf3>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4610      	mov	r0, r2
 80033d6:	4619      	mov	r1, r3
 80033d8:	f7fd fbbe 	bl	8000b58 <__aeabi_d2iz>
 80033dc:	4603      	mov	r3, r0
 80033de:	60fb      	str	r3, [r7, #12]
	if (getRandom(0, 100) < LProb) {
 80033e0:	2164      	movs	r1, #100	; 0x64
 80033e2:	2000      	movs	r0, #0
 80033e4:	f7ff f9e6 	bl	80027b4 <getRandom>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4293      	cmp	r3, r2
 80033ee:	dd01      	ble.n	80033f4 <chooseWhichObject+0x194>
		return 'l';
 80033f0:	236c      	movs	r3, #108	; 0x6c
 80033f2:	e092      	b.n	800351a <chooseWhichObject+0x2ba>
	}

	if (score > 20 && monsterCount < 4) {
 80033f4:	4b52      	ldr	r3, [pc, #328]	; (8003540 <chooseWhichObject+0x2e0>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b14      	cmp	r3, #20
 80033fa:	dd45      	ble.n	8003488 <chooseWhichObject+0x228>
 80033fc:	4b4d      	ldr	r3, [pc, #308]	; (8003534 <chooseWhichObject+0x2d4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2b03      	cmp	r3, #3
 8003402:	dc41      	bgt.n	8003488 <chooseWhichObject+0x228>
		int MProb = MProbBase + MProbBase * (sqrt(score)); // as score goes high it will be so hard
 8003404:	4b51      	ldr	r3, [pc, #324]	; (800354c <chooseWhichObject+0x2ec>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4618      	mov	r0, r3
 800340a:	f7fd f88b 	bl	8000524 <__aeabi_i2d>
 800340e:	4604      	mov	r4, r0
 8003410:	460d      	mov	r5, r1
 8003412:	4b4e      	ldr	r3, [pc, #312]	; (800354c <chooseWhichObject+0x2ec>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd f884 	bl	8000524 <__aeabi_i2d>
 800341c:	4680      	mov	r8, r0
 800341e:	4689      	mov	r9, r1
 8003420:	4b47      	ldr	r3, [pc, #284]	; (8003540 <chooseWhichObject+0x2e0>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd f87d 	bl	8000524 <__aeabi_i2d>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	ec43 2b10 	vmov	d0, r2, r3
 8003432:	f008 f961 	bl	800b6f8 <sqrt>
 8003436:	ec53 2b10 	vmov	r2, r3, d0
 800343a:	4640      	mov	r0, r8
 800343c:	4649      	mov	r1, r9
 800343e:	f7fd f8db 	bl	80005f8 <__aeabi_dmul>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4620      	mov	r0, r4
 8003448:	4629      	mov	r1, r5
 800344a:	f7fc ff1f 	bl	800028c <__adddf3>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4610      	mov	r0, r2
 8003454:	4619      	mov	r1, r3
 8003456:	f7fd fb7f 	bl	8000b58 <__aeabi_d2iz>
 800345a:	4603      	mov	r3, r0
 800345c:	61fb      	str	r3, [r7, #28]
		if (MProb > 2 * MProbBase)
 800345e:	4b3b      	ldr	r3, [pc, #236]	; (800354c <chooseWhichObject+0x2ec>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	429a      	cmp	r2, r3
 8003468:	dd03      	ble.n	8003472 <chooseWhichObject+0x212>
			MProb = 2 * MProbBase;
 800346a:	4b38      	ldr	r3, [pc, #224]	; (800354c <chooseWhichObject+0x2ec>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	61fb      	str	r3, [r7, #28]
		int t = getRandom(0, 100);
 8003472:	2164      	movs	r1, #100	; 0x64
 8003474:	2000      	movs	r0, #0
 8003476:	f7ff f99d 	bl	80027b4 <getRandom>
 800347a:	60b8      	str	r0, [r7, #8]

		if (t < MProb) {
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	429a      	cmp	r2, r3
 8003482:	da01      	bge.n	8003488 <chooseWhichObject+0x228>
//			  char buff[20];
//			  sprintf(buff, "%d", t);
//			  print(buff);
			return 'm';
 8003484:	236d      	movs	r3, #109	; 0x6d
 8003486:	e048      	b.n	800351a <chooseWhichObject+0x2ba>
		}
	}


	if (score > 20 && voidCount < 4) {
 8003488:	4b2d      	ldr	r3, [pc, #180]	; (8003540 <chooseWhichObject+0x2e0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b14      	cmp	r3, #20
 800348e:	dd43      	ble.n	8003518 <chooseWhichObject+0x2b8>
 8003490:	4b27      	ldr	r3, [pc, #156]	; (8003530 <chooseWhichObject+0x2d0>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b03      	cmp	r3, #3
 8003496:	dc3f      	bgt.n	8003518 <chooseWhichObject+0x2b8>
		int VProb = VProbBase + VProbBase * (sqrt(score)); // as score goes high it will be so hard
 8003498:	4b2d      	ldr	r3, [pc, #180]	; (8003550 <chooseWhichObject+0x2f0>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4618      	mov	r0, r3
 800349e:	f7fd f841 	bl	8000524 <__aeabi_i2d>
 80034a2:	4604      	mov	r4, r0
 80034a4:	460d      	mov	r5, r1
 80034a6:	4b2a      	ldr	r3, [pc, #168]	; (8003550 <chooseWhichObject+0x2f0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fd f83a 	bl	8000524 <__aeabi_i2d>
 80034b0:	4680      	mov	r8, r0
 80034b2:	4689      	mov	r9, r1
 80034b4:	4b22      	ldr	r3, [pc, #136]	; (8003540 <chooseWhichObject+0x2e0>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fd f833 	bl	8000524 <__aeabi_i2d>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	ec43 2b10 	vmov	d0, r2, r3
 80034c6:	f008 f917 	bl	800b6f8 <sqrt>
 80034ca:	ec53 2b10 	vmov	r2, r3, d0
 80034ce:	4640      	mov	r0, r8
 80034d0:	4649      	mov	r1, r9
 80034d2:	f7fd f891 	bl	80005f8 <__aeabi_dmul>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	4620      	mov	r0, r4
 80034dc:	4629      	mov	r1, r5
 80034de:	f7fc fed5 	bl	800028c <__adddf3>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	f7fd fb35 	bl	8000b58 <__aeabi_d2iz>
 80034ee:	4603      	mov	r3, r0
 80034f0:	61bb      	str	r3, [r7, #24]
		if (VProb > 2 * VProbBase)
 80034f2:	4b17      	ldr	r3, [pc, #92]	; (8003550 <chooseWhichObject+0x2f0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	dd02      	ble.n	8003504 <chooseWhichObject+0x2a4>
			VProb = 2 * VProb;
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	61bb      	str	r3, [r7, #24]
		if (getRandom(0, 100) < VProb) {
 8003504:	2164      	movs	r1, #100	; 0x64
 8003506:	2000      	movs	r0, #0
 8003508:	f7ff f954 	bl	80027b4 <getRandom>
 800350c:	4602      	mov	r2, r0
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	4293      	cmp	r3, r2
 8003512:	dd01      	ble.n	8003518 <chooseWhichObject+0x2b8>
			return 'v';
 8003514:	2376      	movs	r3, #118	; 0x76
 8003516:	e000      	b.n	800351a <chooseWhichObject+0x2ba>
		}
	}

	return 'e';
 8003518:	2365      	movs	r3, #101	; 0x65
}
 800351a:	4618      	mov	r0, r3
 800351c:	3720      	adds	r7, #32
 800351e:	46bd      	mov	sp, r7
 8003520:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003524:	200008ac 	.word	0x200008ac
 8003528:	20000978 	.word	0x20000978
 800352c:	200008a8 	.word	0x200008a8
 8003530:	20000974 	.word	0x20000974
 8003534:	20000924 	.word	0x20000924
 8003538:	200008a4 	.word	0x200008a4
 800353c:	20000708 	.word	0x20000708
 8003540:	2000070c 	.word	0x2000070c
 8003544:	200008a0 	.word	0x200008a0
 8003548:	20000920 	.word	0x20000920
 800354c:	200006a0 	.word	0x200006a0
 8003550:	2000091c 	.word	0x2000091c

08003554 <setRowObjects>:

void setRowObjects(int j)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
	 * how to generage a row in this game?
	 * choose witch character should be choosed for this row
	 * choose witch col to place it
	 */
	int i;
	int maxObjectsOnRow = 2;
 800355c:	2302      	movs	r3, #2
 800355e:	613b      	str	r3, [r7, #16]
	for (i = 0; i < boardColumns; i ++ ) {
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	e068      	b.n	8003638 <setRowObjects+0xe4>
		char chosen = chooseWhichObject(j);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff fe7a 	bl	8003260 <chooseWhichObject>
 800356c:	4603      	mov	r3, r0
 800356e:	73fb      	strb	r3, [r7, #15]
		if (chosen != 'e') {
 8003570:	7bfb      	ldrb	r3, [r7, #15]
 8003572:	2b65      	cmp	r3, #101	; 0x65
 8003574:	d05a      	beq.n	800362c <setRowObjects+0xd8>
			if (chosen == 'm') {
 8003576:	7bfb      	ldrb	r3, [r7, #15]
 8003578:	2b6d      	cmp	r3, #109	; 0x6d
 800357a:	d125      	bne.n	80035c8 <setRowObjects+0x74>
				monsterLoc[monsterCount][0] = i;
 800357c:	4b33      	ldr	r3, [pc, #204]	; (800364c <setRowObjects+0xf8>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4933      	ldr	r1, [pc, #204]	; (8003650 <setRowObjects+0xfc>)
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				monsterLoc[monsterCount][1] = j;
 8003588:	4b30      	ldr	r3, [pc, #192]	; (800364c <setRowObjects+0xf8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a30      	ldr	r2, [pc, #192]	; (8003650 <setRowObjects+0xfc>)
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4413      	add	r3, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	605a      	str	r2, [r3, #4]
				int r = getRandom(0, 1);
 8003596:	2101      	movs	r1, #1
 8003598:	2000      	movs	r0, #0
 800359a:	f7ff f90b 	bl	80027b4 <getRandom>
 800359e:	60b8      	str	r0, [r7, #8]
				if (r == 0)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d105      	bne.n	80035b2 <setRowObjects+0x5e>
					monsterState[monsterCount] = 'l'; // go to left
 80035a6:	4b29      	ldr	r3, [pc, #164]	; (800364c <setRowObjects+0xf8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a2a      	ldr	r2, [pc, #168]	; (8003654 <setRowObjects+0x100>)
 80035ac:	216c      	movs	r1, #108	; 0x6c
 80035ae:	54d1      	strb	r1, [r2, r3]
 80035b0:	e004      	b.n	80035bc <setRowObjects+0x68>
				else
					monsterState[monsterCount] = 'r'; // go to right
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <setRowObjects+0xf8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a27      	ldr	r2, [pc, #156]	; (8003654 <setRowObjects+0x100>)
 80035b8:	2172      	movs	r1, #114	; 0x72
 80035ba:	54d1      	strb	r1, [r2, r3]
				monsterCount ++;
 80035bc:	4b23      	ldr	r3, [pc, #140]	; (800364c <setRowObjects+0xf8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	3301      	adds	r3, #1
 80035c2:	4a22      	ldr	r2, [pc, #136]	; (800364c <setRowObjects+0xf8>)
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	e022      	b.n	800360e <setRowObjects+0xba>
			} else if (chosen == 'v') {
 80035c8:	7bfb      	ldrb	r3, [r7, #15]
 80035ca:	2b76      	cmp	r3, #118	; 0x76
 80035cc:	d105      	bne.n	80035da <setRowObjects+0x86>
				voidCount ++;
 80035ce:	4b22      	ldr	r3, [pc, #136]	; (8003658 <setRowObjects+0x104>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3301      	adds	r3, #1
 80035d4:	4a20      	ldr	r2, [pc, #128]	; (8003658 <setRowObjects+0x104>)
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	e019      	b.n	800360e <setRowObjects+0xba>
			} else if (chosen == 'b') {
 80035da:	7bfb      	ldrb	r3, [r7, #15]
 80035dc:	2b62      	cmp	r3, #98	; 0x62
 80035de:	d105      	bne.n	80035ec <setRowObjects+0x98>
				blockCount ++;
 80035e0:	4b1e      	ldr	r3, [pc, #120]	; (800365c <setRowObjects+0x108>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	3301      	adds	r3, #1
 80035e6:	4a1d      	ldr	r2, [pc, #116]	; (800365c <setRowObjects+0x108>)
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	e010      	b.n	800360e <setRowObjects+0xba>
			} else if (chosen == 's') {
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b73      	cmp	r3, #115	; 0x73
 80035f0:	d105      	bne.n	80035fe <setRowObjects+0xaa>
				boosterCount ++;
 80035f2:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <setRowObjects+0x10c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	3301      	adds	r3, #1
 80035f8:	4a19      	ldr	r2, [pc, #100]	; (8003660 <setRowObjects+0x10c>)
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	e007      	b.n	800360e <setRowObjects+0xba>
			} else if (chosen == 'l') {
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2b6c      	cmp	r3, #108	; 0x6c
 8003602:	d104      	bne.n	800360e <setRowObjects+0xba>
				looseCount ++;
 8003604:	4b17      	ldr	r3, [pc, #92]	; (8003664 <setRowObjects+0x110>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	3301      	adds	r3, #1
 800360a:	4a16      	ldr	r2, [pc, #88]	; (8003664 <setRowObjects+0x110>)
 800360c:	6013      	str	r3, [r2, #0]
			}
			maxObjectsOnRow --;
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	3b01      	subs	r3, #1
 8003612:	613b      	str	r3, [r7, #16]
			board[i][j] = chosen;
 8003614:	4914      	ldr	r1, [pc, #80]	; (8003668 <setRowObjects+0x114>)
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4613      	mov	r3, r2
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	4413      	add	r3, r2
 800361e:	00da      	lsls	r2, r3, #3
 8003620:	1ad2      	subs	r2, r2, r3
 8003622:	440a      	add	r2, r1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4413      	add	r3, r2
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	701a      	strb	r2, [r3, #0]
		}
		if (maxObjectsOnRow < 1) break;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	2b00      	cmp	r3, #0
 8003630:	dd06      	ble.n	8003640 <setRowObjects+0xec>
	for (i = 0; i < boardColumns; i ++ ) {
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	3301      	adds	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2b03      	cmp	r3, #3
 800363c:	dd93      	ble.n	8003566 <setRowObjects+0x12>
	}
}
 800363e:	e000      	b.n	8003642 <setRowObjects+0xee>
		if (maxObjectsOnRow < 1) break;
 8003640:	bf00      	nop
}
 8003642:	bf00      	nop
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20000924 	.word	0x20000924
 8003650:	20000710 	.word	0x20000710
 8003654:	20000940 	.word	0x20000940
 8003658:	20000974 	.word	0x20000974
 800365c:	20000978 	.word	0x20000978
 8003660:	200008a4 	.word	0x200008a4
 8003664:	200008a8 	.word	0x200008a8
 8003668:	200006b4 	.word	0x200006b4

0800366c <initGameState>:

void initGameState()
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
	 *  'l': loose block
	 *  'm': monster
	 *  '!': null and not valid
	 */
	int i, j;
	for (i = 0; i < boardColumns; i ++) {
 8003672:	2300      	movs	r3, #0
 8003674:	607b      	str	r3, [r7, #4]
 8003676:	e02e      	b.n	80036d6 <initGameState+0x6a>
		for (j = 0; j < boardRows; j ++) {
 8003678:	2300      	movs	r3, #0
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	e01a      	b.n	80036b4 <initGameState+0x48>
			board[i][j] = 'e';
 800367e:	494a      	ldr	r1, [pc, #296]	; (80037a8 <initGameState+0x13c>)
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	4413      	add	r3, r2
 8003688:	00da      	lsls	r2, r3, #3
 800368a:	1ad2      	subs	r2, r2, r3
 800368c:	440a      	add	r2, r1
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	4413      	add	r3, r2
 8003692:	2265      	movs	r2, #101	; 0x65
 8003694:	701a      	strb	r2, [r3, #0]
			boardTemp[i][j] = '!'; // this means it is the first turn and no value is there
 8003696:	4945      	ldr	r1, [pc, #276]	; (80037ac <initGameState+0x140>)
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	4413      	add	r3, r2
 80036a0:	00da      	lsls	r2, r3, #3
 80036a2:	1ad2      	subs	r2, r2, r3
 80036a4:	440a      	add	r2, r1
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	4413      	add	r3, r2
 80036aa:	2221      	movs	r2, #33	; 0x21
 80036ac:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < boardRows; j ++) {
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b13      	cmp	r3, #19
 80036b8:	dde1      	ble.n	800367e <initGameState+0x12>
		}
		board[i][boardRows] = '\0';
 80036ba:	493b      	ldr	r1, [pc, #236]	; (80037a8 <initGameState+0x13c>)
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	4413      	add	r3, r2
 80036c4:	00da      	lsls	r2, r3, #3
 80036c6:	1ad2      	subs	r2, r2, r3
 80036c8:	188b      	adds	r3, r1, r2
 80036ca:	3314      	adds	r3, #20
 80036cc:	2200      	movs	r2, #0
 80036ce:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < boardColumns; i ++) {
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3301      	adds	r3, #1
 80036d4:	607b      	str	r3, [r7, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2b03      	cmp	r3, #3
 80036da:	ddcd      	ble.n	8003678 <initGameState+0xc>
	}
	board[1][0] = 'b';
 80036dc:	4b32      	ldr	r3, [pc, #200]	; (80037a8 <initGameState+0x13c>)
 80036de:	2262      	movs	r2, #98	; 0x62
 80036e0:	755a      	strb	r2, [r3, #21]
	lastBlockHeightInScreen = 0;
 80036e2:	4b33      	ldr	r3, [pc, #204]	; (80037b0 <initGameState+0x144>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
	board[1][1] = 'p';
 80036e8:	4b2f      	ldr	r3, [pc, #188]	; (80037a8 <initGameState+0x13c>)
 80036ea:	2270      	movs	r2, #112	; 0x70
 80036ec:	759a      	strb	r2, [r3, #22]
	playerRow = 1;
 80036ee:	4b31      	ldr	r3, [pc, #196]	; (80037b4 <initGameState+0x148>)
 80036f0:	2201      	movs	r2, #1
 80036f2:	601a      	str	r2, [r3, #0]
	playerCol = 1;
 80036f4:	4b30      	ldr	r3, [pc, #192]	; (80037b8 <initGameState+0x14c>)
 80036f6:	2201      	movs	r2, #1
 80036f8:	601a      	str	r2, [r3, #0]
	playerOn = 'e';
 80036fa:	4b30      	ldr	r3, [pc, #192]	; (80037bc <initGameState+0x150>)
 80036fc:	2265      	movs	r2, #101	; 0x65
 80036fe:	701a      	strb	r2, [r3, #0]
	jumpCount = 0;
 8003700:	4b2f      	ldr	r3, [pc, #188]	; (80037c0 <initGameState+0x154>)
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]

	bulletRow = -1;
 8003706:	4b2f      	ldr	r3, [pc, #188]	; (80037c4 <initGameState+0x158>)
 8003708:	f04f 32ff 	mov.w	r2, #4294967295
 800370c:	601a      	str	r2, [r3, #0]
	bulletCol = -1;
 800370e:	4b2e      	ldr	r3, [pc, #184]	; (80037c8 <initGameState+0x15c>)
 8003710:	f04f 32ff 	mov.w	r2, #4294967295
 8003714:	601a      	str	r2, [r3, #0]

	pauseGame = 0;
 8003716:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <initGameState+0x160>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]

	BProbBase = 10;
 800371c:	4b2c      	ldr	r3, [pc, #176]	; (80037d0 <initGameState+0x164>)
 800371e:	220a      	movs	r2, #10
 8003720:	601a      	str	r2, [r3, #0]
	SProbBase = 1;
 8003722:	4b2c      	ldr	r3, [pc, #176]	; (80037d4 <initGameState+0x168>)
 8003724:	2201      	movs	r2, #1
 8003726:	601a      	str	r2, [r3, #0]
	VProbBase = 1;
 8003728:	4b2b      	ldr	r3, [pc, #172]	; (80037d8 <initGameState+0x16c>)
 800372a:	2201      	movs	r2, #1
 800372c:	601a      	str	r2, [r3, #0]
	LProbBase = 2;
 800372e:	4b2b      	ldr	r3, [pc, #172]	; (80037dc <initGameState+0x170>)
 8003730:	2202      	movs	r2, #2
 8003732:	601a      	str	r2, [r3, #0]
	MProbBase = 1;
 8003734:	4b2a      	ldr	r3, [pc, #168]	; (80037e0 <initGameState+0x174>)
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]

	monsterCount = 0;
 800373a:	4b2a      	ldr	r3, [pc, #168]	; (80037e4 <initGameState+0x178>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
	voidCount = 0;
 8003740:	4b29      	ldr	r3, [pc, #164]	; (80037e8 <initGameState+0x17c>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
	blockCount = 1;
 8003746:	4b29      	ldr	r3, [pc, #164]	; (80037ec <initGameState+0x180>)
 8003748:	2201      	movs	r2, #1
 800374a:	601a      	str	r2, [r3, #0]
	boosterCount = 0;
 800374c:	4b28      	ldr	r3, [pc, #160]	; (80037f0 <initGameState+0x184>)
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
	looseCount = 0;
 8003752:	4b28      	ldr	r3, [pc, #160]	; (80037f4 <initGameState+0x188>)
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]

	playerFalling = 0;
 8003758:	4b27      	ldr	r3, [pc, #156]	; (80037f8 <initGameState+0x18c>)
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

	score = 1;
 800375e:	4b27      	ldr	r3, [pc, #156]	; (80037fc <initGameState+0x190>)
 8003760:	2201      	movs	r2, #1
 8003762:	601a      	str	r2, [r3, #0]
	playerHeight = score;
 8003764:	4b25      	ldr	r3, [pc, #148]	; (80037fc <initGameState+0x190>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a25      	ldr	r2, [pc, #148]	; (8003800 <initGameState+0x194>)
 800376a:	6013      	str	r3, [r2, #0]
	playerHeightInScreen = playerHeight;
 800376c:	4b24      	ldr	r3, [pc, #144]	; (8003800 <initGameState+0x194>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a24      	ldr	r2, [pc, #144]	; (8003804 <initGameState+0x198>)
 8003772:	6013      	str	r3, [r2, #0]

	srand(time(0));
 8003774:	2000      	movs	r0, #0
 8003776:	f006 fe1f 	bl	800a3b8 <time>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4613      	mov	r3, r2
 8003780:	4618      	mov	r0, r3
 8003782:	f006 fd8b 	bl	800a29c <srand>

	for (j = 2; j < boardRows; j ++ ) {
 8003786:	2302      	movs	r3, #2
 8003788:	603b      	str	r3, [r7, #0]
 800378a:	e005      	b.n	8003798 <initGameState+0x12c>
		setRowObjects(j);
 800378c:	6838      	ldr	r0, [r7, #0]
 800378e:	f7ff fee1 	bl	8003554 <setRowObjects>
	for (j = 2; j < boardRows; j ++ ) {
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	3301      	adds	r3, #1
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b13      	cmp	r3, #19
 800379c:	ddf6      	ble.n	800378c <initGameState+0x120>
	}
}
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	200006b4 	.word	0x200006b4
 80037ac:	200008b8 	.word	0x200008b8
 80037b0:	200008ac 	.word	0x200008ac
 80037b4:	2000092c 	.word	0x2000092c
 80037b8:	200006ac 	.word	0x200006ac
 80037bc:	2000093c 	.word	0x2000093c
 80037c0:	2000090c 	.word	0x2000090c
 80037c4:	200006a4 	.word	0x200006a4
 80037c8:	200006b0 	.word	0x200006b0
 80037cc:	20000914 	.word	0x20000914
 80037d0:	20000708 	.word	0x20000708
 80037d4:	200008a0 	.word	0x200008a0
 80037d8:	2000091c 	.word	0x2000091c
 80037dc:	20000920 	.word	0x20000920
 80037e0:	200006a0 	.word	0x200006a0
 80037e4:	20000924 	.word	0x20000924
 80037e8:	20000974 	.word	0x20000974
 80037ec:	20000978 	.word	0x20000978
 80037f0:	200008a4 	.word	0x200008a4
 80037f4:	200008a8 	.word	0x200008a8
 80037f8:	2000069c 	.word	0x2000069c
 80037fc:	2000070c 	.word	0x2000070c
 8003800:	20000934 	.word	0x20000934
 8003804:	20000910 	.word	0x20000910

08003808 <keypadCallback>:

void keypadCallback(int8_t column_number)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	71fb      	strb	r3, [r7, #7]
  if (last_gpio_exti + 250 > HAL_GetTick()) // Simple button debouncing
 8003812:	4b99      	ldr	r3, [pc, #612]	; (8003a78 <keypadCallback+0x270>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f103 04fa 	add.w	r4, r3, #250	; 0xfa
 800381a:	f000 fc05 	bl	8004028 <HAL_GetTick>
 800381e:	4603      	mov	r3, r0
 8003820:	429c      	cmp	r4, r3
 8003822:	f200 8118 	bhi.w	8003a56 <keypadCallback+0x24e>
  {
    return;
  }
  last_gpio_exti = HAL_GetTick();
 8003826:	f000 fbff 	bl	8004028 <HAL_GetTick>
 800382a:	4603      	mov	r3, r0
 800382c:	4a92      	ldr	r2, [pc, #584]	; (8003a78 <keypadCallback+0x270>)
 800382e:	6013      	str	r3, [r2, #0]

  int8_t row_number = -1;
 8003830:	23ff      	movs	r3, #255	; 0xff
 8003832:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(Row_ports[0], Row_pins[0], 0);
 8003834:	4b91      	ldr	r3, [pc, #580]	; (8003a7c <keypadCallback+0x274>)
 8003836:	2110      	movs	r1, #16
 8003838:	2200      	movs	r2, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f002 f974 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[1], Row_pins[1], 0);
 8003840:	4b8e      	ldr	r3, [pc, #568]	; (8003a7c <keypadCallback+0x274>)
 8003842:	2120      	movs	r1, #32
 8003844:	2200      	movs	r2, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f002 f96e 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[2], Row_pins[2], 0);
 800384c:	4b8b      	ldr	r3, [pc, #556]	; (8003a7c <keypadCallback+0x274>)
 800384e:	2140      	movs	r1, #64	; 0x40
 8003850:	2200      	movs	r2, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f002 f968 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[3], Row_pins[3], 0);
 8003858:	4b88      	ldr	r3, [pc, #544]	; (8003a7c <keypadCallback+0x274>)
 800385a:	2180      	movs	r1, #128	; 0x80
 800385c:	2200      	movs	r2, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f002 f962 	bl	8005b28 <HAL_GPIO_WritePin>

  for (uint8_t row = 0; row < 4; row++)
 8003864:	2300      	movs	r3, #0
 8003866:	73bb      	strb	r3, [r7, #14]
 8003868:	e02e      	b.n	80038c8 <keypadCallback+0xc0>
  {
    HAL_GPIO_WritePin(Row_ports[row], Row_pins[row], 1);
 800386a:	7bbb      	ldrb	r3, [r7, #14]
 800386c:	4a84      	ldr	r2, [pc, #528]	; (8003a80 <keypadCallback+0x278>)
 800386e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003872:	7bbb      	ldrb	r3, [r7, #14]
 8003874:	4a83      	ldr	r2, [pc, #524]	; (8003a84 <keypadCallback+0x27c>)
 8003876:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800387a:	2201      	movs	r2, #1
 800387c:	4619      	mov	r1, r3
 800387e:	f002 f953 	bl	8005b28 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(Column_ports[column_number], Column_pins[column_number]))
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	4a80      	ldr	r2, [pc, #512]	; (8003a88 <keypadCallback+0x280>)
 8003888:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	497e      	ldr	r1, [pc, #504]	; (8003a8c <keypadCallback+0x284>)
 8003892:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003896:	4619      	mov	r1, r3
 8003898:	4610      	mov	r0, r2
 800389a:	f002 f92d 	bl	8005af8 <HAL_GPIO_ReadPin>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <keypadCallback+0xa2>
    {
      row_number = row;
 80038a4:	7bbb      	ldrb	r3, [r7, #14]
 80038a6:	73fb      	strb	r3, [r7, #15]
      break;
 80038a8:	e011      	b.n	80038ce <keypadCallback+0xc6>
    }
    HAL_GPIO_WritePin(Row_ports[row], Row_pins[row], 0);
 80038aa:	7bbb      	ldrb	r3, [r7, #14]
 80038ac:	4a74      	ldr	r2, [pc, #464]	; (8003a80 <keypadCallback+0x278>)
 80038ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80038b2:	7bbb      	ldrb	r3, [r7, #14]
 80038b4:	4a73      	ldr	r2, [pc, #460]	; (8003a84 <keypadCallback+0x27c>)
 80038b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038ba:	2200      	movs	r2, #0
 80038bc:	4619      	mov	r1, r3
 80038be:	f002 f933 	bl	8005b28 <HAL_GPIO_WritePin>
  for (uint8_t row = 0; row < 4; row++)
 80038c2:	7bbb      	ldrb	r3, [r7, #14]
 80038c4:	3301      	adds	r3, #1
 80038c6:	73bb      	strb	r3, [r7, #14]
 80038c8:	7bbb      	ldrb	r3, [r7, #14]
 80038ca:	2b03      	cmp	r3, #3
 80038cc:	d9cd      	bls.n	800386a <keypadCallback+0x62>
  }

  HAL_GPIO_WritePin(Row_ports[0], Row_pins[0], 1);
 80038ce:	4b6b      	ldr	r3, [pc, #428]	; (8003a7c <keypadCallback+0x274>)
 80038d0:	2110      	movs	r1, #16
 80038d2:	2201      	movs	r2, #1
 80038d4:	4618      	mov	r0, r3
 80038d6:	f002 f927 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[1], Row_pins[1], 1);
 80038da:	4b68      	ldr	r3, [pc, #416]	; (8003a7c <keypadCallback+0x274>)
 80038dc:	2120      	movs	r1, #32
 80038de:	2201      	movs	r2, #1
 80038e0:	4618      	mov	r0, r3
 80038e2:	f002 f921 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[2], Row_pins[2], 1);
 80038e6:	4b65      	ldr	r3, [pc, #404]	; (8003a7c <keypadCallback+0x274>)
 80038e8:	2140      	movs	r1, #64	; 0x40
 80038ea:	2201      	movs	r2, #1
 80038ec:	4618      	mov	r0, r3
 80038ee:	f002 f91b 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Row_ports[3], Row_pins[3], 1);
 80038f2:	4b62      	ldr	r3, [pc, #392]	; (8003a7c <keypadCallback+0x274>)
 80038f4:	2180      	movs	r1, #128	; 0x80
 80038f6:	2201      	movs	r2, #1
 80038f8:	4618      	mov	r0, r3
 80038fa:	f002 f915 	bl	8005b28 <HAL_GPIO_WritePin>

  if (row_number == -1 || column_number == -1)
 80038fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003906:	f000 80a8 	beq.w	8003a5a <keypadCallback+0x252>
 800390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003912:	f000 80a2 	beq.w	8003a5a <keypadCallback+0x252>
  // +----+----+----+----+
  // | 9  | 10 | 11 | 12 |  R2
  // +----+----+----+----+
  // | 13 | 14 | 15 | 16 |  R3
  // +----+----+----+----+
  const uint8_t button_number = row_number * 4 + column_number + 1;
 8003916:	7bfb      	ldrb	r3, [r7, #15]
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	b2da      	uxtb	r2, r3
 800391c:	79fb      	ldrb	r3, [r7, #7]
 800391e:	4413      	add	r3, r2
 8003920:	b2db      	uxtb	r3, r3
 8003922:	3301      	adds	r3, #1
 8003924:	737b      	strb	r3, [r7, #13]

//  setCursor(curser_column, 0);
  switch (button_number)
 8003926:	7b7b      	ldrb	r3, [r7, #13]
 8003928:	3b01      	subs	r3, #1
 800392a:	2b0f      	cmp	r3, #15
 800392c:	f200 8097 	bhi.w	8003a5e <keypadCallback+0x256>
 8003930:	a201      	add	r2, pc, #4	; (adr r2, 8003938 <keypadCallback+0x130>)
 8003932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003936:	bf00      	nop
 8003938:	08003a5f 	.word	0x08003a5f
 800393c:	08003a5f 	.word	0x08003a5f
 8003940:	08003a5f 	.word	0x08003a5f
 8003944:	08003a5f 	.word	0x08003a5f
 8003948:	08003a5f 	.word	0x08003a5f
 800394c:	08003a5f 	.word	0x08003a5f
 8003950:	08003a5f 	.word	0x08003a5f
 8003954:	08003a5f 	.word	0x08003a5f
 8003958:	08003979 	.word	0x08003979
 800395c:	08003991 	.word	0x08003991
 8003960:	080039a1 	.word	0x080039a1
 8003964:	08003a5f 	.word	0x08003a5f
 8003968:	08003a5f 	.word	0x08003a5f
 800396c:	080039a7 	.word	0x080039a7
 8003970:	080039e9 	.word	0x080039e9
 8003974:	08003a37 	.word	0x08003a37
       break;
     case 8:
//    	  print("8");
       break;
     case 9:
	 	if (pauseGame) 
 8003978:	4b45      	ldr	r3, [pc, #276]	; (8003a90 <keypadCallback+0x288>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <keypadCallback+0x180>
		 	pauseGame = 0;
 8003980:	4b43      	ldr	r3, [pc, #268]	; (8003a90 <keypadCallback+0x288>)
 8003982:	2200      	movs	r2, #0
 8003984:	601a      	str	r2, [r3, #0]
		else 
			pauseGame = 1;
//    	  print("9");
       break;
 8003986:	e073      	b.n	8003a70 <keypadCallback+0x268>
			pauseGame = 1;
 8003988:	4b41      	ldr	r3, [pc, #260]	; (8003a90 <keypadCallback+0x288>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]
       break;
 800398e:	e06f      	b.n	8003a70 <keypadCallback+0x268>
     case 10:
     	 if (menuState == 'z')
 8003990:	4b40      	ldr	r3, [pc, #256]	; (8003a94 <keypadCallback+0x28c>)
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b7a      	cmp	r3, #122	; 0x7a
 8003996:	d164      	bne.n	8003a62 <keypadCallback+0x25a>
     		 menuState = 'm';
 8003998:	4b3e      	ldr	r3, [pc, #248]	; (8003a94 <keypadCallback+0x28c>)
 800399a:	226d      	movs	r2, #109	; 0x6d
 800399c:	701a      	strb	r2, [r3, #0]
       break;
 800399e:	e060      	b.n	8003a62 <keypadCallback+0x25a>
     case 11:
//    	  print("11");
		fireBullet();
 80039a0:	f7fe ff22 	bl	80027e8 <fireBullet>
       break;
 80039a4:	e064      	b.n	8003a70 <keypadCallback+0x268>
       break;
     case 13:
//    	 print("13");
       break;
     case 14:
    	 if (menuState == 'm')
 80039a6:	4b3b      	ldr	r3, [pc, #236]	; (8003a94 <keypadCallback+0x28c>)
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b6d      	cmp	r3, #109	; 0x6d
 80039ac:	d103      	bne.n	80039b6 <keypadCallback+0x1ae>
    		 menuState = 'a';
 80039ae:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <keypadCallback+0x28c>)
 80039b0:	2261      	movs	r2, #97	; 0x61
 80039b2:	701a      	strb	r2, [r3, #0]
    	 else if (menuState == 'g' && !playerFalling) {
    		 //    		 Player move right
			 movePlayerTo((playerCol + 1) % boardColumns, playerRow);
    	 }
       break;
 80039b4:	e057      	b.n	8003a66 <keypadCallback+0x25e>
    	 else if (menuState == 'g' && !playerFalling) {
 80039b6:	4b37      	ldr	r3, [pc, #220]	; (8003a94 <keypadCallback+0x28c>)
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b67      	cmp	r3, #103	; 0x67
 80039bc:	d153      	bne.n	8003a66 <keypadCallback+0x25e>
 80039be:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <keypadCallback+0x290>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d14f      	bne.n	8003a66 <keypadCallback+0x25e>
			 movePlayerTo((playerCol + 1) % boardColumns, playerRow);
 80039c6:	4b35      	ldr	r3, [pc, #212]	; (8003a9c <keypadCallback+0x294>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	3301      	adds	r3, #1
 80039cc:	425a      	negs	r2, r3
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	f002 0203 	and.w	r2, r2, #3
 80039d6:	bf58      	it	pl
 80039d8:	4253      	negpl	r3, r2
 80039da:	4a31      	ldr	r2, [pc, #196]	; (8003aa0 <keypadCallback+0x298>)
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff faef 	bl	8002fc4 <movePlayerTo>
       break;
 80039e6:	e03e      	b.n	8003a66 <keypadCallback+0x25e>
     case 15:
    	 if (menuState == 'm') {
 80039e8:	4b2a      	ldr	r3, [pc, #168]	; (8003a94 <keypadCallback+0x28c>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b6d      	cmp	r3, #109	; 0x6d
 80039ee:	d105      	bne.n	80039fc <keypadCallback+0x1f4>
    		 initGameState();
 80039f0:	f7ff fe3c 	bl	800366c <initGameState>
    		 menuState = 'g';
 80039f4:	4b27      	ldr	r3, [pc, #156]	; (8003a94 <keypadCallback+0x28c>)
 80039f6:	2267      	movs	r2, #103	; 0x67
 80039f8:	701a      	strb	r2, [r3, #0]
				 movePlayerTo(boardColumns - 1, playerRow);
			 } else {
				 movePlayerTo(playerCol - 1, playerRow);
			 }
    	 }
       break;
 80039fa:	e036      	b.n	8003a6a <keypadCallback+0x262>
    	 } else if (menuState == 'g' && !playerFalling) {
 80039fc:	4b25      	ldr	r3, [pc, #148]	; (8003a94 <keypadCallback+0x28c>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b67      	cmp	r3, #103	; 0x67
 8003a02:	d132      	bne.n	8003a6a <keypadCallback+0x262>
 8003a04:	4b24      	ldr	r3, [pc, #144]	; (8003a98 <keypadCallback+0x290>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d12e      	bne.n	8003a6a <keypadCallback+0x262>
			 if (playerCol == 0) {
 8003a0c:	4b23      	ldr	r3, [pc, #140]	; (8003a9c <keypadCallback+0x294>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d106      	bne.n	8003a22 <keypadCallback+0x21a>
				 movePlayerTo(boardColumns - 1, playerRow);
 8003a14:	4b22      	ldr	r3, [pc, #136]	; (8003aa0 <keypadCallback+0x298>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4619      	mov	r1, r3
 8003a1a:	2003      	movs	r0, #3
 8003a1c:	f7ff fad2 	bl	8002fc4 <movePlayerTo>
       break;
 8003a20:	e023      	b.n	8003a6a <keypadCallback+0x262>
				 movePlayerTo(playerCol - 1, playerRow);
 8003a22:	4b1e      	ldr	r3, [pc, #120]	; (8003a9c <keypadCallback+0x294>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	4a1d      	ldr	r2, [pc, #116]	; (8003aa0 <keypadCallback+0x298>)
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	4611      	mov	r1, r2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff fac8 	bl	8002fc4 <movePlayerTo>
       break;
 8003a34:	e019      	b.n	8003a6a <keypadCallback+0x262>
     case 16:
    	  if (menuState == 'a')
 8003a36:	4b17      	ldr	r3, [pc, #92]	; (8003a94 <keypadCallback+0x28c>)
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	2b61      	cmp	r3, #97	; 0x61
 8003a3c:	d103      	bne.n	8003a46 <keypadCallback+0x23e>
    		  menuState = 'm';
 8003a3e:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <keypadCallback+0x28c>)
 8003a40:	226d      	movs	r2, #109	; 0x6d
 8003a42:	701a      	strb	r2, [r3, #0]
			else if (menuState == 'd')
				menuState = 'm';
       break;
 8003a44:	e013      	b.n	8003a6e <keypadCallback+0x266>
			else if (menuState == 'd')
 8003a46:	4b13      	ldr	r3, [pc, #76]	; (8003a94 <keypadCallback+0x28c>)
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b64      	cmp	r3, #100	; 0x64
 8003a4c:	d10f      	bne.n	8003a6e <keypadCallback+0x266>
				menuState = 'm';
 8003a4e:	4b11      	ldr	r3, [pc, #68]	; (8003a94 <keypadCallback+0x28c>)
 8003a50:	226d      	movs	r2, #109	; 0x6d
 8003a52:	701a      	strb	r2, [r3, #0]
       break;
 8003a54:	e00b      	b.n	8003a6e <keypadCallback+0x266>
    return;
 8003a56:	bf00      	nop
 8003a58:	e00a      	b.n	8003a70 <keypadCallback+0x268>
    return; // Reject invalid scan
 8003a5a:	bf00      	nop
 8003a5c:	e008      	b.n	8003a70 <keypadCallback+0x268>

     default:
       break;
 8003a5e:	bf00      	nop
 8003a60:	e006      	b.n	8003a70 <keypadCallback+0x268>
       break;
 8003a62:	bf00      	nop
 8003a64:	e004      	b.n	8003a70 <keypadCallback+0x268>
       break;
 8003a66:	bf00      	nop
 8003a68:	e002      	b.n	8003a70 <keypadCallback+0x268>
       break;
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <keypadCallback+0x268>
       break;
 8003a6e:	bf00      	nop
     }
}
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd90      	pop	{r4, r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000928 	.word	0x20000928
 8003a7c:	48000c00 	.word	0x48000c00
 8003a80:	0800ba58 	.word	0x0800ba58
 8003a84:	0800ba68 	.word	0x0800ba68
 8003a88:	0800ba70 	.word	0x0800ba70
 8003a8c:	0800ba80 	.word	0x0800ba80
 8003a90:	20000914 	.word	0x20000914
 8003a94:	2000016c 	.word	0x2000016c
 8003a98:	2000069c 	.word	0x2000069c
 8003a9c:	200006ac 	.word	0x200006ac
 8003aa0:	2000092c 	.word	0x2000092c

08003aa4 <set_seg_value>:


void set_seg_value(int D) {
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	if (D == 0) {
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d114      	bne.n	8003adc <set_seg_value+0x38>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	4877      	ldr	r0, [pc, #476]	; (8003c94 <set_seg_value+0x1f0>)
 8003ab8:	f002 f836 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003abc:	2200      	movs	r2, #0
 8003abe:	2102      	movs	r1, #2
 8003ac0:	4874      	ldr	r0, [pc, #464]	; (8003c94 <set_seg_value+0x1f0>)
 8003ac2:	f002 f831 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2104      	movs	r1, #4
 8003aca:	4872      	ldr	r0, [pc, #456]	; (8003c94 <set_seg_value+0x1f0>)
 8003acc:	f002 f82c 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2108      	movs	r1, #8
 8003ad4:	486f      	ldr	r0, [pc, #444]	; (8003c94 <set_seg_value+0x1f0>)
 8003ad6:	f002 f827 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
	}
}
 8003ada:	e0d6      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if (D == 1) {
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d114      	bne.n	8003b0c <set_seg_value+0x68>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	486b      	ldr	r0, [pc, #428]	; (8003c94 <set_seg_value+0x1f0>)
 8003ae8:	f002 f81e 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003aec:	2200      	movs	r2, #0
 8003aee:	2102      	movs	r1, #2
 8003af0:	4868      	ldr	r0, [pc, #416]	; (8003c94 <set_seg_value+0x1f0>)
 8003af2:	f002 f819 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003af6:	2200      	movs	r2, #0
 8003af8:	2104      	movs	r1, #4
 8003afa:	4866      	ldr	r0, [pc, #408]	; (8003c94 <set_seg_value+0x1f0>)
 8003afc:	f002 f814 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003b00:	2200      	movs	r2, #0
 8003b02:	2108      	movs	r1, #8
 8003b04:	4863      	ldr	r0, [pc, #396]	; (8003c94 <set_seg_value+0x1f0>)
 8003b06:	f002 f80f 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003b0a:	e0be      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if (D == 2) {
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d114      	bne.n	8003b3c <set_seg_value+0x98>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8003b12:	2200      	movs	r2, #0
 8003b14:	2101      	movs	r1, #1
 8003b16:	485f      	ldr	r0, [pc, #380]	; (8003c94 <set_seg_value+0x1f0>)
 8003b18:	f002 f806 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	2102      	movs	r1, #2
 8003b20:	485c      	ldr	r0, [pc, #368]	; (8003c94 <set_seg_value+0x1f0>)
 8003b22:	f002 f801 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003b26:	2200      	movs	r2, #0
 8003b28:	2104      	movs	r1, #4
 8003b2a:	485a      	ldr	r0, [pc, #360]	; (8003c94 <set_seg_value+0x1f0>)
 8003b2c:	f001 fffc 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003b30:	2200      	movs	r2, #0
 8003b32:	2108      	movs	r1, #8
 8003b34:	4857      	ldr	r0, [pc, #348]	; (8003c94 <set_seg_value+0x1f0>)
 8003b36:	f001 fff7 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003b3a:	e0a6      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if (D == 3) {
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d114      	bne.n	8003b6c <set_seg_value+0xc8>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003b42:	2201      	movs	r2, #1
 8003b44:	2101      	movs	r1, #1
 8003b46:	4853      	ldr	r0, [pc, #332]	; (8003c94 <set_seg_value+0x1f0>)
 8003b48:	f001 ffee 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	2102      	movs	r1, #2
 8003b50:	4850      	ldr	r0, [pc, #320]	; (8003c94 <set_seg_value+0x1f0>)
 8003b52:	f001 ffe9 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003b56:	2200      	movs	r2, #0
 8003b58:	2104      	movs	r1, #4
 8003b5a:	484e      	ldr	r0, [pc, #312]	; (8003c94 <set_seg_value+0x1f0>)
 8003b5c:	f001 ffe4 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003b60:	2200      	movs	r2, #0
 8003b62:	2108      	movs	r1, #8
 8003b64:	484b      	ldr	r0, [pc, #300]	; (8003c94 <set_seg_value+0x1f0>)
 8003b66:	f001 ffdf 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003b6a:	e08e      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 4) {
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d114      	bne.n	8003b9c <set_seg_value+0xf8>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8003b72:	2200      	movs	r2, #0
 8003b74:	2101      	movs	r1, #1
 8003b76:	4847      	ldr	r0, [pc, #284]	; (8003c94 <set_seg_value+0x1f0>)
 8003b78:	f001 ffd6 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2102      	movs	r1, #2
 8003b80:	4844      	ldr	r0, [pc, #272]	; (8003c94 <set_seg_value+0x1f0>)
 8003b82:	f001 ffd1 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 1);
 8003b86:	2201      	movs	r2, #1
 8003b88:	2104      	movs	r1, #4
 8003b8a:	4842      	ldr	r0, [pc, #264]	; (8003c94 <set_seg_value+0x1f0>)
 8003b8c:	f001 ffcc 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003b90:	2200      	movs	r2, #0
 8003b92:	2108      	movs	r1, #8
 8003b94:	483f      	ldr	r0, [pc, #252]	; (8003c94 <set_seg_value+0x1f0>)
 8003b96:	f001 ffc7 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003b9a:	e076      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 5) {
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b05      	cmp	r3, #5
 8003ba0:	d114      	bne.n	8003bcc <set_seg_value+0x128>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	483b      	ldr	r0, [pc, #236]	; (8003c94 <set_seg_value+0x1f0>)
 8003ba8:	f001 ffbe 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003bac:	2200      	movs	r2, #0
 8003bae:	2102      	movs	r1, #2
 8003bb0:	4838      	ldr	r0, [pc, #224]	; (8003c94 <set_seg_value+0x1f0>)
 8003bb2:	f001 ffb9 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 1);
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	2104      	movs	r1, #4
 8003bba:	4836      	ldr	r0, [pc, #216]	; (8003c94 <set_seg_value+0x1f0>)
 8003bbc:	f001 ffb4 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	2108      	movs	r1, #8
 8003bc4:	4833      	ldr	r0, [pc, #204]	; (8003c94 <set_seg_value+0x1f0>)
 8003bc6:	f001 ffaf 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003bca:	e05e      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 6) {
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d114      	bne.n	8003bfc <set_seg_value+0x158>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	482f      	ldr	r0, [pc, #188]	; (8003c94 <set_seg_value+0x1f0>)
 8003bd8:	f001 ffa6 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8003bdc:	2201      	movs	r2, #1
 8003bde:	2102      	movs	r1, #2
 8003be0:	482c      	ldr	r0, [pc, #176]	; (8003c94 <set_seg_value+0x1f0>)
 8003be2:	f001 ffa1 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 1);
 8003be6:	2201      	movs	r2, #1
 8003be8:	2104      	movs	r1, #4
 8003bea:	482a      	ldr	r0, [pc, #168]	; (8003c94 <set_seg_value+0x1f0>)
 8003bec:	f001 ff9c 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	2108      	movs	r1, #8
 8003bf4:	4827      	ldr	r0, [pc, #156]	; (8003c94 <set_seg_value+0x1f0>)
 8003bf6:	f001 ff97 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003bfa:	e046      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 7) {
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b07      	cmp	r3, #7
 8003c00:	d114      	bne.n	8003c2c <set_seg_value+0x188>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003c02:	2201      	movs	r2, #1
 8003c04:	2101      	movs	r1, #1
 8003c06:	4823      	ldr	r0, [pc, #140]	; (8003c94 <set_seg_value+0x1f0>)
 8003c08:	f001 ff8e 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	2102      	movs	r1, #2
 8003c10:	4820      	ldr	r0, [pc, #128]	; (8003c94 <set_seg_value+0x1f0>)
 8003c12:	f001 ff89 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 1);
 8003c16:	2201      	movs	r2, #1
 8003c18:	2104      	movs	r1, #4
 8003c1a:	481e      	ldr	r0, [pc, #120]	; (8003c94 <set_seg_value+0x1f0>)
 8003c1c:	f001 ff84 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8003c20:	2200      	movs	r2, #0
 8003c22:	2108      	movs	r1, #8
 8003c24:	481b      	ldr	r0, [pc, #108]	; (8003c94 <set_seg_value+0x1f0>)
 8003c26:	f001 ff7f 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003c2a:	e02e      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 8) {
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d114      	bne.n	8003c5c <set_seg_value+0x1b8>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8003c32:	2200      	movs	r2, #0
 8003c34:	2101      	movs	r1, #1
 8003c36:	4817      	ldr	r0, [pc, #92]	; (8003c94 <set_seg_value+0x1f0>)
 8003c38:	f001 ff76 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2102      	movs	r1, #2
 8003c40:	4814      	ldr	r0, [pc, #80]	; (8003c94 <set_seg_value+0x1f0>)
 8003c42:	f001 ff71 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003c46:	2200      	movs	r2, #0
 8003c48:	2104      	movs	r1, #4
 8003c4a:	4812      	ldr	r0, [pc, #72]	; (8003c94 <set_seg_value+0x1f0>)
 8003c4c:	f001 ff6c 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8003c50:	2201      	movs	r2, #1
 8003c52:	2108      	movs	r1, #8
 8003c54:	480f      	ldr	r0, [pc, #60]	; (8003c94 <set_seg_value+0x1f0>)
 8003c56:	f001 ff67 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003c5a:	e016      	b.n	8003c8a <set_seg_value+0x1e6>
	} else if(D == 9) {
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b09      	cmp	r3, #9
 8003c60:	d113      	bne.n	8003c8a <set_seg_value+0x1e6>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003c62:	2201      	movs	r2, #1
 8003c64:	2101      	movs	r1, #1
 8003c66:	480b      	ldr	r0, [pc, #44]	; (8003c94 <set_seg_value+0x1f0>)
 8003c68:	f001 ff5e 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2102      	movs	r1, #2
 8003c70:	4808      	ldr	r0, [pc, #32]	; (8003c94 <set_seg_value+0x1f0>)
 8003c72:	f001 ff59 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8003c76:	2200      	movs	r2, #0
 8003c78:	2104      	movs	r1, #4
 8003c7a:	4806      	ldr	r0, [pc, #24]	; (8003c94 <set_seg_value+0x1f0>)
 8003c7c:	f001 ff54 	bl	8005b28 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8003c80:	2201      	movs	r2, #1
 8003c82:	2108      	movs	r1, #8
 8003c84:	4803      	ldr	r0, [pc, #12]	; (8003c94 <set_seg_value+0x1f0>)
 8003c86:	f001 ff4f 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	48000800 	.word	0x48000800

08003c98 <setScoreSeven>:

void setScoreSeven() {
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
	D3 = score % 10;
 8003c9c:	4b1e      	ldr	r3, [pc, #120]	; (8003d18 <setScoreSeven+0x80>)
 8003c9e:	6819      	ldr	r1, [r3, #0]
 8003ca0:	4b1e      	ldr	r3, [pc, #120]	; (8003d1c <setScoreSeven+0x84>)
 8003ca2:	fb83 2301 	smull	r2, r3, r3, r1
 8003ca6:	109a      	asrs	r2, r3, #2
 8003ca8:	17cb      	asrs	r3, r1, #31
 8003caa:	1ad2      	subs	r2, r2, r3
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	1aca      	subs	r2, r1, r3
 8003cb6:	4b1a      	ldr	r3, [pc, #104]	; (8003d20 <setScoreSeven+0x88>)
 8003cb8:	601a      	str	r2, [r3, #0]
	D2 = (score / 10) % 10;
 8003cba:	4b17      	ldr	r3, [pc, #92]	; (8003d18 <setScoreSeven+0x80>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a17      	ldr	r2, [pc, #92]	; (8003d1c <setScoreSeven+0x84>)
 8003cc0:	fb82 1203 	smull	r1, r2, r2, r3
 8003cc4:	1092      	asrs	r2, r2, #2
 8003cc6:	17db      	asrs	r3, r3, #31
 8003cc8:	1ad1      	subs	r1, r2, r3
 8003cca:	4b14      	ldr	r3, [pc, #80]	; (8003d1c <setScoreSeven+0x84>)
 8003ccc:	fb83 2301 	smull	r2, r3, r3, r1
 8003cd0:	109a      	asrs	r2, r3, #2
 8003cd2:	17cb      	asrs	r3, r1, #31
 8003cd4:	1ad2      	subs	r2, r2, r3
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	1aca      	subs	r2, r1, r3
 8003ce0:	4b10      	ldr	r3, [pc, #64]	; (8003d24 <setScoreSeven+0x8c>)
 8003ce2:	601a      	str	r2, [r3, #0]
	D1 = (score / 100) % 10;
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	; (8003d18 <setScoreSeven+0x80>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a0f      	ldr	r2, [pc, #60]	; (8003d28 <setScoreSeven+0x90>)
 8003cea:	fb82 1203 	smull	r1, r2, r2, r3
 8003cee:	1152      	asrs	r2, r2, #5
 8003cf0:	17db      	asrs	r3, r3, #31
 8003cf2:	1ad1      	subs	r1, r2, r3
 8003cf4:	4b09      	ldr	r3, [pc, #36]	; (8003d1c <setScoreSeven+0x84>)
 8003cf6:	fb83 2301 	smull	r2, r3, r3, r1
 8003cfa:	109a      	asrs	r2, r3, #2
 8003cfc:	17cb      	asrs	r3, r1, #31
 8003cfe:	1ad2      	subs	r2, r2, r3
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	1aca      	subs	r2, r1, r3
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <setScoreSeven+0x94>)
 8003d0c:	601a      	str	r2, [r3, #0]
}
 8003d0e:	bf00      	nop
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	2000070c 	.word	0x2000070c
 8003d1c:	66666667 	.word	0x66666667
 8003d20:	20000698 	.word	0x20000698
 8003d24:	200008b4 	.word	0x200008b4
 8003d28:	51eb851f 	.word	0x51eb851f
 8003d2c:	20000938 	.word	0x20000938

08003d30 <show>:


void show(int i){
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	int show = sprintf(showarr, "difficulty %d \n", i);
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	4909      	ldr	r1, [pc, #36]	; (8003d60 <show+0x30>)
 8003d3c:	4809      	ldr	r0, [pc, #36]	; (8003d64 <show+0x34>)
 8003d3e:	f006 fb1b 	bl	800a378 <siprintf>
 8003d42:	60f8      	str	r0, [r7, #12]
	HAL_UART_Transmit(&huart2, showarr, sizeof(showarr), 1000);
 8003d44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d48:	221e      	movs	r2, #30
 8003d4a:	4906      	ldr	r1, [pc, #24]	; (8003d64 <show+0x34>)
 8003d4c:	4806      	ldr	r0, [pc, #24]	; (8003d68 <show+0x38>)
 8003d4e:	f005 fa75 	bl	800923c <HAL_UART_Transmit>
	D0 = i;
 8003d52:	4a06      	ldr	r2, [pc, #24]	; (8003d6c <show+0x3c>)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6013      	str	r3, [r2, #0]


}
 8003d58:	bf00      	nop
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	0800ba48 	.word	0x0800ba48
 8003d64:	20000034 	.word	0x20000034
 8003d68:	2000028c 	.word	0x2000028c
 8003d6c:	200006a8 	.word	0x200006a8

08003d70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
	return 1;
 8003d74:	2301      	movs	r3, #1
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <_kill>:

int _kill(int pid, int sig)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003d8a:	f006 fa55 	bl	800a238 <__errno>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2216      	movs	r2, #22
 8003d92:	601a      	str	r2, [r3, #0]
	return -1;
 8003d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <_exit>:

void _exit (int status)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003da8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7ff ffe7 	bl	8003d80 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003db2:	e7fe      	b.n	8003db2 <_exit+0x12>

08003db4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	e00a      	b.n	8003ddc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003dc6:	f3af 8000 	nop.w
 8003dca:	4601      	mov	r1, r0
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	60ba      	str	r2, [r7, #8]
 8003dd2:	b2ca      	uxtb	r2, r1
 8003dd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	dbf0      	blt.n	8003dc6 <_read+0x12>
	}

return len;
 8003de4:	687b      	ldr	r3, [r7, #4]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3718      	adds	r7, #24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	e009      	b.n	8003e14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	60ba      	str	r2, [r7, #8]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	3301      	adds	r3, #1
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	dbf1      	blt.n	8003e00 <_write+0x12>
	}
	return len;
 8003e1c:	687b      	ldr	r3, [r7, #4]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <_close>:

int _close(int file)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
	return -1;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e4e:	605a      	str	r2, [r3, #4]
	return 0;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <_isatty>:

int _isatty(int file)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
	return 1;
 8003e66:	2301      	movs	r3, #1
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
	return 0;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
	...

08003e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e98:	4a14      	ldr	r2, [pc, #80]	; (8003eec <_sbrk+0x5c>)
 8003e9a:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <_sbrk+0x60>)
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ea4:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <_sbrk+0x64>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003eac:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <_sbrk+0x64>)
 8003eae:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <_sbrk+0x68>)
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eb2:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <_sbrk+0x64>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d207      	bcs.n	8003ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ec0:	f006 f9ba 	bl	800a238 <__errno>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eca:	f04f 33ff 	mov.w	r3, #4294967295
 8003ece:	e009      	b.n	8003ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ed0:	4b08      	ldr	r3, [pc, #32]	; (8003ef4 <_sbrk+0x64>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ed6:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <_sbrk+0x64>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	4a05      	ldr	r2, [pc, #20]	; (8003ef4 <_sbrk+0x64>)
 8003ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	2000a000 	.word	0x2000a000
 8003ef0:	00000400 	.word	0x00000400
 8003ef4:	200000ec 	.word	0x200000ec
 8003ef8:	20000990 	.word	0x20000990

08003efc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f00:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <SystemInit+0x20>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	4a05      	ldr	r2, [pc, #20]	; (8003f1c <SystemInit+0x20>)
 8003f08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f10:	bf00      	nop
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	e000ed00 	.word	0xe000ed00

08003f20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f24:	480d      	ldr	r0, [pc, #52]	; (8003f5c <LoopForever+0x6>)
  ldr r1, =_edata
 8003f26:	490e      	ldr	r1, [pc, #56]	; (8003f60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f28:	4a0e      	ldr	r2, [pc, #56]	; (8003f64 <LoopForever+0xe>)
  movs r3, #0
 8003f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f2c:	e002      	b.n	8003f34 <LoopCopyDataInit>

08003f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f32:	3304      	adds	r3, #4

08003f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f38:	d3f9      	bcc.n	8003f2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f3a:	4a0b      	ldr	r2, [pc, #44]	; (8003f68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f3c:	4c0b      	ldr	r4, [pc, #44]	; (8003f6c <LoopForever+0x16>)
  movs r3, #0
 8003f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f40:	e001      	b.n	8003f46 <LoopFillZerobss>

08003f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f44:	3204      	adds	r2, #4

08003f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f48:	d3fb      	bcc.n	8003f42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f4a:	f7ff ffd7 	bl	8003efc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f4e:	f006 f979 	bl	800a244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f52:	f7fd fa11 	bl	8001378 <main>

08003f56 <LoopForever>:

LoopForever:
    b LoopForever
 8003f56:	e7fe      	b.n	8003f56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003f58:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f60:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8003f64:	0800bc14 	.word	0x0800bc14
  ldr r2, =_sbss
 8003f68:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8003f6c:	20000990 	.word	0x20000990

08003f70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f70:	e7fe      	b.n	8003f70 <ADC1_2_IRQHandler>
	...

08003f74 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f78:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <HAL_Init+0x28>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a07      	ldr	r2, [pc, #28]	; (8003f9c <HAL_Init+0x28>)
 8003f7e:	f043 0310 	orr.w	r3, r3, #16
 8003f82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f84:	2003      	movs	r0, #3
 8003f86:	f001 fb85 	bl	8005694 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f000 f808 	bl	8003fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f90:	f7fd ff02 	bl	8001d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40022000 	.word	0x40022000

08003fa0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_InitTick+0x54>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b12      	ldr	r3, [pc, #72]	; (8003ff8 <HAL_InitTick+0x58>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f001 fb9d 	bl	80056fe <HAL_SYSTICK_Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e00e      	b.n	8003fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b0f      	cmp	r3, #15
 8003fd2:	d80a      	bhi.n	8003fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fdc:	f001 fb65 	bl	80056aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fe0:	4a06      	ldr	r2, [pc, #24]	; (8003ffc <HAL_InitTick+0x5c>)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e000      	b.n	8003fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000054 	.word	0x20000054
 8003ff8:	2000005c 	.word	0x2000005c
 8003ffc:	20000058 	.word	0x20000058

08004000 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004004:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_IncTick+0x20>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	4b06      	ldr	r3, [pc, #24]	; (8004024 <HAL_IncTick+0x24>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4413      	add	r3, r2
 8004010:	4a04      	ldr	r2, [pc, #16]	; (8004024 <HAL_IncTick+0x24>)
 8004012:	6013      	str	r3, [r2, #0]
}
 8004014:	bf00      	nop
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	2000005c 	.word	0x2000005c
 8004024:	2000097c 	.word	0x2000097c

08004028 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return uwTick;  
 800402c:	4b03      	ldr	r3, [pc, #12]	; (800403c <HAL_GetTick+0x14>)
 800402e:	681b      	ldr	r3, [r3, #0]
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	2000097c 	.word	0x2000097c

08004040 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004048:	f7ff ffee 	bl	8004028 <HAL_GetTick>
 800404c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d005      	beq.n	8004066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800405a:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <HAL_Delay+0x44>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4413      	add	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004066:	bf00      	nop
 8004068:	f7ff ffde 	bl	8004028 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	429a      	cmp	r2, r3
 8004076:	d8f7      	bhi.n	8004068 <HAL_Delay+0x28>
  {
  }
}
 8004078:	bf00      	nop
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	2000005c 	.word	0x2000005c

08004088 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b09a      	sub	sp, #104	; 0x68
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80040d2:	2300      	movs	r3, #0
 80040d4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e1c9      	b.n	8004478 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d176      	bne.n	80041e4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d152      	bne.n	80041a4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7fd fe61 	bl	8001de0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d13b      	bne.n	80041a4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f001 f97b 	bl	8005428 <ADC_Disable>
 8004132:	4603      	mov	r3, r0
 8004134:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	f003 0310 	and.w	r3, r3, #16
 8004140:	2b00      	cmp	r3, #0
 8004142:	d12f      	bne.n	80041a4 <HAL_ADC_Init+0xe0>
 8004144:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004148:	2b00      	cmp	r3, #0
 800414a:	d12b      	bne.n	80041a4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004150:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004154:	f023 0302 	bic.w	r3, r3, #2
 8004158:	f043 0202 	orr.w	r2, r3, #2
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800416e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800417e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004180:	4b86      	ldr	r3, [pc, #536]	; (800439c <HAL_ADC_Init+0x2d8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a86      	ldr	r2, [pc, #536]	; (80043a0 <HAL_ADC_Init+0x2dc>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	0c9a      	lsrs	r2, r3, #18
 800418c:	4613      	mov	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004196:	e002      	b.n	800419e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	3b01      	subs	r3, #1
 800419c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1f9      	bne.n	8004198 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d007      	beq.n	80041c2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80041bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041c0:	d110      	bne.n	80041e4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	f023 0312 	bic.w	r3, r3, #18
 80041ca:	f043 0210 	orr.w	r2, r3, #16
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d6:	f043 0201 	orr.w	r2, r3, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	f003 0310 	and.w	r3, r3, #16
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f040 8136 	bne.w	800445e <HAL_ADC_Init+0x39a>
 80041f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f040 8131 	bne.w	800445e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004206:	2b00      	cmp	r3, #0
 8004208:	f040 8129 	bne.w	800445e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004214:	f043 0202 	orr.w	r2, r3, #2
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004224:	d004      	beq.n	8004230 <HAL_ADC_Init+0x16c>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a5e      	ldr	r2, [pc, #376]	; (80043a4 <HAL_ADC_Init+0x2e0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d101      	bne.n	8004234 <HAL_ADC_Init+0x170>
 8004230:	4b5d      	ldr	r3, [pc, #372]	; (80043a8 <HAL_ADC_Init+0x2e4>)
 8004232:	e000      	b.n	8004236 <HAL_ADC_Init+0x172>
 8004234:	4b5d      	ldr	r3, [pc, #372]	; (80043ac <HAL_ADC_Init+0x2e8>)
 8004236:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004240:	d102      	bne.n	8004248 <HAL_ADC_Init+0x184>
 8004242:	4b58      	ldr	r3, [pc, #352]	; (80043a4 <HAL_ADC_Init+0x2e0>)
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	e01a      	b.n	800427e <HAL_ADC_Init+0x1ba>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a55      	ldr	r2, [pc, #340]	; (80043a4 <HAL_ADC_Init+0x2e0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d103      	bne.n	800425a <HAL_ADC_Init+0x196>
 8004252:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	e011      	b.n	800427e <HAL_ADC_Init+0x1ba>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a54      	ldr	r2, [pc, #336]	; (80043b0 <HAL_ADC_Init+0x2ec>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d102      	bne.n	800426a <HAL_ADC_Init+0x1a6>
 8004264:	4b53      	ldr	r3, [pc, #332]	; (80043b4 <HAL_ADC_Init+0x2f0>)
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	e009      	b.n	800427e <HAL_ADC_Init+0x1ba>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a51      	ldr	r2, [pc, #324]	; (80043b4 <HAL_ADC_Init+0x2f0>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d102      	bne.n	800427a <HAL_ADC_Init+0x1b6>
 8004274:	4b4e      	ldr	r3, [pc, #312]	; (80043b0 <HAL_ADC_Init+0x2ec>)
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	e001      	b.n	800427e <HAL_ADC_Init+0x1ba>
 800427a:	2300      	movs	r3, #0
 800427c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	2b01      	cmp	r3, #1
 800428a:	d108      	bne.n	800429e <HAL_ADC_Init+0x1da>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b01      	cmp	r3, #1
 8004298:	d101      	bne.n	800429e <HAL_ADC_Init+0x1da>
 800429a:	2301      	movs	r3, #1
 800429c:	e000      	b.n	80042a0 <HAL_ADC_Init+0x1dc>
 800429e:	2300      	movs	r3, #0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d11c      	bne.n	80042de <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80042a4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d010      	beq.n	80042cc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d107      	bne.n	80042c6 <HAL_ADC_Init+0x202>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d101      	bne.n	80042c6 <HAL_ADC_Init+0x202>
 80042c2:	2301      	movs	r3, #1
 80042c4:	e000      	b.n	80042c8 <HAL_ADC_Init+0x204>
 80042c6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d108      	bne.n	80042de <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80042cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	431a      	orrs	r2, r3
 80042da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042dc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	7e5b      	ldrb	r3, [r3, #25]
 80042e2:	035b      	lsls	r3, r3, #13
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042e8:	2a01      	cmp	r2, #1
 80042ea:	d002      	beq.n	80042f2 <HAL_ADC_Init+0x22e>
 80042ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80042f0:	e000      	b.n	80042f4 <HAL_ADC_Init+0x230>
 80042f2:	2200      	movs	r2, #0
 80042f4:	431a      	orrs	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	4313      	orrs	r3, r2
 8004302:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004304:	4313      	orrs	r3, r2
 8004306:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d11b      	bne.n	800434a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	7e5b      	ldrb	r3, [r3, #25]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d109      	bne.n	800432e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	3b01      	subs	r3, #1
 8004320:	045a      	lsls	r2, r3, #17
 8004322:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004324:	4313      	orrs	r3, r2
 8004326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800432a:	663b      	str	r3, [r7, #96]	; 0x60
 800432c:	e00d      	b.n	800434a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004336:	f043 0220 	orr.w	r2, r3, #32
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	f043 0201 	orr.w	r2, r3, #1
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434e:	2b01      	cmp	r3, #1
 8004350:	d03a      	beq.n	80043c8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <HAL_ADC_Init+0x2ec>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_ADC_Init+0x2a2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a14      	ldr	r2, [pc, #80]	; (80043b4 <HAL_ADC_Init+0x2f0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d128      	bne.n	80043b8 <HAL_ADC_Init+0x2f4>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800436e:	d012      	beq.n	8004396 <HAL_ADC_Init+0x2d2>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004378:	d00a      	beq.n	8004390 <HAL_ADC_Init+0x2cc>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8004382:	d002      	beq.n	800438a <HAL_ADC_Init+0x2c6>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	e018      	b.n	80043bc <HAL_ADC_Init+0x2f8>
 800438a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800438e:	e015      	b.n	80043bc <HAL_ADC_Init+0x2f8>
 8004390:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8004394:	e012      	b.n	80043bc <HAL_ADC_Init+0x2f8>
 8004396:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800439a:	e00f      	b.n	80043bc <HAL_ADC_Init+0x2f8>
 800439c:	20000054 	.word	0x20000054
 80043a0:	431bde83 	.word	0x431bde83
 80043a4:	50000100 	.word	0x50000100
 80043a8:	50000300 	.word	0x50000300
 80043ac:	50000700 	.word	0x50000700
 80043b0:	50000400 	.word	0x50000400
 80043b4:	50000500 	.word	0x50000500
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80043c0:	4313      	orrs	r3, r2
 80043c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043c4:	4313      	orrs	r3, r2
 80043c6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d114      	bne.n	8004400 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043e4:	f023 0302 	bic.w	r3, r3, #2
 80043e8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	7e1b      	ldrb	r3, [r3, #24]
 80043ee:	039a      	lsls	r2, r3, #14
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	4313      	orrs	r3, r2
 80043fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043fc:	4313      	orrs	r3, r2
 80043fe:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	4b1e      	ldr	r3, [pc, #120]	; (8004480 <HAL_ADC_Init+0x3bc>)
 8004408:	4013      	ands	r3, r2
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6812      	ldr	r2, [r2, #0]
 800440e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004410:	430b      	orrs	r3, r1
 8004412:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d10c      	bne.n	8004436 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004422:	f023 010f 	bic.w	r1, r3, #15
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	1e5a      	subs	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	631a      	str	r2, [r3, #48]	; 0x30
 8004434:	e007      	b.n	8004446 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 020f 	bic.w	r2, r2, #15
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	f023 0303 	bic.w	r3, r3, #3
 8004454:	f043 0201 	orr.w	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	641a      	str	r2, [r3, #64]	; 0x40
 800445c:	e00a      	b.n	8004474 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f023 0312 	bic.w	r3, r3, #18
 8004466:	f043 0210 	orr.w	r2, r3, #16
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800446e:	2301      	movs	r3, #1
 8004470:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8004474:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004478:	4618      	mov	r0, r3
 800447a:	3768      	adds	r7, #104	; 0x68
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	fff0c007 	.word	0xfff0c007

08004484 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	f040 8123 	bne.w	80046e6 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_ADC_Start_IT+0x2a>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e11e      	b.n	80046ec <HAL_ADC_Start_IT+0x268>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 ff52 	bl	8005360 <ADC_Enable>
 80044bc:	4603      	mov	r3, r0
 80044be:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f040 810a 	bne.w	80046dc <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044e4:	d004      	beq.n	80044f0 <HAL_ADC_Start_IT+0x6c>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a82      	ldr	r2, [pc, #520]	; (80046f4 <HAL_ADC_Start_IT+0x270>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d106      	bne.n	80044fe <HAL_ADC_Start_IT+0x7a>
 80044f0:	4b81      	ldr	r3, [pc, #516]	; (80046f8 <HAL_ADC_Start_IT+0x274>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 031f 	and.w	r3, r3, #31
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d010      	beq.n	800451e <HAL_ADC_Start_IT+0x9a>
 80044fc:	e005      	b.n	800450a <HAL_ADC_Start_IT+0x86>
 80044fe:	4b7f      	ldr	r3, [pc, #508]	; (80046fc <HAL_ADC_Start_IT+0x278>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 031f 	and.w	r3, r3, #31
 8004506:	2b00      	cmp	r3, #0
 8004508:	d009      	beq.n	800451e <HAL_ADC_Start_IT+0x9a>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004512:	d004      	beq.n	800451e <HAL_ADC_Start_IT+0x9a>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a79      	ldr	r2, [pc, #484]	; (8004700 <HAL_ADC_Start_IT+0x27c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d115      	bne.n	800454a <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d036      	beq.n	80045a6 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004540:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004548:	e02d      	b.n	80045a6 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800455e:	d004      	beq.n	800456a <HAL_ADC_Start_IT+0xe6>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a63      	ldr	r2, [pc, #396]	; (80046f4 <HAL_ADC_Start_IT+0x270>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d10a      	bne.n	8004580 <HAL_ADC_Start_IT+0xfc>
 800456a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	bf14      	ite	ne
 8004578:	2301      	movne	r3, #1
 800457a:	2300      	moveq	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	e008      	b.n	8004592 <HAL_ADC_Start_IT+0x10e>
 8004580:	4b5f      	ldr	r3, [pc, #380]	; (8004700 <HAL_ADC_Start_IT+0x27c>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004588:	2b00      	cmp	r3, #0
 800458a:	bf14      	ite	ne
 800458c:	2301      	movne	r3, #1
 800458e:	2300      	moveq	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d007      	beq.n	80045a6 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800459e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b2:	d106      	bne.n	80045c2 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f023 0206 	bic.w	r2, r3, #6
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	645a      	str	r2, [r3, #68]	; 0x44
 80045c0:	e002      	b.n	80045c8 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	221c      	movs	r2, #28
 80045d6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d110      	bne.n	8004602 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0204 	bic.w	r2, r2, #4
 80045ee:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f042 0208 	orr.w	r2, r2, #8
 80045fe:	605a      	str	r2, [r3, #4]
          break;
 8004600:	e008      	b.n	8004614 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 020c 	orr.w	r2, r2, #12
 8004610:	605a      	str	r2, [r3, #4]
          break;
 8004612:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004618:	2b01      	cmp	r3, #1
 800461a:	d107      	bne.n	800462c <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0210 	bic.w	r2, r2, #16
 800462a:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004634:	d004      	beq.n	8004640 <HAL_ADC_Start_IT+0x1bc>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a2e      	ldr	r2, [pc, #184]	; (80046f4 <HAL_ADC_Start_IT+0x270>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d106      	bne.n	800464e <HAL_ADC_Start_IT+0x1ca>
 8004640:	4b2d      	ldr	r3, [pc, #180]	; (80046f8 <HAL_ADC_Start_IT+0x274>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 031f 	and.w	r3, r3, #31
 8004648:	2b00      	cmp	r3, #0
 800464a:	d03e      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 800464c:	e005      	b.n	800465a <HAL_ADC_Start_IT+0x1d6>
 800464e:	4b2b      	ldr	r3, [pc, #172]	; (80046fc <HAL_ADC_Start_IT+0x278>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 031f 	and.w	r3, r3, #31
 8004656:	2b00      	cmp	r3, #0
 8004658:	d037      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004662:	d004      	beq.n	800466e <HAL_ADC_Start_IT+0x1ea>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a22      	ldr	r2, [pc, #136]	; (80046f4 <HAL_ADC_Start_IT+0x270>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d106      	bne.n	800467c <HAL_ADC_Start_IT+0x1f8>
 800466e:	4b22      	ldr	r3, [pc, #136]	; (80046f8 <HAL_ADC_Start_IT+0x274>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 031f 	and.w	r3, r3, #31
 8004676:	2b05      	cmp	r3, #5
 8004678:	d027      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 800467a:	e005      	b.n	8004688 <HAL_ADC_Start_IT+0x204>
 800467c:	4b1f      	ldr	r3, [pc, #124]	; (80046fc <HAL_ADC_Start_IT+0x278>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 031f 	and.w	r3, r3, #31
 8004684:	2b05      	cmp	r3, #5
 8004686:	d020      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004690:	d004      	beq.n	800469c <HAL_ADC_Start_IT+0x218>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a17      	ldr	r2, [pc, #92]	; (80046f4 <HAL_ADC_Start_IT+0x270>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d106      	bne.n	80046aa <HAL_ADC_Start_IT+0x226>
 800469c:	4b16      	ldr	r3, [pc, #88]	; (80046f8 <HAL_ADC_Start_IT+0x274>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 031f 	and.w	r3, r3, #31
 80046a4:	2b09      	cmp	r3, #9
 80046a6:	d010      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 80046a8:	e005      	b.n	80046b6 <HAL_ADC_Start_IT+0x232>
 80046aa:	4b14      	ldr	r3, [pc, #80]	; (80046fc <HAL_ADC_Start_IT+0x278>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	2b09      	cmp	r3, #9
 80046b4:	d009      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046be:	d004      	beq.n	80046ca <HAL_ADC_Start_IT+0x246>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a0e      	ldr	r2, [pc, #56]	; (8004700 <HAL_ADC_Start_IT+0x27c>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d10f      	bne.n	80046ea <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0204 	orr.w	r2, r2, #4
 80046d8:	609a      	str	r2, [r3, #8]
 80046da:	e006      	b.n	80046ea <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80046e4:	e001      	b.n	80046ea <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046e6:	2302      	movs	r3, #2
 80046e8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	50000100 	.word	0x50000100
 80046f8:	50000300 	.word	0x50000300
 80046fc:	50000700 	.word	0x50000700
 8004700:	50000400 	.word	0x50000400

08004704 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
	...

08004720 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800472c:	2300      	movs	r3, #0
 800472e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8004730:	2300      	movs	r3, #0
 8004732:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	2b04      	cmp	r3, #4
 8004740:	d106      	bne.n	8004750 <HAL_ADC_IRQHandler+0x30>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f003 0304 	and.w	r3, r3, #4
 800474c:	2b04      	cmp	r3, #4
 800474e:	d00f      	beq.n	8004770 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800475a:	2b08      	cmp	r3, #8
 800475c:	f040 80c0 	bne.w	80048e0 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	2b08      	cmp	r3, #8
 800476c:	f040 80b8 	bne.w	80048e0 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b00      	cmp	r3, #0
 800477a:	d105      	bne.n	8004788 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004780:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004790:	d004      	beq.n	800479c <HAL_ADC_IRQHandler+0x7c>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a95      	ldr	r2, [pc, #596]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d106      	bne.n	80047aa <HAL_ADC_IRQHandler+0x8a>
 800479c:	4b94      	ldr	r3, [pc, #592]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 031f 	and.w	r3, r3, #31
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d03e      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 80047a8:	e005      	b.n	80047b6 <HAL_ADC_IRQHandler+0x96>
 80047aa:	4b92      	ldr	r3, [pc, #584]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 031f 	and.w	r3, r3, #31
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d037      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047be:	d004      	beq.n	80047ca <HAL_ADC_IRQHandler+0xaa>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a89      	ldr	r2, [pc, #548]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d106      	bne.n	80047d8 <HAL_ADC_IRQHandler+0xb8>
 80047ca:	4b89      	ldr	r3, [pc, #548]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 031f 	and.w	r3, r3, #31
 80047d2:	2b05      	cmp	r3, #5
 80047d4:	d027      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 80047d6:	e005      	b.n	80047e4 <HAL_ADC_IRQHandler+0xc4>
 80047d8:	4b86      	ldr	r3, [pc, #536]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	2b05      	cmp	r3, #5
 80047e2:	d020      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047ec:	d004      	beq.n	80047f8 <HAL_ADC_IRQHandler+0xd8>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a7e      	ldr	r2, [pc, #504]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d106      	bne.n	8004806 <HAL_ADC_IRQHandler+0xe6>
 80047f8:	4b7d      	ldr	r3, [pc, #500]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f003 031f 	and.w	r3, r3, #31
 8004800:	2b09      	cmp	r3, #9
 8004802:	d010      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 8004804:	e005      	b.n	8004812 <HAL_ADC_IRQHandler+0xf2>
 8004806:	4b7b      	ldr	r3, [pc, #492]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	2b09      	cmp	r3, #9
 8004810:	d009      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800481a:	d004      	beq.n	8004826 <HAL_ADC_IRQHandler+0x106>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a75      	ldr	r2, [pc, #468]	; (80049f8 <HAL_ADC_IRQHandler+0x2d8>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d104      	bne.n	8004830 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	613b      	str	r3, [r7, #16]
 800482e:	e00f      	b.n	8004850 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004838:	d004      	beq.n	8004844 <HAL_ADC_IRQHandler+0x124>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a6b      	ldr	r2, [pc, #428]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d102      	bne.n	800484a <HAL_ADC_IRQHandler+0x12a>
 8004844:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004848:	e000      	b.n	800484c <HAL_ADC_IRQHandler+0x12c>
 800484a:	4b6b      	ldr	r3, [pc, #428]	; (80049f8 <HAL_ADC_IRQHandler+0x2d8>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800485a:	2b00      	cmp	r3, #0
 800485c:	d139      	bne.n	80048d2 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004864:	2b00      	cmp	r3, #0
 8004866:	d134      	bne.n	80048d2 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	2b08      	cmp	r3, #8
 8004874:	d12d      	bne.n	80048d2 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	d11a      	bne.n	80048ba <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 020c 	bic.w	r2, r2, #12
 8004892:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d112      	bne.n	80048d2 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b0:	f043 0201 	orr.w	r2, r3, #1
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	641a      	str	r2, [r3, #64]	; 0x40
 80048b8:	e00b      	b.n	80048d2 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048be:	f043 0210 	orr.w	r2, r3, #16
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ca:	f043 0201 	orr.w	r2, r3, #1
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff fbd8 	bl	8004088 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	220c      	movs	r2, #12
 80048de:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b20      	cmp	r3, #32
 80048ec:	d106      	bne.n	80048fc <HAL_ADC_IRQHandler+0x1dc>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d00f      	beq.n	800491c <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8004906:	2b40      	cmp	r3, #64	; 0x40
 8004908:	f040 813c 	bne.w	8004b84 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004916:	2b40      	cmp	r3, #64	; 0x40
 8004918:	f040 8134 	bne.w	8004b84 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004930:	d004      	beq.n	800493c <HAL_ADC_IRQHandler+0x21c>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2d      	ldr	r2, [pc, #180]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d106      	bne.n	800494a <HAL_ADC_IRQHandler+0x22a>
 800493c:	4b2c      	ldr	r3, [pc, #176]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f003 031f 	and.w	r3, r3, #31
 8004944:	2b00      	cmp	r3, #0
 8004946:	d03e      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 8004948:	e005      	b.n	8004956 <HAL_ADC_IRQHandler+0x236>
 800494a:	4b2a      	ldr	r3, [pc, #168]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 031f 	and.w	r3, r3, #31
 8004952:	2b00      	cmp	r3, #0
 8004954:	d037      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800495e:	d004      	beq.n	800496a <HAL_ADC_IRQHandler+0x24a>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a21      	ldr	r2, [pc, #132]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d106      	bne.n	8004978 <HAL_ADC_IRQHandler+0x258>
 800496a:	4b21      	ldr	r3, [pc, #132]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 031f 	and.w	r3, r3, #31
 8004972:	2b05      	cmp	r3, #5
 8004974:	d027      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 8004976:	e005      	b.n	8004984 <HAL_ADC_IRQHandler+0x264>
 8004978:	4b1e      	ldr	r3, [pc, #120]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	2b05      	cmp	r3, #5
 8004982:	d020      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800498c:	d004      	beq.n	8004998 <HAL_ADC_IRQHandler+0x278>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a16      	ldr	r2, [pc, #88]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d106      	bne.n	80049a6 <HAL_ADC_IRQHandler+0x286>
 8004998:	4b15      	ldr	r3, [pc, #84]	; (80049f0 <HAL_ADC_IRQHandler+0x2d0>)
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	2b09      	cmp	r3, #9
 80049a2:	d010      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 80049a4:	e005      	b.n	80049b2 <HAL_ADC_IRQHandler+0x292>
 80049a6:	4b13      	ldr	r3, [pc, #76]	; (80049f4 <HAL_ADC_IRQHandler+0x2d4>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 031f 	and.w	r3, r3, #31
 80049ae:	2b09      	cmp	r3, #9
 80049b0:	d009      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049ba:	d004      	beq.n	80049c6 <HAL_ADC_IRQHandler+0x2a6>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a0d      	ldr	r2, [pc, #52]	; (80049f8 <HAL_ADC_IRQHandler+0x2d8>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d104      	bne.n	80049d0 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	e018      	b.n	8004a02 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049d8:	d004      	beq.n	80049e4 <HAL_ADC_IRQHandler+0x2c4>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a03      	ldr	r2, [pc, #12]	; (80049ec <HAL_ADC_IRQHandler+0x2cc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d10b      	bne.n	80049fc <HAL_ADC_IRQHandler+0x2dc>
 80049e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80049e8:	e009      	b.n	80049fe <HAL_ADC_IRQHandler+0x2de>
 80049ea:	bf00      	nop
 80049ec:	50000100 	.word	0x50000100
 80049f0:	50000300 	.word	0x50000300
 80049f4:	50000700 	.word	0x50000700
 80049f8:	50000400 	.word	0x50000400
 80049fc:	4b9d      	ldr	r3, [pc, #628]	; (8004c74 <HAL_ADC_IRQHandler+0x554>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f040 80b2 	bne.w	8004b76 <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00d      	beq.n	8004a38 <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f040 80a5 	bne.w	8004b76 <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f040 809f 	bne.w	8004b76 <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a42:	2b40      	cmp	r3, #64	; 0x40
 8004a44:	f040 8097 	bne.w	8004b76 <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a50:	d004      	beq.n	8004a5c <HAL_ADC_IRQHandler+0x33c>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a88      	ldr	r2, [pc, #544]	; (8004c78 <HAL_ADC_IRQHandler+0x558>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d106      	bne.n	8004a6a <HAL_ADC_IRQHandler+0x34a>
 8004a5c:	4b87      	ldr	r3, [pc, #540]	; (8004c7c <HAL_ADC_IRQHandler+0x55c>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d03e      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004a68:	e005      	b.n	8004a76 <HAL_ADC_IRQHandler+0x356>
 8004a6a:	4b85      	ldr	r3, [pc, #532]	; (8004c80 <HAL_ADC_IRQHandler+0x560>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 031f 	and.w	r3, r3, #31
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d037      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a7e:	d004      	beq.n	8004a8a <HAL_ADC_IRQHandler+0x36a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a7c      	ldr	r2, [pc, #496]	; (8004c78 <HAL_ADC_IRQHandler+0x558>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d106      	bne.n	8004a98 <HAL_ADC_IRQHandler+0x378>
 8004a8a:	4b7c      	ldr	r3, [pc, #496]	; (8004c7c <HAL_ADC_IRQHandler+0x55c>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 031f 	and.w	r3, r3, #31
 8004a92:	2b06      	cmp	r3, #6
 8004a94:	d027      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004a96:	e005      	b.n	8004aa4 <HAL_ADC_IRQHandler+0x384>
 8004a98:	4b79      	ldr	r3, [pc, #484]	; (8004c80 <HAL_ADC_IRQHandler+0x560>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 031f 	and.w	r3, r3, #31
 8004aa0:	2b06      	cmp	r3, #6
 8004aa2:	d020      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004aac:	d004      	beq.n	8004ab8 <HAL_ADC_IRQHandler+0x398>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a71      	ldr	r2, [pc, #452]	; (8004c78 <HAL_ADC_IRQHandler+0x558>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d106      	bne.n	8004ac6 <HAL_ADC_IRQHandler+0x3a6>
 8004ab8:	4b70      	ldr	r3, [pc, #448]	; (8004c7c <HAL_ADC_IRQHandler+0x55c>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 031f 	and.w	r3, r3, #31
 8004ac0:	2b07      	cmp	r3, #7
 8004ac2:	d010      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004ac4:	e005      	b.n	8004ad2 <HAL_ADC_IRQHandler+0x3b2>
 8004ac6:	4b6e      	ldr	r3, [pc, #440]	; (8004c80 <HAL_ADC_IRQHandler+0x560>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 031f 	and.w	r3, r3, #31
 8004ace:	2b07      	cmp	r3, #7
 8004ad0:	d009      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ada:	d004      	beq.n	8004ae6 <HAL_ADC_IRQHandler+0x3c6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a64      	ldr	r2, [pc, #400]	; (8004c74 <HAL_ADC_IRQHandler+0x554>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d104      	bne.n	8004af0 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	e00f      	b.n	8004b10 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004af8:	d004      	beq.n	8004b04 <HAL_ADC_IRQHandler+0x3e4>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a5e      	ldr	r2, [pc, #376]	; (8004c78 <HAL_ADC_IRQHandler+0x558>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d102      	bne.n	8004b0a <HAL_ADC_IRQHandler+0x3ea>
 8004b04:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004b08:	e000      	b.n	8004b0c <HAL_ADC_IRQHandler+0x3ec>
 8004b0a:	4b5a      	ldr	r3, [pc, #360]	; (8004c74 <HAL_ADC_IRQHandler+0x554>)
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d12d      	bne.n	8004b76 <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 0308 	and.w	r3, r3, #8
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d11a      	bne.n	8004b5e <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b36:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d112      	bne.n	8004b76 <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	f043 0201 	orr.w	r2, r3, #1
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	641a      	str	r2, [r3, #64]	; 0x40
 8004b5c:	e00b      	b.n	8004b76 <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	f043 0210 	orr.w	r2, r3, #16
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b6e:	f043 0201 	orr.w	r2, r3, #1
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f8de 	bl	8004d38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2260      	movs	r2, #96	; 0x60
 8004b82:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b8e:	2b80      	cmp	r3, #128	; 0x80
 8004b90:	d113      	bne.n	8004bba <HAL_ADC_IRQHandler+0x49a>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9c:	2b80      	cmp	r3, #128	; 0x80
 8004b9e:	d10c      	bne.n	8004bba <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff fa75 	bl	800409c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2280      	movs	r2, #128	; 0x80
 8004bb8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bc8:	d115      	bne.n	8004bf6 <HAL_ADC_IRQHandler+0x4d6>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bd8:	d10d      	bne.n	8004bf6 <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bde:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f8ba 	bl	8004d60 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004bf4:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c04:	d115      	bne.n	8004c32 <HAL_ADC_IRQHandler+0x512>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c14:	d10d      	bne.n	8004c32 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f8a6 	bl	8004d74 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c30:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0310 	and.w	r3, r3, #16
 8004c3c:	2b10      	cmp	r3, #16
 8004c3e:	d151      	bne.n	8004ce4 <HAL_ADC_IRQHandler+0x5c4>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f003 0310 	and.w	r3, r3, #16
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d14a      	bne.n	8004ce4 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d102      	bne.n	8004c5c <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8004c56:	2301      	movs	r3, #1
 8004c58:	617b      	str	r3, [r7, #20]
 8004c5a:	e02d      	b.n	8004cb8 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c64:	d004      	beq.n	8004c70 <HAL_ADC_IRQHandler+0x550>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a03      	ldr	r2, [pc, #12]	; (8004c78 <HAL_ADC_IRQHandler+0x558>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d109      	bne.n	8004c84 <HAL_ADC_IRQHandler+0x564>
 8004c70:	4b02      	ldr	r3, [pc, #8]	; (8004c7c <HAL_ADC_IRQHandler+0x55c>)
 8004c72:	e008      	b.n	8004c86 <HAL_ADC_IRQHandler+0x566>
 8004c74:	50000400 	.word	0x50000400
 8004c78:	50000100 	.word	0x50000100
 8004c7c:	50000300 	.word	0x50000300
 8004c80:	50000700 	.word	0x50000700
 8004c84:	4b2b      	ldr	r3, [pc, #172]	; (8004d34 <HAL_ADC_IRQHandler+0x614>)
 8004c86:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 031f 	and.w	r3, r3, #31
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d109      	bne.n	8004ca8 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d10a      	bne.n	8004cb8 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	e007      	b.n	8004cb8 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d10e      	bne.n	8004cdc <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cce:	f043 0202 	orr.w	r2, r3, #2
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f7ff f9ea 	bl	80040b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2210      	movs	r2, #16
 8004ce2:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cf2:	d11b      	bne.n	8004d2c <HAL_ADC_IRQHandler+0x60c>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d02:	d113      	bne.n	8004d2c <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d08:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	f043 0208 	orr.w	r2, r3, #8
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d24:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f810 	bl	8004d4c <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8004d2c:	bf00      	nop
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	50000700 	.word	0x50000700

08004d38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b09b      	sub	sp, #108	; 0x6c
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d101      	bne.n	8004daa <HAL_ADC_ConfigChannel+0x22>
 8004da6:	2302      	movs	r3, #2
 8004da8:	e2cb      	b.n	8005342 <HAL_ADC_ConfigChannel+0x5ba>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f040 82af 	bne.w	8005320 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d81c      	bhi.n	8004e04 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	4413      	add	r3, r2
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	461a      	mov	r2, r3
 8004dde:	231f      	movs	r3, #31
 8004de0:	4093      	lsls	r3, r2
 8004de2:	43db      	mvns	r3, r3
 8004de4:	4019      	ands	r1, r3
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	4613      	mov	r3, r2
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	4413      	add	r3, r2
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	fa00 f203 	lsl.w	r2, r0, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	631a      	str	r2, [r3, #48]	; 0x30
 8004e02:	e063      	b.n	8004ecc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b09      	cmp	r3, #9
 8004e0a:	d81e      	bhi.n	8004e4a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	4613      	mov	r3, r2
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	3b1e      	subs	r3, #30
 8004e20:	221f      	movs	r2, #31
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	43db      	mvns	r3, r3
 8004e28:	4019      	ands	r1, r3
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	6818      	ldr	r0, [r3, #0]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	4613      	mov	r3, r2
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	4413      	add	r3, r2
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	3b1e      	subs	r3, #30
 8004e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	635a      	str	r2, [r3, #52]	; 0x34
 8004e48:	e040      	b.n	8004ecc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b0e      	cmp	r3, #14
 8004e50:	d81e      	bhi.n	8004e90 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685a      	ldr	r2, [r3, #4]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	4413      	add	r3, r2
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	3b3c      	subs	r3, #60	; 0x3c
 8004e66:	221f      	movs	r2, #31
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	4019      	ands	r1, r3
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	6818      	ldr	r0, [r3, #0]
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	4413      	add	r3, r2
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	3b3c      	subs	r3, #60	; 0x3c
 8004e82:	fa00 f203 	lsl.w	r2, r0, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	639a      	str	r2, [r3, #56]	; 0x38
 8004e8e:	e01d      	b.n	8004ecc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	4413      	add	r3, r2
 8004ea0:	005b      	lsls	r3, r3, #1
 8004ea2:	3b5a      	subs	r3, #90	; 0x5a
 8004ea4:	221f      	movs	r2, #31
 8004ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	4019      	ands	r1, r3
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	005b      	lsls	r3, r3, #1
 8004eba:	4413      	add	r3, r2
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	3b5a      	subs	r3, #90	; 0x5a
 8004ec0:	fa00 f203 	lsl.w	r2, r0, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 030c 	and.w	r3, r3, #12
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f040 80e5 	bne.w	80050a6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b09      	cmp	r3, #9
 8004ee2:	d91c      	bls.n	8004f1e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6999      	ldr	r1, [r3, #24]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	005b      	lsls	r3, r3, #1
 8004ef2:	4413      	add	r3, r2
 8004ef4:	3b1e      	subs	r3, #30
 8004ef6:	2207      	movs	r2, #7
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	43db      	mvns	r3, r3
 8004efe:	4019      	ands	r1, r3
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	6898      	ldr	r0, [r3, #8]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	4413      	add	r3, r2
 8004f0e:	3b1e      	subs	r3, #30
 8004f10:	fa00 f203 	lsl.w	r2, r0, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	619a      	str	r2, [r3, #24]
 8004f1c:	e019      	b.n	8004f52 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6959      	ldr	r1, [r3, #20]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	4413      	add	r3, r2
 8004f2e:	2207      	movs	r2, #7
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	43db      	mvns	r3, r3
 8004f36:	4019      	ands	r1, r3
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	6898      	ldr	r0, [r3, #8]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	005b      	lsls	r3, r3, #1
 8004f44:	4413      	add	r3, r2
 8004f46:	fa00 f203 	lsl.w	r2, r0, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	695a      	ldr	r2, [r3, #20]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	08db      	lsrs	r3, r3, #3
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d84f      	bhi.n	8005014 <HAL_ADC_ConfigChannel+0x28c>
 8004f74:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <HAL_ADC_ConfigChannel+0x1f4>)
 8004f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7a:	bf00      	nop
 8004f7c:	08004f8d 	.word	0x08004f8d
 8004f80:	08004faf 	.word	0x08004faf
 8004f84:	08004fd1 	.word	0x08004fd1
 8004f88:	08004ff3 	.word	0x08004ff3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004f92:	4b9f      	ldr	r3, [pc, #636]	; (8005210 <HAL_ADC_ConfigChannel+0x488>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	0691      	lsls	r1, r2, #26
 8004f9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004faa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004fac:	e07e      	b.n	80050ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004fb4:	4b96      	ldr	r3, [pc, #600]	; (8005210 <HAL_ADC_ConfigChannel+0x488>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	0691      	lsls	r1, r2, #26
 8004fbe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004fcc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004fce:	e06d      	b.n	80050ac <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004fd6:	4b8e      	ldr	r3, [pc, #568]	; (8005210 <HAL_ADC_ConfigChannel+0x488>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	6812      	ldr	r2, [r2, #0]
 8004fde:	0691      	lsls	r1, r2, #26
 8004fe0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004fee:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004ff0:	e05c      	b.n	80050ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004ff8:	4b85      	ldr	r3, [pc, #532]	; (8005210 <HAL_ADC_ConfigChannel+0x488>)
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	6812      	ldr	r2, [r2, #0]
 8005000:	0691      	lsls	r1, r2, #26
 8005002:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005004:	430a      	orrs	r2, r1
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005010:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005012:	e04b      	b.n	80050ac <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	069b      	lsls	r3, r3, #26
 8005024:	429a      	cmp	r2, r3
 8005026:	d107      	bne.n	8005038 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005036:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800503e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	069b      	lsls	r3, r3, #26
 8005048:	429a      	cmp	r2, r3
 800504a:	d107      	bne.n	800505c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800505a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005062:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	069b      	lsls	r3, r3, #26
 800506c:	429a      	cmp	r2, r3
 800506e:	d107      	bne.n	8005080 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800507e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005086:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	069b      	lsls	r3, r3, #26
 8005090:	429a      	cmp	r2, r3
 8005092:	d10a      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80050a2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80050a4:	e001      	b.n	80050aa <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80050a6:	bf00      	nop
 80050a8:	e000      	b.n	80050ac <HAL_ADC_ConfigChannel+0x324>
      break;
 80050aa:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 0303 	and.w	r3, r3, #3
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d108      	bne.n	80050cc <HAL_ADC_ConfigChannel+0x344>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d101      	bne.n	80050cc <HAL_ADC_ConfigChannel+0x344>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e000      	b.n	80050ce <HAL_ADC_ConfigChannel+0x346>
 80050cc:	2300      	movs	r3, #0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f040 8131 	bne.w	8005336 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d00f      	beq.n	80050fc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2201      	movs	r2, #1
 80050ea:	fa02 f303 	lsl.w	r3, r2, r3
 80050ee:	43da      	mvns	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	400a      	ands	r2, r1
 80050f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80050fa:	e049      	b.n	8005190 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2201      	movs	r2, #1
 800510a:	409a      	lsls	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2b09      	cmp	r3, #9
 800511c:	d91c      	bls.n	8005158 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6999      	ldr	r1, [r3, #24]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	4413      	add	r3, r2
 800512e:	3b1b      	subs	r3, #27
 8005130:	2207      	movs	r2, #7
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	43db      	mvns	r3, r3
 8005138:	4019      	ands	r1, r3
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6898      	ldr	r0, [r3, #8]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	4613      	mov	r3, r2
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	4413      	add	r3, r2
 8005148:	3b1b      	subs	r3, #27
 800514a:	fa00 f203 	lsl.w	r2, r0, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	619a      	str	r2, [r3, #24]
 8005156:	e01b      	b.n	8005190 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6959      	ldr	r1, [r3, #20]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	4613      	mov	r3, r2
 8005166:	005b      	lsls	r3, r3, #1
 8005168:	4413      	add	r3, r2
 800516a:	2207      	movs	r2, #7
 800516c:	fa02 f303 	lsl.w	r3, r2, r3
 8005170:	43db      	mvns	r3, r3
 8005172:	4019      	ands	r1, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	6898      	ldr	r0, [r3, #8]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	4613      	mov	r3, r2
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	4413      	add	r3, r2
 8005184:	fa00 f203 	lsl.w	r2, r0, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005198:	d004      	beq.n	80051a4 <HAL_ADC_ConfigChannel+0x41c>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a1d      	ldr	r2, [pc, #116]	; (8005214 <HAL_ADC_ConfigChannel+0x48c>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d101      	bne.n	80051a8 <HAL_ADC_ConfigChannel+0x420>
 80051a4:	4b1c      	ldr	r3, [pc, #112]	; (8005218 <HAL_ADC_ConfigChannel+0x490>)
 80051a6:	e000      	b.n	80051aa <HAL_ADC_ConfigChannel+0x422>
 80051a8:	4b1c      	ldr	r3, [pc, #112]	; (800521c <HAL_ADC_ConfigChannel+0x494>)
 80051aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d105      	bne.n	80051c0 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80051b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d015      	beq.n	80051ec <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80051c4:	2b11      	cmp	r3, #17
 80051c6:	d105      	bne.n	80051d4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80051c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00b      	beq.n	80051ec <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80051d8:	2b12      	cmp	r3, #18
 80051da:	f040 80ac 	bne.w	8005336 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80051de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 80a5 	bne.w	8005336 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051f4:	d102      	bne.n	80051fc <HAL_ADC_ConfigChannel+0x474>
 80051f6:	4b07      	ldr	r3, [pc, #28]	; (8005214 <HAL_ADC_ConfigChannel+0x48c>)
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e023      	b.n	8005244 <HAL_ADC_ConfigChannel+0x4bc>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a04      	ldr	r2, [pc, #16]	; (8005214 <HAL_ADC_ConfigChannel+0x48c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d10c      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x498>
 8005206:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800520a:	60fb      	str	r3, [r7, #12]
 800520c:	e01a      	b.n	8005244 <HAL_ADC_ConfigChannel+0x4bc>
 800520e:	bf00      	nop
 8005210:	83fff000 	.word	0x83fff000
 8005214:	50000100 	.word	0x50000100
 8005218:	50000300 	.word	0x50000300
 800521c:	50000700 	.word	0x50000700
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a4a      	ldr	r2, [pc, #296]	; (8005350 <HAL_ADC_ConfigChannel+0x5c8>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d102      	bne.n	8005230 <HAL_ADC_ConfigChannel+0x4a8>
 800522a:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_ADC_ConfigChannel+0x5cc>)
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	e009      	b.n	8005244 <HAL_ADC_ConfigChannel+0x4bc>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a47      	ldr	r2, [pc, #284]	; (8005354 <HAL_ADC_ConfigChannel+0x5cc>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d102      	bne.n	8005240 <HAL_ADC_ConfigChannel+0x4b8>
 800523a:	4b45      	ldr	r3, [pc, #276]	; (8005350 <HAL_ADC_ConfigChannel+0x5c8>)
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	e001      	b.n	8005244 <HAL_ADC_ConfigChannel+0x4bc>
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0303 	and.w	r3, r3, #3
 800524e:	2b01      	cmp	r3, #1
 8005250:	d108      	bne.n	8005264 <HAL_ADC_ConfigChannel+0x4dc>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_ADC_ConfigChannel+0x4dc>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_ADC_ConfigChannel+0x4de>
 8005264:	2300      	movs	r3, #0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d150      	bne.n	800530c <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800526a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800526c:	2b00      	cmp	r3, #0
 800526e:	d010      	beq.n	8005292 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	2b01      	cmp	r3, #1
 800527a:	d107      	bne.n	800528c <HAL_ADC_ConfigChannel+0x504>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b01      	cmp	r3, #1
 8005286:	d101      	bne.n	800528c <HAL_ADC_ConfigChannel+0x504>
 8005288:	2301      	movs	r3, #1
 800528a:	e000      	b.n	800528e <HAL_ADC_ConfigChannel+0x506>
 800528c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800528e:	2b00      	cmp	r3, #0
 8005290:	d13c      	bne.n	800530c <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b10      	cmp	r3, #16
 8005298:	d11d      	bne.n	80052d6 <HAL_ADC_ConfigChannel+0x54e>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052a2:	d118      	bne.n	80052d6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80052a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80052ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80052b0:	4b29      	ldr	r3, [pc, #164]	; (8005358 <HAL_ADC_ConfigChannel+0x5d0>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a29      	ldr	r2, [pc, #164]	; (800535c <HAL_ADC_ConfigChannel+0x5d4>)
 80052b6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ba:	0c9a      	lsrs	r2, r3, #18
 80052bc:	4613      	mov	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80052c6:	e002      	b.n	80052ce <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1f9      	bne.n	80052c8 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80052d4:	e02e      	b.n	8005334 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b11      	cmp	r3, #17
 80052dc:	d10b      	bne.n	80052f6 <HAL_ADC_ConfigChannel+0x56e>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052e6:	d106      	bne.n	80052f6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80052e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80052f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052f2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80052f4:	e01e      	b.n	8005334 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b12      	cmp	r3, #18
 80052fc:	d11a      	bne.n	8005334 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80052fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005308:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800530a:	e013      	b.n	8005334 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005310:	f043 0220 	orr.w	r2, r3, #32
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800531e:	e00a      	b.n	8005336 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8005332:	e000      	b.n	8005336 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005334:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800533e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005342:	4618      	mov	r0, r3
 8005344:	376c      	adds	r7, #108	; 0x6c
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	50000400 	.word	0x50000400
 8005354:	50000500 	.word	0x50000500
 8005358:	20000054 	.word	0x20000054
 800535c:	431bde83 	.word	0x431bde83

08005360 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	2b01      	cmp	r3, #1
 8005378:	d108      	bne.n	800538c <ADC_Enable+0x2c>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <ADC_Enable+0x2c>
 8005388:	2301      	movs	r3, #1
 800538a:	e000      	b.n	800538e <ADC_Enable+0x2e>
 800538c:	2300      	movs	r3, #0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d143      	bne.n	800541a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	4b22      	ldr	r3, [pc, #136]	; (8005424 <ADC_Enable+0xc4>)
 800539a:	4013      	ands	r3, r2
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00d      	beq.n	80053bc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	f043 0210 	orr.w	r2, r3, #16
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b0:	f043 0201 	orr.w	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e02f      	b.n	800541c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80053cc:	f7fe fe2c 	bl	8004028 <HAL_GetTick>
 80053d0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80053d2:	e01b      	b.n	800540c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80053d4:	f7fe fe28 	bl	8004028 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d914      	bls.n	800540c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d00d      	beq.n	800540c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f4:	f043 0210 	orr.w	r2, r3, #16
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005400:	f043 0201 	orr.w	r2, r3, #1
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e007      	b.n	800541c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b01      	cmp	r3, #1
 8005418:	d1dc      	bne.n	80053d4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	8000003f 	.word	0x8000003f

08005428 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	2b01      	cmp	r3, #1
 8005440:	d108      	bne.n	8005454 <ADC_Disable+0x2c>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <ADC_Disable+0x2c>
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <ADC_Disable+0x2e>
 8005454:	2300      	movs	r3, #0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d047      	beq.n	80054ea <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f003 030d 	and.w	r3, r3, #13
 8005464:	2b01      	cmp	r3, #1
 8005466:	d10f      	bne.n	8005488 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f042 0202 	orr.w	r2, r2, #2
 8005476:	609a      	str	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2203      	movs	r2, #3
 800547e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005480:	f7fe fdd2 	bl	8004028 <HAL_GetTick>
 8005484:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005486:	e029      	b.n	80054dc <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	f043 0210 	orr.w	r2, r3, #16
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005498:	f043 0201 	orr.w	r2, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e023      	b.n	80054ec <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80054a4:	f7fe fdc0 	bl	8004028 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d914      	bls.n	80054dc <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d10d      	bne.n	80054dc <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c4:	f043 0210 	orr.w	r2, r3, #16
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d0:	f043 0201 	orr.w	r2, r3, #1
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e007      	b.n	80054ec <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d0dc      	beq.n	80054a4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f003 0307 	and.w	r3, r3, #7
 8005502:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005504:	4b0c      	ldr	r3, [pc, #48]	; (8005538 <__NVIC_SetPriorityGrouping+0x44>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005510:	4013      	ands	r3, r2
 8005512:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800551c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005526:	4a04      	ldr	r2, [pc, #16]	; (8005538 <__NVIC_SetPriorityGrouping+0x44>)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	60d3      	str	r3, [r2, #12]
}
 800552c:	bf00      	nop
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	e000ed00 	.word	0xe000ed00

0800553c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005540:	4b04      	ldr	r3, [pc, #16]	; (8005554 <__NVIC_GetPriorityGrouping+0x18>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	0a1b      	lsrs	r3, r3, #8
 8005546:	f003 0307 	and.w	r3, r3, #7
}
 800554a:	4618      	mov	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	e000ed00 	.word	0xe000ed00

08005558 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	4603      	mov	r3, r0
 8005560:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005566:	2b00      	cmp	r3, #0
 8005568:	db0b      	blt.n	8005582 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800556a:	79fb      	ldrb	r3, [r7, #7]
 800556c:	f003 021f 	and.w	r2, r3, #31
 8005570:	4907      	ldr	r1, [pc, #28]	; (8005590 <__NVIC_EnableIRQ+0x38>)
 8005572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	2001      	movs	r0, #1
 800557a:	fa00 f202 	lsl.w	r2, r0, r2
 800557e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	e000e100 	.word	0xe000e100

08005594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	4603      	mov	r3, r0
 800559c:	6039      	str	r1, [r7, #0]
 800559e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	db0a      	blt.n	80055be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	490c      	ldr	r1, [pc, #48]	; (80055e0 <__NVIC_SetPriority+0x4c>)
 80055ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055b2:	0112      	lsls	r2, r2, #4
 80055b4:	b2d2      	uxtb	r2, r2
 80055b6:	440b      	add	r3, r1
 80055b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055bc:	e00a      	b.n	80055d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	4908      	ldr	r1, [pc, #32]	; (80055e4 <__NVIC_SetPriority+0x50>)
 80055c4:	79fb      	ldrb	r3, [r7, #7]
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	3b04      	subs	r3, #4
 80055cc:	0112      	lsls	r2, r2, #4
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	440b      	add	r3, r1
 80055d2:	761a      	strb	r2, [r3, #24]
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr
 80055e0:	e000e100 	.word	0xe000e100
 80055e4:	e000ed00 	.word	0xe000ed00

080055e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b089      	sub	sp, #36	; 0x24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	f1c3 0307 	rsb	r3, r3, #7
 8005602:	2b04      	cmp	r3, #4
 8005604:	bf28      	it	cs
 8005606:	2304      	movcs	r3, #4
 8005608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	3304      	adds	r3, #4
 800560e:	2b06      	cmp	r3, #6
 8005610:	d902      	bls.n	8005618 <NVIC_EncodePriority+0x30>
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	3b03      	subs	r3, #3
 8005616:	e000      	b.n	800561a <NVIC_EncodePriority+0x32>
 8005618:	2300      	movs	r3, #0
 800561a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800561c:	f04f 32ff 	mov.w	r2, #4294967295
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	fa02 f303 	lsl.w	r3, r2, r3
 8005626:	43da      	mvns	r2, r3
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	401a      	ands	r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005630:	f04f 31ff 	mov.w	r1, #4294967295
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	fa01 f303 	lsl.w	r3, r1, r3
 800563a:	43d9      	mvns	r1, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005640:	4313      	orrs	r3, r2
         );
}
 8005642:	4618      	mov	r0, r3
 8005644:	3724      	adds	r7, #36	; 0x24
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
	...

08005650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3b01      	subs	r3, #1
 800565c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005660:	d301      	bcc.n	8005666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005662:	2301      	movs	r3, #1
 8005664:	e00f      	b.n	8005686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005666:	4a0a      	ldr	r2, [pc, #40]	; (8005690 <SysTick_Config+0x40>)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	3b01      	subs	r3, #1
 800566c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800566e:	210f      	movs	r1, #15
 8005670:	f04f 30ff 	mov.w	r0, #4294967295
 8005674:	f7ff ff8e 	bl	8005594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <SysTick_Config+0x40>)
 800567a:	2200      	movs	r2, #0
 800567c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800567e:	4b04      	ldr	r3, [pc, #16]	; (8005690 <SysTick_Config+0x40>)
 8005680:	2207      	movs	r2, #7
 8005682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	e000e010 	.word	0xe000e010

08005694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff ff29 	bl	80054f4 <__NVIC_SetPriorityGrouping>
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b086      	sub	sp, #24
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	4603      	mov	r3, r0
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	607a      	str	r2, [r7, #4]
 80056b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056bc:	f7ff ff3e 	bl	800553c <__NVIC_GetPriorityGrouping>
 80056c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68b9      	ldr	r1, [r7, #8]
 80056c6:	6978      	ldr	r0, [r7, #20]
 80056c8:	f7ff ff8e 	bl	80055e8 <NVIC_EncodePriority>
 80056cc:	4602      	mov	r2, r0
 80056ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056d2:	4611      	mov	r1, r2
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff ff5d 	bl	8005594 <__NVIC_SetPriority>
}
 80056da:	bf00      	nop
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b082      	sub	sp, #8
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	4603      	mov	r3, r0
 80056ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff ff31 	bl	8005558 <__NVIC_EnableIRQ>
}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b082      	sub	sp, #8
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7ff ffa2 	bl	8005650 <SysTick_Config>
 800570c:	4603      	mov	r3, r0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005716:	b480      	push	{r7}
 8005718:	b083      	sub	sp, #12
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005724:	2b02      	cmp	r3, #2
 8005726:	d008      	beq.n	800573a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2204      	movs	r2, #4
 800572c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e020      	b.n	800577c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 020e 	bic.w	r2, r2, #14
 8005748:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 0201 	bic.w	r2, r2, #1
 8005758:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005762:	2101      	movs	r1, #1
 8005764:	fa01 f202 	lsl.w	r2, r1, r2
 8005768:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005790:	2300      	movs	r3, #0
 8005792:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800579a:	2b02      	cmp	r3, #2
 800579c:	d005      	beq.n	80057aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2204      	movs	r2, #4
 80057a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]
 80057a8:	e027      	b.n	80057fa <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f022 020e 	bic.w	r2, r2, #14
 80057b8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 0201 	bic.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d2:	2101      	movs	r1, #1
 80057d4:	fa01 f202 	lsl.w	r2, r1, r2
 80057d8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	4798      	blx	r3
    } 
  }
  return status;
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005812:	e154      	b.n	8005abe <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	2101      	movs	r1, #1
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	fa01 f303 	lsl.w	r3, r1, r3
 8005820:	4013      	ands	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 8146 	beq.w	8005ab8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 0303 	and.w	r3, r3, #3
 8005834:	2b01      	cmp	r3, #1
 8005836:	d005      	beq.n	8005844 <HAL_GPIO_Init+0x40>
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f003 0303 	and.w	r3, r3, #3
 8005840:	2b02      	cmp	r3, #2
 8005842:	d130      	bne.n	80058a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	2203      	movs	r2, #3
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	43db      	mvns	r3, r3
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4013      	ands	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	68da      	ldr	r2, [r3, #12]
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	fa02 f303 	lsl.w	r3, r2, r3
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	4313      	orrs	r3, r2
 800586c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800587a:	2201      	movs	r2, #1
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	fa02 f303 	lsl.w	r3, r2, r3
 8005882:	43db      	mvns	r3, r3
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	4013      	ands	r3, r2
 8005888:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	091b      	lsrs	r3, r3, #4
 8005890:	f003 0201 	and.w	r2, r3, #1
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d017      	beq.n	80058e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	2203      	movs	r2, #3
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	43db      	mvns	r3, r3
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	4013      	ands	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d123      	bne.n	8005936 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	08da      	lsrs	r2, r3, #3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	3208      	adds	r2, #8
 80058f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f003 0307 	and.w	r3, r3, #7
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	220f      	movs	r2, #15
 8005906:	fa02 f303 	lsl.w	r3, r2, r3
 800590a:	43db      	mvns	r3, r3
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	4013      	ands	r3, r2
 8005910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	08da      	lsrs	r2, r3, #3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	3208      	adds	r2, #8
 8005930:	6939      	ldr	r1, [r7, #16]
 8005932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	005b      	lsls	r3, r3, #1
 8005940:	2203      	movs	r2, #3
 8005942:	fa02 f303 	lsl.w	r3, r2, r3
 8005946:	43db      	mvns	r3, r3
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4013      	ands	r3, r2
 800594c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f003 0203 	and.w	r2, r3, #3
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005972:	2b00      	cmp	r3, #0
 8005974:	f000 80a0 	beq.w	8005ab8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005978:	4b58      	ldr	r3, [pc, #352]	; (8005adc <HAL_GPIO_Init+0x2d8>)
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	4a57      	ldr	r2, [pc, #348]	; (8005adc <HAL_GPIO_Init+0x2d8>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	6193      	str	r3, [r2, #24]
 8005984:	4b55      	ldr	r3, [pc, #340]	; (8005adc <HAL_GPIO_Init+0x2d8>)
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	60bb      	str	r3, [r7, #8]
 800598e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005990:	4a53      	ldr	r2, [pc, #332]	; (8005ae0 <HAL_GPIO_Init+0x2dc>)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	089b      	lsrs	r3, r3, #2
 8005996:	3302      	adds	r3, #2
 8005998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800599c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f003 0303 	and.w	r3, r3, #3
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	220f      	movs	r2, #15
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	43db      	mvns	r3, r3
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4013      	ands	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80059ba:	d019      	beq.n	80059f0 <HAL_GPIO_Init+0x1ec>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a49      	ldr	r2, [pc, #292]	; (8005ae4 <HAL_GPIO_Init+0x2e0>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d013      	beq.n	80059ec <HAL_GPIO_Init+0x1e8>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a48      	ldr	r2, [pc, #288]	; (8005ae8 <HAL_GPIO_Init+0x2e4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00d      	beq.n	80059e8 <HAL_GPIO_Init+0x1e4>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a47      	ldr	r2, [pc, #284]	; (8005aec <HAL_GPIO_Init+0x2e8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d007      	beq.n	80059e4 <HAL_GPIO_Init+0x1e0>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a46      	ldr	r2, [pc, #280]	; (8005af0 <HAL_GPIO_Init+0x2ec>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d101      	bne.n	80059e0 <HAL_GPIO_Init+0x1dc>
 80059dc:	2304      	movs	r3, #4
 80059de:	e008      	b.n	80059f2 <HAL_GPIO_Init+0x1ee>
 80059e0:	2305      	movs	r3, #5
 80059e2:	e006      	b.n	80059f2 <HAL_GPIO_Init+0x1ee>
 80059e4:	2303      	movs	r3, #3
 80059e6:	e004      	b.n	80059f2 <HAL_GPIO_Init+0x1ee>
 80059e8:	2302      	movs	r3, #2
 80059ea:	e002      	b.n	80059f2 <HAL_GPIO_Init+0x1ee>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_GPIO_Init+0x1ee>
 80059f0:	2300      	movs	r3, #0
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	f002 0203 	and.w	r2, r2, #3
 80059f8:	0092      	lsls	r2, r2, #2
 80059fa:	4093      	lsls	r3, r2
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a02:	4937      	ldr	r1, [pc, #220]	; (8005ae0 <HAL_GPIO_Init+0x2dc>)
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	089b      	lsrs	r3, r3, #2
 8005a08:	3302      	adds	r3, #2
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a10:	4b38      	ldr	r3, [pc, #224]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005a34:	4a2f      	ldr	r2, [pc, #188]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005a3a:	4b2e      	ldr	r3, [pc, #184]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	43db      	mvns	r3, r3
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4013      	ands	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005a5e:	4a25      	ldr	r2, [pc, #148]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a64:	4b23      	ldr	r3, [pc, #140]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4013      	ands	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d003      	beq.n	8005a88 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005a88:	4a1a      	ldr	r2, [pc, #104]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a8e:	4b19      	ldr	r3, [pc, #100]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	43db      	mvns	r3, r3
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005ab2:	4a10      	ldr	r2, [pc, #64]	; (8005af4 <HAL_GPIO_Init+0x2f0>)
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	3301      	adds	r3, #1
 8005abc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f47f aea3 	bne.w	8005814 <HAL_GPIO_Init+0x10>
  }
}
 8005ace:	bf00      	nop
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	48000400 	.word	0x48000400
 8005ae8:	48000800 	.word	0x48000800
 8005aec:	48000c00 	.word	0x48000c00
 8005af0:	48001000 	.word	0x48001000
 8005af4:	40010400 	.word	0x40010400

08005af8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	887b      	ldrh	r3, [r7, #2]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b10:	2301      	movs	r3, #1
 8005b12:	73fb      	strb	r3, [r7, #15]
 8005b14:	e001      	b.n	8005b1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b16:	2300      	movs	r3, #0
 8005b18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	807b      	strh	r3, [r7, #2]
 8005b34:	4613      	mov	r3, r2
 8005b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b38:	787b      	ldrb	r3, [r7, #1]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b3e:	887a      	ldrh	r2, [r7, #2]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b44:	e002      	b.n	8005b4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b46:	887a      	ldrh	r2, [r7, #2]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	460b      	mov	r3, r1
 8005b62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b6a:	887a      	ldrh	r2, [r7, #2]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	041a      	lsls	r2, r3, #16
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	43d9      	mvns	r1, r3
 8005b76:	887b      	ldrh	r3, [r7, #2]
 8005b78:	400b      	ands	r3, r1
 8005b7a:	431a      	orrs	r2, r3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	619a      	str	r2, [r3, #24]
}
 8005b80:	bf00      	nop
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b96:	4b08      	ldr	r3, [pc, #32]	; (8005bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b98:	695a      	ldr	r2, [r3, #20]
 8005b9a:	88fb      	ldrh	r3, [r7, #6]
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d006      	beq.n	8005bb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ba2:	4a05      	ldr	r2, [pc, #20]	; (8005bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ba4:	88fb      	ldrh	r3, [r7, #6]
 8005ba6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ba8:	88fb      	ldrh	r3, [r7, #6]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f806 	bl	8005bbc <HAL_GPIO_EXTI_Callback>
  }
}
 8005bb0:	bf00      	nop
 8005bb2:	3708      	adds	r7, #8
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40010400 	.word	0x40010400

08005bbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b082      	sub	sp, #8
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e081      	b.n	8005ce8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d106      	bne.n	8005bfe <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f7fc f939 	bl	8001e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2224      	movs	r2, #36	; 0x24
 8005c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0201 	bic.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005c22:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c32:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d107      	bne.n	8005c4c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c48:	609a      	str	r2, [r3, #8]
 8005c4a:	e006      	b.n	8005c5a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005c58:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d104      	bne.n	8005c6c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c6a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6812      	ldr	r2, [r2, #0]
 8005c76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c7e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68da      	ldr	r2, [r3, #12]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c8e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69d9      	ldr	r1, [r3, #28]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1a      	ldr	r2, [r3, #32]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f042 0201 	orr.w	r2, r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b20      	cmp	r3, #32
 8005d04:	d138      	bne.n	8005d78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d101      	bne.n	8005d14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d10:	2302      	movs	r3, #2
 8005d12:	e032      	b.n	8005d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2224      	movs	r2, #36	; 0x24
 8005d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0201 	bic.w	r2, r2, #1
 8005d32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0201 	orr.w	r2, r2, #1
 8005d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2220      	movs	r2, #32
 8005d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d74:	2300      	movs	r3, #0
 8005d76:	e000      	b.n	8005d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d78:	2302      	movs	r3, #2
  }
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d139      	bne.n	8005e10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d101      	bne.n	8005daa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005da6:	2302      	movs	r3, #2
 8005da8:	e033      	b.n	8005e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2224      	movs	r2, #36	; 0x24
 8005db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0201 	bic.w	r2, r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005dd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	021b      	lsls	r3, r3, #8
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	e000      	b.n	8005e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e10:	2302      	movs	r3, #2
  }
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e20:	b08b      	sub	sp, #44	; 0x2c
 8005e22:	af06      	add	r7, sp, #24
 8005e24:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0d0      	b.n	8005fd2 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d106      	bne.n	8005e4a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7fc f99d 	bl	8002184 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f004 f9b2 	bl	800a1c0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	73fb      	strb	r3, [r7, #15]
 8005e60:	e04c      	b.n	8005efc <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e62:	7bfb      	ldrb	r3, [r7, #15]
 8005e64:	6879      	ldr	r1, [r7, #4]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	4613      	mov	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	440b      	add	r3, r1
 8005e72:	3301      	adds	r3, #1
 8005e74:	2201      	movs	r2, #1
 8005e76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
 8005e7a:	6879      	ldr	r1, [r7, #4]
 8005e7c:	1c5a      	adds	r2, r3, #1
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	00db      	lsls	r3, r3, #3
 8005e86:	440b      	add	r3, r1
 8005e88:	7bfa      	ldrb	r2, [r7, #15]
 8005e8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e8c:	7bfa      	ldrb	r2, [r7, #15]
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	b298      	uxth	r0, r3
 8005e92:	6879      	ldr	r1, [r7, #4]
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	440b      	add	r3, r1
 8005e9e:	3336      	adds	r3, #54	; 0x36
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005ea4:	7bfb      	ldrb	r3, [r7, #15]
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	4613      	mov	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	4413      	add	r3, r2
 8005eb0:	00db      	lsls	r3, r3, #3
 8005eb2:	440b      	add	r3, r1
 8005eb4:	3303      	adds	r3, #3
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005eba:	7bfa      	ldrb	r2, [r7, #15]
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	00db      	lsls	r3, r3, #3
 8005ec6:	440b      	add	r3, r1
 8005ec8:	3338      	adds	r3, #56	; 0x38
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ece:	7bfa      	ldrb	r2, [r7, #15]
 8005ed0:	6879      	ldr	r1, [r7, #4]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	4413      	add	r3, r2
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	440b      	add	r3, r1
 8005edc:	333c      	adds	r3, #60	; 0x3c
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ee2:	7bfa      	ldrb	r2, [r7, #15]
 8005ee4:	6879      	ldr	r1, [r7, #4]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	440b      	add	r3, r1
 8005ef0:	3340      	adds	r3, #64	; 0x40
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]
 8005efc:	7bfa      	ldrb	r2, [r7, #15]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d3ad      	bcc.n	8005e62 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f06:	2300      	movs	r3, #0
 8005f08:	73fb      	strb	r3, [r7, #15]
 8005f0a:	e044      	b.n	8005f96 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f0c:	7bfa      	ldrb	r2, [r7, #15]
 8005f0e:	6879      	ldr	r1, [r7, #4]
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	440b      	add	r3, r1
 8005f1a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005f1e:	2200      	movs	r2, #0
 8005f20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f22:	7bfa      	ldrb	r2, [r7, #15]
 8005f24:	6879      	ldr	r1, [r7, #4]
 8005f26:	4613      	mov	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	4413      	add	r3, r2
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	440b      	add	r3, r1
 8005f30:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005f34:	7bfa      	ldrb	r2, [r7, #15]
 8005f36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f38:	7bfa      	ldrb	r2, [r7, #15]
 8005f3a:	6879      	ldr	r1, [r7, #4]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	440b      	add	r3, r1
 8005f46:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f4e:	7bfa      	ldrb	r2, [r7, #15]
 8005f50:	6879      	ldr	r1, [r7, #4]
 8005f52:	4613      	mov	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	00db      	lsls	r3, r3, #3
 8005f5a:	440b      	add	r3, r1
 8005f5c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005f60:	2200      	movs	r2, #0
 8005f62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f64:	7bfa      	ldrb	r2, [r7, #15]
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	440b      	add	r3, r1
 8005f72:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005f76:	2200      	movs	r2, #0
 8005f78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f7a:	7bfa      	ldrb	r2, [r7, #15]
 8005f7c:	6879      	ldr	r1, [r7, #4]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	440b      	add	r3, r1
 8005f88:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
 8005f92:	3301      	adds	r3, #1
 8005f94:	73fb      	strb	r3, [r7, #15]
 8005f96:	7bfa      	ldrb	r2, [r7, #15]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d3b5      	bcc.n	8005f0c <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	603b      	str	r3, [r7, #0]
 8005fa6:	687e      	ldr	r6, [r7, #4]
 8005fa8:	466d      	mov	r5, sp
 8005faa:	f106 0410 	add.w	r4, r6, #16
 8005fae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005fb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	602b      	str	r3, [r5, #0]
 8005fb6:	1d33      	adds	r3, r6, #4
 8005fb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fba:	6838      	ldr	r0, [r7, #0]
 8005fbc:	f004 f91b 	bl	800a1f6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3714      	adds	r7, #20
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005fdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	1d3b      	adds	r3, r7, #4
 8005fe6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005fe8:	1d3b      	adds	r3, r7, #4
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	f000 bef4 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ff6:	1d3b      	adds	r3, r7, #4
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 816a 	beq.w	80062da <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006006:	4bb3      	ldr	r3, [pc, #716]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f003 030c 	and.w	r3, r3, #12
 800600e:	2b04      	cmp	r3, #4
 8006010:	d00c      	beq.n	800602c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006012:	4bb0      	ldr	r3, [pc, #704]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 030c 	and.w	r3, r3, #12
 800601a:	2b08      	cmp	r3, #8
 800601c:	d159      	bne.n	80060d2 <HAL_RCC_OscConfig+0xf6>
 800601e:	4bad      	ldr	r3, [pc, #692]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006026:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800602a:	d152      	bne.n	80060d2 <HAL_RCC_OscConfig+0xf6>
 800602c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006030:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006034:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006038:	fa93 f3a3 	rbit	r3, r3
 800603c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8006040:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006044:	fab3 f383 	clz	r3, r3
 8006048:	b2db      	uxtb	r3, r3
 800604a:	095b      	lsrs	r3, r3, #5
 800604c:	b2db      	uxtb	r3, r3
 800604e:	f043 0301 	orr.w	r3, r3, #1
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b01      	cmp	r3, #1
 8006056:	d102      	bne.n	800605e <HAL_RCC_OscConfig+0x82>
 8006058:	4b9e      	ldr	r3, [pc, #632]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	e015      	b.n	800608a <HAL_RCC_OscConfig+0xae>
 800605e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006062:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006066:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800606a:	fa93 f3a3 	rbit	r3, r3
 800606e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006072:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006076:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800607a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800607e:	fa93 f3a3 	rbit	r3, r3
 8006082:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006086:	4b93      	ldr	r3, [pc, #588]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800608e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006092:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006096:	fa92 f2a2 	rbit	r2, r2
 800609a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800609e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80060a2:	fab2 f282 	clz	r2, r2
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	f042 0220 	orr.w	r2, r2, #32
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	f002 021f 	and.w	r2, r2, #31
 80060b2:	2101      	movs	r1, #1
 80060b4:	fa01 f202 	lsl.w	r2, r1, r2
 80060b8:	4013      	ands	r3, r2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 810c 	beq.w	80062d8 <HAL_RCC_OscConfig+0x2fc>
 80060c0:	1d3b      	adds	r3, r7, #4
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f040 8106 	bne.w	80062d8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f000 be86 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060d2:	1d3b      	adds	r3, r7, #4
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060dc:	d106      	bne.n	80060ec <HAL_RCC_OscConfig+0x110>
 80060de:	4b7d      	ldr	r3, [pc, #500]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a7c      	ldr	r2, [pc, #496]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80060e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060e8:	6013      	str	r3, [r2, #0]
 80060ea:	e030      	b.n	800614e <HAL_RCC_OscConfig+0x172>
 80060ec:	1d3b      	adds	r3, r7, #4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10c      	bne.n	8006110 <HAL_RCC_OscConfig+0x134>
 80060f6:	4b77      	ldr	r3, [pc, #476]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a76      	ldr	r2, [pc, #472]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80060fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	4b74      	ldr	r3, [pc, #464]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a73      	ldr	r2, [pc, #460]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006108:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	e01e      	b.n	800614e <HAL_RCC_OscConfig+0x172>
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800611a:	d10c      	bne.n	8006136 <HAL_RCC_OscConfig+0x15a>
 800611c:	4b6d      	ldr	r3, [pc, #436]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a6c      	ldr	r2, [pc, #432]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006122:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	4b6a      	ldr	r3, [pc, #424]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a69      	ldr	r2, [pc, #420]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800612e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	e00b      	b.n	800614e <HAL_RCC_OscConfig+0x172>
 8006136:	4b67      	ldr	r3, [pc, #412]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a66      	ldr	r2, [pc, #408]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800613c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006140:	6013      	str	r3, [r2, #0]
 8006142:	4b64      	ldr	r3, [pc, #400]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a63      	ldr	r2, [pc, #396]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006148:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800614c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800614e:	4b61      	ldr	r3, [pc, #388]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 8006150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006152:	f023 020f 	bic.w	r2, r3, #15
 8006156:	1d3b      	adds	r3, r7, #4
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	495d      	ldr	r1, [pc, #372]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800615e:	4313      	orrs	r3, r2
 8006160:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006162:	1d3b      	adds	r3, r7, #4
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d059      	beq.n	8006220 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800616c:	f7fd ff5c 	bl	8004028 <HAL_GetTick>
 8006170:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006174:	e00a      	b.n	800618c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006176:	f7fd ff57 	bl	8004028 <HAL_GetTick>
 800617a:	4602      	mov	r2, r0
 800617c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b64      	cmp	r3, #100	; 0x64
 8006184:	d902      	bls.n	800618c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	f000 be29 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
 800618c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006190:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006194:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8006198:	fa93 f3a3 	rbit	r3, r3
 800619c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80061a0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061a4:	fab3 f383 	clz	r3, r3
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	f043 0301 	orr.w	r3, r3, #1
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d102      	bne.n	80061be <HAL_RCC_OscConfig+0x1e2>
 80061b8:	4b46      	ldr	r3, [pc, #280]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	e015      	b.n	80061ea <HAL_RCC_OscConfig+0x20e>
 80061be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061c2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c6:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80061ca:	fa93 f3a3 	rbit	r3, r3
 80061ce:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80061d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061d6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80061da:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80061de:	fa93 f3a3 	rbit	r3, r3
 80061e2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80061e6:	4b3b      	ldr	r3, [pc, #236]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 80061e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80061ee:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80061f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80061f6:	fa92 f2a2 	rbit	r2, r2
 80061fa:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80061fe:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8006202:	fab2 f282 	clz	r2, r2
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	f042 0220 	orr.w	r2, r2, #32
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	f002 021f 	and.w	r2, r2, #31
 8006212:	2101      	movs	r1, #1
 8006214:	fa01 f202 	lsl.w	r2, r1, r2
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d0ab      	beq.n	8006176 <HAL_RCC_OscConfig+0x19a>
 800621e:	e05c      	b.n	80062da <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006220:	f7fd ff02 	bl	8004028 <HAL_GetTick>
 8006224:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006228:	e00a      	b.n	8006240 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800622a:	f7fd fefd 	bl	8004028 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b64      	cmp	r3, #100	; 0x64
 8006238:	d902      	bls.n	8006240 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	f000 bdcf 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
 8006240:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006244:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006248:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800624c:	fa93 f3a3 	rbit	r3, r3
 8006250:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006254:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006258:	fab3 f383 	clz	r3, r3
 800625c:	b2db      	uxtb	r3, r3
 800625e:	095b      	lsrs	r3, r3, #5
 8006260:	b2db      	uxtb	r3, r3
 8006262:	f043 0301 	orr.w	r3, r3, #1
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b01      	cmp	r3, #1
 800626a:	d102      	bne.n	8006272 <HAL_RCC_OscConfig+0x296>
 800626c:	4b19      	ldr	r3, [pc, #100]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	e015      	b.n	800629e <HAL_RCC_OscConfig+0x2c2>
 8006272:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006276:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800627e:	fa93 f3a3 	rbit	r3, r3
 8006282:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006286:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800628a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800628e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006292:	fa93 f3a3 	rbit	r3, r3
 8006296:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800629a:	4b0e      	ldr	r3, [pc, #56]	; (80062d4 <HAL_RCC_OscConfig+0x2f8>)
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80062a2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80062a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80062aa:	fa92 f2a2 	rbit	r2, r2
 80062ae:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80062b2:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80062b6:	fab2 f282 	clz	r2, r2
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	f042 0220 	orr.w	r2, r2, #32
 80062c0:	b2d2      	uxtb	r2, r2
 80062c2:	f002 021f 	and.w	r2, r2, #31
 80062c6:	2101      	movs	r1, #1
 80062c8:	fa01 f202 	lsl.w	r2, r1, r2
 80062cc:	4013      	ands	r3, r2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1ab      	bne.n	800622a <HAL_RCC_OscConfig+0x24e>
 80062d2:	e002      	b.n	80062da <HAL_RCC_OscConfig+0x2fe>
 80062d4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062da:	1d3b      	adds	r3, r7, #4
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 816f 	beq.w	80065c8 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80062ea:	4bd0      	ldr	r3, [pc, #832]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f003 030c 	and.w	r3, r3, #12
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00b      	beq.n	800630e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80062f6:	4bcd      	ldr	r3, [pc, #820]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f003 030c 	and.w	r3, r3, #12
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d16c      	bne.n	80063dc <HAL_RCC_OscConfig+0x400>
 8006302:	4bca      	ldr	r3, [pc, #808]	; (800662c <HAL_RCC_OscConfig+0x650>)
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d166      	bne.n	80063dc <HAL_RCC_OscConfig+0x400>
 800630e:	2302      	movs	r3, #2
 8006310:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006314:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006318:	fa93 f3a3 	rbit	r3, r3
 800631c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8006320:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006324:	fab3 f383 	clz	r3, r3
 8006328:	b2db      	uxtb	r3, r3
 800632a:	095b      	lsrs	r3, r3, #5
 800632c:	b2db      	uxtb	r3, r3
 800632e:	f043 0301 	orr.w	r3, r3, #1
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d102      	bne.n	800633e <HAL_RCC_OscConfig+0x362>
 8006338:	4bbc      	ldr	r3, [pc, #752]	; (800662c <HAL_RCC_OscConfig+0x650>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	e013      	b.n	8006366 <HAL_RCC_OscConfig+0x38a>
 800633e:	2302      	movs	r3, #2
 8006340:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006344:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006348:	fa93 f3a3 	rbit	r3, r3
 800634c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006350:	2302      	movs	r3, #2
 8006352:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006356:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800635a:	fa93 f3a3 	rbit	r3, r3
 800635e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006362:	4bb2      	ldr	r3, [pc, #712]	; (800662c <HAL_RCC_OscConfig+0x650>)
 8006364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006366:	2202      	movs	r2, #2
 8006368:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800636c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006370:	fa92 f2a2 	rbit	r2, r2
 8006374:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8006378:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800637c:	fab2 f282 	clz	r2, r2
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	f042 0220 	orr.w	r2, r2, #32
 8006386:	b2d2      	uxtb	r2, r2
 8006388:	f002 021f 	and.w	r2, r2, #31
 800638c:	2101      	movs	r1, #1
 800638e:	fa01 f202 	lsl.w	r2, r1, r2
 8006392:	4013      	ands	r3, r2
 8006394:	2b00      	cmp	r3, #0
 8006396:	d007      	beq.n	80063a8 <HAL_RCC_OscConfig+0x3cc>
 8006398:	1d3b      	adds	r3, r7, #4
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d002      	beq.n	80063a8 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f000 bd1b 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a8:	4ba0      	ldr	r3, [pc, #640]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063b0:	1d3b      	adds	r3, r7, #4
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	21f8      	movs	r1, #248	; 0xf8
 80063b8:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063bc:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80063c0:	fa91 f1a1 	rbit	r1, r1
 80063c4:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80063c8:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80063cc:	fab1 f181 	clz	r1, r1
 80063d0:	b2c9      	uxtb	r1, r1
 80063d2:	408b      	lsls	r3, r1
 80063d4:	4995      	ldr	r1, [pc, #596]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063da:	e0f5      	b.n	80065c8 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063dc:	1d3b      	adds	r3, r7, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 8085 	beq.w	80064f2 <HAL_RCC_OscConfig+0x516>
 80063e8:	2301      	movs	r3, #1
 80063ea:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ee:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80063f2:	fa93 f3a3 	rbit	r3, r3
 80063f6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80063fa:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063fe:	fab3 f383 	clz	r3, r3
 8006402:	b2db      	uxtb	r3, r3
 8006404:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006408:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	461a      	mov	r2, r3
 8006410:	2301      	movs	r3, #1
 8006412:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006414:	f7fd fe08 	bl	8004028 <HAL_GetTick>
 8006418:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800641c:	e00a      	b.n	8006434 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800641e:	f7fd fe03 	bl	8004028 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b02      	cmp	r3, #2
 800642c:	d902      	bls.n	8006434 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	f000 bcd5 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
 8006434:	2302      	movs	r3, #2
 8006436:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800643a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800643e:	fa93 f3a3 	rbit	r3, r3
 8006442:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8006446:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800644a:	fab3 f383 	clz	r3, r3
 800644e:	b2db      	uxtb	r3, r3
 8006450:	095b      	lsrs	r3, r3, #5
 8006452:	b2db      	uxtb	r3, r3
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b01      	cmp	r3, #1
 800645c:	d102      	bne.n	8006464 <HAL_RCC_OscConfig+0x488>
 800645e:	4b73      	ldr	r3, [pc, #460]	; (800662c <HAL_RCC_OscConfig+0x650>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	e013      	b.n	800648c <HAL_RCC_OscConfig+0x4b0>
 8006464:	2302      	movs	r3, #2
 8006466:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800646a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800646e:	fa93 f3a3 	rbit	r3, r3
 8006472:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006476:	2302      	movs	r3, #2
 8006478:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800647c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8006480:	fa93 f3a3 	rbit	r3, r3
 8006484:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8006488:	4b68      	ldr	r3, [pc, #416]	; (800662c <HAL_RCC_OscConfig+0x650>)
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	2202      	movs	r2, #2
 800648e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8006492:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006496:	fa92 f2a2 	rbit	r2, r2
 800649a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800649e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80064a2:	fab2 f282 	clz	r2, r2
 80064a6:	b2d2      	uxtb	r2, r2
 80064a8:	f042 0220 	orr.w	r2, r2, #32
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	f002 021f 	and.w	r2, r2, #31
 80064b2:	2101      	movs	r1, #1
 80064b4:	fa01 f202 	lsl.w	r2, r1, r2
 80064b8:	4013      	ands	r3, r2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d0af      	beq.n	800641e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064be:	4b5b      	ldr	r3, [pc, #364]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064c6:	1d3b      	adds	r3, r7, #4
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	21f8      	movs	r1, #248	; 0xf8
 80064ce:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064d2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80064d6:	fa91 f1a1 	rbit	r1, r1
 80064da:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80064de:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80064e2:	fab1 f181 	clz	r1, r1
 80064e6:	b2c9      	uxtb	r1, r1
 80064e8:	408b      	lsls	r3, r1
 80064ea:	4950      	ldr	r1, [pc, #320]	; (800662c <HAL_RCC_OscConfig+0x650>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	600b      	str	r3, [r1, #0]
 80064f0:	e06a      	b.n	80065c8 <HAL_RCC_OscConfig+0x5ec>
 80064f2:	2301      	movs	r3, #1
 80064f4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80064fc:	fa93 f3a3 	rbit	r3, r3
 8006500:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8006504:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006508:	fab3 f383 	clz	r3, r3
 800650c:	b2db      	uxtb	r3, r3
 800650e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006512:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	461a      	mov	r2, r3
 800651a:	2300      	movs	r3, #0
 800651c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800651e:	f7fd fd83 	bl	8004028 <HAL_GetTick>
 8006522:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006526:	e00a      	b.n	800653e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006528:	f7fd fd7e 	bl	8004028 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	d902      	bls.n	800653e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	f000 bc50 	b.w	8006dde <HAL_RCC_OscConfig+0xe02>
 800653e:	2302      	movs	r3, #2
 8006540:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006544:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006548:	fa93 f3a3 	rbit	r3, r3
 800654c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8006550:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006554:	fab3 f383 	clz	r3, r3
 8006558:	b2db      	uxtb	r3, r3
 800655a:	095b      	lsrs	r3, r3, #5
 800655c:	b2db      	uxtb	r3, r3
 800655e:	f043 0301 	orr.w	r3, r3, #1
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	d102      	bne.n	800656e <HAL_RCC_OscConfig+0x592>
 8006568:	4b30      	ldr	r3, [pc, #192]	; (800662c <HAL_RCC_OscConfig+0x650>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	e013      	b.n	8006596 <HAL_RCC_OscConfig+0x5ba>
 800656e:	2302      	movs	r3, #2
 8006570:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006574:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006578:	fa93 f3a3 	rbit	r3, r3
 800657c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006580:	2302      	movs	r3, #2
 8006582:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006586:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800658a:	fa93 f3a3 	rbit	r3, r3
 800658e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006592:	4b26      	ldr	r3, [pc, #152]	; (800662c <HAL_RCC_OscConfig+0x650>)
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	2202      	movs	r2, #2
 8006598:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800659c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80065a0:	fa92 f2a2 	rbit	r2, r2
 80065a4:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80065a8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80065ac:	fab2 f282 	clz	r2, r2
 80065b0:	b2d2      	uxtb	r2, r2
 80065b2:	f042 0220 	orr.w	r2, r2, #32
 80065b6:	b2d2      	uxtb	r2, r2
 80065b8:	f002 021f 	and.w	r2, r2, #31
 80065bc:	2101      	movs	r1, #1
 80065be:	fa01 f202 	lsl.w	r2, r1, r2
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1af      	bne.n	8006528 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065c8:	1d3b      	adds	r3, r7, #4
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0308 	and.w	r3, r3, #8
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 80da 	beq.w	800678c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065d8:	1d3b      	adds	r3, r7, #4
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d069      	beq.n	80066b6 <HAL_RCC_OscConfig+0x6da>
 80065e2:	2301      	movs	r3, #1
 80065e4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065e8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80065ec:	fa93 f3a3 	rbit	r3, r3
 80065f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80065f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065f8:	fab3 f383 	clz	r3, r3
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	461a      	mov	r2, r3
 8006600:	4b0b      	ldr	r3, [pc, #44]	; (8006630 <HAL_RCC_OscConfig+0x654>)
 8006602:	4413      	add	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	461a      	mov	r2, r3
 8006608:	2301      	movs	r3, #1
 800660a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800660c:	f7fd fd0c 	bl	8004028 <HAL_GetTick>
 8006610:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006614:	e00e      	b.n	8006634 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006616:	f7fd fd07 	bl	8004028 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d906      	bls.n	8006634 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e3d9      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 800662a:	bf00      	nop
 800662c:	40021000 	.word	0x40021000
 8006630:	10908120 	.word	0x10908120
 8006634:	2302      	movs	r3, #2
 8006636:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800663a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800663e:	fa93 f3a3 	rbit	r3, r3
 8006642:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006646:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800664a:	2202      	movs	r2, #2
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	fa93 f2a3 	rbit	r2, r3
 8006658:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8006662:	2202      	movs	r2, #2
 8006664:	601a      	str	r2, [r3, #0]
 8006666:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	fa93 f2a3 	rbit	r2, r3
 8006670:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8006674:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006676:	4ba5      	ldr	r3, [pc, #660]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800667a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800667e:	2102      	movs	r1, #2
 8006680:	6019      	str	r1, [r3, #0]
 8006682:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	fa93 f1a3 	rbit	r1, r3
 800668c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8006690:	6019      	str	r1, [r3, #0]
  return result;
 8006692:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	fab3 f383 	clz	r3, r3
 800669c:	b2db      	uxtb	r3, r3
 800669e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 031f 	and.w	r3, r3, #31
 80066a8:	2101      	movs	r1, #1
 80066aa:	fa01 f303 	lsl.w	r3, r1, r3
 80066ae:	4013      	ands	r3, r2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d0b0      	beq.n	8006616 <HAL_RCC_OscConfig+0x63a>
 80066b4:	e06a      	b.n	800678c <HAL_RCC_OscConfig+0x7b0>
 80066b6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80066ba:	2201      	movs	r2, #1
 80066bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066be:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	fa93 f2a3 	rbit	r2, r3
 80066c8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80066cc:	601a      	str	r2, [r3, #0]
  return result;
 80066ce:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80066d2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066d4:	fab3 f383 	clz	r3, r3
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	461a      	mov	r2, r3
 80066dc:	4b8c      	ldr	r3, [pc, #560]	; (8006910 <HAL_RCC_OscConfig+0x934>)
 80066de:	4413      	add	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	461a      	mov	r2, r3
 80066e4:	2300      	movs	r3, #0
 80066e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e8:	f7fd fc9e 	bl	8004028 <HAL_GetTick>
 80066ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066f0:	e009      	b.n	8006706 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066f2:	f7fd fc99 	bl	8004028 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d901      	bls.n	8006706 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e36b      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 8006706:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800670a:	2202      	movs	r2, #2
 800670c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800670e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	fa93 f2a3 	rbit	r2, r3
 8006718:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8006722:	2202      	movs	r2, #2
 8006724:	601a      	str	r2, [r3, #0]
 8006726:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	fa93 f2a3 	rbit	r2, r3
 8006730:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800673a:	2202      	movs	r2, #2
 800673c:	601a      	str	r2, [r3, #0]
 800673e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	fa93 f2a3 	rbit	r2, r3
 8006748:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800674c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800674e:	4b6f      	ldr	r3, [pc, #444]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006750:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006752:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8006756:	2102      	movs	r1, #2
 8006758:	6019      	str	r1, [r3, #0]
 800675a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	fa93 f1a3 	rbit	r1, r3
 8006764:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8006768:	6019      	str	r1, [r3, #0]
  return result;
 800676a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	fab3 f383 	clz	r3, r3
 8006774:	b2db      	uxtb	r3, r3
 8006776:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800677a:	b2db      	uxtb	r3, r3
 800677c:	f003 031f 	and.w	r3, r3, #31
 8006780:	2101      	movs	r1, #1
 8006782:	fa01 f303 	lsl.w	r3, r1, r3
 8006786:	4013      	ands	r3, r2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1b2      	bne.n	80066f2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800678c:	1d3b      	adds	r3, r7, #4
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0304 	and.w	r3, r3, #4
 8006796:	2b00      	cmp	r3, #0
 8006798:	f000 8158 	beq.w	8006a4c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800679c:	2300      	movs	r3, #0
 800679e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067a2:	4b5a      	ldr	r3, [pc, #360]	; (800690c <HAL_RCC_OscConfig+0x930>)
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d112      	bne.n	80067d4 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ae:	4b57      	ldr	r3, [pc, #348]	; (800690c <HAL_RCC_OscConfig+0x930>)
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	4a56      	ldr	r2, [pc, #344]	; (800690c <HAL_RCC_OscConfig+0x930>)
 80067b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067b8:	61d3      	str	r3, [r2, #28]
 80067ba:	4b54      	ldr	r3, [pc, #336]	; (800690c <HAL_RCC_OscConfig+0x930>)
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80067c2:	f107 0308 	add.w	r3, r7, #8
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	f107 0308 	add.w	r3, r7, #8
 80067cc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80067ce:	2301      	movs	r3, #1
 80067d0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067d4:	4b4f      	ldr	r3, [pc, #316]	; (8006914 <HAL_RCC_OscConfig+0x938>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d11a      	bne.n	8006816 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067e0:	4b4c      	ldr	r3, [pc, #304]	; (8006914 <HAL_RCC_OscConfig+0x938>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a4b      	ldr	r2, [pc, #300]	; (8006914 <HAL_RCC_OscConfig+0x938>)
 80067e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067ea:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067ec:	f7fd fc1c 	bl	8004028 <HAL_GetTick>
 80067f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067f4:	e009      	b.n	800680a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067f6:	f7fd fc17 	bl	8004028 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b64      	cmp	r3, #100	; 0x64
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e2e9      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800680a:	4b42      	ldr	r3, [pc, #264]	; (8006914 <HAL_RCC_OscConfig+0x938>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006812:	2b00      	cmp	r3, #0
 8006814:	d0ef      	beq.n	80067f6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006816:	1d3b      	adds	r3, r7, #4
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d106      	bne.n	800682e <HAL_RCC_OscConfig+0x852>
 8006820:	4b3a      	ldr	r3, [pc, #232]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006822:	6a1b      	ldr	r3, [r3, #32]
 8006824:	4a39      	ldr	r2, [pc, #228]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006826:	f043 0301 	orr.w	r3, r3, #1
 800682a:	6213      	str	r3, [r2, #32]
 800682c:	e02f      	b.n	800688e <HAL_RCC_OscConfig+0x8b2>
 800682e:	1d3b      	adds	r3, r7, #4
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d10c      	bne.n	8006852 <HAL_RCC_OscConfig+0x876>
 8006838:	4b34      	ldr	r3, [pc, #208]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	4a33      	ldr	r2, [pc, #204]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800683e:	f023 0301 	bic.w	r3, r3, #1
 8006842:	6213      	str	r3, [r2, #32]
 8006844:	4b31      	ldr	r3, [pc, #196]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006846:	6a1b      	ldr	r3, [r3, #32]
 8006848:	4a30      	ldr	r2, [pc, #192]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800684a:	f023 0304 	bic.w	r3, r3, #4
 800684e:	6213      	str	r3, [r2, #32]
 8006850:	e01d      	b.n	800688e <HAL_RCC_OscConfig+0x8b2>
 8006852:	1d3b      	adds	r3, r7, #4
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	2b05      	cmp	r3, #5
 800685a:	d10c      	bne.n	8006876 <HAL_RCC_OscConfig+0x89a>
 800685c:	4b2b      	ldr	r3, [pc, #172]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	4a2a      	ldr	r2, [pc, #168]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006862:	f043 0304 	orr.w	r3, r3, #4
 8006866:	6213      	str	r3, [r2, #32]
 8006868:	4b28      	ldr	r3, [pc, #160]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	4a27      	ldr	r2, [pc, #156]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800686e:	f043 0301 	orr.w	r3, r3, #1
 8006872:	6213      	str	r3, [r2, #32]
 8006874:	e00b      	b.n	800688e <HAL_RCC_OscConfig+0x8b2>
 8006876:	4b25      	ldr	r3, [pc, #148]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	4a24      	ldr	r2, [pc, #144]	; (800690c <HAL_RCC_OscConfig+0x930>)
 800687c:	f023 0301 	bic.w	r3, r3, #1
 8006880:	6213      	str	r3, [r2, #32]
 8006882:	4b22      	ldr	r3, [pc, #136]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	4a21      	ldr	r2, [pc, #132]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006888:	f023 0304 	bic.w	r3, r3, #4
 800688c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800688e:	1d3b      	adds	r3, r7, #4
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d06b      	beq.n	8006970 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006898:	f7fd fbc6 	bl	8004028 <HAL_GetTick>
 800689c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a0:	e00b      	b.n	80068ba <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068a2:	f7fd fbc1 	bl	8004028 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e291      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 80068ba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80068be:	2202      	movs	r2, #2
 80068c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068c2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	fa93 f2a3 	rbit	r2, r3
 80068cc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80068d6:	2202      	movs	r2, #2
 80068d8:	601a      	str	r2, [r3, #0]
 80068da:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	fa93 f2a3 	rbit	r2, r3
 80068e4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80068e8:	601a      	str	r2, [r3, #0]
  return result;
 80068ea:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80068ee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068f0:	fab3 f383 	clz	r3, r3
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	095b      	lsrs	r3, r3, #5
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	f043 0302 	orr.w	r3, r3, #2
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d109      	bne.n	8006918 <HAL_RCC_OscConfig+0x93c>
 8006904:	4b01      	ldr	r3, [pc, #4]	; (800690c <HAL_RCC_OscConfig+0x930>)
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	e014      	b.n	8006934 <HAL_RCC_OscConfig+0x958>
 800690a:	bf00      	nop
 800690c:	40021000 	.word	0x40021000
 8006910:	10908120 	.word	0x10908120
 8006914:	40007000 	.word	0x40007000
 8006918:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800691c:	2202      	movs	r2, #2
 800691e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006920:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	fa93 f2a3 	rbit	r2, r3
 800692a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800692e:	601a      	str	r2, [r3, #0]
 8006930:	4bbb      	ldr	r3, [pc, #748]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006934:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006938:	2102      	movs	r1, #2
 800693a:	6011      	str	r1, [r2, #0]
 800693c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006940:	6812      	ldr	r2, [r2, #0]
 8006942:	fa92 f1a2 	rbit	r1, r2
 8006946:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800694a:	6011      	str	r1, [r2, #0]
  return result;
 800694c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8006950:	6812      	ldr	r2, [r2, #0]
 8006952:	fab2 f282 	clz	r2, r2
 8006956:	b2d2      	uxtb	r2, r2
 8006958:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	f002 021f 	and.w	r2, r2, #31
 8006962:	2101      	movs	r1, #1
 8006964:	fa01 f202 	lsl.w	r2, r1, r2
 8006968:	4013      	ands	r3, r2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d099      	beq.n	80068a2 <HAL_RCC_OscConfig+0x8c6>
 800696e:	e063      	b.n	8006a38 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006970:	f7fd fb5a 	bl	8004028 <HAL_GetTick>
 8006974:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006978:	e00b      	b.n	8006992 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800697a:	f7fd fb55 	bl	8004028 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	f241 3288 	movw	r2, #5000	; 0x1388
 800698a:	4293      	cmp	r3, r2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e225      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 8006992:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8006996:	2202      	movs	r2, #2
 8006998:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800699a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	fa93 f2a3 	rbit	r2, r3
 80069a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80069a8:	601a      	str	r2, [r3, #0]
 80069aa:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80069ae:	2202      	movs	r2, #2
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	fa93 f2a3 	rbit	r2, r3
 80069bc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80069c0:	601a      	str	r2, [r3, #0]
  return result;
 80069c2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80069c6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069c8:	fab3 f383 	clz	r3, r3
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	095b      	lsrs	r3, r3, #5
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	f043 0302 	orr.w	r3, r3, #2
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d102      	bne.n	80069e2 <HAL_RCC_OscConfig+0xa06>
 80069dc:	4b90      	ldr	r3, [pc, #576]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	e00d      	b.n	80069fe <HAL_RCC_OscConfig+0xa22>
 80069e2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80069e6:	2202      	movs	r2, #2
 80069e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ea:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	fa93 f2a3 	rbit	r2, r3
 80069f4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	4b89      	ldr	r3, [pc, #548]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 80069fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006a02:	2102      	movs	r1, #2
 8006a04:	6011      	str	r1, [r2, #0]
 8006a06:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006a0a:	6812      	ldr	r2, [r2, #0]
 8006a0c:	fa92 f1a2 	rbit	r1, r2
 8006a10:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8006a14:	6011      	str	r1, [r2, #0]
  return result;
 8006a16:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8006a1a:	6812      	ldr	r2, [r2, #0]
 8006a1c:	fab2 f282 	clz	r2, r2
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	f002 021f 	and.w	r2, r2, #31
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8006a32:	4013      	ands	r3, r2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1a0      	bne.n	800697a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a38:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d105      	bne.n	8006a4c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a40:	4b77      	ldr	r3, [pc, #476]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	4a76      	ldr	r2, [pc, #472]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006a46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a4a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a4c:	1d3b      	adds	r3, r7, #4
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	69db      	ldr	r3, [r3, #28]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 81c2 	beq.w	8006ddc <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a58:	4b71      	ldr	r3, [pc, #452]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f003 030c 	and.w	r3, r3, #12
 8006a60:	2b08      	cmp	r3, #8
 8006a62:	f000 819c 	beq.w	8006d9e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a66:	1d3b      	adds	r3, r7, #4
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	f040 8114 	bne.w	8006c9a <HAL_RCC_OscConfig+0xcbe>
 8006a72:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006a76:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006a7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a7c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	fa93 f2a3 	rbit	r2, r3
 8006a86:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006a8a:	601a      	str	r2, [r3, #0]
  return result;
 8006a8c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006a90:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a92:	fab3 f383 	clz	r3, r3
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006a9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa8:	f7fd fabe 	bl	8004028 <HAL_GetTick>
 8006aac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ab0:	e009      	b.n	8006ac6 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ab2:	f7fd fab9 	bl	8004028 <HAL_GetTick>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e18b      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 8006ac6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006aca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ad0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	fa93 f2a3 	rbit	r2, r3
 8006ada:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006ade:	601a      	str	r2, [r3, #0]
  return result;
 8006ae0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006ae4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ae6:	fab3 f383 	clz	r3, r3
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	095b      	lsrs	r3, r3, #5
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	f043 0301 	orr.w	r3, r3, #1
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d102      	bne.n	8006b00 <HAL_RCC_OscConfig+0xb24>
 8006afa:	4b49      	ldr	r3, [pc, #292]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	e01b      	b.n	8006b38 <HAL_RCC_OscConfig+0xb5c>
 8006b00:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006b04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b0a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	fa93 f2a3 	rbit	r2, r3
 8006b14:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	fa93 f2a3 	rbit	r2, r3
 8006b2e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006b32:	601a      	str	r2, [r3, #0]
 8006b34:	4b3a      	ldr	r3, [pc, #232]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b38:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006b3c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006b40:	6011      	str	r1, [r2, #0]
 8006b42:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006b46:	6812      	ldr	r2, [r2, #0]
 8006b48:	fa92 f1a2 	rbit	r1, r2
 8006b4c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006b50:	6011      	str	r1, [r2, #0]
  return result;
 8006b52:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006b56:	6812      	ldr	r2, [r2, #0]
 8006b58:	fab2 f282 	clz	r2, r2
 8006b5c:	b2d2      	uxtb	r2, r2
 8006b5e:	f042 0220 	orr.w	r2, r2, #32
 8006b62:	b2d2      	uxtb	r2, r2
 8006b64:	f002 021f 	and.w	r2, r2, #31
 8006b68:	2101      	movs	r1, #1
 8006b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8006b6e:	4013      	ands	r3, r2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d19e      	bne.n	8006ab2 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b74:	4b2a      	ldr	r3, [pc, #168]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006b7c:	1d3b      	adds	r3, r7, #4
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006b82:	1d3b      	adds	r3, r7, #4
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6a1b      	ldr	r3, [r3, #32]
 8006b88:	430b      	orrs	r3, r1
 8006b8a:	4925      	ldr	r1, [pc, #148]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	604b      	str	r3, [r1, #4]
 8006b90:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006b94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006b98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b9a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	fa93 f2a3 	rbit	r2, r3
 8006ba4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006ba8:	601a      	str	r2, [r3, #0]
  return result;
 8006baa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006bae:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bb0:	fab3 f383 	clz	r3, r3
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006bba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc6:	f7fd fa2f 	bl	8004028 <HAL_GetTick>
 8006bca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006bce:	e009      	b.n	8006be4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bd0:	f7fd fa2a 	bl	8004028 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e0fc      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 8006be4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006be8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006bec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	fa93 f2a3 	rbit	r2, r3
 8006bf8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006bfc:	601a      	str	r2, [r3, #0]
  return result;
 8006bfe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006c02:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c04:	fab3 f383 	clz	r3, r3
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	095b      	lsrs	r3, r3, #5
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	f043 0301 	orr.w	r3, r3, #1
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d105      	bne.n	8006c24 <HAL_RCC_OscConfig+0xc48>
 8006c18:	4b01      	ldr	r3, [pc, #4]	; (8006c20 <HAL_RCC_OscConfig+0xc44>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	e01e      	b.n	8006c5c <HAL_RCC_OscConfig+0xc80>
 8006c1e:	bf00      	nop
 8006c20:	40021000 	.word	0x40021000
 8006c24:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006c28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	fa93 f2a3 	rbit	r2, r3
 8006c38:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006c42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	fa93 f2a3 	rbit	r2, r3
 8006c52:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006c56:	601a      	str	r2, [r3, #0]
 8006c58:	4b63      	ldr	r3, [pc, #396]	; (8006de8 <HAL_RCC_OscConfig+0xe0c>)
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c60:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006c64:	6011      	str	r1, [r2, #0]
 8006c66:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c6a:	6812      	ldr	r2, [r2, #0]
 8006c6c:	fa92 f1a2 	rbit	r1, r2
 8006c70:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006c74:	6011      	str	r1, [r2, #0]
  return result;
 8006c76:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006c7a:	6812      	ldr	r2, [r2, #0]
 8006c7c:	fab2 f282 	clz	r2, r2
 8006c80:	b2d2      	uxtb	r2, r2
 8006c82:	f042 0220 	orr.w	r2, r2, #32
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	f002 021f 	and.w	r2, r2, #31
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8006c92:	4013      	ands	r3, r2
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d09b      	beq.n	8006bd0 <HAL_RCC_OscConfig+0xbf4>
 8006c98:	e0a0      	b.n	8006ddc <HAL_RCC_OscConfig+0xe00>
 8006c9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c9e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006ca2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	fa93 f2a3 	rbit	r2, r3
 8006cae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006cb2:	601a      	str	r2, [r3, #0]
  return result;
 8006cb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006cb8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cba:	fab3 f383 	clz	r3, r3
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006cc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	461a      	mov	r2, r3
 8006ccc:	2300      	movs	r3, #0
 8006cce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cd0:	f7fd f9aa 	bl	8004028 <HAL_GetTick>
 8006cd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006cd8:	e009      	b.n	8006cee <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cda:	f7fd f9a5 	bl	8004028 <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	d901      	bls.n	8006cee <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e077      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
 8006cee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006cf2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006cf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	fa93 f2a3 	rbit	r2, r3
 8006d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d06:	601a      	str	r2, [r3, #0]
  return result;
 8006d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d0e:	fab3 f383 	clz	r3, r3
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	095b      	lsrs	r3, r3, #5
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f043 0301 	orr.w	r3, r3, #1
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d102      	bne.n	8006d28 <HAL_RCC_OscConfig+0xd4c>
 8006d22:	4b31      	ldr	r3, [pc, #196]	; (8006de8 <HAL_RCC_OscConfig+0xe0c>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	e01b      	b.n	8006d60 <HAL_RCC_OscConfig+0xd84>
 8006d28:	f107 0320 	add.w	r3, r7, #32
 8006d2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d32:	f107 0320 	add.w	r3, r7, #32
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	fa93 f2a3 	rbit	r2, r3
 8006d3c:	f107 031c 	add.w	r3, r7, #28
 8006d40:	601a      	str	r2, [r3, #0]
 8006d42:	f107 0318 	add.w	r3, r7, #24
 8006d46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d4a:	601a      	str	r2, [r3, #0]
 8006d4c:	f107 0318 	add.w	r3, r7, #24
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	fa93 f2a3 	rbit	r2, r3
 8006d56:	f107 0314 	add.w	r3, r7, #20
 8006d5a:	601a      	str	r2, [r3, #0]
 8006d5c:	4b22      	ldr	r3, [pc, #136]	; (8006de8 <HAL_RCC_OscConfig+0xe0c>)
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d60:	f107 0210 	add.w	r2, r7, #16
 8006d64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006d68:	6011      	str	r1, [r2, #0]
 8006d6a:	f107 0210 	add.w	r2, r7, #16
 8006d6e:	6812      	ldr	r2, [r2, #0]
 8006d70:	fa92 f1a2 	rbit	r1, r2
 8006d74:	f107 020c 	add.w	r2, r7, #12
 8006d78:	6011      	str	r1, [r2, #0]
  return result;
 8006d7a:	f107 020c 	add.w	r2, r7, #12
 8006d7e:	6812      	ldr	r2, [r2, #0]
 8006d80:	fab2 f282 	clz	r2, r2
 8006d84:	b2d2      	uxtb	r2, r2
 8006d86:	f042 0220 	orr.w	r2, r2, #32
 8006d8a:	b2d2      	uxtb	r2, r2
 8006d8c:	f002 021f 	and.w	r2, r2, #31
 8006d90:	2101      	movs	r1, #1
 8006d92:	fa01 f202 	lsl.w	r2, r1, r2
 8006d96:	4013      	ands	r3, r2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d19e      	bne.n	8006cda <HAL_RCC_OscConfig+0xcfe>
 8006d9c:	e01e      	b.n	8006ddc <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d9e:	1d3b      	adds	r3, r7, #4
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d101      	bne.n	8006dac <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e018      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006dac:	4b0e      	ldr	r3, [pc, #56]	; (8006de8 <HAL_RCC_OscConfig+0xe0c>)
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006db4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006db8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006dbc:	1d3b      	adds	r3, r7, #4
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d108      	bne.n	8006dd8 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006dc6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006dca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006dce:	1d3b      	adds	r3, r7, #4
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d001      	beq.n	8006ddc <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e000      	b.n	8006dde <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40021000 	.word	0x40021000

08006dec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b09e      	sub	sp, #120	; 0x78
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006df6:	2300      	movs	r3, #0
 8006df8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e162      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e04:	4b90      	ldr	r3, [pc, #576]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0307 	and.w	r3, r3, #7
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d910      	bls.n	8006e34 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e12:	4b8d      	ldr	r3, [pc, #564]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f023 0207 	bic.w	r2, r3, #7
 8006e1a:	498b      	ldr	r1, [pc, #556]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e22:	4b89      	ldr	r3, [pc, #548]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d001      	beq.n	8006e34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e14a      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 0302 	and.w	r3, r3, #2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d008      	beq.n	8006e52 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e40:	4b82      	ldr	r3, [pc, #520]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	497f      	ldr	r1, [pc, #508]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 80dc 	beq.w	8007018 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d13c      	bne.n	8006ee2 <HAL_RCC_ClockConfig+0xf6>
 8006e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e6c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e70:	fa93 f3a3 	rbit	r3, r3
 8006e74:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e78:	fab3 f383 	clz	r3, r3
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	095b      	lsrs	r3, r3, #5
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	f043 0301 	orr.w	r3, r3, #1
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d102      	bne.n	8006e92 <HAL_RCC_ClockConfig+0xa6>
 8006e8c:	4b6f      	ldr	r3, [pc, #444]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	e00f      	b.n	8006eb2 <HAL_RCC_ClockConfig+0xc6>
 8006e92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006e9a:	fa93 f3a3 	rbit	r3, r3
 8006e9e:	667b      	str	r3, [r7, #100]	; 0x64
 8006ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ea4:	663b      	str	r3, [r7, #96]	; 0x60
 8006ea6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ea8:	fa93 f3a3 	rbit	r3, r3
 8006eac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006eae:	4b67      	ldr	r3, [pc, #412]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006eb6:	65ba      	str	r2, [r7, #88]	; 0x58
 8006eb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006eba:	fa92 f2a2 	rbit	r2, r2
 8006ebe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006ec0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ec2:	fab2 f282 	clz	r2, r2
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	f042 0220 	orr.w	r2, r2, #32
 8006ecc:	b2d2      	uxtb	r2, r2
 8006ece:	f002 021f 	and.w	r2, r2, #31
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed8:	4013      	ands	r3, r2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d17b      	bne.n	8006fd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e0f3      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d13c      	bne.n	8006f64 <HAL_RCC_ClockConfig+0x178>
 8006eea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006eee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ef0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ef2:	fa93 f3a3 	rbit	r3, r3
 8006ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006efa:	fab3 f383 	clz	r3, r3
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	f043 0301 	orr.w	r3, r3, #1
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d102      	bne.n	8006f14 <HAL_RCC_ClockConfig+0x128>
 8006f0e:	4b4f      	ldr	r3, [pc, #316]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	e00f      	b.n	8006f34 <HAL_RCC_ClockConfig+0x148>
 8006f14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f1c:	fa93 f3a3 	rbit	r3, r3
 8006f20:	647b      	str	r3, [r7, #68]	; 0x44
 8006f22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f26:	643b      	str	r3, [r7, #64]	; 0x40
 8006f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f2a:	fa93 f3a3 	rbit	r3, r3
 8006f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f30:	4b46      	ldr	r3, [pc, #280]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006f38:	63ba      	str	r2, [r7, #56]	; 0x38
 8006f3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f3c:	fa92 f2a2 	rbit	r2, r2
 8006f40:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006f42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f44:	fab2 f282 	clz	r2, r2
 8006f48:	b2d2      	uxtb	r2, r2
 8006f4a:	f042 0220 	orr.w	r2, r2, #32
 8006f4e:	b2d2      	uxtb	r2, r2
 8006f50:	f002 021f 	and.w	r2, r2, #31
 8006f54:	2101      	movs	r1, #1
 8006f56:	fa01 f202 	lsl.w	r2, r1, r2
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d13a      	bne.n	8006fd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	e0b2      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
 8006f64:	2302      	movs	r3, #2
 8006f66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	fa93 f3a3 	rbit	r3, r3
 8006f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f72:	fab3 f383 	clz	r3, r3
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	095b      	lsrs	r3, r3, #5
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f043 0301 	orr.w	r3, r3, #1
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d102      	bne.n	8006f8c <HAL_RCC_ClockConfig+0x1a0>
 8006f86:	4b31      	ldr	r3, [pc, #196]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	e00d      	b.n	8006fa8 <HAL_RCC_ClockConfig+0x1bc>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f92:	fa93 f3a3 	rbit	r3, r3
 8006f96:	627b      	str	r3, [r7, #36]	; 0x24
 8006f98:	2302      	movs	r3, #2
 8006f9a:	623b      	str	r3, [r7, #32]
 8006f9c:	6a3b      	ldr	r3, [r7, #32]
 8006f9e:	fa93 f3a3 	rbit	r3, r3
 8006fa2:	61fb      	str	r3, [r7, #28]
 8006fa4:	4b29      	ldr	r3, [pc, #164]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa8:	2202      	movs	r2, #2
 8006faa:	61ba      	str	r2, [r7, #24]
 8006fac:	69ba      	ldr	r2, [r7, #24]
 8006fae:	fa92 f2a2 	rbit	r2, r2
 8006fb2:	617a      	str	r2, [r7, #20]
  return result;
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	fab2 f282 	clz	r2, r2
 8006fba:	b2d2      	uxtb	r2, r2
 8006fbc:	f042 0220 	orr.w	r2, r2, #32
 8006fc0:	b2d2      	uxtb	r2, r2
 8006fc2:	f002 021f 	and.w	r2, r2, #31
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8006fcc:	4013      	ands	r3, r2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d101      	bne.n	8006fd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e079      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006fd6:	4b1d      	ldr	r3, [pc, #116]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f023 0203 	bic.w	r2, r3, #3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	491a      	ldr	r1, [pc, #104]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fe8:	f7fd f81e 	bl	8004028 <HAL_GetTick>
 8006fec:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fee:	e00a      	b.n	8007006 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ff0:	f7fd f81a 	bl	8004028 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e061      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007006:	4b11      	ldr	r3, [pc, #68]	; (800704c <HAL_RCC_ClockConfig+0x260>)
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f003 020c 	and.w	r2, r3, #12
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	429a      	cmp	r2, r3
 8007016:	d1eb      	bne.n	8006ff0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007018:	4b0b      	ldr	r3, [pc, #44]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0307 	and.w	r3, r3, #7
 8007020:	683a      	ldr	r2, [r7, #0]
 8007022:	429a      	cmp	r2, r3
 8007024:	d214      	bcs.n	8007050 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007026:	4b08      	ldr	r3, [pc, #32]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f023 0207 	bic.w	r2, r3, #7
 800702e:	4906      	ldr	r1, [pc, #24]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	4313      	orrs	r3, r2
 8007034:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007036:	4b04      	ldr	r3, [pc, #16]	; (8007048 <HAL_RCC_ClockConfig+0x25c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 0307 	and.w	r3, r3, #7
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d005      	beq.n	8007050 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e040      	b.n	80070ca <HAL_RCC_ClockConfig+0x2de>
 8007048:	40022000 	.word	0x40022000
 800704c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b00      	cmp	r3, #0
 800705a:	d008      	beq.n	800706e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800705c:	4b1d      	ldr	r3, [pc, #116]	; (80070d4 <HAL_RCC_ClockConfig+0x2e8>)
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	491a      	ldr	r1, [pc, #104]	; (80070d4 <HAL_RCC_ClockConfig+0x2e8>)
 800706a:	4313      	orrs	r3, r2
 800706c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0308 	and.w	r3, r3, #8
 8007076:	2b00      	cmp	r3, #0
 8007078:	d009      	beq.n	800708e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800707a:	4b16      	ldr	r3, [pc, #88]	; (80070d4 <HAL_RCC_ClockConfig+0x2e8>)
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	00db      	lsls	r3, r3, #3
 8007088:	4912      	ldr	r1, [pc, #72]	; (80070d4 <HAL_RCC_ClockConfig+0x2e8>)
 800708a:	4313      	orrs	r3, r2
 800708c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800708e:	f000 f829 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 8007092:	4601      	mov	r1, r0
 8007094:	4b0f      	ldr	r3, [pc, #60]	; (80070d4 <HAL_RCC_ClockConfig+0x2e8>)
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800709c:	22f0      	movs	r2, #240	; 0xf0
 800709e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070a0:	693a      	ldr	r2, [r7, #16]
 80070a2:	fa92 f2a2 	rbit	r2, r2
 80070a6:	60fa      	str	r2, [r7, #12]
  return result;
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	fab2 f282 	clz	r2, r2
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	40d3      	lsrs	r3, r2
 80070b2:	4a09      	ldr	r2, [pc, #36]	; (80070d8 <HAL_RCC_ClockConfig+0x2ec>)
 80070b4:	5cd3      	ldrb	r3, [r2, r3]
 80070b6:	fa21 f303 	lsr.w	r3, r1, r3
 80070ba:	4a08      	ldr	r2, [pc, #32]	; (80070dc <HAL_RCC_ClockConfig+0x2f0>)
 80070bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80070be:	4b08      	ldr	r3, [pc, #32]	; (80070e0 <HAL_RCC_ClockConfig+0x2f4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fc ff6c 	bl	8003fa0 <HAL_InitTick>
  
  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3778      	adds	r7, #120	; 0x78
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40021000 	.word	0x40021000
 80070d8:	0800ba88 	.word	0x0800ba88
 80070dc:	20000054 	.word	0x20000054
 80070e0:	20000058 	.word	0x20000058

080070e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b08b      	sub	sp, #44	; 0x2c
 80070e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	61fb      	str	r3, [r7, #28]
 80070ee:	2300      	movs	r3, #0
 80070f0:	61bb      	str	r3, [r7, #24]
 80070f2:	2300      	movs	r3, #0
 80070f4:	627b      	str	r3, [r7, #36]	; 0x24
 80070f6:	2300      	movs	r3, #0
 80070f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80070fe:	4b29      	ldr	r3, [pc, #164]	; (80071a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	f003 030c 	and.w	r3, r3, #12
 800710a:	2b04      	cmp	r3, #4
 800710c:	d002      	beq.n	8007114 <HAL_RCC_GetSysClockFreq+0x30>
 800710e:	2b08      	cmp	r3, #8
 8007110:	d003      	beq.n	800711a <HAL_RCC_GetSysClockFreq+0x36>
 8007112:	e03c      	b.n	800718e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007114:	4b24      	ldr	r3, [pc, #144]	; (80071a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007116:	623b      	str	r3, [r7, #32]
      break;
 8007118:	e03c      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007120:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007124:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	fa92 f2a2 	rbit	r2, r2
 800712c:	607a      	str	r2, [r7, #4]
  return result;
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	fab2 f282 	clz	r2, r2
 8007134:	b2d2      	uxtb	r2, r2
 8007136:	40d3      	lsrs	r3, r2
 8007138:	4a1c      	ldr	r2, [pc, #112]	; (80071ac <HAL_RCC_GetSysClockFreq+0xc8>)
 800713a:	5cd3      	ldrb	r3, [r2, r3]
 800713c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800713e:	4b19      	ldr	r3, [pc, #100]	; (80071a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	f003 030f 	and.w	r3, r3, #15
 8007146:	220f      	movs	r2, #15
 8007148:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	fa92 f2a2 	rbit	r2, r2
 8007150:	60fa      	str	r2, [r7, #12]
  return result;
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	fab2 f282 	clz	r2, r2
 8007158:	b2d2      	uxtb	r2, r2
 800715a:	40d3      	lsrs	r3, r2
 800715c:	4a14      	ldr	r2, [pc, #80]	; (80071b0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800715e:	5cd3      	ldrb	r3, [r2, r3]
 8007160:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d008      	beq.n	800717e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800716c:	4a0e      	ldr	r2, [pc, #56]	; (80071a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	fbb2 f2f3 	udiv	r2, r2, r3
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	fb02 f303 	mul.w	r3, r2, r3
 800717a:	627b      	str	r3, [r7, #36]	; 0x24
 800717c:	e004      	b.n	8007188 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	4a0c      	ldr	r2, [pc, #48]	; (80071b4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	623b      	str	r3, [r7, #32]
      break;
 800718c:	e002      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800718e:	4b06      	ldr	r3, [pc, #24]	; (80071a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007190:	623b      	str	r3, [r7, #32]
      break;
 8007192:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007194:	6a3b      	ldr	r3, [r7, #32]
}
 8007196:	4618      	mov	r0, r3
 8007198:	372c      	adds	r7, #44	; 0x2c
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	40021000 	.word	0x40021000
 80071a8:	007a1200 	.word	0x007a1200
 80071ac:	0800baa0 	.word	0x0800baa0
 80071b0:	0800bab0 	.word	0x0800bab0
 80071b4:	003d0900 	.word	0x003d0900

080071b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071b8:	b480      	push	{r7}
 80071ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071bc:	4b03      	ldr	r3, [pc, #12]	; (80071cc <HAL_RCC_GetHCLKFreq+0x14>)
 80071be:	681b      	ldr	r3, [r3, #0]
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	20000054 	.word	0x20000054

080071d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80071d6:	f7ff ffef 	bl	80071b8 <HAL_RCC_GetHCLKFreq>
 80071da:	4601      	mov	r1, r0
 80071dc:	4b0b      	ldr	r3, [pc, #44]	; (800720c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80071e4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80071e8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	fa92 f2a2 	rbit	r2, r2
 80071f0:	603a      	str	r2, [r7, #0]
  return result;
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	fab2 f282 	clz	r2, r2
 80071f8:	b2d2      	uxtb	r2, r2
 80071fa:	40d3      	lsrs	r3, r2
 80071fc:	4a04      	ldr	r2, [pc, #16]	; (8007210 <HAL_RCC_GetPCLK1Freq+0x40>)
 80071fe:	5cd3      	ldrb	r3, [r2, r3]
 8007200:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007204:	4618      	mov	r0, r3
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40021000 	.word	0x40021000
 8007210:	0800ba98 	.word	0x0800ba98

08007214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800721a:	f7ff ffcd 	bl	80071b8 <HAL_RCC_GetHCLKFreq>
 800721e:	4601      	mov	r1, r0
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007228:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800722c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	fa92 f2a2 	rbit	r2, r2
 8007234:	603a      	str	r2, [r7, #0]
  return result;
 8007236:	683a      	ldr	r2, [r7, #0]
 8007238:	fab2 f282 	clz	r2, r2
 800723c:	b2d2      	uxtb	r2, r2
 800723e:	40d3      	lsrs	r3, r2
 8007240:	4a04      	ldr	r2, [pc, #16]	; (8007254 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007242:	5cd3      	ldrb	r3, [r2, r3]
 8007244:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007248:	4618      	mov	r0, r3
 800724a:	3708      	adds	r7, #8
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	40021000 	.word	0x40021000
 8007254:	0800ba98 	.word	0x0800ba98

08007258 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b092      	sub	sp, #72	; 0x48
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007268:	2300      	movs	r3, #0
 800726a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 80d4 	beq.w	8007424 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800727c:	4b4e      	ldr	r3, [pc, #312]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800727e:	69db      	ldr	r3, [r3, #28]
 8007280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10e      	bne.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007288:	4b4b      	ldr	r3, [pc, #300]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	4a4a      	ldr	r2, [pc, #296]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800728e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007292:	61d3      	str	r3, [r2, #28]
 8007294:	4b48      	ldr	r3, [pc, #288]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800729c:	60bb      	str	r3, [r7, #8]
 800729e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072a0:	2301      	movs	r3, #1
 80072a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072a6:	4b45      	ldr	r3, [pc, #276]	; (80073bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d118      	bne.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072b2:	4b42      	ldr	r3, [pc, #264]	; (80073bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a41      	ldr	r2, [pc, #260]	; (80073bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072bc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072be:	f7fc feb3 	bl	8004028 <HAL_GetTick>
 80072c2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072c4:	e008      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072c6:	f7fc feaf 	bl	8004028 <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b64      	cmp	r3, #100	; 0x64
 80072d2:	d901      	bls.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e169      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072d8:	4b38      	ldr	r3, [pc, #224]	; (80073bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0f0      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80072e4:	4b34      	ldr	r3, [pc, #208]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80072ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 8084 	beq.w	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007300:	429a      	cmp	r2, r3
 8007302:	d07c      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007304:	4b2c      	ldr	r3, [pc, #176]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007306:	6a1b      	ldr	r3, [r3, #32]
 8007308:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800730c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800730e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007312:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007316:	fa93 f3a3 	rbit	r3, r3
 800731a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800731e:	fab3 f383 	clz	r3, r3
 8007322:	b2db      	uxtb	r3, r3
 8007324:	461a      	mov	r2, r3
 8007326:	4b26      	ldr	r3, [pc, #152]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	461a      	mov	r2, r3
 800732e:	2301      	movs	r3, #1
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007336:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733a:	fa93 f3a3 	rbit	r3, r3
 800733e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8007340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007342:	fab3 f383 	clz	r3, r3
 8007346:	b2db      	uxtb	r3, r3
 8007348:	461a      	mov	r2, r3
 800734a:	4b1d      	ldr	r3, [pc, #116]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800734c:	4413      	add	r3, r2
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	461a      	mov	r2, r3
 8007352:	2300      	movs	r3, #0
 8007354:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007356:	4a18      	ldr	r2, [pc, #96]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800735c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d04b      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007366:	f7fc fe5f 	bl	8004028 <HAL_GetTick>
 800736a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800736c:	e00a      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736e:	f7fc fe5b 	bl	8004028 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	f241 3288 	movw	r2, #5000	; 0x1388
 800737c:	4293      	cmp	r3, r2
 800737e:	d901      	bls.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e113      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x354>
 8007384:	2302      	movs	r3, #2
 8007386:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738a:	fa93 f3a3 	rbit	r3, r3
 800738e:	627b      	str	r3, [r7, #36]	; 0x24
 8007390:	2302      	movs	r3, #2
 8007392:	623b      	str	r3, [r7, #32]
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	fa93 f3a3 	rbit	r3, r3
 800739a:	61fb      	str	r3, [r7, #28]
  return result;
 800739c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800739e:	fab3 f383 	clz	r3, r3
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	095b      	lsrs	r3, r3, #5
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	f043 0302 	orr.w	r3, r3, #2
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d108      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80073b2:	4b01      	ldr	r3, [pc, #4]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	e00d      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80073b8:	40021000 	.word	0x40021000
 80073bc:	40007000 	.word	0x40007000
 80073c0:	10908100 	.word	0x10908100
 80073c4:	2302      	movs	r3, #2
 80073c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	fa93 f3a3 	rbit	r3, r3
 80073ce:	617b      	str	r3, [r7, #20]
 80073d0:	4b78      	ldr	r3, [pc, #480]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	2202      	movs	r2, #2
 80073d6:	613a      	str	r2, [r7, #16]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	fa92 f2a2 	rbit	r2, r2
 80073de:	60fa      	str	r2, [r7, #12]
  return result;
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	fab2 f282 	clz	r2, r2
 80073e6:	b2d2      	uxtb	r2, r2
 80073e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073ec:	b2d2      	uxtb	r2, r2
 80073ee:	f002 021f 	and.w	r2, r2, #31
 80073f2:	2101      	movs	r1, #1
 80073f4:	fa01 f202 	lsl.w	r2, r1, r2
 80073f8:	4013      	ands	r3, r2
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0b7      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80073fe:	4b6d      	ldr	r3, [pc, #436]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	496a      	ldr	r1, [pc, #424]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800740c:	4313      	orrs	r3, r2
 800740e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007410:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007414:	2b01      	cmp	r3, #1
 8007416:	d105      	bne.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007418:	4b66      	ldr	r3, [pc, #408]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	4a65      	ldr	r2, [pc, #404]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800741e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007422:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	2b00      	cmp	r3, #0
 800742e:	d008      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007430:	4b60      	ldr	r3, [pc, #384]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007434:	f023 0203 	bic.w	r2, r3, #3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	495d      	ldr	r1, [pc, #372]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d008      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800744e:	4b59      	ldr	r3, [pc, #356]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007452:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	4956      	ldr	r1, [pc, #344]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800745c:	4313      	orrs	r3, r2
 800745e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b00      	cmp	r3, #0
 800746a:	d008      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800746c:	4b51      	ldr	r3, [pc, #324]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800746e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007470:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	494e      	ldr	r1, [pc, #312]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800747a:	4313      	orrs	r3, r2
 800747c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0320 	and.w	r3, r3, #32
 8007486:	2b00      	cmp	r3, #0
 8007488:	d008      	beq.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800748a:	4b4a      	ldr	r3, [pc, #296]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800748c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748e:	f023 0210 	bic.w	r2, r3, #16
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	4947      	ldr	r1, [pc, #284]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007498:	4313      	orrs	r3, r2
 800749a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d008      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80074a8:	4b42      	ldr	r3, [pc, #264]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b4:	493f      	ldr	r1, [pc, #252]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074b6:	4313      	orrs	r3, r2
 80074b8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d008      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074c6:	4b3b      	ldr	r3, [pc, #236]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ca:	f023 0220 	bic.w	r2, r3, #32
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	4938      	ldr	r1, [pc, #224]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d008      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80074e4:	4b33      	ldr	r3, [pc, #204]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	695b      	ldr	r3, [r3, #20]
 80074f0:	4930      	ldr	r1, [pc, #192]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074f2:	4313      	orrs	r3, r2
 80074f4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0310 	and.w	r3, r3, #16
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007502:	4b2c      	ldr	r3, [pc, #176]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007506:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	4929      	ldr	r1, [pc, #164]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007510:	4313      	orrs	r3, r2
 8007512:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800751c:	2b00      	cmp	r3, #0
 800751e:	d008      	beq.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007520:	4b24      	ldr	r3, [pc, #144]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800752c:	4921      	ldr	r1, [pc, #132]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800752e:	4313      	orrs	r3, r2
 8007530:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800753a:	2b00      	cmp	r3, #0
 800753c:	d008      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800753e:	4b1d      	ldr	r3, [pc, #116]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007542:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754a:	491a      	ldr	r1, [pc, #104]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800754c:	4313      	orrs	r3, r2
 800754e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007558:	2b00      	cmp	r3, #0
 800755a:	d008      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800755c:	4b15      	ldr	r3, [pc, #84]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800755e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007560:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007568:	4912      	ldr	r1, [pc, #72]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800756a:	4313      	orrs	r3, r2
 800756c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d008      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800757a:	4b0e      	ldr	r3, [pc, #56]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007586:	490b      	ldr	r1, [pc, #44]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007588:	4313      	orrs	r3, r2
 800758a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d008      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007598:	4b06      	ldr	r3, [pc, #24]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800759a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800759c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075a4:	4903      	ldr	r1, [pc, #12]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3748      	adds	r7, #72	; 0x48
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	40021000 	.word	0x40021000

080075b8 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e083      	b.n	80076d2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	7f5b      	ldrb	r3, [r3, #29]
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d105      	bne.n	80075e0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7fa fc8c 	bl	8001ef8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2202      	movs	r2, #2
 80075e4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	22ca      	movs	r2, #202	; 0xca
 80075ec:	625a      	str	r2, [r3, #36]	; 0x24
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2253      	movs	r2, #83	; 0x53
 80075f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 faa8 	bl	8007b4c <RTC_EnterInitMode>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d008      	beq.n	8007614 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	22ff      	movs	r2, #255	; 0xff
 8007608:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2204      	movs	r2, #4
 800760e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e05e      	b.n	80076d2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	6812      	ldr	r2, [r2, #0]
 800761e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007622:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007626:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6899      	ldr	r1, [r3, #8]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	695b      	ldr	r3, [r3, #20]
 800763c:	431a      	orrs	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	430a      	orrs	r2, r1
 8007644:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	68d2      	ldr	r2, [r2, #12]
 800764e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6919      	ldr	r1, [r3, #16]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	041a      	lsls	r2, r3, #16
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	430a      	orrs	r2, r1
 8007662:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68da      	ldr	r2, [r3, #12]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007672:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f003 0320 	and.w	r3, r3, #32
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10e      	bne.n	80076a0 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 fa3a 	bl	8007afc <HAL_RTC_WaitForSynchro>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d008      	beq.n	80076a0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	22ff      	movs	r2, #255	; 0xff
 8007694:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2204      	movs	r2, #4
 800769a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e018      	b.n	80076d2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076ae:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699a      	ldr	r2, [r3, #24]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	22ff      	movs	r2, #255	; 0xff
 80076c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2201      	movs	r2, #1
 80076ce:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80076d0:	2300      	movs	r3, #0
  }
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3708      	adds	r7, #8
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076da:	b590      	push	{r4, r7, lr}
 80076dc:	b087      	sub	sp, #28
 80076de:	af00      	add	r7, sp, #0
 80076e0:	60f8      	str	r0, [r7, #12]
 80076e2:	60b9      	str	r1, [r7, #8]
 80076e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80076e6:	2300      	movs	r3, #0
 80076e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	7f1b      	ldrb	r3, [r3, #28]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <HAL_RTC_SetTime+0x1c>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e0aa      	b.n	800784c <HAL_RTC_SetTime+0x172>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2202      	movs	r2, #2
 8007700:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d126      	bne.n	8007756 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007712:	2b00      	cmp	r3, #0
 8007714:	d102      	bne.n	800771c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2200      	movs	r2, #0
 800771a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	4618      	mov	r0, r3
 8007722:	f000 fa3f 	bl	8007ba4 <RTC_ByteToBcd2>
 8007726:	4603      	mov	r3, r0
 8007728:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	785b      	ldrb	r3, [r3, #1]
 800772e:	4618      	mov	r0, r3
 8007730:	f000 fa38 	bl	8007ba4 <RTC_ByteToBcd2>
 8007734:	4603      	mov	r3, r0
 8007736:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007738:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	789b      	ldrb	r3, [r3, #2]
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fa30 	bl	8007ba4 <RTC_ByteToBcd2>
 8007744:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007746:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	78db      	ldrb	r3, [r3, #3]
 800774e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007750:	4313      	orrs	r3, r2
 8007752:	617b      	str	r3, [r7, #20]
 8007754:	e018      	b.n	8007788 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007760:	2b00      	cmp	r3, #0
 8007762:	d102      	bne.n	800776a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2200      	movs	r2, #0
 8007768:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	785b      	ldrb	r3, [r3, #1]
 8007774:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007776:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800777c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	78db      	ldrb	r3, [r3, #3]
 8007782:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	22ca      	movs	r2, #202	; 0xca
 800778e:	625a      	str	r2, [r3, #36]	; 0x24
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2253      	movs	r2, #83	; 0x53
 8007796:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 f9d7 	bl	8007b4c <RTC_EnterInitMode>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00b      	beq.n	80077bc <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	22ff      	movs	r2, #255	; 0xff
 80077aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2204      	movs	r2, #4
 80077b0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	e047      	b.n	800784c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80077c6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80077ca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	689a      	ldr	r2, [r3, #8]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077da:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	6899      	ldr	r1, [r3, #8]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	68da      	ldr	r2, [r3, #12]
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	431a      	orrs	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	430a      	orrs	r2, r1
 80077f2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68da      	ldr	r2, [r3, #12]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007802:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f003 0320 	and.w	r3, r3, #32
 800780e:	2b00      	cmp	r3, #0
 8007810:	d111      	bne.n	8007836 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 f972 	bl	8007afc <HAL_RTC_WaitForSynchro>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00b      	beq.n	8007836 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	22ff      	movs	r2, #255	; 0xff
 8007824:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2204      	movs	r2, #4
 800782a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e00a      	b.n	800784c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	22ff      	movs	r2, #255	; 0xff
 800783c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800784a:	2300      	movs	r3, #0
  }
}
 800784c:	4618      	mov	r0, r3
 800784e:	371c      	adds	r7, #28
 8007850:	46bd      	mov	sp, r7
 8007852:	bd90      	pop	{r4, r7, pc}

08007854 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b086      	sub	sp, #24
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007860:	2300      	movs	r3, #0
 8007862:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007886:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800788a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	0c1b      	lsrs	r3, r3, #16
 8007890:	b2db      	uxtb	r3, r3
 8007892:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007896:	b2da      	uxtb	r2, r3
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	0a1b      	lsrs	r3, r3, #8
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078a6:	b2da      	uxtb	r2, r3
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078b4:	b2da      	uxtb	r2, r3
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	0c1b      	lsrs	r3, r3, #16
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c4:	b2da      	uxtb	r2, r3
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d11a      	bne.n	8007906 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	4618      	mov	r0, r3
 80078d6:	f000 f983 	bl	8007be0 <RTC_Bcd2ToByte>
 80078da:	4603      	mov	r3, r0
 80078dc:	461a      	mov	r2, r3
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	785b      	ldrb	r3, [r3, #1]
 80078e6:	4618      	mov	r0, r3
 80078e8:	f000 f97a 	bl	8007be0 <RTC_Bcd2ToByte>
 80078ec:	4603      	mov	r3, r0
 80078ee:	461a      	mov	r2, r3
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	789b      	ldrb	r3, [r3, #2]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 f971 	bl	8007be0 <RTC_Bcd2ToByte>
 80078fe:	4603      	mov	r3, r0
 8007900:	461a      	mov	r2, r3
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3718      	adds	r7, #24
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007910:	b590      	push	{r4, r7, lr}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	7f1b      	ldrb	r3, [r3, #28]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d101      	bne.n	800792c <HAL_RTC_SetDate+0x1c>
 8007928:	2302      	movs	r3, #2
 800792a:	e094      	b.n	8007a56 <HAL_RTC_SetDate+0x146>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2201      	movs	r2, #1
 8007930:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2202      	movs	r2, #2
 8007936:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10e      	bne.n	800795c <HAL_RTC_SetDate+0x4c>
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	785b      	ldrb	r3, [r3, #1]
 8007942:	f003 0310 	and.w	r3, r3, #16
 8007946:	2b00      	cmp	r3, #0
 8007948:	d008      	beq.n	800795c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	785b      	ldrb	r3, [r3, #1]
 800794e:	f023 0310 	bic.w	r3, r3, #16
 8007952:	b2db      	uxtb	r3, r3
 8007954:	330a      	adds	r3, #10
 8007956:	b2da      	uxtb	r2, r3
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d11c      	bne.n	800799c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	78db      	ldrb	r3, [r3, #3]
 8007966:	4618      	mov	r0, r3
 8007968:	f000 f91c 	bl	8007ba4 <RTC_ByteToBcd2>
 800796c:	4603      	mov	r3, r0
 800796e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	785b      	ldrb	r3, [r3, #1]
 8007974:	4618      	mov	r0, r3
 8007976:	f000 f915 	bl	8007ba4 <RTC_ByteToBcd2>
 800797a:	4603      	mov	r3, r0
 800797c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800797e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	789b      	ldrb	r3, [r3, #2]
 8007984:	4618      	mov	r0, r3
 8007986:	f000 f90d 	bl	8007ba4 <RTC_ByteToBcd2>
 800798a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800798c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]
 800799a:	e00e      	b.n	80079ba <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	78db      	ldrb	r3, [r3, #3]
 80079a0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	785b      	ldrb	r3, [r3, #1]
 80079a6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079a8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80079ae:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079b6:	4313      	orrs	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	22ca      	movs	r2, #202	; 0xca
 80079c0:	625a      	str	r2, [r3, #36]	; 0x24
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2253      	movs	r2, #83	; 0x53
 80079c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f000 f8be 	bl	8007b4c <RTC_EnterInitMode>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00b      	beq.n	80079ee <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	22ff      	movs	r2, #255	; 0xff
 80079dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2204      	movs	r2, #4
 80079e2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	e033      	b.n	8007a56 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80079f8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80079fc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68da      	ldr	r2, [r3, #12]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a0c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f003 0320 	and.w	r3, r3, #32
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d111      	bne.n	8007a40 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f000 f86d 	bl	8007afc <HAL_RTC_WaitForSynchro>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	22ff      	movs	r2, #255	; 0xff
 8007a2e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2204      	movs	r2, #4
 8007a34:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e00a      	b.n	8007a56 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	22ff      	movs	r2, #255	; 0xff
 8007a46:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007a54:	2300      	movs	r3, #0
  }
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	371c      	adds	r7, #28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd90      	pop	{r4, r7, pc}

08007a5e <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b086      	sub	sp, #24
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	60f8      	str	r0, [r7, #12]
 8007a66:	60b9      	str	r1, [r7, #8]
 8007a68:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a78:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a7c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	0c1b      	lsrs	r3, r3, #16
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	0a1b      	lsrs	r3, r3, #8
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	f003 031f 	and.w	r3, r3, #31
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007aa0:	b2da      	uxtb	r2, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	0b5b      	lsrs	r3, r3, #13
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d11a      	bne.n	8007af2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	78db      	ldrb	r3, [r3, #3]
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f000 f88d 	bl	8007be0 <RTC_Bcd2ToByte>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	461a      	mov	r2, r3
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	785b      	ldrb	r3, [r3, #1]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f000 f884 	bl	8007be0 <RTC_Bcd2ToByte>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	461a      	mov	r2, r3
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	789b      	ldrb	r3, [r3, #2]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f000 f87b 	bl	8007be0 <RTC_Bcd2ToByte>
 8007aea:	4603      	mov	r3, r0
 8007aec:	461a      	mov	r2, r3
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b16:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007b18:	f7fc fa86 	bl	8004028 <HAL_GetTick>
 8007b1c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b1e:	e009      	b.n	8007b34 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b20:	f7fc fa82 	bl	8004028 <HAL_GetTick>
 8007b24:	4602      	mov	r2, r0
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b2e:	d901      	bls.n	8007b34 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e007      	b.n	8007b44 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	f003 0320 	and.w	r3, r3, #32
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d0ee      	beq.n	8007b20 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d119      	bne.n	8007b9a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b70:	f7fc fa5a 	bl	8004028 <HAL_GetTick>
 8007b74:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b76:	e009      	b.n	8007b8c <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b78:	f7fc fa56 	bl	8004028 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b86:	d901      	bls.n	8007b8c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e007      	b.n	8007b9c <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d0ee      	beq.n	8007b78 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8007bb2:	e005      	b.n	8007bc0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007bba:	79fb      	ldrb	r3, [r7, #7]
 8007bbc:	3b0a      	subs	r3, #10
 8007bbe:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8007bc0:	79fb      	ldrb	r3, [r7, #7]
 8007bc2:	2b09      	cmp	r3, #9
 8007bc4:	d8f6      	bhi.n	8007bb4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	011b      	lsls	r3, r3, #4
 8007bcc:	b2da      	uxtb	r2, r3
 8007bce:	79fb      	ldrb	r3, [r7, #7]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	b2db      	uxtb	r3, r3
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3714      	adds	r7, #20
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	4603      	mov	r3, r0
 8007be8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007bea:	2300      	movs	r3, #0
 8007bec:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8007bee:	79fb      	ldrb	r3, [r7, #7]
 8007bf0:	091b      	lsrs	r3, r3, #4
 8007bf2:	b2db      	uxtb	r3, r3
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4413      	add	r3, r2
 8007bfc:	005b      	lsls	r3, r3, #1
 8007bfe:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	f003 030f 	and.w	r3, r3, #15
 8007c06:	b2da      	uxtb	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	4413      	add	r3, r2
 8007c0e:	b2db      	uxtb	r3, r3
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3714      	adds	r7, #20
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e09d      	b.n	8007d6a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d108      	bne.n	8007c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c3e:	d009      	beq.n	8007c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	61da      	str	r2, [r3, #28]
 8007c46:	e005      	b.n	8007c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fa f968 	bl	8001f44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c94:	d902      	bls.n	8007c9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]
 8007c9a:	e002      	b.n	8007ca2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ca0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007caa:	d007      	beq.n	8007cbc <HAL_SPI_Init+0xa0>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cb4:	d002      	beq.n	8007cbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	695b      	ldr	r3, [r3, #20]
 8007cdc:	f003 0301 	and.w	r3, r3, #1
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cea:	431a      	orrs	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cfe:	ea42 0103 	orr.w	r1, r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	0c1b      	lsrs	r3, r3, #16
 8007d18:	f003 0204 	and.w	r2, r3, #4
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d20:	f003 0310 	and.w	r3, r3, #16
 8007d24:	431a      	orrs	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2a:	f003 0308 	and.w	r3, r3, #8
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007d38:	ea42 0103 	orr.w	r1, r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	69da      	ldr	r2, [r3, #28]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b082      	sub	sp, #8
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e049      	b.n	8007e18 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d106      	bne.n	8007d9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7fa f915 	bl	8001fc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	3304      	adds	r3, #4
 8007dae:	4619      	mov	r1, r3
 8007db0:	4610      	mov	r0, r2
 8007db2:	f000 fd31 	bl	8008818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2201      	movs	r2, #1
 8007dba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3708      	adds	r7, #8
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d001      	beq.n	8007e38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e04a      	b.n	8007ece <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2202      	movs	r2, #2
 8007e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68da      	ldr	r2, [r3, #12]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f042 0201 	orr.w	r2, r2, #1
 8007e4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a21      	ldr	r2, [pc, #132]	; (8007edc <HAL_TIM_Base_Start_IT+0xbc>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d018      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x6c>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e62:	d013      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x6c>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a1d      	ldr	r2, [pc, #116]	; (8007ee0 <HAL_TIM_Base_Start_IT+0xc0>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d00e      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x6c>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a1c      	ldr	r2, [pc, #112]	; (8007ee4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d009      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x6c>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a1a      	ldr	r2, [pc, #104]	; (8007ee8 <HAL_TIM_Base_Start_IT+0xc8>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d004      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x6c>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a19      	ldr	r2, [pc, #100]	; (8007eec <HAL_TIM_Base_Start_IT+0xcc>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d115      	bne.n	8007eb8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689a      	ldr	r2, [r3, #8]
 8007e92:	4b17      	ldr	r3, [pc, #92]	; (8007ef0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007e94:	4013      	ands	r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2b06      	cmp	r3, #6
 8007e9c:	d015      	beq.n	8007eca <HAL_TIM_Base_Start_IT+0xaa>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ea4:	d011      	beq.n	8007eca <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f042 0201 	orr.w	r2, r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eb6:	e008      	b.n	8007eca <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f042 0201 	orr.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	e000      	b.n	8007ecc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	40012c00 	.word	0x40012c00
 8007ee0:	40000400 	.word	0x40000400
 8007ee4:	40000800 	.word	0x40000800
 8007ee8:	40013400 	.word	0x40013400
 8007eec:	40014000 	.word	0x40014000
 8007ef0:	00010007 	.word	0x00010007

08007ef4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d101      	bne.n	8007f06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e049      	b.n	8007f9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d106      	bne.n	8007f20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 f841 	bl	8007fa2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2202      	movs	r2, #2
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	3304      	adds	r3, #4
 8007f30:	4619      	mov	r1, r3
 8007f32:	4610      	mov	r0, r2
 8007f34:	f000 fc70 	bl	8008818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3708      	adds	r7, #8
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b083      	sub	sp, #12
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr
	...

08007fb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d109      	bne.n	8007fdc <HAL_TIM_PWM_Start+0x24>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	bf14      	ite	ne
 8007fd4:	2301      	movne	r3, #1
 8007fd6:	2300      	moveq	r3, #0
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	e03c      	b.n	8008056 <HAL_TIM_PWM_Start+0x9e>
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	2b04      	cmp	r3, #4
 8007fe0:	d109      	bne.n	8007ff6 <HAL_TIM_PWM_Start+0x3e>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	bf14      	ite	ne
 8007fee:	2301      	movne	r3, #1
 8007ff0:	2300      	moveq	r3, #0
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	e02f      	b.n	8008056 <HAL_TIM_PWM_Start+0x9e>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	2b08      	cmp	r3, #8
 8007ffa:	d109      	bne.n	8008010 <HAL_TIM_PWM_Start+0x58>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008002:	b2db      	uxtb	r3, r3
 8008004:	2b01      	cmp	r3, #1
 8008006:	bf14      	ite	ne
 8008008:	2301      	movne	r3, #1
 800800a:	2300      	moveq	r3, #0
 800800c:	b2db      	uxtb	r3, r3
 800800e:	e022      	b.n	8008056 <HAL_TIM_PWM_Start+0x9e>
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	2b0c      	cmp	r3, #12
 8008014:	d109      	bne.n	800802a <HAL_TIM_PWM_Start+0x72>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b01      	cmp	r3, #1
 8008020:	bf14      	ite	ne
 8008022:	2301      	movne	r3, #1
 8008024:	2300      	moveq	r3, #0
 8008026:	b2db      	uxtb	r3, r3
 8008028:	e015      	b.n	8008056 <HAL_TIM_PWM_Start+0x9e>
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	2b10      	cmp	r3, #16
 800802e:	d109      	bne.n	8008044 <HAL_TIM_PWM_Start+0x8c>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b01      	cmp	r3, #1
 800803a:	bf14      	ite	ne
 800803c:	2301      	movne	r3, #1
 800803e:	2300      	moveq	r3, #0
 8008040:	b2db      	uxtb	r3, r3
 8008042:	e008      	b.n	8008056 <HAL_TIM_PWM_Start+0x9e>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b01      	cmp	r3, #1
 800804e:	bf14      	ite	ne
 8008050:	2301      	movne	r3, #1
 8008052:	2300      	moveq	r3, #0
 8008054:	b2db      	uxtb	r3, r3
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e097      	b.n	800818e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d104      	bne.n	800806e <HAL_TIM_PWM_Start+0xb6>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2202      	movs	r2, #2
 8008068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800806c:	e023      	b.n	80080b6 <HAL_TIM_PWM_Start+0xfe>
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	2b04      	cmp	r3, #4
 8008072:	d104      	bne.n	800807e <HAL_TIM_PWM_Start+0xc6>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2202      	movs	r2, #2
 8008078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800807c:	e01b      	b.n	80080b6 <HAL_TIM_PWM_Start+0xfe>
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	2b08      	cmp	r3, #8
 8008082:	d104      	bne.n	800808e <HAL_TIM_PWM_Start+0xd6>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800808c:	e013      	b.n	80080b6 <HAL_TIM_PWM_Start+0xfe>
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b0c      	cmp	r3, #12
 8008092:	d104      	bne.n	800809e <HAL_TIM_PWM_Start+0xe6>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2202      	movs	r2, #2
 8008098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800809c:	e00b      	b.n	80080b6 <HAL_TIM_PWM_Start+0xfe>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b10      	cmp	r3, #16
 80080a2:	d104      	bne.n	80080ae <HAL_TIM_PWM_Start+0xf6>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2202      	movs	r2, #2
 80080a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080ac:	e003      	b.n	80080b6 <HAL_TIM_PWM_Start+0xfe>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2202      	movs	r2, #2
 80080b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2201      	movs	r2, #1
 80080bc:	6839      	ldr	r1, [r7, #0]
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 ffaa 	bl	8009018 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a33      	ldr	r2, [pc, #204]	; (8008198 <HAL_TIM_PWM_Start+0x1e0>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d013      	beq.n	80080f6 <HAL_TIM_PWM_Start+0x13e>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a32      	ldr	r2, [pc, #200]	; (800819c <HAL_TIM_PWM_Start+0x1e4>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d00e      	beq.n	80080f6 <HAL_TIM_PWM_Start+0x13e>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a30      	ldr	r2, [pc, #192]	; (80081a0 <HAL_TIM_PWM_Start+0x1e8>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d009      	beq.n	80080f6 <HAL_TIM_PWM_Start+0x13e>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a2f      	ldr	r2, [pc, #188]	; (80081a4 <HAL_TIM_PWM_Start+0x1ec>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d004      	beq.n	80080f6 <HAL_TIM_PWM_Start+0x13e>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a2d      	ldr	r2, [pc, #180]	; (80081a8 <HAL_TIM_PWM_Start+0x1f0>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d101      	bne.n	80080fa <HAL_TIM_PWM_Start+0x142>
 80080f6:	2301      	movs	r3, #1
 80080f8:	e000      	b.n	80080fc <HAL_TIM_PWM_Start+0x144>
 80080fa:	2300      	movs	r3, #0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d007      	beq.n	8008110 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800810e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a20      	ldr	r2, [pc, #128]	; (8008198 <HAL_TIM_PWM_Start+0x1e0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d018      	beq.n	800814c <HAL_TIM_PWM_Start+0x194>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008122:	d013      	beq.n	800814c <HAL_TIM_PWM_Start+0x194>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a20      	ldr	r2, [pc, #128]	; (80081ac <HAL_TIM_PWM_Start+0x1f4>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d00e      	beq.n	800814c <HAL_TIM_PWM_Start+0x194>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a1f      	ldr	r2, [pc, #124]	; (80081b0 <HAL_TIM_PWM_Start+0x1f8>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d009      	beq.n	800814c <HAL_TIM_PWM_Start+0x194>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a17      	ldr	r2, [pc, #92]	; (800819c <HAL_TIM_PWM_Start+0x1e4>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d004      	beq.n	800814c <HAL_TIM_PWM_Start+0x194>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a16      	ldr	r2, [pc, #88]	; (80081a0 <HAL_TIM_PWM_Start+0x1e8>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d115      	bne.n	8008178 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689a      	ldr	r2, [r3, #8]
 8008152:	4b18      	ldr	r3, [pc, #96]	; (80081b4 <HAL_TIM_PWM_Start+0x1fc>)
 8008154:	4013      	ands	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b06      	cmp	r3, #6
 800815c:	d015      	beq.n	800818a <HAL_TIM_PWM_Start+0x1d2>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008164:	d011      	beq.n	800818a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f042 0201 	orr.w	r2, r2, #1
 8008174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008176:	e008      	b.n	800818a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f042 0201 	orr.w	r2, r2, #1
 8008186:	601a      	str	r2, [r3, #0]
 8008188:	e000      	b.n	800818c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800818a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	40012c00 	.word	0x40012c00
 800819c:	40013400 	.word	0x40013400
 80081a0:	40014000 	.word	0x40014000
 80081a4:	40014400 	.word	0x40014400
 80081a8:	40014800 	.word	0x40014800
 80081ac:	40000400 	.word	0x40000400
 80081b0:	40000800 	.word	0x40000800
 80081b4:	00010007 	.word	0x00010007

080081b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b082      	sub	sp, #8
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d122      	bne.n	8008214 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d11b      	bne.n	8008214 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f06f 0202 	mvn.w	r2, #2
 80081e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	f003 0303 	and.w	r3, r3, #3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d003      	beq.n	8008202 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 faed 	bl	80087da <HAL_TIM_IC_CaptureCallback>
 8008200:	e005      	b.n	800820e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fadf 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 faf0 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f003 0304 	and.w	r3, r3, #4
 800821e:	2b04      	cmp	r3, #4
 8008220:	d122      	bne.n	8008268 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b04      	cmp	r3, #4
 800822e:	d11b      	bne.n	8008268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f06f 0204 	mvn.w	r2, #4
 8008238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2202      	movs	r2, #2
 800823e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fac3 	bl	80087da <HAL_TIM_IC_CaptureCallback>
 8008254:	e005      	b.n	8008262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fab5 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 fac6 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	f003 0308 	and.w	r3, r3, #8
 8008272:	2b08      	cmp	r3, #8
 8008274:	d122      	bne.n	80082bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f003 0308 	and.w	r3, r3, #8
 8008280:	2b08      	cmp	r3, #8
 8008282:	d11b      	bne.n	80082bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f06f 0208 	mvn.w	r2, #8
 800828c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2204      	movs	r2, #4
 8008292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	69db      	ldr	r3, [r3, #28]
 800829a:	f003 0303 	and.w	r3, r3, #3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fa99 	bl	80087da <HAL_TIM_IC_CaptureCallback>
 80082a8:	e005      	b.n	80082b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa8b 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fa9c 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	f003 0310 	and.w	r3, r3, #16
 80082c6:	2b10      	cmp	r3, #16
 80082c8:	d122      	bne.n	8008310 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f003 0310 	and.w	r3, r3, #16
 80082d4:	2b10      	cmp	r3, #16
 80082d6:	d11b      	bne.n	8008310 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f06f 0210 	mvn.w	r2, #16
 80082e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2208      	movs	r2, #8
 80082e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d003      	beq.n	80082fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa6f 	bl	80087da <HAL_TIM_IC_CaptureCallback>
 80082fc:	e005      	b.n	800830a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fa61 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 fa72 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	2b01      	cmp	r3, #1
 800831c:	d10e      	bne.n	800833c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	f003 0301 	and.w	r3, r3, #1
 8008328:	2b01      	cmp	r3, #1
 800832a:	d107      	bne.n	800833c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f06f 0201 	mvn.w	r2, #1
 8008334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fa3b 	bl	80087b2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008346:	2b80      	cmp	r3, #128	; 0x80
 8008348:	d10e      	bne.n	8008368 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008354:	2b80      	cmp	r3, #128	; 0x80
 8008356:	d107      	bne.n	8008368 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 ff08 	bl	8009178 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	691b      	ldr	r3, [r3, #16]
 800836e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008376:	d10e      	bne.n	8008396 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008382:	2b80      	cmp	r3, #128	; 0x80
 8008384:	d107      	bne.n	8008396 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800838e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 fefb 	bl	800918c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a0:	2b40      	cmp	r3, #64	; 0x40
 80083a2:	d10e      	bne.n	80083c2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ae:	2b40      	cmp	r3, #64	; 0x40
 80083b0:	d107      	bne.n	80083c2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80083ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 fa20 	bl	8008802 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	f003 0320 	and.w	r3, r3, #32
 80083cc:	2b20      	cmp	r3, #32
 80083ce:	d10e      	bne.n	80083ee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f003 0320 	and.w	r3, r3, #32
 80083da:	2b20      	cmp	r3, #32
 80083dc:	d107      	bne.n	80083ee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f06f 0220 	mvn.w	r2, #32
 80083e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 febb 	bl	8009164 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083ee:	bf00      	nop
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
	...

080083f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b086      	sub	sp, #24
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008404:	2300      	movs	r3, #0
 8008406:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800840e:	2b01      	cmp	r3, #1
 8008410:	d101      	bne.n	8008416 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008412:	2302      	movs	r3, #2
 8008414:	e0ff      	b.n	8008616 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b14      	cmp	r3, #20
 8008422:	f200 80f0 	bhi.w	8008606 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008426:	a201      	add	r2, pc, #4	; (adr r2, 800842c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800842c:	08008481 	.word	0x08008481
 8008430:	08008607 	.word	0x08008607
 8008434:	08008607 	.word	0x08008607
 8008438:	08008607 	.word	0x08008607
 800843c:	080084c1 	.word	0x080084c1
 8008440:	08008607 	.word	0x08008607
 8008444:	08008607 	.word	0x08008607
 8008448:	08008607 	.word	0x08008607
 800844c:	08008503 	.word	0x08008503
 8008450:	08008607 	.word	0x08008607
 8008454:	08008607 	.word	0x08008607
 8008458:	08008607 	.word	0x08008607
 800845c:	08008543 	.word	0x08008543
 8008460:	08008607 	.word	0x08008607
 8008464:	08008607 	.word	0x08008607
 8008468:	08008607 	.word	0x08008607
 800846c:	08008585 	.word	0x08008585
 8008470:	08008607 	.word	0x08008607
 8008474:	08008607 	.word	0x08008607
 8008478:	08008607 	.word	0x08008607
 800847c:	080085c5 	.word	0x080085c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	68b9      	ldr	r1, [r7, #8]
 8008486:	4618      	mov	r0, r3
 8008488:	f000 fa56 	bl	8008938 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	699a      	ldr	r2, [r3, #24]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f042 0208 	orr.w	r2, r2, #8
 800849a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	699a      	ldr	r2, [r3, #24]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 0204 	bic.w	r2, r2, #4
 80084aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6999      	ldr	r1, [r3, #24]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	691a      	ldr	r2, [r3, #16]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	430a      	orrs	r2, r1
 80084bc:	619a      	str	r2, [r3, #24]
      break;
 80084be:	e0a5      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68b9      	ldr	r1, [r7, #8]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 fac6 	bl	8008a58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	699a      	ldr	r2, [r3, #24]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	699a      	ldr	r2, [r3, #24]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	6999      	ldr	r1, [r3, #24]
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	021a      	lsls	r2, r3, #8
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	430a      	orrs	r2, r1
 80084fe:	619a      	str	r2, [r3, #24]
      break;
 8008500:	e084      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68b9      	ldr	r1, [r7, #8]
 8008508:	4618      	mov	r0, r3
 800850a:	f000 fb2f 	bl	8008b6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69da      	ldr	r2, [r3, #28]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f042 0208 	orr.w	r2, r2, #8
 800851c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	69da      	ldr	r2, [r3, #28]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f022 0204 	bic.w	r2, r2, #4
 800852c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	69d9      	ldr	r1, [r3, #28]
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	691a      	ldr	r2, [r3, #16]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	430a      	orrs	r2, r1
 800853e:	61da      	str	r2, [r3, #28]
      break;
 8008540:	e064      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	68b9      	ldr	r1, [r7, #8]
 8008548:	4618      	mov	r0, r3
 800854a:	f000 fb97 	bl	8008c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	69da      	ldr	r2, [r3, #28]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800855c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	69da      	ldr	r2, [r3, #28]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800856c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	69d9      	ldr	r1, [r3, #28]
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	021a      	lsls	r2, r3, #8
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	430a      	orrs	r2, r1
 8008580:	61da      	str	r2, [r3, #28]
      break;
 8008582:	e043      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68b9      	ldr	r1, [r7, #8]
 800858a:	4618      	mov	r0, r3
 800858c:	f000 fbe0 	bl	8008d50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0208 	orr.w	r2, r2, #8
 800859e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f022 0204 	bic.w	r2, r2, #4
 80085ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	691a      	ldr	r2, [r3, #16]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	430a      	orrs	r2, r1
 80085c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80085c2:	e023      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68b9      	ldr	r1, [r7, #8]
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fc24 	bl	8008e18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	021a      	lsls	r2, r3, #8
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	430a      	orrs	r2, r1
 8008602:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008604:	e002      	b.n	800860c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	75fb      	strb	r3, [r7, #23]
      break;
 800860a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008614:	7dfb      	ldrb	r3, [r7, #23]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3718      	adds	r7, #24
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop

08008620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008634:	2b01      	cmp	r3, #1
 8008636:	d101      	bne.n	800863c <HAL_TIM_ConfigClockSource+0x1c>
 8008638:	2302      	movs	r3, #2
 800863a:	e0b6      	b.n	80087aa <HAL_TIM_ConfigClockSource+0x18a>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800865a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800865e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008678:	d03e      	beq.n	80086f8 <HAL_TIM_ConfigClockSource+0xd8>
 800867a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800867e:	f200 8087 	bhi.w	8008790 <HAL_TIM_ConfigClockSource+0x170>
 8008682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008686:	f000 8086 	beq.w	8008796 <HAL_TIM_ConfigClockSource+0x176>
 800868a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800868e:	d87f      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 8008690:	2b70      	cmp	r3, #112	; 0x70
 8008692:	d01a      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0xaa>
 8008694:	2b70      	cmp	r3, #112	; 0x70
 8008696:	d87b      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 8008698:	2b60      	cmp	r3, #96	; 0x60
 800869a:	d050      	beq.n	800873e <HAL_TIM_ConfigClockSource+0x11e>
 800869c:	2b60      	cmp	r3, #96	; 0x60
 800869e:	d877      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 80086a0:	2b50      	cmp	r3, #80	; 0x50
 80086a2:	d03c      	beq.n	800871e <HAL_TIM_ConfigClockSource+0xfe>
 80086a4:	2b50      	cmp	r3, #80	; 0x50
 80086a6:	d873      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 80086a8:	2b40      	cmp	r3, #64	; 0x40
 80086aa:	d058      	beq.n	800875e <HAL_TIM_ConfigClockSource+0x13e>
 80086ac:	2b40      	cmp	r3, #64	; 0x40
 80086ae:	d86f      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 80086b0:	2b30      	cmp	r3, #48	; 0x30
 80086b2:	d064      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x15e>
 80086b4:	2b30      	cmp	r3, #48	; 0x30
 80086b6:	d86b      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 80086b8:	2b20      	cmp	r3, #32
 80086ba:	d060      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x15e>
 80086bc:	2b20      	cmp	r3, #32
 80086be:	d867      	bhi.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d05c      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x15e>
 80086c4:	2b10      	cmp	r3, #16
 80086c6:	d05a      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x15e>
 80086c8:	e062      	b.n	8008790 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6818      	ldr	r0, [r3, #0]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	6899      	ldr	r1, [r3, #8]
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	f000 fc7d 	bl	8008fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80086ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	609a      	str	r2, [r3, #8]
      break;
 80086f6:	e04f      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6818      	ldr	r0, [r3, #0]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	6899      	ldr	r1, [r3, #8]
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f000 fc66 	bl	8008fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	689a      	ldr	r2, [r3, #8]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800871a:	609a      	str	r2, [r3, #8]
      break;
 800871c:	e03c      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	6859      	ldr	r1, [r3, #4]
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	461a      	mov	r2, r3
 800872c:	f000 fbda 	bl	8008ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2150      	movs	r1, #80	; 0x50
 8008736:	4618      	mov	r0, r3
 8008738:	f000 fc33 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 800873c:	e02c      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6818      	ldr	r0, [r3, #0]
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	6859      	ldr	r1, [r3, #4]
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	461a      	mov	r2, r3
 800874c:	f000 fbf9 	bl	8008f42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2160      	movs	r1, #96	; 0x60
 8008756:	4618      	mov	r0, r3
 8008758:	f000 fc23 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 800875c:	e01c      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6818      	ldr	r0, [r3, #0]
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	6859      	ldr	r1, [r3, #4]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	461a      	mov	r2, r3
 800876c:	f000 fbba 	bl	8008ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2140      	movs	r1, #64	; 0x40
 8008776:	4618      	mov	r0, r3
 8008778:	f000 fc13 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 800877c:	e00c      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4619      	mov	r1, r3
 8008788:	4610      	mov	r0, r2
 800878a:	f000 fc0a 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 800878e:	e003      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	73fb      	strb	r3, [r7, #15]
      break;
 8008794:	e000      	b.n	8008798 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80087ba:	bf00      	nop
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b083      	sub	sp, #12
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087ce:	bf00      	nop
 80087d0:	370c      	adds	r7, #12
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087da:	b480      	push	{r7}
 80087dc:	b083      	sub	sp, #12
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087e2:	bf00      	nop
 80087e4:	370c      	adds	r7, #12
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr

080087ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087f6:	bf00      	nop
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008802:	b480      	push	{r7}
 8008804:	b083      	sub	sp, #12
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800880a:	bf00      	nop
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr
	...

08008818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a3c      	ldr	r2, [pc, #240]	; (800891c <TIM_Base_SetConfig+0x104>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d00f      	beq.n	8008850 <TIM_Base_SetConfig+0x38>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008836:	d00b      	beq.n	8008850 <TIM_Base_SetConfig+0x38>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a39      	ldr	r2, [pc, #228]	; (8008920 <TIM_Base_SetConfig+0x108>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d007      	beq.n	8008850 <TIM_Base_SetConfig+0x38>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a38      	ldr	r2, [pc, #224]	; (8008924 <TIM_Base_SetConfig+0x10c>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d003      	beq.n	8008850 <TIM_Base_SetConfig+0x38>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a37      	ldr	r2, [pc, #220]	; (8008928 <TIM_Base_SetConfig+0x110>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d108      	bne.n	8008862 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	4313      	orrs	r3, r2
 8008860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	4a2d      	ldr	r2, [pc, #180]	; (800891c <TIM_Base_SetConfig+0x104>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d01b      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008870:	d017      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	4a2a      	ldr	r2, [pc, #168]	; (8008920 <TIM_Base_SetConfig+0x108>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d013      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4a29      	ldr	r2, [pc, #164]	; (8008924 <TIM_Base_SetConfig+0x10c>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d00f      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	4a28      	ldr	r2, [pc, #160]	; (8008928 <TIM_Base_SetConfig+0x110>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d00b      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4a27      	ldr	r2, [pc, #156]	; (800892c <TIM_Base_SetConfig+0x114>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d007      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a26      	ldr	r2, [pc, #152]	; (8008930 <TIM_Base_SetConfig+0x118>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d003      	beq.n	80088a2 <TIM_Base_SetConfig+0x8a>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4a25      	ldr	r2, [pc, #148]	; (8008934 <TIM_Base_SetConfig+0x11c>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d108      	bne.n	80088b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	68db      	ldr	r3, [r3, #12]
 80088ae:	68fa      	ldr	r2, [r7, #12]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	4313      	orrs	r3, r2
 80088c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	68fa      	ldr	r2, [r7, #12]
 80088c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	689a      	ldr	r2, [r3, #8]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4a10      	ldr	r2, [pc, #64]	; (800891c <TIM_Base_SetConfig+0x104>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d00f      	beq.n	8008900 <TIM_Base_SetConfig+0xe8>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a11      	ldr	r2, [pc, #68]	; (8008928 <TIM_Base_SetConfig+0x110>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d00b      	beq.n	8008900 <TIM_Base_SetConfig+0xe8>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a10      	ldr	r2, [pc, #64]	; (800892c <TIM_Base_SetConfig+0x114>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d007      	beq.n	8008900 <TIM_Base_SetConfig+0xe8>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a0f      	ldr	r2, [pc, #60]	; (8008930 <TIM_Base_SetConfig+0x118>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d003      	beq.n	8008900 <TIM_Base_SetConfig+0xe8>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a0e      	ldr	r2, [pc, #56]	; (8008934 <TIM_Base_SetConfig+0x11c>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d103      	bne.n	8008908 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	615a      	str	r2, [r3, #20]
}
 800890e:	bf00      	nop
 8008910:	3714      	adds	r7, #20
 8008912:	46bd      	mov	sp, r7
 8008914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	40012c00 	.word	0x40012c00
 8008920:	40000400 	.word	0x40000400
 8008924:	40000800 	.word	0x40000800
 8008928:	40013400 	.word	0x40013400
 800892c:	40014000 	.word	0x40014000
 8008930:	40014400 	.word	0x40014400
 8008934:	40014800 	.word	0x40014800

08008938 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008938:	b480      	push	{r7}
 800893a:	b087      	sub	sp, #28
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	f023 0201 	bic.w	r2, r3, #1
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a1b      	ldr	r3, [r3, #32]
 8008952:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800896a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f023 0303 	bic.w	r3, r3, #3
 8008972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	4313      	orrs	r3, r2
 800897c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	f023 0302 	bic.w	r3, r3, #2
 8008984:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	697a      	ldr	r2, [r7, #20]
 800898c:	4313      	orrs	r3, r2
 800898e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a2c      	ldr	r2, [pc, #176]	; (8008a44 <TIM_OC1_SetConfig+0x10c>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d00f      	beq.n	80089b8 <TIM_OC1_SetConfig+0x80>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	4a2b      	ldr	r2, [pc, #172]	; (8008a48 <TIM_OC1_SetConfig+0x110>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d00b      	beq.n	80089b8 <TIM_OC1_SetConfig+0x80>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a2a      	ldr	r2, [pc, #168]	; (8008a4c <TIM_OC1_SetConfig+0x114>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d007      	beq.n	80089b8 <TIM_OC1_SetConfig+0x80>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a29      	ldr	r2, [pc, #164]	; (8008a50 <TIM_OC1_SetConfig+0x118>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d003      	beq.n	80089b8 <TIM_OC1_SetConfig+0x80>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	4a28      	ldr	r2, [pc, #160]	; (8008a54 <TIM_OC1_SetConfig+0x11c>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d10c      	bne.n	80089d2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f023 0308 	bic.w	r3, r3, #8
 80089be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	f023 0304 	bic.w	r3, r3, #4
 80089d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a1b      	ldr	r2, [pc, #108]	; (8008a44 <TIM_OC1_SetConfig+0x10c>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d00f      	beq.n	80089fa <TIM_OC1_SetConfig+0xc2>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a1a      	ldr	r2, [pc, #104]	; (8008a48 <TIM_OC1_SetConfig+0x110>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d00b      	beq.n	80089fa <TIM_OC1_SetConfig+0xc2>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a19      	ldr	r2, [pc, #100]	; (8008a4c <TIM_OC1_SetConfig+0x114>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d007      	beq.n	80089fa <TIM_OC1_SetConfig+0xc2>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a18      	ldr	r2, [pc, #96]	; (8008a50 <TIM_OC1_SetConfig+0x118>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_OC1_SetConfig+0xc2>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a17      	ldr	r2, [pc, #92]	; (8008a54 <TIM_OC1_SetConfig+0x11c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d111      	bne.n	8008a1e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	621a      	str	r2, [r3, #32]
}
 8008a38:	bf00      	nop
 8008a3a:	371c      	adds	r7, #28
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr
 8008a44:	40012c00 	.word	0x40012c00
 8008a48:	40013400 	.word	0x40013400
 8008a4c:	40014000 	.word	0x40014000
 8008a50:	40014400 	.word	0x40014400
 8008a54:	40014800 	.word	0x40014800

08008a58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b087      	sub	sp, #28
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a1b      	ldr	r3, [r3, #32]
 8008a66:	f023 0210 	bic.w	r2, r3, #16
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a1b      	ldr	r3, [r3, #32]
 8008a72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	021b      	lsls	r3, r3, #8
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	f023 0320 	bic.w	r3, r3, #32
 8008aa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	011b      	lsls	r3, r3, #4
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	4a28      	ldr	r2, [pc, #160]	; (8008b58 <TIM_OC2_SetConfig+0x100>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d003      	beq.n	8008ac4 <TIM_OC2_SetConfig+0x6c>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a27      	ldr	r2, [pc, #156]	; (8008b5c <TIM_OC2_SetConfig+0x104>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d10d      	bne.n	8008ae0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	011b      	lsls	r3, r3, #4
 8008ad2:	697a      	ldr	r2, [r7, #20]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ade:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a1d      	ldr	r2, [pc, #116]	; (8008b58 <TIM_OC2_SetConfig+0x100>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d00f      	beq.n	8008b08 <TIM_OC2_SetConfig+0xb0>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a1c      	ldr	r2, [pc, #112]	; (8008b5c <TIM_OC2_SetConfig+0x104>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d00b      	beq.n	8008b08 <TIM_OC2_SetConfig+0xb0>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	4a1b      	ldr	r2, [pc, #108]	; (8008b60 <TIM_OC2_SetConfig+0x108>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d007      	beq.n	8008b08 <TIM_OC2_SetConfig+0xb0>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a1a      	ldr	r2, [pc, #104]	; (8008b64 <TIM_OC2_SetConfig+0x10c>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d003      	beq.n	8008b08 <TIM_OC2_SetConfig+0xb0>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4a19      	ldr	r2, [pc, #100]	; (8008b68 <TIM_OC2_SetConfig+0x110>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d113      	bne.n	8008b30 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b0e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b16:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	695b      	ldr	r3, [r3, #20]
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	4313      	orrs	r3, r2
 8008b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	699b      	ldr	r3, [r3, #24]
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	693a      	ldr	r2, [r7, #16]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	685a      	ldr	r2, [r3, #4]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	40012c00 	.word	0x40012c00
 8008b5c:	40013400 	.word	0x40013400
 8008b60:	40014000 	.word	0x40014000
 8008b64:	40014400 	.word	0x40014400
 8008b68:	40014800 	.word	0x40014800

08008b6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b087      	sub	sp, #28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f023 0303 	bic.w	r3, r3, #3
 8008ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	021b      	lsls	r3, r3, #8
 8008bc0:	697a      	ldr	r2, [r7, #20]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a27      	ldr	r2, [pc, #156]	; (8008c68 <TIM_OC3_SetConfig+0xfc>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d003      	beq.n	8008bd6 <TIM_OC3_SetConfig+0x6a>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a26      	ldr	r2, [pc, #152]	; (8008c6c <TIM_OC3_SetConfig+0x100>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d10d      	bne.n	8008bf2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	021b      	lsls	r3, r3, #8
 8008be4:	697a      	ldr	r2, [r7, #20]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bf0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a1c      	ldr	r2, [pc, #112]	; (8008c68 <TIM_OC3_SetConfig+0xfc>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d00f      	beq.n	8008c1a <TIM_OC3_SetConfig+0xae>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a1b      	ldr	r2, [pc, #108]	; (8008c6c <TIM_OC3_SetConfig+0x100>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d00b      	beq.n	8008c1a <TIM_OC3_SetConfig+0xae>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a1a      	ldr	r2, [pc, #104]	; (8008c70 <TIM_OC3_SetConfig+0x104>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d007      	beq.n	8008c1a <TIM_OC3_SetConfig+0xae>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a19      	ldr	r2, [pc, #100]	; (8008c74 <TIM_OC3_SetConfig+0x108>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d003      	beq.n	8008c1a <TIM_OC3_SetConfig+0xae>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a18      	ldr	r2, [pc, #96]	; (8008c78 <TIM_OC3_SetConfig+0x10c>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d113      	bne.n	8008c42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	011b      	lsls	r3, r3, #4
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	011b      	lsls	r3, r3, #4
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	68fa      	ldr	r2, [r7, #12]
 8008c4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	621a      	str	r2, [r3, #32]
}
 8008c5c:	bf00      	nop
 8008c5e:	371c      	adds	r7, #28
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr
 8008c68:	40012c00 	.word	0x40012c00
 8008c6c:	40013400 	.word	0x40013400
 8008c70:	40014000 	.word	0x40014000
 8008c74:	40014400 	.word	0x40014400
 8008c78:	40014800 	.word	0x40014800

08008c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	69db      	ldr	r3, [r3, #28]
 8008ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	021b      	lsls	r3, r3, #8
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	031b      	lsls	r3, r3, #12
 8008cd2:	693a      	ldr	r2, [r7, #16]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a18      	ldr	r2, [pc, #96]	; (8008d3c <TIM_OC4_SetConfig+0xc0>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d00f      	beq.n	8008d00 <TIM_OC4_SetConfig+0x84>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a17      	ldr	r2, [pc, #92]	; (8008d40 <TIM_OC4_SetConfig+0xc4>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d00b      	beq.n	8008d00 <TIM_OC4_SetConfig+0x84>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a16      	ldr	r2, [pc, #88]	; (8008d44 <TIM_OC4_SetConfig+0xc8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d007      	beq.n	8008d00 <TIM_OC4_SetConfig+0x84>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a15      	ldr	r2, [pc, #84]	; (8008d48 <TIM_OC4_SetConfig+0xcc>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d003      	beq.n	8008d00 <TIM_OC4_SetConfig+0x84>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a14      	ldr	r2, [pc, #80]	; (8008d4c <TIM_OC4_SetConfig+0xd0>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d109      	bne.n	8008d14 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	695b      	ldr	r3, [r3, #20]
 8008d0c:	019b      	lsls	r3, r3, #6
 8008d0e:	697a      	ldr	r2, [r7, #20]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	68fa      	ldr	r2, [r7, #12]
 8008d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	685a      	ldr	r2, [r3, #4]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	693a      	ldr	r2, [r7, #16]
 8008d2c:	621a      	str	r2, [r3, #32]
}
 8008d2e:	bf00      	nop
 8008d30:	371c      	adds	r7, #28
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	40012c00 	.word	0x40012c00
 8008d40:	40013400 	.word	0x40013400
 8008d44:	40014000 	.word	0x40014000
 8008d48:	40014400 	.word	0x40014400
 8008d4c:	40014800 	.word	0x40014800

08008d50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b087      	sub	sp, #28
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008d94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	041b      	lsls	r3, r3, #16
 8008d9c:	693a      	ldr	r2, [r7, #16]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a17      	ldr	r2, [pc, #92]	; (8008e04 <TIM_OC5_SetConfig+0xb4>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d00f      	beq.n	8008dca <TIM_OC5_SetConfig+0x7a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a16      	ldr	r2, [pc, #88]	; (8008e08 <TIM_OC5_SetConfig+0xb8>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d00b      	beq.n	8008dca <TIM_OC5_SetConfig+0x7a>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a15      	ldr	r2, [pc, #84]	; (8008e0c <TIM_OC5_SetConfig+0xbc>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d007      	beq.n	8008dca <TIM_OC5_SetConfig+0x7a>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a14      	ldr	r2, [pc, #80]	; (8008e10 <TIM_OC5_SetConfig+0xc0>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d003      	beq.n	8008dca <TIM_OC5_SetConfig+0x7a>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a13      	ldr	r2, [pc, #76]	; (8008e14 <TIM_OC5_SetConfig+0xc4>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d109      	bne.n	8008dde <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008dd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	021b      	lsls	r3, r3, #8
 8008dd8:	697a      	ldr	r2, [r7, #20]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	697a      	ldr	r2, [r7, #20]
 8008de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	685a      	ldr	r2, [r3, #4]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	621a      	str	r2, [r3, #32]
}
 8008df8:	bf00      	nop
 8008dfa:	371c      	adds	r7, #28
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr
 8008e04:	40012c00 	.word	0x40012c00
 8008e08:	40013400 	.word	0x40013400
 8008e0c:	40014000 	.word	0x40014000
 8008e10:	40014400 	.word	0x40014400
 8008e14:	40014800 	.word	0x40014800

08008e18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b087      	sub	sp, #28
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6a1b      	ldr	r3, [r3, #32]
 8008e32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	021b      	lsls	r3, r3, #8
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	051b      	lsls	r3, r3, #20
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a18      	ldr	r2, [pc, #96]	; (8008ed0 <TIM_OC6_SetConfig+0xb8>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d00f      	beq.n	8008e94 <TIM_OC6_SetConfig+0x7c>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a17      	ldr	r2, [pc, #92]	; (8008ed4 <TIM_OC6_SetConfig+0xbc>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d00b      	beq.n	8008e94 <TIM_OC6_SetConfig+0x7c>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a16      	ldr	r2, [pc, #88]	; (8008ed8 <TIM_OC6_SetConfig+0xc0>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d007      	beq.n	8008e94 <TIM_OC6_SetConfig+0x7c>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a15      	ldr	r2, [pc, #84]	; (8008edc <TIM_OC6_SetConfig+0xc4>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d003      	beq.n	8008e94 <TIM_OC6_SetConfig+0x7c>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a14      	ldr	r2, [pc, #80]	; (8008ee0 <TIM_OC6_SetConfig+0xc8>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d109      	bne.n	8008ea8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	029b      	lsls	r3, r3, #10
 8008ea2:	697a      	ldr	r2, [r7, #20]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	697a      	ldr	r2, [r7, #20]
 8008eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	685a      	ldr	r2, [r3, #4]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	621a      	str	r2, [r3, #32]
}
 8008ec2:	bf00      	nop
 8008ec4:	371c      	adds	r7, #28
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	40012c00 	.word	0x40012c00
 8008ed4:	40013400 	.word	0x40013400
 8008ed8:	40014000 	.word	0x40014000
 8008edc:	40014400 	.word	0x40014400
 8008ee0:	40014800 	.word	0x40014800

08008ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6a1b      	ldr	r3, [r3, #32]
 8008ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6a1b      	ldr	r3, [r3, #32]
 8008efa:	f023 0201 	bic.w	r2, r3, #1
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	f023 030a 	bic.w	r3, r3, #10
 8008f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	621a      	str	r2, [r3, #32]
}
 8008f36:	bf00      	nop
 8008f38:	371c      	adds	r7, #28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f42:	b480      	push	{r7}
 8008f44:	b087      	sub	sp, #28
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	60b9      	str	r1, [r7, #8]
 8008f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6a1b      	ldr	r3, [r3, #32]
 8008f52:	f023 0210 	bic.w	r2, r3, #16
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6a1b      	ldr	r3, [r3, #32]
 8008f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	031b      	lsls	r3, r3, #12
 8008f72:	697a      	ldr	r2, [r7, #20]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008f7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	011b      	lsls	r3, r3, #4
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	697a      	ldr	r2, [r7, #20]
 8008f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	693a      	ldr	r2, [r7, #16]
 8008f94:	621a      	str	r2, [r3, #32]
}
 8008f96:	bf00      	nop
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b085      	sub	sp, #20
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f043 0307 	orr.w	r3, r3, #7
 8008fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	609a      	str	r2, [r3, #8]
}
 8008fcc:	bf00      	nop
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b087      	sub	sp, #28
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
 8008fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	021a      	lsls	r2, r3, #8
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	609a      	str	r2, [r3, #8]
}
 800900c:	bf00      	nop
 800900e:	371c      	adds	r7, #28
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009018:	b480      	push	{r7}
 800901a:	b087      	sub	sp, #28
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f003 031f 	and.w	r3, r3, #31
 800902a:	2201      	movs	r2, #1
 800902c:	fa02 f303 	lsl.w	r3, r2, r3
 8009030:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6a1a      	ldr	r2, [r3, #32]
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	43db      	mvns	r3, r3
 800903a:	401a      	ands	r2, r3
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	6a1a      	ldr	r2, [r3, #32]
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	f003 031f 	and.w	r3, r3, #31
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	fa01 f303 	lsl.w	r3, r1, r3
 8009050:	431a      	orrs	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	621a      	str	r2, [r3, #32]
}
 8009056:	bf00      	nop
 8009058:	371c      	adds	r7, #28
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
	...

08009064 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009064:	b480      	push	{r7}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009074:	2b01      	cmp	r3, #1
 8009076:	d101      	bne.n	800907c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009078:	2302      	movs	r3, #2
 800907a:	e063      	b.n	8009144 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2202      	movs	r2, #2
 8009088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a2b      	ldr	r2, [pc, #172]	; (8009150 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d004      	beq.n	80090b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a2a      	ldr	r2, [pc, #168]	; (8009154 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d108      	bne.n	80090c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80090b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	4313      	orrs	r3, r2
 80090c0:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4a1b      	ldr	r2, [pc, #108]	; (8009150 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d018      	beq.n	8009118 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090ee:	d013      	beq.n	8009118 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4a18      	ldr	r2, [pc, #96]	; (8009158 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d00e      	beq.n	8009118 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4a17      	ldr	r2, [pc, #92]	; (800915c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d009      	beq.n	8009118 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a12      	ldr	r2, [pc, #72]	; (8009154 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d004      	beq.n	8009118 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a13      	ldr	r2, [pc, #76]	; (8009160 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d10c      	bne.n	8009132 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800911e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	68ba      	ldr	r2, [r7, #8]
 8009126:	4313      	orrs	r3, r2
 8009128:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2201      	movs	r2, #1
 8009136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	40012c00 	.word	0x40012c00
 8009154:	40013400 	.word	0x40013400
 8009158:	40000400 	.word	0x40000400
 800915c:	40000800 	.word	0x40000800
 8009160:	40014000 	.word	0x40014000

08009164 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d101      	bne.n	80091b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e040      	b.n	8009234 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d106      	bne.n	80091c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f7f8 ff94 	bl	80020f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2224      	movs	r2, #36	; 0x24
 80091cc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 0201 	bic.w	r2, r2, #1
 80091dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 fbbe 	bl	8009960 <UART_SetConfig>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d101      	bne.n	80091ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e022      	b.n	8009234 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d002      	beq.n	80091fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fd86 	bl	8009d08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	685a      	ldr	r2, [r3, #4]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800920a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	689a      	ldr	r2, [r3, #8]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800921a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	681a      	ldr	r2, [r3, #0]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f042 0201 	orr.w	r2, r2, #1
 800922a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 fe0d 	bl	8009e4c <UART_CheckIdleState>
 8009232:	4603      	mov	r3, r0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b08a      	sub	sp, #40	; 0x28
 8009240:	af02      	add	r7, sp, #8
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	603b      	str	r3, [r7, #0]
 8009248:	4613      	mov	r3, r2
 800924a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009250:	2b20      	cmp	r3, #32
 8009252:	f040 8082 	bne.w	800935a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d002      	beq.n	8009262 <HAL_UART_Transmit+0x26>
 800925c:	88fb      	ldrh	r3, [r7, #6]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d101      	bne.n	8009266 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e07a      	b.n	800935c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800926c:	2b01      	cmp	r3, #1
 800926e:	d101      	bne.n	8009274 <HAL_UART_Transmit+0x38>
 8009270:	2302      	movs	r3, #2
 8009272:	e073      	b.n	800935c <HAL_UART_Transmit+0x120>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2221      	movs	r2, #33	; 0x21
 8009288:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800928a:	f7fa fecd 	bl	8004028 <HAL_GetTick>
 800928e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	88fa      	ldrh	r2, [r7, #6]
 8009294:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	88fa      	ldrh	r2, [r7, #6]
 800929c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092a8:	d108      	bne.n	80092bc <HAL_UART_Transmit+0x80>
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d104      	bne.n	80092bc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80092b2:	2300      	movs	r3, #0
 80092b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	61bb      	str	r3, [r7, #24]
 80092ba:	e003      	b.n	80092c4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80092c0:	2300      	movs	r3, #0
 80092c2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80092cc:	e02d      	b.n	800932a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	9300      	str	r3, [sp, #0]
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2200      	movs	r2, #0
 80092d6:	2180      	movs	r1, #128	; 0x80
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f000 fe00 	bl	8009ede <UART_WaitOnFlagUntilTimeout>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d001      	beq.n	80092e8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80092e4:	2303      	movs	r3, #3
 80092e6:	e039      	b.n	800935c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d10b      	bne.n	8009306 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	881a      	ldrh	r2, [r3, #0]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092fa:	b292      	uxth	r2, r2
 80092fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	3302      	adds	r3, #2
 8009302:	61bb      	str	r3, [r7, #24]
 8009304:	e008      	b.n	8009318 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	781a      	ldrb	r2, [r3, #0]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	b292      	uxth	r2, r2
 8009310:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	3301      	adds	r3, #1
 8009316:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800931e:	b29b      	uxth	r3, r3
 8009320:	3b01      	subs	r3, #1
 8009322:	b29a      	uxth	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009330:	b29b      	uxth	r3, r3
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1cb      	bne.n	80092ce <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	2200      	movs	r2, #0
 800933e:	2140      	movs	r1, #64	; 0x40
 8009340:	68f8      	ldr	r0, [r7, #12]
 8009342:	f000 fdcc 	bl	8009ede <UART_WaitOnFlagUntilTimeout>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e005      	b.n	800935c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2220      	movs	r2, #32
 8009354:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009356:	2300      	movs	r3, #0
 8009358:	e000      	b.n	800935c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800935a:	2302      	movs	r3, #2
  }
}
 800935c:	4618      	mov	r0, r3
 800935e:	3720      	adds	r7, #32
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b0ba      	sub	sp, #232	; 0xe8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800938a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800938e:	f640 030f 	movw	r3, #2063	; 0x80f
 8009392:	4013      	ands	r3, r2
 8009394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009398:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800939c:	2b00      	cmp	r3, #0
 800939e:	d115      	bne.n	80093cc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80093a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a4:	f003 0320 	and.w	r3, r3, #32
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d00f      	beq.n	80093cc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80093ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093b0:	f003 0320 	and.w	r3, r3, #32
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d009      	beq.n	80093cc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 82a3 	beq.w	8009908 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	4798      	blx	r3
      }
      return;
 80093ca:	e29d      	b.n	8009908 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80093cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 8117 	beq.w	8009604 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80093d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093da:	f003 0301 	and.w	r3, r3, #1
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d106      	bne.n	80093f0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80093e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80093e6:	4b85      	ldr	r3, [pc, #532]	; (80095fc <HAL_UART_IRQHandler+0x298>)
 80093e8:	4013      	ands	r3, r2
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 810a 	beq.w	8009604 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093f4:	f003 0301 	and.w	r3, r3, #1
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d011      	beq.n	8009420 <HAL_UART_IRQHandler+0xbc>
 80093fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00b      	beq.n	8009420 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	2201      	movs	r2, #1
 800940e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009416:	f043 0201 	orr.w	r2, r3, #1
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009424:	f003 0302 	and.w	r3, r3, #2
 8009428:	2b00      	cmp	r3, #0
 800942a:	d011      	beq.n	8009450 <HAL_UART_IRQHandler+0xec>
 800942c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009430:	f003 0301 	and.w	r3, r3, #1
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00b      	beq.n	8009450 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2202      	movs	r2, #2
 800943e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009446:	f043 0204 	orr.w	r2, r3, #4
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009454:	f003 0304 	and.w	r3, r3, #4
 8009458:	2b00      	cmp	r3, #0
 800945a:	d011      	beq.n	8009480 <HAL_UART_IRQHandler+0x11c>
 800945c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009460:	f003 0301 	and.w	r3, r3, #1
 8009464:	2b00      	cmp	r3, #0
 8009466:	d00b      	beq.n	8009480 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2204      	movs	r2, #4
 800946e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009476:	f043 0202 	orr.w	r2, r3, #2
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009484:	f003 0308 	and.w	r3, r3, #8
 8009488:	2b00      	cmp	r3, #0
 800948a:	d017      	beq.n	80094bc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800948c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009490:	f003 0320 	and.w	r3, r3, #32
 8009494:	2b00      	cmp	r3, #0
 8009496:	d105      	bne.n	80094a4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800949c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00b      	beq.n	80094bc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2208      	movs	r2, #8
 80094aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80094b2:	f043 0208 	orr.w	r2, r3, #8
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80094bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d012      	beq.n	80094ee <HAL_UART_IRQHandler+0x18a>
 80094c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80094cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00c      	beq.n	80094ee <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80094dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80094e4:	f043 0220 	orr.w	r2, r3, #32
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	f000 8209 	beq.w	800990c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80094fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094fe:	f003 0320 	and.w	r3, r3, #32
 8009502:	2b00      	cmp	r3, #0
 8009504:	d00d      	beq.n	8009522 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800950a:	f003 0320 	and.w	r3, r3, #32
 800950e:	2b00      	cmp	r3, #0
 8009510:	d007      	beq.n	8009522 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009516:	2b00      	cmp	r3, #0
 8009518:	d003      	beq.n	8009522 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009528:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009536:	2b40      	cmp	r3, #64	; 0x40
 8009538:	d005      	beq.n	8009546 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800953a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800953e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009542:	2b00      	cmp	r3, #0
 8009544:	d04f      	beq.n	80095e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fd8d 	bl	800a066 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009556:	2b40      	cmp	r3, #64	; 0x40
 8009558:	d141      	bne.n	80095de <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	3308      	adds	r3, #8
 8009560:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009568:	e853 3f00 	ldrex	r3, [r3]
 800956c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009570:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009574:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009578:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	3308      	adds	r3, #8
 8009582:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009586:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800958a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009592:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009596:	e841 2300 	strex	r3, r2, [r1]
 800959a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800959e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1d9      	bne.n	800955a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d013      	beq.n	80095d6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095b2:	4a13      	ldr	r2, [pc, #76]	; (8009600 <HAL_UART_IRQHandler+0x29c>)
 80095b4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fc f8e4 	bl	8005788 <HAL_DMA_Abort_IT>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d017      	beq.n	80095f6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80095d0:	4610      	mov	r0, r2
 80095d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095d4:	e00f      	b.n	80095f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f9ac 	bl	8009934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095dc:	e00b      	b.n	80095f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f9a8 	bl	8009934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095e4:	e007      	b.n	80095f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 f9a4 	bl	8009934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80095f4:	e18a      	b.n	800990c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095f6:	bf00      	nop
    return;
 80095f8:	e188      	b.n	800990c <HAL_UART_IRQHandler+0x5a8>
 80095fa:	bf00      	nop
 80095fc:	04000120 	.word	0x04000120
 8009600:	0800a12d 	.word	0x0800a12d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009608:	2b01      	cmp	r3, #1
 800960a:	f040 8143 	bne.w	8009894 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800960e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009612:	f003 0310 	and.w	r3, r3, #16
 8009616:	2b00      	cmp	r3, #0
 8009618:	f000 813c 	beq.w	8009894 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800961c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009620:	f003 0310 	and.w	r3, r3, #16
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 8135 	beq.w	8009894 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2210      	movs	r2, #16
 8009630:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800963c:	2b40      	cmp	r3, #64	; 0x40
 800963e:	f040 80b1 	bne.w	80097a4 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800964e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009652:	2b00      	cmp	r3, #0
 8009654:	f000 815c 	beq.w	8009910 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800965e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009662:	429a      	cmp	r2, r3
 8009664:	f080 8154 	bcs.w	8009910 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800966e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	2b20      	cmp	r3, #32
 800967a:	f000 8085 	beq.w	8009788 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009686:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800968a:	e853 3f00 	ldrex	r3, [r3]
 800968e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009692:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009696:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800969a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	461a      	mov	r2, r3
 80096a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80096a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80096ac:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80096b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80096b8:	e841 2300 	strex	r3, r2, [r1]
 80096bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80096c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1da      	bne.n	800967e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3308      	adds	r3, #8
 80096ce:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80096d2:	e853 3f00 	ldrex	r3, [r3]
 80096d6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80096d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80096da:	f023 0301 	bic.w	r3, r3, #1
 80096de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	3308      	adds	r3, #8
 80096e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80096ec:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80096f0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80096f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80096fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e1      	bne.n	80096c8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3308      	adds	r3, #8
 800970a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800970e:	e853 3f00 	ldrex	r3, [r3]
 8009712:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800971a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	3308      	adds	r3, #8
 8009724:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009728:	66fa      	str	r2, [r7, #108]	; 0x6c
 800972a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800972e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009736:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e3      	bne.n	8009704 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2220      	movs	r2, #32
 8009740:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800974e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009750:	e853 3f00 	ldrex	r3, [r3]
 8009754:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009758:	f023 0310 	bic.w	r3, r3, #16
 800975c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	461a      	mov	r2, r3
 8009766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800976a:	65bb      	str	r3, [r7, #88]	; 0x58
 800976c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800976e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009770:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009772:	e841 2300 	strex	r3, r2, [r1]
 8009776:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800977a:	2b00      	cmp	r3, #0
 800977c:	d1e4      	bne.n	8009748 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009782:	4618      	mov	r0, r3
 8009784:	f7fb ffc7 	bl	8005716 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009794:	b29b      	uxth	r3, r3
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	b29b      	uxth	r3, r3
 800979a:	4619      	mov	r1, r3
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f8d3 	bl	8009948 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80097a2:	e0b5      	b.n	8009910 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	1ad3      	subs	r3, r2, r3
 80097b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80097be:	b29b      	uxth	r3, r3
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 80a7 	beq.w	8009914 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80097c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f000 80a2 	beq.w	8009914 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80097de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80097e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	461a      	mov	r2, r3
 80097ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80097f2:	647b      	str	r3, [r7, #68]	; 0x44
 80097f4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e4      	bne.n	80097d0 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3308      	adds	r3, #8
 800980c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	623b      	str	r3, [r7, #32]
   return(result);
 8009816:	6a3b      	ldr	r3, [r7, #32]
 8009818:	f023 0301 	bic.w	r3, r3, #1
 800981c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3308      	adds	r3, #8
 8009826:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800982a:	633a      	str	r2, [r7, #48]	; 0x30
 800982c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009832:	e841 2300 	strex	r3, r2, [r1]
 8009836:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e3      	bne.n	8009806 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2220      	movs	r2, #32
 8009842:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	e853 3f00 	ldrex	r3, [r3]
 800985c:	60fb      	str	r3, [r7, #12]
   return(result);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f023 0310 	bic.w	r3, r3, #16
 8009864:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	461a      	mov	r2, r3
 800986e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009872:	61fb      	str	r3, [r7, #28]
 8009874:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009876:	69b9      	ldr	r1, [r7, #24]
 8009878:	69fa      	ldr	r2, [r7, #28]
 800987a:	e841 2300 	strex	r3, r2, [r1]
 800987e:	617b      	str	r3, [r7, #20]
   return(result);
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1e4      	bne.n	8009850 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009886:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800988a:	4619      	mov	r1, r3
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 f85b 	bl	8009948 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009892:	e03f      	b.n	8009914 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009898:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800989c:	2b00      	cmp	r3, #0
 800989e:	d00e      	beq.n	80098be <HAL_UART_IRQHandler+0x55a>
 80098a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d008      	beq.n	80098be <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80098b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f000 fc78 	bl	800a1ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098bc:	e02d      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80098be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00e      	beq.n	80098e8 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80098ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d008      	beq.n	80098e8 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d01c      	beq.n	8009918 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	4798      	blx	r3
    }
    return;
 80098e6:	e017      	b.n	8009918 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80098e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d012      	beq.n	800991a <HAL_UART_IRQHandler+0x5b6>
 80098f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00c      	beq.n	800991a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 fc29 	bl	800a158 <UART_EndTransmit_IT>
    return;
 8009906:	e008      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
      return;
 8009908:	bf00      	nop
 800990a:	e006      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
    return;
 800990c:	bf00      	nop
 800990e:	e004      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
      return;
 8009910:	bf00      	nop
 8009912:	e002      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
      return;
 8009914:	bf00      	nop
 8009916:	e000      	b.n	800991a <HAL_UART_IRQHandler+0x5b6>
    return;
 8009918:	bf00      	nop
  }

}
 800991a:	37e8      	adds	r7, #232	; 0xe8
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009928:	bf00      	nop
 800992a:	370c      	adds	r7, #12
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800993c:	bf00      	nop
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	460b      	mov	r3, r1
 8009952:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009968:	2300      	movs	r3, #0
 800996a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	689a      	ldr	r2, [r3, #8]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	431a      	orrs	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	431a      	orrs	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	69db      	ldr	r3, [r3, #28]
 8009980:	4313      	orrs	r3, r2
 8009982:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800998e:	f023 030c 	bic.w	r3, r3, #12
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	6812      	ldr	r2, [r2, #0]
 8009996:	6979      	ldr	r1, [r7, #20]
 8009998:	430b      	orrs	r3, r1
 800999a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a1b      	ldr	r3, [r3, #32]
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	4313      	orrs	r3, r2
 80099c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	697a      	ldr	r2, [r7, #20]
 80099d2:	430a      	orrs	r2, r1
 80099d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4aae      	ldr	r2, [pc, #696]	; (8009c94 <UART_SetConfig+0x334>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d120      	bne.n	8009a22 <UART_SetConfig+0xc2>
 80099e0:	4bad      	ldr	r3, [pc, #692]	; (8009c98 <UART_SetConfig+0x338>)
 80099e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099e4:	f003 0303 	and.w	r3, r3, #3
 80099e8:	2b03      	cmp	r3, #3
 80099ea:	d817      	bhi.n	8009a1c <UART_SetConfig+0xbc>
 80099ec:	a201      	add	r2, pc, #4	; (adr r2, 80099f4 <UART_SetConfig+0x94>)
 80099ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099f2:	bf00      	nop
 80099f4:	08009a05 	.word	0x08009a05
 80099f8:	08009a11 	.word	0x08009a11
 80099fc:	08009a17 	.word	0x08009a17
 8009a00:	08009a0b 	.word	0x08009a0b
 8009a04:	2301      	movs	r3, #1
 8009a06:	77fb      	strb	r3, [r7, #31]
 8009a08:	e0b5      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	77fb      	strb	r3, [r7, #31]
 8009a0e:	e0b2      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a10:	2304      	movs	r3, #4
 8009a12:	77fb      	strb	r3, [r7, #31]
 8009a14:	e0af      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a16:	2308      	movs	r3, #8
 8009a18:	77fb      	strb	r3, [r7, #31]
 8009a1a:	e0ac      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a1c:	2310      	movs	r3, #16
 8009a1e:	77fb      	strb	r3, [r7, #31]
 8009a20:	e0a9      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a9d      	ldr	r2, [pc, #628]	; (8009c9c <UART_SetConfig+0x33c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d124      	bne.n	8009a76 <UART_SetConfig+0x116>
 8009a2c:	4b9a      	ldr	r3, [pc, #616]	; (8009c98 <UART_SetConfig+0x338>)
 8009a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009a34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009a38:	d011      	beq.n	8009a5e <UART_SetConfig+0xfe>
 8009a3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009a3e:	d817      	bhi.n	8009a70 <UART_SetConfig+0x110>
 8009a40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a44:	d011      	beq.n	8009a6a <UART_SetConfig+0x10a>
 8009a46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a4a:	d811      	bhi.n	8009a70 <UART_SetConfig+0x110>
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <UART_SetConfig+0xf8>
 8009a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a54:	d006      	beq.n	8009a64 <UART_SetConfig+0x104>
 8009a56:	e00b      	b.n	8009a70 <UART_SetConfig+0x110>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	77fb      	strb	r3, [r7, #31]
 8009a5c:	e08b      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a5e:	2302      	movs	r3, #2
 8009a60:	77fb      	strb	r3, [r7, #31]
 8009a62:	e088      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a64:	2304      	movs	r3, #4
 8009a66:	77fb      	strb	r3, [r7, #31]
 8009a68:	e085      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a6a:	2308      	movs	r3, #8
 8009a6c:	77fb      	strb	r3, [r7, #31]
 8009a6e:	e082      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a70:	2310      	movs	r3, #16
 8009a72:	77fb      	strb	r3, [r7, #31]
 8009a74:	e07f      	b.n	8009b76 <UART_SetConfig+0x216>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a89      	ldr	r2, [pc, #548]	; (8009ca0 <UART_SetConfig+0x340>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d124      	bne.n	8009aca <UART_SetConfig+0x16a>
 8009a80:	4b85      	ldr	r3, [pc, #532]	; (8009c98 <UART_SetConfig+0x338>)
 8009a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a84:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009a88:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009a8c:	d011      	beq.n	8009ab2 <UART_SetConfig+0x152>
 8009a8e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009a92:	d817      	bhi.n	8009ac4 <UART_SetConfig+0x164>
 8009a94:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009a98:	d011      	beq.n	8009abe <UART_SetConfig+0x15e>
 8009a9a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009a9e:	d811      	bhi.n	8009ac4 <UART_SetConfig+0x164>
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d003      	beq.n	8009aac <UART_SetConfig+0x14c>
 8009aa4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009aa8:	d006      	beq.n	8009ab8 <UART_SetConfig+0x158>
 8009aaa:	e00b      	b.n	8009ac4 <UART_SetConfig+0x164>
 8009aac:	2300      	movs	r3, #0
 8009aae:	77fb      	strb	r3, [r7, #31]
 8009ab0:	e061      	b.n	8009b76 <UART_SetConfig+0x216>
 8009ab2:	2302      	movs	r3, #2
 8009ab4:	77fb      	strb	r3, [r7, #31]
 8009ab6:	e05e      	b.n	8009b76 <UART_SetConfig+0x216>
 8009ab8:	2304      	movs	r3, #4
 8009aba:	77fb      	strb	r3, [r7, #31]
 8009abc:	e05b      	b.n	8009b76 <UART_SetConfig+0x216>
 8009abe:	2308      	movs	r3, #8
 8009ac0:	77fb      	strb	r3, [r7, #31]
 8009ac2:	e058      	b.n	8009b76 <UART_SetConfig+0x216>
 8009ac4:	2310      	movs	r3, #16
 8009ac6:	77fb      	strb	r3, [r7, #31]
 8009ac8:	e055      	b.n	8009b76 <UART_SetConfig+0x216>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a75      	ldr	r2, [pc, #468]	; (8009ca4 <UART_SetConfig+0x344>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d124      	bne.n	8009b1e <UART_SetConfig+0x1be>
 8009ad4:	4b70      	ldr	r3, [pc, #448]	; (8009c98 <UART_SetConfig+0x338>)
 8009ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009adc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009ae0:	d011      	beq.n	8009b06 <UART_SetConfig+0x1a6>
 8009ae2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009ae6:	d817      	bhi.n	8009b18 <UART_SetConfig+0x1b8>
 8009ae8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009aec:	d011      	beq.n	8009b12 <UART_SetConfig+0x1b2>
 8009aee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009af2:	d811      	bhi.n	8009b18 <UART_SetConfig+0x1b8>
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d003      	beq.n	8009b00 <UART_SetConfig+0x1a0>
 8009af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009afc:	d006      	beq.n	8009b0c <UART_SetConfig+0x1ac>
 8009afe:	e00b      	b.n	8009b18 <UART_SetConfig+0x1b8>
 8009b00:	2300      	movs	r3, #0
 8009b02:	77fb      	strb	r3, [r7, #31]
 8009b04:	e037      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b06:	2302      	movs	r3, #2
 8009b08:	77fb      	strb	r3, [r7, #31]
 8009b0a:	e034      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b0c:	2304      	movs	r3, #4
 8009b0e:	77fb      	strb	r3, [r7, #31]
 8009b10:	e031      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b12:	2308      	movs	r3, #8
 8009b14:	77fb      	strb	r3, [r7, #31]
 8009b16:	e02e      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b18:	2310      	movs	r3, #16
 8009b1a:	77fb      	strb	r3, [r7, #31]
 8009b1c:	e02b      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4a61      	ldr	r2, [pc, #388]	; (8009ca8 <UART_SetConfig+0x348>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d124      	bne.n	8009b72 <UART_SetConfig+0x212>
 8009b28:	4b5b      	ldr	r3, [pc, #364]	; (8009c98 <UART_SetConfig+0x338>)
 8009b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b2c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8009b30:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009b34:	d011      	beq.n	8009b5a <UART_SetConfig+0x1fa>
 8009b36:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009b3a:	d817      	bhi.n	8009b6c <UART_SetConfig+0x20c>
 8009b3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009b40:	d011      	beq.n	8009b66 <UART_SetConfig+0x206>
 8009b42:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009b46:	d811      	bhi.n	8009b6c <UART_SetConfig+0x20c>
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d003      	beq.n	8009b54 <UART_SetConfig+0x1f4>
 8009b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b50:	d006      	beq.n	8009b60 <UART_SetConfig+0x200>
 8009b52:	e00b      	b.n	8009b6c <UART_SetConfig+0x20c>
 8009b54:	2300      	movs	r3, #0
 8009b56:	77fb      	strb	r3, [r7, #31]
 8009b58:	e00d      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	77fb      	strb	r3, [r7, #31]
 8009b5e:	e00a      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b60:	2304      	movs	r3, #4
 8009b62:	77fb      	strb	r3, [r7, #31]
 8009b64:	e007      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b66:	2308      	movs	r3, #8
 8009b68:	77fb      	strb	r3, [r7, #31]
 8009b6a:	e004      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b6c:	2310      	movs	r3, #16
 8009b6e:	77fb      	strb	r3, [r7, #31]
 8009b70:	e001      	b.n	8009b76 <UART_SetConfig+0x216>
 8009b72:	2310      	movs	r3, #16
 8009b74:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	69db      	ldr	r3, [r3, #28]
 8009b7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b7e:	d15c      	bne.n	8009c3a <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8009b80:	7ffb      	ldrb	r3, [r7, #31]
 8009b82:	2b08      	cmp	r3, #8
 8009b84:	d827      	bhi.n	8009bd6 <UART_SetConfig+0x276>
 8009b86:	a201      	add	r2, pc, #4	; (adr r2, 8009b8c <UART_SetConfig+0x22c>)
 8009b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8c:	08009bb1 	.word	0x08009bb1
 8009b90:	08009bb9 	.word	0x08009bb9
 8009b94:	08009bc1 	.word	0x08009bc1
 8009b98:	08009bd7 	.word	0x08009bd7
 8009b9c:	08009bc7 	.word	0x08009bc7
 8009ba0:	08009bd7 	.word	0x08009bd7
 8009ba4:	08009bd7 	.word	0x08009bd7
 8009ba8:	08009bd7 	.word	0x08009bd7
 8009bac:	08009bcf 	.word	0x08009bcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bb0:	f7fd fb0e 	bl	80071d0 <HAL_RCC_GetPCLK1Freq>
 8009bb4:	61b8      	str	r0, [r7, #24]
        break;
 8009bb6:	e013      	b.n	8009be0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bb8:	f7fd fb2c 	bl	8007214 <HAL_RCC_GetPCLK2Freq>
 8009bbc:	61b8      	str	r0, [r7, #24]
        break;
 8009bbe:	e00f      	b.n	8009be0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bc0:	4b3a      	ldr	r3, [pc, #232]	; (8009cac <UART_SetConfig+0x34c>)
 8009bc2:	61bb      	str	r3, [r7, #24]
        break;
 8009bc4:	e00c      	b.n	8009be0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bc6:	f7fd fa8d 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 8009bca:	61b8      	str	r0, [r7, #24]
        break;
 8009bcc:	e008      	b.n	8009be0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009bd2:	61bb      	str	r3, [r7, #24]
        break;
 8009bd4:	e004      	b.n	8009be0 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	77bb      	strb	r3, [r7, #30]
        break;
 8009bde:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 8085 	beq.w	8009cf2 <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	005a      	lsls	r2, r3, #1
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	085b      	lsrs	r3, r3, #1
 8009bf2:	441a      	add	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	2b0f      	cmp	r3, #15
 8009c04:	d916      	bls.n	8009c34 <UART_SetConfig+0x2d4>
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c0c:	d212      	bcs.n	8009c34 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	f023 030f 	bic.w	r3, r3, #15
 8009c16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	085b      	lsrs	r3, r3, #1
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	f003 0307 	and.w	r3, r3, #7
 8009c22:	b29a      	uxth	r2, r3
 8009c24:	89fb      	ldrh	r3, [r7, #14]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	89fa      	ldrh	r2, [r7, #14]
 8009c30:	60da      	str	r2, [r3, #12]
 8009c32:	e05e      	b.n	8009cf2 <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	77bb      	strb	r3, [r7, #30]
 8009c38:	e05b      	b.n	8009cf2 <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c3a:	7ffb      	ldrb	r3, [r7, #31]
 8009c3c:	2b08      	cmp	r3, #8
 8009c3e:	d837      	bhi.n	8009cb0 <UART_SetConfig+0x350>
 8009c40:	a201      	add	r2, pc, #4	; (adr r2, 8009c48 <UART_SetConfig+0x2e8>)
 8009c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c46:	bf00      	nop
 8009c48:	08009c6d 	.word	0x08009c6d
 8009c4c:	08009c75 	.word	0x08009c75
 8009c50:	08009c7d 	.word	0x08009c7d
 8009c54:	08009cb1 	.word	0x08009cb1
 8009c58:	08009c83 	.word	0x08009c83
 8009c5c:	08009cb1 	.word	0x08009cb1
 8009c60:	08009cb1 	.word	0x08009cb1
 8009c64:	08009cb1 	.word	0x08009cb1
 8009c68:	08009c8b 	.word	0x08009c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c6c:	f7fd fab0 	bl	80071d0 <HAL_RCC_GetPCLK1Freq>
 8009c70:	61b8      	str	r0, [r7, #24]
        break;
 8009c72:	e022      	b.n	8009cba <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c74:	f7fd face 	bl	8007214 <HAL_RCC_GetPCLK2Freq>
 8009c78:	61b8      	str	r0, [r7, #24]
        break;
 8009c7a:	e01e      	b.n	8009cba <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c7c:	4b0b      	ldr	r3, [pc, #44]	; (8009cac <UART_SetConfig+0x34c>)
 8009c7e:	61bb      	str	r3, [r7, #24]
        break;
 8009c80:	e01b      	b.n	8009cba <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c82:	f7fd fa2f 	bl	80070e4 <HAL_RCC_GetSysClockFreq>
 8009c86:	61b8      	str	r0, [r7, #24]
        break;
 8009c88:	e017      	b.n	8009cba <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c8e:	61bb      	str	r3, [r7, #24]
        break;
 8009c90:	e013      	b.n	8009cba <UART_SetConfig+0x35a>
 8009c92:	bf00      	nop
 8009c94:	40013800 	.word	0x40013800
 8009c98:	40021000 	.word	0x40021000
 8009c9c:	40004400 	.word	0x40004400
 8009ca0:	40004800 	.word	0x40004800
 8009ca4:	40004c00 	.word	0x40004c00
 8009ca8:	40005000 	.word	0x40005000
 8009cac:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	77bb      	strb	r3, [r7, #30]
        break;
 8009cb8:	bf00      	nop
    }

    if (pclk != 0U)
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d018      	beq.n	8009cf2 <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	085a      	lsrs	r2, r3, #1
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	441a      	add	r2, r3
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	2b0f      	cmp	r3, #15
 8009cda:	d908      	bls.n	8009cee <UART_SetConfig+0x38e>
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ce2:	d204      	bcs.n	8009cee <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	60da      	str	r2, [r3, #12]
 8009cec:	e001      	b.n	8009cf2 <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8009cee:	2301      	movs	r3, #1
 8009cf0:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009cfe:	7fbb      	ldrb	r3, [r7, #30]
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3720      	adds	r7, #32
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d14:	f003 0301 	and.w	r3, r3, #1
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d00a      	beq.n	8009d32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	430a      	orrs	r2, r1
 8009d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d36:	f003 0302 	and.w	r3, r3, #2
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	430a      	orrs	r2, r1
 8009d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d58:	f003 0304 	and.w	r3, r3, #4
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00a      	beq.n	8009d76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d7a:	f003 0308 	and.w	r3, r3, #8
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00a      	beq.n	8009d98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	430a      	orrs	r2, r1
 8009d96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d9c:	f003 0310 	and.w	r3, r3, #16
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00a      	beq.n	8009dba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	689b      	ldr	r3, [r3, #8]
 8009daa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dbe:	f003 0320 	and.w	r3, r3, #32
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d01a      	beq.n	8009e1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	430a      	orrs	r2, r1
 8009dfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e06:	d10a      	bne.n	8009e1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	430a      	orrs	r2, r1
 8009e1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00a      	beq.n	8009e40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	430a      	orrs	r2, r1
 8009e3e:	605a      	str	r2, [r3, #4]
  }
}
 8009e40:	bf00      	nop
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b086      	sub	sp, #24
 8009e50:	af02      	add	r7, sp, #8
 8009e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e5c:	f7fa f8e4 	bl	8004028 <HAL_GetTick>
 8009e60:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f003 0308 	and.w	r3, r3, #8
 8009e6c:	2b08      	cmp	r3, #8
 8009e6e:	d10e      	bne.n	8009e8e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 f82d 	bl	8009ede <UART_WaitOnFlagUntilTimeout>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d001      	beq.n	8009e8e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e023      	b.n	8009ed6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 0304 	and.w	r3, r3, #4
 8009e98:	2b04      	cmp	r3, #4
 8009e9a:	d10e      	bne.n	8009eba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f817 	bl	8009ede <UART_WaitOnFlagUntilTimeout>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d001      	beq.n	8009eba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e00d      	b.n	8009ed6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2220      	movs	r2, #32
 8009ebe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2220      	movs	r2, #32
 8009ec4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009ed4:	2300      	movs	r3, #0
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3710      	adds	r7, #16
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}

08009ede <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ede:	b580      	push	{r7, lr}
 8009ee0:	b09c      	sub	sp, #112	; 0x70
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	60f8      	str	r0, [r7, #12]
 8009ee6:	60b9      	str	r1, [r7, #8]
 8009ee8:	603b      	str	r3, [r7, #0]
 8009eea:	4613      	mov	r3, r2
 8009eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009eee:	e0a5      	b.n	800a03c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ef0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef6:	f000 80a1 	beq.w	800a03c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009efa:	f7fa f895 	bl	8004028 <HAL_GetTick>
 8009efe:	4602      	mov	r2, r0
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	1ad3      	subs	r3, r2, r3
 8009f04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d302      	bcc.n	8009f10 <UART_WaitOnFlagUntilTimeout+0x32>
 8009f0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d13e      	bne.n	8009f8e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f18:	e853 3f00 	ldrex	r3, [r3]
 8009f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009f24:	667b      	str	r3, [r7, #100]	; 0x64
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009f30:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009f34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009f36:	e841 2300 	strex	r3, r2, [r1]
 8009f3a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009f3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d1e6      	bne.n	8009f10 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	3308      	adds	r3, #8
 8009f48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f4c:	e853 3f00 	ldrex	r3, [r3]
 8009f50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f54:	f023 0301 	bic.w	r3, r3, #1
 8009f58:	663b      	str	r3, [r7, #96]	; 0x60
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	3308      	adds	r3, #8
 8009f60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009f62:	64ba      	str	r2, [r7, #72]	; 0x48
 8009f64:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009f6a:	e841 2300 	strex	r3, r2, [r1]
 8009f6e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d1e5      	bne.n	8009f42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2220      	movs	r2, #32
 8009f7a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2220      	movs	r2, #32
 8009f80:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	e067      	b.n	800a05e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f003 0304 	and.w	r3, r3, #4
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d04f      	beq.n	800a03c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	69db      	ldr	r3, [r3, #28]
 8009fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009faa:	d147      	bne.n	800a03c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009fb4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fbe:	e853 3f00 	ldrex	r3, [r3]
 8009fc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009fca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8009fd6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009fda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009fdc:	e841 2300 	strex	r3, r2, [r1]
 8009fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d1e6      	bne.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	3308      	adds	r3, #8
 8009fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	e853 3f00 	ldrex	r3, [r3]
 8009ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	f023 0301 	bic.w	r3, r3, #1
 8009ffe:	66bb      	str	r3, [r7, #104]	; 0x68
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	3308      	adds	r3, #8
 800a006:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a008:	623a      	str	r2, [r7, #32]
 800a00a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00c:	69f9      	ldr	r1, [r7, #28]
 800a00e:	6a3a      	ldr	r2, [r7, #32]
 800a010:	e841 2300 	strex	r3, r2, [r1]
 800a014:	61bb      	str	r3, [r7, #24]
   return(result);
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1e5      	bne.n	8009fe8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2220      	movs	r2, #32
 800a020:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2220      	movs	r2, #32
 800a026:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2220      	movs	r2, #32
 800a02c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a038:	2303      	movs	r3, #3
 800a03a:	e010      	b.n	800a05e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	69da      	ldr	r2, [r3, #28]
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	4013      	ands	r3, r2
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	429a      	cmp	r2, r3
 800a04a:	bf0c      	ite	eq
 800a04c:	2301      	moveq	r3, #1
 800a04e:	2300      	movne	r3, #0
 800a050:	b2db      	uxtb	r3, r3
 800a052:	461a      	mov	r2, r3
 800a054:	79fb      	ldrb	r3, [r7, #7]
 800a056:	429a      	cmp	r2, r3
 800a058:	f43f af4a 	beq.w	8009ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3770      	adds	r7, #112	; 0x70
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a066:	b480      	push	{r7}
 800a068:	b095      	sub	sp, #84	; 0x54
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a076:	e853 3f00 	ldrex	r3, [r3]
 800a07a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a07e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a082:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	461a      	mov	r2, r3
 800a08a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a08c:	643b      	str	r3, [r7, #64]	; 0x40
 800a08e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a090:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a092:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a094:	e841 2300 	strex	r3, r2, [r1]
 800a098:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a09a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d1e6      	bne.n	800a06e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	3308      	adds	r3, #8
 800a0a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a8:	6a3b      	ldr	r3, [r7, #32]
 800a0aa:	e853 3f00 	ldrex	r3, [r3]
 800a0ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0b0:	69fb      	ldr	r3, [r7, #28]
 800a0b2:	f023 0301 	bic.w	r3, r3, #1
 800a0b6:	64bb      	str	r3, [r7, #72]	; 0x48
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	3308      	adds	r3, #8
 800a0be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a0c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a0c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0c8:	e841 2300 	strex	r3, r2, [r1]
 800a0cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1e5      	bne.n	800a0a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	d118      	bne.n	800a10e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	e853 3f00 	ldrex	r3, [r3]
 800a0e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	f023 0310 	bic.w	r3, r3, #16
 800a0f0:	647b      	str	r3, [r7, #68]	; 0x44
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0fa:	61bb      	str	r3, [r7, #24]
 800a0fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fe:	6979      	ldr	r1, [r7, #20]
 800a100:	69ba      	ldr	r2, [r7, #24]
 800a102:	e841 2300 	strex	r3, r2, [r1]
 800a106:	613b      	str	r3, [r7, #16]
   return(result);
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d1e6      	bne.n	800a0dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2220      	movs	r2, #32
 800a112:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a120:	bf00      	nop
 800a122:	3754      	adds	r7, #84	; 0x54
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a138:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2200      	movs	r2, #0
 800a13e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2200      	movs	r2, #0
 800a146:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f7ff fbf2 	bl	8009934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a150:	bf00      	nop
 800a152:	3710      	adds	r7, #16
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b088      	sub	sp, #32
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	e853 3f00 	ldrex	r3, [r3]
 800a16c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a174:	61fb      	str	r3, [r7, #28]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	461a      	mov	r2, r3
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	61bb      	str	r3, [r7, #24]
 800a180:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a182:	6979      	ldr	r1, [r7, #20]
 800a184:	69ba      	ldr	r2, [r7, #24]
 800a186:	e841 2300 	strex	r3, r2, [r1]
 800a18a:	613b      	str	r3, [r7, #16]
   return(result);
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e6      	bne.n	800a160 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2220      	movs	r2, #32
 800a196:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f7ff fbbe 	bl	8009920 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1a4:	bf00      	nop
 800a1a6:	3720      	adds	r7, #32
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b083      	sub	sp, #12
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a1b4:	bf00      	nop
 800a1b6:	370c      	adds	r7, #12
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b085      	sub	sp, #20
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a1c8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a1cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a1d4:	b29a      	uxth	r2, r3
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	43db      	mvns	r3, r3
 800a1dc:	b29b      	uxth	r3, r3
 800a1de:	4013      	ands	r3, r2
 800a1e0:	b29a      	uxth	r2, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr

0800a1f6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	f107 0014 	add.w	r0, r7, #20
 800a204:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2201      	movs	r2, #1
 800a20c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2200      	movs	r2, #0
 800a224:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	b004      	add	sp, #16
 800a236:	4770      	bx	lr

0800a238 <__errno>:
 800a238:	4b01      	ldr	r3, [pc, #4]	; (800a240 <__errno+0x8>)
 800a23a:	6818      	ldr	r0, [r3, #0]
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	20000060 	.word	0x20000060

0800a244 <__libc_init_array>:
 800a244:	b570      	push	{r4, r5, r6, lr}
 800a246:	4d0d      	ldr	r5, [pc, #52]	; (800a27c <__libc_init_array+0x38>)
 800a248:	4c0d      	ldr	r4, [pc, #52]	; (800a280 <__libc_init_array+0x3c>)
 800a24a:	1b64      	subs	r4, r4, r5
 800a24c:	10a4      	asrs	r4, r4, #2
 800a24e:	2600      	movs	r6, #0
 800a250:	42a6      	cmp	r6, r4
 800a252:	d109      	bne.n	800a268 <__libc_init_array+0x24>
 800a254:	4d0b      	ldr	r5, [pc, #44]	; (800a284 <__libc_init_array+0x40>)
 800a256:	4c0c      	ldr	r4, [pc, #48]	; (800a288 <__libc_init_array+0x44>)
 800a258:	f001 fb3e 	bl	800b8d8 <_init>
 800a25c:	1b64      	subs	r4, r4, r5
 800a25e:	10a4      	asrs	r4, r4, #2
 800a260:	2600      	movs	r6, #0
 800a262:	42a6      	cmp	r6, r4
 800a264:	d105      	bne.n	800a272 <__libc_init_array+0x2e>
 800a266:	bd70      	pop	{r4, r5, r6, pc}
 800a268:	f855 3b04 	ldr.w	r3, [r5], #4
 800a26c:	4798      	blx	r3
 800a26e:	3601      	adds	r6, #1
 800a270:	e7ee      	b.n	800a250 <__libc_init_array+0xc>
 800a272:	f855 3b04 	ldr.w	r3, [r5], #4
 800a276:	4798      	blx	r3
 800a278:	3601      	adds	r6, #1
 800a27a:	e7f2      	b.n	800a262 <__libc_init_array+0x1e>
 800a27c:	0800bc0c 	.word	0x0800bc0c
 800a280:	0800bc0c 	.word	0x0800bc0c
 800a284:	0800bc0c 	.word	0x0800bc0c
 800a288:	0800bc10 	.word	0x0800bc10

0800a28c <memset>:
 800a28c:	4402      	add	r2, r0
 800a28e:	4603      	mov	r3, r0
 800a290:	4293      	cmp	r3, r2
 800a292:	d100      	bne.n	800a296 <memset+0xa>
 800a294:	4770      	bx	lr
 800a296:	f803 1b01 	strb.w	r1, [r3], #1
 800a29a:	e7f9      	b.n	800a290 <memset+0x4>

0800a29c <srand>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4b10      	ldr	r3, [pc, #64]	; (800a2e0 <srand+0x44>)
 800a2a0:	681d      	ldr	r5, [r3, #0]
 800a2a2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a2a4:	4604      	mov	r4, r0
 800a2a6:	b9b3      	cbnz	r3, 800a2d6 <srand+0x3a>
 800a2a8:	2018      	movs	r0, #24
 800a2aa:	f000 f8e1 	bl	800a470 <malloc>
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	63a8      	str	r0, [r5, #56]	; 0x38
 800a2b2:	b920      	cbnz	r0, 800a2be <srand+0x22>
 800a2b4:	4b0b      	ldr	r3, [pc, #44]	; (800a2e4 <srand+0x48>)
 800a2b6:	480c      	ldr	r0, [pc, #48]	; (800a2e8 <srand+0x4c>)
 800a2b8:	2142      	movs	r1, #66	; 0x42
 800a2ba:	f000 f897 	bl	800a3ec <__assert_func>
 800a2be:	490b      	ldr	r1, [pc, #44]	; (800a2ec <srand+0x50>)
 800a2c0:	4b0b      	ldr	r3, [pc, #44]	; (800a2f0 <srand+0x54>)
 800a2c2:	e9c0 1300 	strd	r1, r3, [r0]
 800a2c6:	4b0b      	ldr	r3, [pc, #44]	; (800a2f4 <srand+0x58>)
 800a2c8:	6083      	str	r3, [r0, #8]
 800a2ca:	230b      	movs	r3, #11
 800a2cc:	8183      	strh	r3, [r0, #12]
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	2001      	movs	r0, #1
 800a2d2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a2d6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a2d8:	2200      	movs	r2, #0
 800a2da:	611c      	str	r4, [r3, #16]
 800a2dc:	615a      	str	r2, [r3, #20]
 800a2de:	bd38      	pop	{r3, r4, r5, pc}
 800a2e0:	20000060 	.word	0x20000060
 800a2e4:	0800bac4 	.word	0x0800bac4
 800a2e8:	0800badb 	.word	0x0800badb
 800a2ec:	abcd330e 	.word	0xabcd330e
 800a2f0:	e66d1234 	.word	0xe66d1234
 800a2f4:	0005deec 	.word	0x0005deec

0800a2f8 <rand>:
 800a2f8:	4b17      	ldr	r3, [pc, #92]	; (800a358 <rand+0x60>)
 800a2fa:	b510      	push	{r4, lr}
 800a2fc:	681c      	ldr	r4, [r3, #0]
 800a2fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a300:	b9b3      	cbnz	r3, 800a330 <rand+0x38>
 800a302:	2018      	movs	r0, #24
 800a304:	f000 f8b4 	bl	800a470 <malloc>
 800a308:	63a0      	str	r0, [r4, #56]	; 0x38
 800a30a:	b928      	cbnz	r0, 800a318 <rand+0x20>
 800a30c:	4602      	mov	r2, r0
 800a30e:	4b13      	ldr	r3, [pc, #76]	; (800a35c <rand+0x64>)
 800a310:	4813      	ldr	r0, [pc, #76]	; (800a360 <rand+0x68>)
 800a312:	214e      	movs	r1, #78	; 0x4e
 800a314:	f000 f86a 	bl	800a3ec <__assert_func>
 800a318:	4a12      	ldr	r2, [pc, #72]	; (800a364 <rand+0x6c>)
 800a31a:	4b13      	ldr	r3, [pc, #76]	; (800a368 <rand+0x70>)
 800a31c:	e9c0 2300 	strd	r2, r3, [r0]
 800a320:	4b12      	ldr	r3, [pc, #72]	; (800a36c <rand+0x74>)
 800a322:	6083      	str	r3, [r0, #8]
 800a324:	230b      	movs	r3, #11
 800a326:	8183      	strh	r3, [r0, #12]
 800a328:	2201      	movs	r2, #1
 800a32a:	2300      	movs	r3, #0
 800a32c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a330:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a332:	480f      	ldr	r0, [pc, #60]	; (800a370 <rand+0x78>)
 800a334:	690a      	ldr	r2, [r1, #16]
 800a336:	694b      	ldr	r3, [r1, #20]
 800a338:	4c0e      	ldr	r4, [pc, #56]	; (800a374 <rand+0x7c>)
 800a33a:	4350      	muls	r0, r2
 800a33c:	fb04 0003 	mla	r0, r4, r3, r0
 800a340:	fba2 3404 	umull	r3, r4, r2, r4
 800a344:	1c5a      	adds	r2, r3, #1
 800a346:	4404      	add	r4, r0
 800a348:	f144 0000 	adc.w	r0, r4, #0
 800a34c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 800a350:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a354:	bd10      	pop	{r4, pc}
 800a356:	bf00      	nop
 800a358:	20000060 	.word	0x20000060
 800a35c:	0800bac4 	.word	0x0800bac4
 800a360:	0800badb 	.word	0x0800badb
 800a364:	abcd330e 	.word	0xabcd330e
 800a368:	e66d1234 	.word	0xe66d1234
 800a36c:	0005deec 	.word	0x0005deec
 800a370:	5851f42d 	.word	0x5851f42d
 800a374:	4c957f2d 	.word	0x4c957f2d

0800a378 <siprintf>:
 800a378:	b40e      	push	{r1, r2, r3}
 800a37a:	b500      	push	{lr}
 800a37c:	b09c      	sub	sp, #112	; 0x70
 800a37e:	ab1d      	add	r3, sp, #116	; 0x74
 800a380:	9002      	str	r0, [sp, #8]
 800a382:	9006      	str	r0, [sp, #24]
 800a384:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a388:	4809      	ldr	r0, [pc, #36]	; (800a3b0 <siprintf+0x38>)
 800a38a:	9107      	str	r1, [sp, #28]
 800a38c:	9104      	str	r1, [sp, #16]
 800a38e:	4909      	ldr	r1, [pc, #36]	; (800a3b4 <siprintf+0x3c>)
 800a390:	f853 2b04 	ldr.w	r2, [r3], #4
 800a394:	9105      	str	r1, [sp, #20]
 800a396:	6800      	ldr	r0, [r0, #0]
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	a902      	add	r1, sp, #8
 800a39c:	f000 f976 	bl	800a68c <_svfiprintf_r>
 800a3a0:	9b02      	ldr	r3, [sp, #8]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	701a      	strb	r2, [r3, #0]
 800a3a6:	b01c      	add	sp, #112	; 0x70
 800a3a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3ac:	b003      	add	sp, #12
 800a3ae:	4770      	bx	lr
 800a3b0:	20000060 	.word	0x20000060
 800a3b4:	ffff0208 	.word	0xffff0208

0800a3b8 <time>:
 800a3b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ba:	4b0b      	ldr	r3, [pc, #44]	; (800a3e8 <time+0x30>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	4669      	mov	r1, sp
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	6818      	ldr	r0, [r3, #0]
 800a3c4:	f000 f842 	bl	800a44c <_gettimeofday_r>
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	bfbe      	ittt	lt
 800a3cc:	f04f 32ff 	movlt.w	r2, #4294967295
 800a3d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3d4:	e9cd 2300 	strdlt	r2, r3, [sp]
 800a3d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3dc:	b10c      	cbz	r4, 800a3e2 <time+0x2a>
 800a3de:	e9c4 0100 	strd	r0, r1, [r4]
 800a3e2:	b004      	add	sp, #16
 800a3e4:	bd10      	pop	{r4, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20000060 	.word	0x20000060

0800a3ec <__assert_func>:
 800a3ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ee:	4614      	mov	r4, r2
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	4b09      	ldr	r3, [pc, #36]	; (800a418 <__assert_func+0x2c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4605      	mov	r5, r0
 800a3f8:	68d8      	ldr	r0, [r3, #12]
 800a3fa:	b14c      	cbz	r4, 800a410 <__assert_func+0x24>
 800a3fc:	4b07      	ldr	r3, [pc, #28]	; (800a41c <__assert_func+0x30>)
 800a3fe:	9100      	str	r1, [sp, #0]
 800a400:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a404:	4906      	ldr	r1, [pc, #24]	; (800a420 <__assert_func+0x34>)
 800a406:	462b      	mov	r3, r5
 800a408:	f000 f80e 	bl	800a428 <fiprintf>
 800a40c:	f000 fdfc 	bl	800b008 <abort>
 800a410:	4b04      	ldr	r3, [pc, #16]	; (800a424 <__assert_func+0x38>)
 800a412:	461c      	mov	r4, r3
 800a414:	e7f3      	b.n	800a3fe <__assert_func+0x12>
 800a416:	bf00      	nop
 800a418:	20000060 	.word	0x20000060
 800a41c:	0800bb3a 	.word	0x0800bb3a
 800a420:	0800bb47 	.word	0x0800bb47
 800a424:	0800bb75 	.word	0x0800bb75

0800a428 <fiprintf>:
 800a428:	b40e      	push	{r1, r2, r3}
 800a42a:	b503      	push	{r0, r1, lr}
 800a42c:	4601      	mov	r1, r0
 800a42e:	ab03      	add	r3, sp, #12
 800a430:	4805      	ldr	r0, [pc, #20]	; (800a448 <fiprintf+0x20>)
 800a432:	f853 2b04 	ldr.w	r2, [r3], #4
 800a436:	6800      	ldr	r0, [r0, #0]
 800a438:	9301      	str	r3, [sp, #4]
 800a43a:	f000 fa51 	bl	800a8e0 <_vfiprintf_r>
 800a43e:	b002      	add	sp, #8
 800a440:	f85d eb04 	ldr.w	lr, [sp], #4
 800a444:	b003      	add	sp, #12
 800a446:	4770      	bx	lr
 800a448:	20000060 	.word	0x20000060

0800a44c <_gettimeofday_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4d07      	ldr	r5, [pc, #28]	; (800a46c <_gettimeofday_r+0x20>)
 800a450:	2300      	movs	r3, #0
 800a452:	4604      	mov	r4, r0
 800a454:	4608      	mov	r0, r1
 800a456:	4611      	mov	r1, r2
 800a458:	602b      	str	r3, [r5, #0]
 800a45a:	f001 fa35 	bl	800b8c8 <_gettimeofday>
 800a45e:	1c43      	adds	r3, r0, #1
 800a460:	d102      	bne.n	800a468 <_gettimeofday_r+0x1c>
 800a462:	682b      	ldr	r3, [r5, #0]
 800a464:	b103      	cbz	r3, 800a468 <_gettimeofday_r+0x1c>
 800a466:	6023      	str	r3, [r4, #0]
 800a468:	bd38      	pop	{r3, r4, r5, pc}
 800a46a:	bf00      	nop
 800a46c:	20000980 	.word	0x20000980

0800a470 <malloc>:
 800a470:	4b02      	ldr	r3, [pc, #8]	; (800a47c <malloc+0xc>)
 800a472:	4601      	mov	r1, r0
 800a474:	6818      	ldr	r0, [r3, #0]
 800a476:	f000 b853 	b.w	800a520 <_malloc_r>
 800a47a:	bf00      	nop
 800a47c:	20000060 	.word	0x20000060

0800a480 <_free_r>:
 800a480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a482:	2900      	cmp	r1, #0
 800a484:	d048      	beq.n	800a518 <_free_r+0x98>
 800a486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a48a:	9001      	str	r0, [sp, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f1a1 0404 	sub.w	r4, r1, #4
 800a492:	bfb8      	it	lt
 800a494:	18e4      	addlt	r4, r4, r3
 800a496:	f001 f805 	bl	800b4a4 <__malloc_lock>
 800a49a:	4a20      	ldr	r2, [pc, #128]	; (800a51c <_free_r+0x9c>)
 800a49c:	9801      	ldr	r0, [sp, #4]
 800a49e:	6813      	ldr	r3, [r2, #0]
 800a4a0:	4615      	mov	r5, r2
 800a4a2:	b933      	cbnz	r3, 800a4b2 <_free_r+0x32>
 800a4a4:	6063      	str	r3, [r4, #4]
 800a4a6:	6014      	str	r4, [r2, #0]
 800a4a8:	b003      	add	sp, #12
 800a4aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4ae:	f000 bfff 	b.w	800b4b0 <__malloc_unlock>
 800a4b2:	42a3      	cmp	r3, r4
 800a4b4:	d90b      	bls.n	800a4ce <_free_r+0x4e>
 800a4b6:	6821      	ldr	r1, [r4, #0]
 800a4b8:	1862      	adds	r2, r4, r1
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	bf04      	itt	eq
 800a4be:	681a      	ldreq	r2, [r3, #0]
 800a4c0:	685b      	ldreq	r3, [r3, #4]
 800a4c2:	6063      	str	r3, [r4, #4]
 800a4c4:	bf04      	itt	eq
 800a4c6:	1852      	addeq	r2, r2, r1
 800a4c8:	6022      	streq	r2, [r4, #0]
 800a4ca:	602c      	str	r4, [r5, #0]
 800a4cc:	e7ec      	b.n	800a4a8 <_free_r+0x28>
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	b10b      	cbz	r3, 800a4d8 <_free_r+0x58>
 800a4d4:	42a3      	cmp	r3, r4
 800a4d6:	d9fa      	bls.n	800a4ce <_free_r+0x4e>
 800a4d8:	6811      	ldr	r1, [r2, #0]
 800a4da:	1855      	adds	r5, r2, r1
 800a4dc:	42a5      	cmp	r5, r4
 800a4de:	d10b      	bne.n	800a4f8 <_free_r+0x78>
 800a4e0:	6824      	ldr	r4, [r4, #0]
 800a4e2:	4421      	add	r1, r4
 800a4e4:	1854      	adds	r4, r2, r1
 800a4e6:	42a3      	cmp	r3, r4
 800a4e8:	6011      	str	r1, [r2, #0]
 800a4ea:	d1dd      	bne.n	800a4a8 <_free_r+0x28>
 800a4ec:	681c      	ldr	r4, [r3, #0]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	6053      	str	r3, [r2, #4]
 800a4f2:	4421      	add	r1, r4
 800a4f4:	6011      	str	r1, [r2, #0]
 800a4f6:	e7d7      	b.n	800a4a8 <_free_r+0x28>
 800a4f8:	d902      	bls.n	800a500 <_free_r+0x80>
 800a4fa:	230c      	movs	r3, #12
 800a4fc:	6003      	str	r3, [r0, #0]
 800a4fe:	e7d3      	b.n	800a4a8 <_free_r+0x28>
 800a500:	6825      	ldr	r5, [r4, #0]
 800a502:	1961      	adds	r1, r4, r5
 800a504:	428b      	cmp	r3, r1
 800a506:	bf04      	itt	eq
 800a508:	6819      	ldreq	r1, [r3, #0]
 800a50a:	685b      	ldreq	r3, [r3, #4]
 800a50c:	6063      	str	r3, [r4, #4]
 800a50e:	bf04      	itt	eq
 800a510:	1949      	addeq	r1, r1, r5
 800a512:	6021      	streq	r1, [r4, #0]
 800a514:	6054      	str	r4, [r2, #4]
 800a516:	e7c7      	b.n	800a4a8 <_free_r+0x28>
 800a518:	b003      	add	sp, #12
 800a51a:	bd30      	pop	{r4, r5, pc}
 800a51c:	200000f0 	.word	0x200000f0

0800a520 <_malloc_r>:
 800a520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a522:	1ccd      	adds	r5, r1, #3
 800a524:	f025 0503 	bic.w	r5, r5, #3
 800a528:	3508      	adds	r5, #8
 800a52a:	2d0c      	cmp	r5, #12
 800a52c:	bf38      	it	cc
 800a52e:	250c      	movcc	r5, #12
 800a530:	2d00      	cmp	r5, #0
 800a532:	4606      	mov	r6, r0
 800a534:	db01      	blt.n	800a53a <_malloc_r+0x1a>
 800a536:	42a9      	cmp	r1, r5
 800a538:	d903      	bls.n	800a542 <_malloc_r+0x22>
 800a53a:	230c      	movs	r3, #12
 800a53c:	6033      	str	r3, [r6, #0]
 800a53e:	2000      	movs	r0, #0
 800a540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a542:	f000 ffaf 	bl	800b4a4 <__malloc_lock>
 800a546:	4921      	ldr	r1, [pc, #132]	; (800a5cc <_malloc_r+0xac>)
 800a548:	680a      	ldr	r2, [r1, #0]
 800a54a:	4614      	mov	r4, r2
 800a54c:	b99c      	cbnz	r4, 800a576 <_malloc_r+0x56>
 800a54e:	4f20      	ldr	r7, [pc, #128]	; (800a5d0 <_malloc_r+0xb0>)
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	b923      	cbnz	r3, 800a55e <_malloc_r+0x3e>
 800a554:	4621      	mov	r1, r4
 800a556:	4630      	mov	r0, r6
 800a558:	f000 fc86 	bl	800ae68 <_sbrk_r>
 800a55c:	6038      	str	r0, [r7, #0]
 800a55e:	4629      	mov	r1, r5
 800a560:	4630      	mov	r0, r6
 800a562:	f000 fc81 	bl	800ae68 <_sbrk_r>
 800a566:	1c43      	adds	r3, r0, #1
 800a568:	d123      	bne.n	800a5b2 <_malloc_r+0x92>
 800a56a:	230c      	movs	r3, #12
 800a56c:	6033      	str	r3, [r6, #0]
 800a56e:	4630      	mov	r0, r6
 800a570:	f000 ff9e 	bl	800b4b0 <__malloc_unlock>
 800a574:	e7e3      	b.n	800a53e <_malloc_r+0x1e>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	1b5b      	subs	r3, r3, r5
 800a57a:	d417      	bmi.n	800a5ac <_malloc_r+0x8c>
 800a57c:	2b0b      	cmp	r3, #11
 800a57e:	d903      	bls.n	800a588 <_malloc_r+0x68>
 800a580:	6023      	str	r3, [r4, #0]
 800a582:	441c      	add	r4, r3
 800a584:	6025      	str	r5, [r4, #0]
 800a586:	e004      	b.n	800a592 <_malloc_r+0x72>
 800a588:	6863      	ldr	r3, [r4, #4]
 800a58a:	42a2      	cmp	r2, r4
 800a58c:	bf0c      	ite	eq
 800a58e:	600b      	streq	r3, [r1, #0]
 800a590:	6053      	strne	r3, [r2, #4]
 800a592:	4630      	mov	r0, r6
 800a594:	f000 ff8c 	bl	800b4b0 <__malloc_unlock>
 800a598:	f104 000b 	add.w	r0, r4, #11
 800a59c:	1d23      	adds	r3, r4, #4
 800a59e:	f020 0007 	bic.w	r0, r0, #7
 800a5a2:	1ac2      	subs	r2, r0, r3
 800a5a4:	d0cc      	beq.n	800a540 <_malloc_r+0x20>
 800a5a6:	1a1b      	subs	r3, r3, r0
 800a5a8:	50a3      	str	r3, [r4, r2]
 800a5aa:	e7c9      	b.n	800a540 <_malloc_r+0x20>
 800a5ac:	4622      	mov	r2, r4
 800a5ae:	6864      	ldr	r4, [r4, #4]
 800a5b0:	e7cc      	b.n	800a54c <_malloc_r+0x2c>
 800a5b2:	1cc4      	adds	r4, r0, #3
 800a5b4:	f024 0403 	bic.w	r4, r4, #3
 800a5b8:	42a0      	cmp	r0, r4
 800a5ba:	d0e3      	beq.n	800a584 <_malloc_r+0x64>
 800a5bc:	1a21      	subs	r1, r4, r0
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f000 fc52 	bl	800ae68 <_sbrk_r>
 800a5c4:	3001      	adds	r0, #1
 800a5c6:	d1dd      	bne.n	800a584 <_malloc_r+0x64>
 800a5c8:	e7cf      	b.n	800a56a <_malloc_r+0x4a>
 800a5ca:	bf00      	nop
 800a5cc:	200000f0 	.word	0x200000f0
 800a5d0:	200000f4 	.word	0x200000f4

0800a5d4 <__ssputs_r>:
 800a5d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d8:	688e      	ldr	r6, [r1, #8]
 800a5da:	429e      	cmp	r6, r3
 800a5dc:	4682      	mov	sl, r0
 800a5de:	460c      	mov	r4, r1
 800a5e0:	4690      	mov	r8, r2
 800a5e2:	461f      	mov	r7, r3
 800a5e4:	d838      	bhi.n	800a658 <__ssputs_r+0x84>
 800a5e6:	898a      	ldrh	r2, [r1, #12]
 800a5e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5ec:	d032      	beq.n	800a654 <__ssputs_r+0x80>
 800a5ee:	6825      	ldr	r5, [r4, #0]
 800a5f0:	6909      	ldr	r1, [r1, #16]
 800a5f2:	eba5 0901 	sub.w	r9, r5, r1
 800a5f6:	6965      	ldr	r5, [r4, #20]
 800a5f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a600:	3301      	adds	r3, #1
 800a602:	444b      	add	r3, r9
 800a604:	106d      	asrs	r5, r5, #1
 800a606:	429d      	cmp	r5, r3
 800a608:	bf38      	it	cc
 800a60a:	461d      	movcc	r5, r3
 800a60c:	0553      	lsls	r3, r2, #21
 800a60e:	d531      	bpl.n	800a674 <__ssputs_r+0xa0>
 800a610:	4629      	mov	r1, r5
 800a612:	f7ff ff85 	bl	800a520 <_malloc_r>
 800a616:	4606      	mov	r6, r0
 800a618:	b950      	cbnz	r0, 800a630 <__ssputs_r+0x5c>
 800a61a:	230c      	movs	r3, #12
 800a61c:	f8ca 3000 	str.w	r3, [sl]
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a626:	81a3      	strh	r3, [r4, #12]
 800a628:	f04f 30ff 	mov.w	r0, #4294967295
 800a62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a630:	6921      	ldr	r1, [r4, #16]
 800a632:	464a      	mov	r2, r9
 800a634:	f000 ff0e 	bl	800b454 <memcpy>
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a63e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a642:	81a3      	strh	r3, [r4, #12]
 800a644:	6126      	str	r6, [r4, #16]
 800a646:	6165      	str	r5, [r4, #20]
 800a648:	444e      	add	r6, r9
 800a64a:	eba5 0509 	sub.w	r5, r5, r9
 800a64e:	6026      	str	r6, [r4, #0]
 800a650:	60a5      	str	r5, [r4, #8]
 800a652:	463e      	mov	r6, r7
 800a654:	42be      	cmp	r6, r7
 800a656:	d900      	bls.n	800a65a <__ssputs_r+0x86>
 800a658:	463e      	mov	r6, r7
 800a65a:	4632      	mov	r2, r6
 800a65c:	6820      	ldr	r0, [r4, #0]
 800a65e:	4641      	mov	r1, r8
 800a660:	f000 ff06 	bl	800b470 <memmove>
 800a664:	68a3      	ldr	r3, [r4, #8]
 800a666:	6822      	ldr	r2, [r4, #0]
 800a668:	1b9b      	subs	r3, r3, r6
 800a66a:	4432      	add	r2, r6
 800a66c:	60a3      	str	r3, [r4, #8]
 800a66e:	6022      	str	r2, [r4, #0]
 800a670:	2000      	movs	r0, #0
 800a672:	e7db      	b.n	800a62c <__ssputs_r+0x58>
 800a674:	462a      	mov	r2, r5
 800a676:	f000 ff21 	bl	800b4bc <_realloc_r>
 800a67a:	4606      	mov	r6, r0
 800a67c:	2800      	cmp	r0, #0
 800a67e:	d1e1      	bne.n	800a644 <__ssputs_r+0x70>
 800a680:	6921      	ldr	r1, [r4, #16]
 800a682:	4650      	mov	r0, sl
 800a684:	f7ff fefc 	bl	800a480 <_free_r>
 800a688:	e7c7      	b.n	800a61a <__ssputs_r+0x46>
	...

0800a68c <_svfiprintf_r>:
 800a68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a690:	4698      	mov	r8, r3
 800a692:	898b      	ldrh	r3, [r1, #12]
 800a694:	061b      	lsls	r3, r3, #24
 800a696:	b09d      	sub	sp, #116	; 0x74
 800a698:	4607      	mov	r7, r0
 800a69a:	460d      	mov	r5, r1
 800a69c:	4614      	mov	r4, r2
 800a69e:	d50e      	bpl.n	800a6be <_svfiprintf_r+0x32>
 800a6a0:	690b      	ldr	r3, [r1, #16]
 800a6a2:	b963      	cbnz	r3, 800a6be <_svfiprintf_r+0x32>
 800a6a4:	2140      	movs	r1, #64	; 0x40
 800a6a6:	f7ff ff3b 	bl	800a520 <_malloc_r>
 800a6aa:	6028      	str	r0, [r5, #0]
 800a6ac:	6128      	str	r0, [r5, #16]
 800a6ae:	b920      	cbnz	r0, 800a6ba <_svfiprintf_r+0x2e>
 800a6b0:	230c      	movs	r3, #12
 800a6b2:	603b      	str	r3, [r7, #0]
 800a6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b8:	e0d1      	b.n	800a85e <_svfiprintf_r+0x1d2>
 800a6ba:	2340      	movs	r3, #64	; 0x40
 800a6bc:	616b      	str	r3, [r5, #20]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a6c2:	2320      	movs	r3, #32
 800a6c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6cc:	2330      	movs	r3, #48	; 0x30
 800a6ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a878 <_svfiprintf_r+0x1ec>
 800a6d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6d6:	f04f 0901 	mov.w	r9, #1
 800a6da:	4623      	mov	r3, r4
 800a6dc:	469a      	mov	sl, r3
 800a6de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6e2:	b10a      	cbz	r2, 800a6e8 <_svfiprintf_r+0x5c>
 800a6e4:	2a25      	cmp	r2, #37	; 0x25
 800a6e6:	d1f9      	bne.n	800a6dc <_svfiprintf_r+0x50>
 800a6e8:	ebba 0b04 	subs.w	fp, sl, r4
 800a6ec:	d00b      	beq.n	800a706 <_svfiprintf_r+0x7a>
 800a6ee:	465b      	mov	r3, fp
 800a6f0:	4622      	mov	r2, r4
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	4638      	mov	r0, r7
 800a6f6:	f7ff ff6d 	bl	800a5d4 <__ssputs_r>
 800a6fa:	3001      	adds	r0, #1
 800a6fc:	f000 80aa 	beq.w	800a854 <_svfiprintf_r+0x1c8>
 800a700:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a702:	445a      	add	r2, fp
 800a704:	9209      	str	r2, [sp, #36]	; 0x24
 800a706:	f89a 3000 	ldrb.w	r3, [sl]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	f000 80a2 	beq.w	800a854 <_svfiprintf_r+0x1c8>
 800a710:	2300      	movs	r3, #0
 800a712:	f04f 32ff 	mov.w	r2, #4294967295
 800a716:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a71a:	f10a 0a01 	add.w	sl, sl, #1
 800a71e:	9304      	str	r3, [sp, #16]
 800a720:	9307      	str	r3, [sp, #28]
 800a722:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a726:	931a      	str	r3, [sp, #104]	; 0x68
 800a728:	4654      	mov	r4, sl
 800a72a:	2205      	movs	r2, #5
 800a72c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a730:	4851      	ldr	r0, [pc, #324]	; (800a878 <_svfiprintf_r+0x1ec>)
 800a732:	f7f5 fd55 	bl	80001e0 <memchr>
 800a736:	9a04      	ldr	r2, [sp, #16]
 800a738:	b9d8      	cbnz	r0, 800a772 <_svfiprintf_r+0xe6>
 800a73a:	06d0      	lsls	r0, r2, #27
 800a73c:	bf44      	itt	mi
 800a73e:	2320      	movmi	r3, #32
 800a740:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a744:	0711      	lsls	r1, r2, #28
 800a746:	bf44      	itt	mi
 800a748:	232b      	movmi	r3, #43	; 0x2b
 800a74a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a74e:	f89a 3000 	ldrb.w	r3, [sl]
 800a752:	2b2a      	cmp	r3, #42	; 0x2a
 800a754:	d015      	beq.n	800a782 <_svfiprintf_r+0xf6>
 800a756:	9a07      	ldr	r2, [sp, #28]
 800a758:	4654      	mov	r4, sl
 800a75a:	2000      	movs	r0, #0
 800a75c:	f04f 0c0a 	mov.w	ip, #10
 800a760:	4621      	mov	r1, r4
 800a762:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a766:	3b30      	subs	r3, #48	; 0x30
 800a768:	2b09      	cmp	r3, #9
 800a76a:	d94e      	bls.n	800a80a <_svfiprintf_r+0x17e>
 800a76c:	b1b0      	cbz	r0, 800a79c <_svfiprintf_r+0x110>
 800a76e:	9207      	str	r2, [sp, #28]
 800a770:	e014      	b.n	800a79c <_svfiprintf_r+0x110>
 800a772:	eba0 0308 	sub.w	r3, r0, r8
 800a776:	fa09 f303 	lsl.w	r3, r9, r3
 800a77a:	4313      	orrs	r3, r2
 800a77c:	9304      	str	r3, [sp, #16]
 800a77e:	46a2      	mov	sl, r4
 800a780:	e7d2      	b.n	800a728 <_svfiprintf_r+0x9c>
 800a782:	9b03      	ldr	r3, [sp, #12]
 800a784:	1d19      	adds	r1, r3, #4
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	9103      	str	r1, [sp, #12]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	bfbb      	ittet	lt
 800a78e:	425b      	neglt	r3, r3
 800a790:	f042 0202 	orrlt.w	r2, r2, #2
 800a794:	9307      	strge	r3, [sp, #28]
 800a796:	9307      	strlt	r3, [sp, #28]
 800a798:	bfb8      	it	lt
 800a79a:	9204      	strlt	r2, [sp, #16]
 800a79c:	7823      	ldrb	r3, [r4, #0]
 800a79e:	2b2e      	cmp	r3, #46	; 0x2e
 800a7a0:	d10c      	bne.n	800a7bc <_svfiprintf_r+0x130>
 800a7a2:	7863      	ldrb	r3, [r4, #1]
 800a7a4:	2b2a      	cmp	r3, #42	; 0x2a
 800a7a6:	d135      	bne.n	800a814 <_svfiprintf_r+0x188>
 800a7a8:	9b03      	ldr	r3, [sp, #12]
 800a7aa:	1d1a      	adds	r2, r3, #4
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	9203      	str	r2, [sp, #12]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	bfb8      	it	lt
 800a7b4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7b8:	3402      	adds	r4, #2
 800a7ba:	9305      	str	r3, [sp, #20]
 800a7bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a888 <_svfiprintf_r+0x1fc>
 800a7c0:	7821      	ldrb	r1, [r4, #0]
 800a7c2:	2203      	movs	r2, #3
 800a7c4:	4650      	mov	r0, sl
 800a7c6:	f7f5 fd0b 	bl	80001e0 <memchr>
 800a7ca:	b140      	cbz	r0, 800a7de <_svfiprintf_r+0x152>
 800a7cc:	2340      	movs	r3, #64	; 0x40
 800a7ce:	eba0 000a 	sub.w	r0, r0, sl
 800a7d2:	fa03 f000 	lsl.w	r0, r3, r0
 800a7d6:	9b04      	ldr	r3, [sp, #16]
 800a7d8:	4303      	orrs	r3, r0
 800a7da:	3401      	adds	r4, #1
 800a7dc:	9304      	str	r3, [sp, #16]
 800a7de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7e2:	4826      	ldr	r0, [pc, #152]	; (800a87c <_svfiprintf_r+0x1f0>)
 800a7e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7e8:	2206      	movs	r2, #6
 800a7ea:	f7f5 fcf9 	bl	80001e0 <memchr>
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	d038      	beq.n	800a864 <_svfiprintf_r+0x1d8>
 800a7f2:	4b23      	ldr	r3, [pc, #140]	; (800a880 <_svfiprintf_r+0x1f4>)
 800a7f4:	bb1b      	cbnz	r3, 800a83e <_svfiprintf_r+0x1b2>
 800a7f6:	9b03      	ldr	r3, [sp, #12]
 800a7f8:	3307      	adds	r3, #7
 800a7fa:	f023 0307 	bic.w	r3, r3, #7
 800a7fe:	3308      	adds	r3, #8
 800a800:	9303      	str	r3, [sp, #12]
 800a802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a804:	4433      	add	r3, r6
 800a806:	9309      	str	r3, [sp, #36]	; 0x24
 800a808:	e767      	b.n	800a6da <_svfiprintf_r+0x4e>
 800a80a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a80e:	460c      	mov	r4, r1
 800a810:	2001      	movs	r0, #1
 800a812:	e7a5      	b.n	800a760 <_svfiprintf_r+0xd4>
 800a814:	2300      	movs	r3, #0
 800a816:	3401      	adds	r4, #1
 800a818:	9305      	str	r3, [sp, #20]
 800a81a:	4619      	mov	r1, r3
 800a81c:	f04f 0c0a 	mov.w	ip, #10
 800a820:	4620      	mov	r0, r4
 800a822:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a826:	3a30      	subs	r2, #48	; 0x30
 800a828:	2a09      	cmp	r2, #9
 800a82a:	d903      	bls.n	800a834 <_svfiprintf_r+0x1a8>
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d0c5      	beq.n	800a7bc <_svfiprintf_r+0x130>
 800a830:	9105      	str	r1, [sp, #20]
 800a832:	e7c3      	b.n	800a7bc <_svfiprintf_r+0x130>
 800a834:	fb0c 2101 	mla	r1, ip, r1, r2
 800a838:	4604      	mov	r4, r0
 800a83a:	2301      	movs	r3, #1
 800a83c:	e7f0      	b.n	800a820 <_svfiprintf_r+0x194>
 800a83e:	ab03      	add	r3, sp, #12
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	462a      	mov	r2, r5
 800a844:	4b0f      	ldr	r3, [pc, #60]	; (800a884 <_svfiprintf_r+0x1f8>)
 800a846:	a904      	add	r1, sp, #16
 800a848:	4638      	mov	r0, r7
 800a84a:	f3af 8000 	nop.w
 800a84e:	1c42      	adds	r2, r0, #1
 800a850:	4606      	mov	r6, r0
 800a852:	d1d6      	bne.n	800a802 <_svfiprintf_r+0x176>
 800a854:	89ab      	ldrh	r3, [r5, #12]
 800a856:	065b      	lsls	r3, r3, #25
 800a858:	f53f af2c 	bmi.w	800a6b4 <_svfiprintf_r+0x28>
 800a85c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a85e:	b01d      	add	sp, #116	; 0x74
 800a860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a864:	ab03      	add	r3, sp, #12
 800a866:	9300      	str	r3, [sp, #0]
 800a868:	462a      	mov	r2, r5
 800a86a:	4b06      	ldr	r3, [pc, #24]	; (800a884 <_svfiprintf_r+0x1f8>)
 800a86c:	a904      	add	r1, sp, #16
 800a86e:	4638      	mov	r0, r7
 800a870:	f000 f9d4 	bl	800ac1c <_printf_i>
 800a874:	e7eb      	b.n	800a84e <_svfiprintf_r+0x1c2>
 800a876:	bf00      	nop
 800a878:	0800bb76 	.word	0x0800bb76
 800a87c:	0800bb80 	.word	0x0800bb80
 800a880:	00000000 	.word	0x00000000
 800a884:	0800a5d5 	.word	0x0800a5d5
 800a888:	0800bb7c 	.word	0x0800bb7c

0800a88c <__sfputc_r>:
 800a88c:	6893      	ldr	r3, [r2, #8]
 800a88e:	3b01      	subs	r3, #1
 800a890:	2b00      	cmp	r3, #0
 800a892:	b410      	push	{r4}
 800a894:	6093      	str	r3, [r2, #8]
 800a896:	da08      	bge.n	800a8aa <__sfputc_r+0x1e>
 800a898:	6994      	ldr	r4, [r2, #24]
 800a89a:	42a3      	cmp	r3, r4
 800a89c:	db01      	blt.n	800a8a2 <__sfputc_r+0x16>
 800a89e:	290a      	cmp	r1, #10
 800a8a0:	d103      	bne.n	800a8aa <__sfputc_r+0x1e>
 800a8a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8a6:	f000 baef 	b.w	800ae88 <__swbuf_r>
 800a8aa:	6813      	ldr	r3, [r2, #0]
 800a8ac:	1c58      	adds	r0, r3, #1
 800a8ae:	6010      	str	r0, [r2, #0]
 800a8b0:	7019      	strb	r1, [r3, #0]
 800a8b2:	4608      	mov	r0, r1
 800a8b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8b8:	4770      	bx	lr

0800a8ba <__sfputs_r>:
 800a8ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8bc:	4606      	mov	r6, r0
 800a8be:	460f      	mov	r7, r1
 800a8c0:	4614      	mov	r4, r2
 800a8c2:	18d5      	adds	r5, r2, r3
 800a8c4:	42ac      	cmp	r4, r5
 800a8c6:	d101      	bne.n	800a8cc <__sfputs_r+0x12>
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	e007      	b.n	800a8dc <__sfputs_r+0x22>
 800a8cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d0:	463a      	mov	r2, r7
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	f7ff ffda 	bl	800a88c <__sfputc_r>
 800a8d8:	1c43      	adds	r3, r0, #1
 800a8da:	d1f3      	bne.n	800a8c4 <__sfputs_r+0xa>
 800a8dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8e0 <_vfiprintf_r>:
 800a8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e4:	460d      	mov	r5, r1
 800a8e6:	b09d      	sub	sp, #116	; 0x74
 800a8e8:	4614      	mov	r4, r2
 800a8ea:	4698      	mov	r8, r3
 800a8ec:	4606      	mov	r6, r0
 800a8ee:	b118      	cbz	r0, 800a8f8 <_vfiprintf_r+0x18>
 800a8f0:	6983      	ldr	r3, [r0, #24]
 800a8f2:	b90b      	cbnz	r3, 800a8f8 <_vfiprintf_r+0x18>
 800a8f4:	f000 fcaa 	bl	800b24c <__sinit>
 800a8f8:	4b89      	ldr	r3, [pc, #548]	; (800ab20 <_vfiprintf_r+0x240>)
 800a8fa:	429d      	cmp	r5, r3
 800a8fc:	d11b      	bne.n	800a936 <_vfiprintf_r+0x56>
 800a8fe:	6875      	ldr	r5, [r6, #4]
 800a900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a902:	07d9      	lsls	r1, r3, #31
 800a904:	d405      	bmi.n	800a912 <_vfiprintf_r+0x32>
 800a906:	89ab      	ldrh	r3, [r5, #12]
 800a908:	059a      	lsls	r2, r3, #22
 800a90a:	d402      	bmi.n	800a912 <_vfiprintf_r+0x32>
 800a90c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a90e:	f000 fd3b 	bl	800b388 <__retarget_lock_acquire_recursive>
 800a912:	89ab      	ldrh	r3, [r5, #12]
 800a914:	071b      	lsls	r3, r3, #28
 800a916:	d501      	bpl.n	800a91c <_vfiprintf_r+0x3c>
 800a918:	692b      	ldr	r3, [r5, #16]
 800a91a:	b9eb      	cbnz	r3, 800a958 <_vfiprintf_r+0x78>
 800a91c:	4629      	mov	r1, r5
 800a91e:	4630      	mov	r0, r6
 800a920:	f000 fb04 	bl	800af2c <__swsetup_r>
 800a924:	b1c0      	cbz	r0, 800a958 <_vfiprintf_r+0x78>
 800a926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a928:	07dc      	lsls	r4, r3, #31
 800a92a:	d50e      	bpl.n	800a94a <_vfiprintf_r+0x6a>
 800a92c:	f04f 30ff 	mov.w	r0, #4294967295
 800a930:	b01d      	add	sp, #116	; 0x74
 800a932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a936:	4b7b      	ldr	r3, [pc, #492]	; (800ab24 <_vfiprintf_r+0x244>)
 800a938:	429d      	cmp	r5, r3
 800a93a:	d101      	bne.n	800a940 <_vfiprintf_r+0x60>
 800a93c:	68b5      	ldr	r5, [r6, #8]
 800a93e:	e7df      	b.n	800a900 <_vfiprintf_r+0x20>
 800a940:	4b79      	ldr	r3, [pc, #484]	; (800ab28 <_vfiprintf_r+0x248>)
 800a942:	429d      	cmp	r5, r3
 800a944:	bf08      	it	eq
 800a946:	68f5      	ldreq	r5, [r6, #12]
 800a948:	e7da      	b.n	800a900 <_vfiprintf_r+0x20>
 800a94a:	89ab      	ldrh	r3, [r5, #12]
 800a94c:	0598      	lsls	r0, r3, #22
 800a94e:	d4ed      	bmi.n	800a92c <_vfiprintf_r+0x4c>
 800a950:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a952:	f000 fd1a 	bl	800b38a <__retarget_lock_release_recursive>
 800a956:	e7e9      	b.n	800a92c <_vfiprintf_r+0x4c>
 800a958:	2300      	movs	r3, #0
 800a95a:	9309      	str	r3, [sp, #36]	; 0x24
 800a95c:	2320      	movs	r3, #32
 800a95e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a962:	f8cd 800c 	str.w	r8, [sp, #12]
 800a966:	2330      	movs	r3, #48	; 0x30
 800a968:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab2c <_vfiprintf_r+0x24c>
 800a96c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a970:	f04f 0901 	mov.w	r9, #1
 800a974:	4623      	mov	r3, r4
 800a976:	469a      	mov	sl, r3
 800a978:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a97c:	b10a      	cbz	r2, 800a982 <_vfiprintf_r+0xa2>
 800a97e:	2a25      	cmp	r2, #37	; 0x25
 800a980:	d1f9      	bne.n	800a976 <_vfiprintf_r+0x96>
 800a982:	ebba 0b04 	subs.w	fp, sl, r4
 800a986:	d00b      	beq.n	800a9a0 <_vfiprintf_r+0xc0>
 800a988:	465b      	mov	r3, fp
 800a98a:	4622      	mov	r2, r4
 800a98c:	4629      	mov	r1, r5
 800a98e:	4630      	mov	r0, r6
 800a990:	f7ff ff93 	bl	800a8ba <__sfputs_r>
 800a994:	3001      	adds	r0, #1
 800a996:	f000 80aa 	beq.w	800aaee <_vfiprintf_r+0x20e>
 800a99a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a99c:	445a      	add	r2, fp
 800a99e:	9209      	str	r2, [sp, #36]	; 0x24
 800a9a0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	f000 80a2 	beq.w	800aaee <_vfiprintf_r+0x20e>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a9b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9b4:	f10a 0a01 	add.w	sl, sl, #1
 800a9b8:	9304      	str	r3, [sp, #16]
 800a9ba:	9307      	str	r3, [sp, #28]
 800a9bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9c0:	931a      	str	r3, [sp, #104]	; 0x68
 800a9c2:	4654      	mov	r4, sl
 800a9c4:	2205      	movs	r2, #5
 800a9c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ca:	4858      	ldr	r0, [pc, #352]	; (800ab2c <_vfiprintf_r+0x24c>)
 800a9cc:	f7f5 fc08 	bl	80001e0 <memchr>
 800a9d0:	9a04      	ldr	r2, [sp, #16]
 800a9d2:	b9d8      	cbnz	r0, 800aa0c <_vfiprintf_r+0x12c>
 800a9d4:	06d1      	lsls	r1, r2, #27
 800a9d6:	bf44      	itt	mi
 800a9d8:	2320      	movmi	r3, #32
 800a9da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9de:	0713      	lsls	r3, r2, #28
 800a9e0:	bf44      	itt	mi
 800a9e2:	232b      	movmi	r3, #43	; 0x2b
 800a9e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9e8:	f89a 3000 	ldrb.w	r3, [sl]
 800a9ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a9ee:	d015      	beq.n	800aa1c <_vfiprintf_r+0x13c>
 800a9f0:	9a07      	ldr	r2, [sp, #28]
 800a9f2:	4654      	mov	r4, sl
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	f04f 0c0a 	mov.w	ip, #10
 800a9fa:	4621      	mov	r1, r4
 800a9fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa00:	3b30      	subs	r3, #48	; 0x30
 800aa02:	2b09      	cmp	r3, #9
 800aa04:	d94e      	bls.n	800aaa4 <_vfiprintf_r+0x1c4>
 800aa06:	b1b0      	cbz	r0, 800aa36 <_vfiprintf_r+0x156>
 800aa08:	9207      	str	r2, [sp, #28]
 800aa0a:	e014      	b.n	800aa36 <_vfiprintf_r+0x156>
 800aa0c:	eba0 0308 	sub.w	r3, r0, r8
 800aa10:	fa09 f303 	lsl.w	r3, r9, r3
 800aa14:	4313      	orrs	r3, r2
 800aa16:	9304      	str	r3, [sp, #16]
 800aa18:	46a2      	mov	sl, r4
 800aa1a:	e7d2      	b.n	800a9c2 <_vfiprintf_r+0xe2>
 800aa1c:	9b03      	ldr	r3, [sp, #12]
 800aa1e:	1d19      	adds	r1, r3, #4
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	9103      	str	r1, [sp, #12]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	bfbb      	ittet	lt
 800aa28:	425b      	neglt	r3, r3
 800aa2a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa2e:	9307      	strge	r3, [sp, #28]
 800aa30:	9307      	strlt	r3, [sp, #28]
 800aa32:	bfb8      	it	lt
 800aa34:	9204      	strlt	r2, [sp, #16]
 800aa36:	7823      	ldrb	r3, [r4, #0]
 800aa38:	2b2e      	cmp	r3, #46	; 0x2e
 800aa3a:	d10c      	bne.n	800aa56 <_vfiprintf_r+0x176>
 800aa3c:	7863      	ldrb	r3, [r4, #1]
 800aa3e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa40:	d135      	bne.n	800aaae <_vfiprintf_r+0x1ce>
 800aa42:	9b03      	ldr	r3, [sp, #12]
 800aa44:	1d1a      	adds	r2, r3, #4
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	9203      	str	r2, [sp, #12]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	bfb8      	it	lt
 800aa4e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa52:	3402      	adds	r4, #2
 800aa54:	9305      	str	r3, [sp, #20]
 800aa56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab3c <_vfiprintf_r+0x25c>
 800aa5a:	7821      	ldrb	r1, [r4, #0]
 800aa5c:	2203      	movs	r2, #3
 800aa5e:	4650      	mov	r0, sl
 800aa60:	f7f5 fbbe 	bl	80001e0 <memchr>
 800aa64:	b140      	cbz	r0, 800aa78 <_vfiprintf_r+0x198>
 800aa66:	2340      	movs	r3, #64	; 0x40
 800aa68:	eba0 000a 	sub.w	r0, r0, sl
 800aa6c:	fa03 f000 	lsl.w	r0, r3, r0
 800aa70:	9b04      	ldr	r3, [sp, #16]
 800aa72:	4303      	orrs	r3, r0
 800aa74:	3401      	adds	r4, #1
 800aa76:	9304      	str	r3, [sp, #16]
 800aa78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa7c:	482c      	ldr	r0, [pc, #176]	; (800ab30 <_vfiprintf_r+0x250>)
 800aa7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa82:	2206      	movs	r2, #6
 800aa84:	f7f5 fbac 	bl	80001e0 <memchr>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	d03f      	beq.n	800ab0c <_vfiprintf_r+0x22c>
 800aa8c:	4b29      	ldr	r3, [pc, #164]	; (800ab34 <_vfiprintf_r+0x254>)
 800aa8e:	bb1b      	cbnz	r3, 800aad8 <_vfiprintf_r+0x1f8>
 800aa90:	9b03      	ldr	r3, [sp, #12]
 800aa92:	3307      	adds	r3, #7
 800aa94:	f023 0307 	bic.w	r3, r3, #7
 800aa98:	3308      	adds	r3, #8
 800aa9a:	9303      	str	r3, [sp, #12]
 800aa9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa9e:	443b      	add	r3, r7
 800aaa0:	9309      	str	r3, [sp, #36]	; 0x24
 800aaa2:	e767      	b.n	800a974 <_vfiprintf_r+0x94>
 800aaa4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaa8:	460c      	mov	r4, r1
 800aaaa:	2001      	movs	r0, #1
 800aaac:	e7a5      	b.n	800a9fa <_vfiprintf_r+0x11a>
 800aaae:	2300      	movs	r3, #0
 800aab0:	3401      	adds	r4, #1
 800aab2:	9305      	str	r3, [sp, #20]
 800aab4:	4619      	mov	r1, r3
 800aab6:	f04f 0c0a 	mov.w	ip, #10
 800aaba:	4620      	mov	r0, r4
 800aabc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aac0:	3a30      	subs	r2, #48	; 0x30
 800aac2:	2a09      	cmp	r2, #9
 800aac4:	d903      	bls.n	800aace <_vfiprintf_r+0x1ee>
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d0c5      	beq.n	800aa56 <_vfiprintf_r+0x176>
 800aaca:	9105      	str	r1, [sp, #20]
 800aacc:	e7c3      	b.n	800aa56 <_vfiprintf_r+0x176>
 800aace:	fb0c 2101 	mla	r1, ip, r1, r2
 800aad2:	4604      	mov	r4, r0
 800aad4:	2301      	movs	r3, #1
 800aad6:	e7f0      	b.n	800aaba <_vfiprintf_r+0x1da>
 800aad8:	ab03      	add	r3, sp, #12
 800aada:	9300      	str	r3, [sp, #0]
 800aadc:	462a      	mov	r2, r5
 800aade:	4b16      	ldr	r3, [pc, #88]	; (800ab38 <_vfiprintf_r+0x258>)
 800aae0:	a904      	add	r1, sp, #16
 800aae2:	4630      	mov	r0, r6
 800aae4:	f3af 8000 	nop.w
 800aae8:	4607      	mov	r7, r0
 800aaea:	1c78      	adds	r0, r7, #1
 800aaec:	d1d6      	bne.n	800aa9c <_vfiprintf_r+0x1bc>
 800aaee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaf0:	07d9      	lsls	r1, r3, #31
 800aaf2:	d405      	bmi.n	800ab00 <_vfiprintf_r+0x220>
 800aaf4:	89ab      	ldrh	r3, [r5, #12]
 800aaf6:	059a      	lsls	r2, r3, #22
 800aaf8:	d402      	bmi.n	800ab00 <_vfiprintf_r+0x220>
 800aafa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aafc:	f000 fc45 	bl	800b38a <__retarget_lock_release_recursive>
 800ab00:	89ab      	ldrh	r3, [r5, #12]
 800ab02:	065b      	lsls	r3, r3, #25
 800ab04:	f53f af12 	bmi.w	800a92c <_vfiprintf_r+0x4c>
 800ab08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab0a:	e711      	b.n	800a930 <_vfiprintf_r+0x50>
 800ab0c:	ab03      	add	r3, sp, #12
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	462a      	mov	r2, r5
 800ab12:	4b09      	ldr	r3, [pc, #36]	; (800ab38 <_vfiprintf_r+0x258>)
 800ab14:	a904      	add	r1, sp, #16
 800ab16:	4630      	mov	r0, r6
 800ab18:	f000 f880 	bl	800ac1c <_printf_i>
 800ab1c:	e7e4      	b.n	800aae8 <_vfiprintf_r+0x208>
 800ab1e:	bf00      	nop
 800ab20:	0800bbcc 	.word	0x0800bbcc
 800ab24:	0800bbec 	.word	0x0800bbec
 800ab28:	0800bbac 	.word	0x0800bbac
 800ab2c:	0800bb76 	.word	0x0800bb76
 800ab30:	0800bb80 	.word	0x0800bb80
 800ab34:	00000000 	.word	0x00000000
 800ab38:	0800a8bb 	.word	0x0800a8bb
 800ab3c:	0800bb7c 	.word	0x0800bb7c

0800ab40 <_printf_common>:
 800ab40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab44:	4616      	mov	r6, r2
 800ab46:	4699      	mov	r9, r3
 800ab48:	688a      	ldr	r2, [r1, #8]
 800ab4a:	690b      	ldr	r3, [r1, #16]
 800ab4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab50:	4293      	cmp	r3, r2
 800ab52:	bfb8      	it	lt
 800ab54:	4613      	movlt	r3, r2
 800ab56:	6033      	str	r3, [r6, #0]
 800ab58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab5c:	4607      	mov	r7, r0
 800ab5e:	460c      	mov	r4, r1
 800ab60:	b10a      	cbz	r2, 800ab66 <_printf_common+0x26>
 800ab62:	3301      	adds	r3, #1
 800ab64:	6033      	str	r3, [r6, #0]
 800ab66:	6823      	ldr	r3, [r4, #0]
 800ab68:	0699      	lsls	r1, r3, #26
 800ab6a:	bf42      	ittt	mi
 800ab6c:	6833      	ldrmi	r3, [r6, #0]
 800ab6e:	3302      	addmi	r3, #2
 800ab70:	6033      	strmi	r3, [r6, #0]
 800ab72:	6825      	ldr	r5, [r4, #0]
 800ab74:	f015 0506 	ands.w	r5, r5, #6
 800ab78:	d106      	bne.n	800ab88 <_printf_common+0x48>
 800ab7a:	f104 0a19 	add.w	sl, r4, #25
 800ab7e:	68e3      	ldr	r3, [r4, #12]
 800ab80:	6832      	ldr	r2, [r6, #0]
 800ab82:	1a9b      	subs	r3, r3, r2
 800ab84:	42ab      	cmp	r3, r5
 800ab86:	dc26      	bgt.n	800abd6 <_printf_common+0x96>
 800ab88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab8c:	1e13      	subs	r3, r2, #0
 800ab8e:	6822      	ldr	r2, [r4, #0]
 800ab90:	bf18      	it	ne
 800ab92:	2301      	movne	r3, #1
 800ab94:	0692      	lsls	r2, r2, #26
 800ab96:	d42b      	bmi.n	800abf0 <_printf_common+0xb0>
 800ab98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	4638      	mov	r0, r7
 800aba0:	47c0      	blx	r8
 800aba2:	3001      	adds	r0, #1
 800aba4:	d01e      	beq.n	800abe4 <_printf_common+0xa4>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	68e5      	ldr	r5, [r4, #12]
 800abaa:	6832      	ldr	r2, [r6, #0]
 800abac:	f003 0306 	and.w	r3, r3, #6
 800abb0:	2b04      	cmp	r3, #4
 800abb2:	bf08      	it	eq
 800abb4:	1aad      	subeq	r5, r5, r2
 800abb6:	68a3      	ldr	r3, [r4, #8]
 800abb8:	6922      	ldr	r2, [r4, #16]
 800abba:	bf0c      	ite	eq
 800abbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abc0:	2500      	movne	r5, #0
 800abc2:	4293      	cmp	r3, r2
 800abc4:	bfc4      	itt	gt
 800abc6:	1a9b      	subgt	r3, r3, r2
 800abc8:	18ed      	addgt	r5, r5, r3
 800abca:	2600      	movs	r6, #0
 800abcc:	341a      	adds	r4, #26
 800abce:	42b5      	cmp	r5, r6
 800abd0:	d11a      	bne.n	800ac08 <_printf_common+0xc8>
 800abd2:	2000      	movs	r0, #0
 800abd4:	e008      	b.n	800abe8 <_printf_common+0xa8>
 800abd6:	2301      	movs	r3, #1
 800abd8:	4652      	mov	r2, sl
 800abda:	4649      	mov	r1, r9
 800abdc:	4638      	mov	r0, r7
 800abde:	47c0      	blx	r8
 800abe0:	3001      	adds	r0, #1
 800abe2:	d103      	bne.n	800abec <_printf_common+0xac>
 800abe4:	f04f 30ff 	mov.w	r0, #4294967295
 800abe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abec:	3501      	adds	r5, #1
 800abee:	e7c6      	b.n	800ab7e <_printf_common+0x3e>
 800abf0:	18e1      	adds	r1, r4, r3
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	2030      	movs	r0, #48	; 0x30
 800abf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800abfa:	4422      	add	r2, r4
 800abfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac04:	3302      	adds	r3, #2
 800ac06:	e7c7      	b.n	800ab98 <_printf_common+0x58>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	4622      	mov	r2, r4
 800ac0c:	4649      	mov	r1, r9
 800ac0e:	4638      	mov	r0, r7
 800ac10:	47c0      	blx	r8
 800ac12:	3001      	adds	r0, #1
 800ac14:	d0e6      	beq.n	800abe4 <_printf_common+0xa4>
 800ac16:	3601      	adds	r6, #1
 800ac18:	e7d9      	b.n	800abce <_printf_common+0x8e>
	...

0800ac1c <_printf_i>:
 800ac1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac20:	460c      	mov	r4, r1
 800ac22:	4691      	mov	r9, r2
 800ac24:	7e27      	ldrb	r7, [r4, #24]
 800ac26:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac28:	2f78      	cmp	r7, #120	; 0x78
 800ac2a:	4680      	mov	r8, r0
 800ac2c:	469a      	mov	sl, r3
 800ac2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac32:	d807      	bhi.n	800ac44 <_printf_i+0x28>
 800ac34:	2f62      	cmp	r7, #98	; 0x62
 800ac36:	d80a      	bhi.n	800ac4e <_printf_i+0x32>
 800ac38:	2f00      	cmp	r7, #0
 800ac3a:	f000 80d8 	beq.w	800adee <_printf_i+0x1d2>
 800ac3e:	2f58      	cmp	r7, #88	; 0x58
 800ac40:	f000 80a3 	beq.w	800ad8a <_printf_i+0x16e>
 800ac44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ac48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac4c:	e03a      	b.n	800acc4 <_printf_i+0xa8>
 800ac4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac52:	2b15      	cmp	r3, #21
 800ac54:	d8f6      	bhi.n	800ac44 <_printf_i+0x28>
 800ac56:	a001      	add	r0, pc, #4	; (adr r0, 800ac5c <_printf_i+0x40>)
 800ac58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ac5c:	0800acb5 	.word	0x0800acb5
 800ac60:	0800acc9 	.word	0x0800acc9
 800ac64:	0800ac45 	.word	0x0800ac45
 800ac68:	0800ac45 	.word	0x0800ac45
 800ac6c:	0800ac45 	.word	0x0800ac45
 800ac70:	0800ac45 	.word	0x0800ac45
 800ac74:	0800acc9 	.word	0x0800acc9
 800ac78:	0800ac45 	.word	0x0800ac45
 800ac7c:	0800ac45 	.word	0x0800ac45
 800ac80:	0800ac45 	.word	0x0800ac45
 800ac84:	0800ac45 	.word	0x0800ac45
 800ac88:	0800add5 	.word	0x0800add5
 800ac8c:	0800acf9 	.word	0x0800acf9
 800ac90:	0800adb7 	.word	0x0800adb7
 800ac94:	0800ac45 	.word	0x0800ac45
 800ac98:	0800ac45 	.word	0x0800ac45
 800ac9c:	0800adf7 	.word	0x0800adf7
 800aca0:	0800ac45 	.word	0x0800ac45
 800aca4:	0800acf9 	.word	0x0800acf9
 800aca8:	0800ac45 	.word	0x0800ac45
 800acac:	0800ac45 	.word	0x0800ac45
 800acb0:	0800adbf 	.word	0x0800adbf
 800acb4:	680b      	ldr	r3, [r1, #0]
 800acb6:	1d1a      	adds	r2, r3, #4
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	600a      	str	r2, [r1, #0]
 800acbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800acc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800acc4:	2301      	movs	r3, #1
 800acc6:	e0a3      	b.n	800ae10 <_printf_i+0x1f4>
 800acc8:	6825      	ldr	r5, [r4, #0]
 800acca:	6808      	ldr	r0, [r1, #0]
 800accc:	062e      	lsls	r6, r5, #24
 800acce:	f100 0304 	add.w	r3, r0, #4
 800acd2:	d50a      	bpl.n	800acea <_printf_i+0xce>
 800acd4:	6805      	ldr	r5, [r0, #0]
 800acd6:	600b      	str	r3, [r1, #0]
 800acd8:	2d00      	cmp	r5, #0
 800acda:	da03      	bge.n	800ace4 <_printf_i+0xc8>
 800acdc:	232d      	movs	r3, #45	; 0x2d
 800acde:	426d      	negs	r5, r5
 800ace0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ace4:	485e      	ldr	r0, [pc, #376]	; (800ae60 <_printf_i+0x244>)
 800ace6:	230a      	movs	r3, #10
 800ace8:	e019      	b.n	800ad1e <_printf_i+0x102>
 800acea:	f015 0f40 	tst.w	r5, #64	; 0x40
 800acee:	6805      	ldr	r5, [r0, #0]
 800acf0:	600b      	str	r3, [r1, #0]
 800acf2:	bf18      	it	ne
 800acf4:	b22d      	sxthne	r5, r5
 800acf6:	e7ef      	b.n	800acd8 <_printf_i+0xbc>
 800acf8:	680b      	ldr	r3, [r1, #0]
 800acfa:	6825      	ldr	r5, [r4, #0]
 800acfc:	1d18      	adds	r0, r3, #4
 800acfe:	6008      	str	r0, [r1, #0]
 800ad00:	0628      	lsls	r0, r5, #24
 800ad02:	d501      	bpl.n	800ad08 <_printf_i+0xec>
 800ad04:	681d      	ldr	r5, [r3, #0]
 800ad06:	e002      	b.n	800ad0e <_printf_i+0xf2>
 800ad08:	0669      	lsls	r1, r5, #25
 800ad0a:	d5fb      	bpl.n	800ad04 <_printf_i+0xe8>
 800ad0c:	881d      	ldrh	r5, [r3, #0]
 800ad0e:	4854      	ldr	r0, [pc, #336]	; (800ae60 <_printf_i+0x244>)
 800ad10:	2f6f      	cmp	r7, #111	; 0x6f
 800ad12:	bf0c      	ite	eq
 800ad14:	2308      	moveq	r3, #8
 800ad16:	230a      	movne	r3, #10
 800ad18:	2100      	movs	r1, #0
 800ad1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad1e:	6866      	ldr	r6, [r4, #4]
 800ad20:	60a6      	str	r6, [r4, #8]
 800ad22:	2e00      	cmp	r6, #0
 800ad24:	bfa2      	ittt	ge
 800ad26:	6821      	ldrge	r1, [r4, #0]
 800ad28:	f021 0104 	bicge.w	r1, r1, #4
 800ad2c:	6021      	strge	r1, [r4, #0]
 800ad2e:	b90d      	cbnz	r5, 800ad34 <_printf_i+0x118>
 800ad30:	2e00      	cmp	r6, #0
 800ad32:	d04d      	beq.n	800add0 <_printf_i+0x1b4>
 800ad34:	4616      	mov	r6, r2
 800ad36:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad3a:	fb03 5711 	mls	r7, r3, r1, r5
 800ad3e:	5dc7      	ldrb	r7, [r0, r7]
 800ad40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad44:	462f      	mov	r7, r5
 800ad46:	42bb      	cmp	r3, r7
 800ad48:	460d      	mov	r5, r1
 800ad4a:	d9f4      	bls.n	800ad36 <_printf_i+0x11a>
 800ad4c:	2b08      	cmp	r3, #8
 800ad4e:	d10b      	bne.n	800ad68 <_printf_i+0x14c>
 800ad50:	6823      	ldr	r3, [r4, #0]
 800ad52:	07df      	lsls	r7, r3, #31
 800ad54:	d508      	bpl.n	800ad68 <_printf_i+0x14c>
 800ad56:	6923      	ldr	r3, [r4, #16]
 800ad58:	6861      	ldr	r1, [r4, #4]
 800ad5a:	4299      	cmp	r1, r3
 800ad5c:	bfde      	ittt	le
 800ad5e:	2330      	movle	r3, #48	; 0x30
 800ad60:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad64:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ad68:	1b92      	subs	r2, r2, r6
 800ad6a:	6122      	str	r2, [r4, #16]
 800ad6c:	f8cd a000 	str.w	sl, [sp]
 800ad70:	464b      	mov	r3, r9
 800ad72:	aa03      	add	r2, sp, #12
 800ad74:	4621      	mov	r1, r4
 800ad76:	4640      	mov	r0, r8
 800ad78:	f7ff fee2 	bl	800ab40 <_printf_common>
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	d14c      	bne.n	800ae1a <_printf_i+0x1fe>
 800ad80:	f04f 30ff 	mov.w	r0, #4294967295
 800ad84:	b004      	add	sp, #16
 800ad86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad8a:	4835      	ldr	r0, [pc, #212]	; (800ae60 <_printf_i+0x244>)
 800ad8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ad90:	6823      	ldr	r3, [r4, #0]
 800ad92:	680e      	ldr	r6, [r1, #0]
 800ad94:	061f      	lsls	r7, r3, #24
 800ad96:	f856 5b04 	ldr.w	r5, [r6], #4
 800ad9a:	600e      	str	r6, [r1, #0]
 800ad9c:	d514      	bpl.n	800adc8 <_printf_i+0x1ac>
 800ad9e:	07d9      	lsls	r1, r3, #31
 800ada0:	bf44      	itt	mi
 800ada2:	f043 0320 	orrmi.w	r3, r3, #32
 800ada6:	6023      	strmi	r3, [r4, #0]
 800ada8:	b91d      	cbnz	r5, 800adb2 <_printf_i+0x196>
 800adaa:	6823      	ldr	r3, [r4, #0]
 800adac:	f023 0320 	bic.w	r3, r3, #32
 800adb0:	6023      	str	r3, [r4, #0]
 800adb2:	2310      	movs	r3, #16
 800adb4:	e7b0      	b.n	800ad18 <_printf_i+0xfc>
 800adb6:	6823      	ldr	r3, [r4, #0]
 800adb8:	f043 0320 	orr.w	r3, r3, #32
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	2378      	movs	r3, #120	; 0x78
 800adc0:	4828      	ldr	r0, [pc, #160]	; (800ae64 <_printf_i+0x248>)
 800adc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800adc6:	e7e3      	b.n	800ad90 <_printf_i+0x174>
 800adc8:	065e      	lsls	r6, r3, #25
 800adca:	bf48      	it	mi
 800adcc:	b2ad      	uxthmi	r5, r5
 800adce:	e7e6      	b.n	800ad9e <_printf_i+0x182>
 800add0:	4616      	mov	r6, r2
 800add2:	e7bb      	b.n	800ad4c <_printf_i+0x130>
 800add4:	680b      	ldr	r3, [r1, #0]
 800add6:	6826      	ldr	r6, [r4, #0]
 800add8:	6960      	ldr	r0, [r4, #20]
 800adda:	1d1d      	adds	r5, r3, #4
 800addc:	600d      	str	r5, [r1, #0]
 800adde:	0635      	lsls	r5, r6, #24
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	d501      	bpl.n	800ade8 <_printf_i+0x1cc>
 800ade4:	6018      	str	r0, [r3, #0]
 800ade6:	e002      	b.n	800adee <_printf_i+0x1d2>
 800ade8:	0671      	lsls	r1, r6, #25
 800adea:	d5fb      	bpl.n	800ade4 <_printf_i+0x1c8>
 800adec:	8018      	strh	r0, [r3, #0]
 800adee:	2300      	movs	r3, #0
 800adf0:	6123      	str	r3, [r4, #16]
 800adf2:	4616      	mov	r6, r2
 800adf4:	e7ba      	b.n	800ad6c <_printf_i+0x150>
 800adf6:	680b      	ldr	r3, [r1, #0]
 800adf8:	1d1a      	adds	r2, r3, #4
 800adfa:	600a      	str	r2, [r1, #0]
 800adfc:	681e      	ldr	r6, [r3, #0]
 800adfe:	6862      	ldr	r2, [r4, #4]
 800ae00:	2100      	movs	r1, #0
 800ae02:	4630      	mov	r0, r6
 800ae04:	f7f5 f9ec 	bl	80001e0 <memchr>
 800ae08:	b108      	cbz	r0, 800ae0e <_printf_i+0x1f2>
 800ae0a:	1b80      	subs	r0, r0, r6
 800ae0c:	6060      	str	r0, [r4, #4]
 800ae0e:	6863      	ldr	r3, [r4, #4]
 800ae10:	6123      	str	r3, [r4, #16]
 800ae12:	2300      	movs	r3, #0
 800ae14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae18:	e7a8      	b.n	800ad6c <_printf_i+0x150>
 800ae1a:	6923      	ldr	r3, [r4, #16]
 800ae1c:	4632      	mov	r2, r6
 800ae1e:	4649      	mov	r1, r9
 800ae20:	4640      	mov	r0, r8
 800ae22:	47d0      	blx	sl
 800ae24:	3001      	adds	r0, #1
 800ae26:	d0ab      	beq.n	800ad80 <_printf_i+0x164>
 800ae28:	6823      	ldr	r3, [r4, #0]
 800ae2a:	079b      	lsls	r3, r3, #30
 800ae2c:	d413      	bmi.n	800ae56 <_printf_i+0x23a>
 800ae2e:	68e0      	ldr	r0, [r4, #12]
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	4298      	cmp	r0, r3
 800ae34:	bfb8      	it	lt
 800ae36:	4618      	movlt	r0, r3
 800ae38:	e7a4      	b.n	800ad84 <_printf_i+0x168>
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	4632      	mov	r2, r6
 800ae3e:	4649      	mov	r1, r9
 800ae40:	4640      	mov	r0, r8
 800ae42:	47d0      	blx	sl
 800ae44:	3001      	adds	r0, #1
 800ae46:	d09b      	beq.n	800ad80 <_printf_i+0x164>
 800ae48:	3501      	adds	r5, #1
 800ae4a:	68e3      	ldr	r3, [r4, #12]
 800ae4c:	9903      	ldr	r1, [sp, #12]
 800ae4e:	1a5b      	subs	r3, r3, r1
 800ae50:	42ab      	cmp	r3, r5
 800ae52:	dcf2      	bgt.n	800ae3a <_printf_i+0x21e>
 800ae54:	e7eb      	b.n	800ae2e <_printf_i+0x212>
 800ae56:	2500      	movs	r5, #0
 800ae58:	f104 0619 	add.w	r6, r4, #25
 800ae5c:	e7f5      	b.n	800ae4a <_printf_i+0x22e>
 800ae5e:	bf00      	nop
 800ae60:	0800bb87 	.word	0x0800bb87
 800ae64:	0800bb98 	.word	0x0800bb98

0800ae68 <_sbrk_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d06      	ldr	r5, [pc, #24]	; (800ae84 <_sbrk_r+0x1c>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	602b      	str	r3, [r5, #0]
 800ae74:	f7f9 f80c 	bl	8003e90 <_sbrk>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_sbrk_r+0x1a>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_sbrk_r+0x1a>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	20000980 	.word	0x20000980

0800ae88 <__swbuf_r>:
 800ae88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae8a:	460e      	mov	r6, r1
 800ae8c:	4614      	mov	r4, r2
 800ae8e:	4605      	mov	r5, r0
 800ae90:	b118      	cbz	r0, 800ae9a <__swbuf_r+0x12>
 800ae92:	6983      	ldr	r3, [r0, #24]
 800ae94:	b90b      	cbnz	r3, 800ae9a <__swbuf_r+0x12>
 800ae96:	f000 f9d9 	bl	800b24c <__sinit>
 800ae9a:	4b21      	ldr	r3, [pc, #132]	; (800af20 <__swbuf_r+0x98>)
 800ae9c:	429c      	cmp	r4, r3
 800ae9e:	d12b      	bne.n	800aef8 <__swbuf_r+0x70>
 800aea0:	686c      	ldr	r4, [r5, #4]
 800aea2:	69a3      	ldr	r3, [r4, #24]
 800aea4:	60a3      	str	r3, [r4, #8]
 800aea6:	89a3      	ldrh	r3, [r4, #12]
 800aea8:	071a      	lsls	r2, r3, #28
 800aeaa:	d52f      	bpl.n	800af0c <__swbuf_r+0x84>
 800aeac:	6923      	ldr	r3, [r4, #16]
 800aeae:	b36b      	cbz	r3, 800af0c <__swbuf_r+0x84>
 800aeb0:	6923      	ldr	r3, [r4, #16]
 800aeb2:	6820      	ldr	r0, [r4, #0]
 800aeb4:	1ac0      	subs	r0, r0, r3
 800aeb6:	6963      	ldr	r3, [r4, #20]
 800aeb8:	b2f6      	uxtb	r6, r6
 800aeba:	4283      	cmp	r3, r0
 800aebc:	4637      	mov	r7, r6
 800aebe:	dc04      	bgt.n	800aeca <__swbuf_r+0x42>
 800aec0:	4621      	mov	r1, r4
 800aec2:	4628      	mov	r0, r5
 800aec4:	f000 f92e 	bl	800b124 <_fflush_r>
 800aec8:	bb30      	cbnz	r0, 800af18 <__swbuf_r+0x90>
 800aeca:	68a3      	ldr	r3, [r4, #8]
 800aecc:	3b01      	subs	r3, #1
 800aece:	60a3      	str	r3, [r4, #8]
 800aed0:	6823      	ldr	r3, [r4, #0]
 800aed2:	1c5a      	adds	r2, r3, #1
 800aed4:	6022      	str	r2, [r4, #0]
 800aed6:	701e      	strb	r6, [r3, #0]
 800aed8:	6963      	ldr	r3, [r4, #20]
 800aeda:	3001      	adds	r0, #1
 800aedc:	4283      	cmp	r3, r0
 800aede:	d004      	beq.n	800aeea <__swbuf_r+0x62>
 800aee0:	89a3      	ldrh	r3, [r4, #12]
 800aee2:	07db      	lsls	r3, r3, #31
 800aee4:	d506      	bpl.n	800aef4 <__swbuf_r+0x6c>
 800aee6:	2e0a      	cmp	r6, #10
 800aee8:	d104      	bne.n	800aef4 <__swbuf_r+0x6c>
 800aeea:	4621      	mov	r1, r4
 800aeec:	4628      	mov	r0, r5
 800aeee:	f000 f919 	bl	800b124 <_fflush_r>
 800aef2:	b988      	cbnz	r0, 800af18 <__swbuf_r+0x90>
 800aef4:	4638      	mov	r0, r7
 800aef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aef8:	4b0a      	ldr	r3, [pc, #40]	; (800af24 <__swbuf_r+0x9c>)
 800aefa:	429c      	cmp	r4, r3
 800aefc:	d101      	bne.n	800af02 <__swbuf_r+0x7a>
 800aefe:	68ac      	ldr	r4, [r5, #8]
 800af00:	e7cf      	b.n	800aea2 <__swbuf_r+0x1a>
 800af02:	4b09      	ldr	r3, [pc, #36]	; (800af28 <__swbuf_r+0xa0>)
 800af04:	429c      	cmp	r4, r3
 800af06:	bf08      	it	eq
 800af08:	68ec      	ldreq	r4, [r5, #12]
 800af0a:	e7ca      	b.n	800aea2 <__swbuf_r+0x1a>
 800af0c:	4621      	mov	r1, r4
 800af0e:	4628      	mov	r0, r5
 800af10:	f000 f80c 	bl	800af2c <__swsetup_r>
 800af14:	2800      	cmp	r0, #0
 800af16:	d0cb      	beq.n	800aeb0 <__swbuf_r+0x28>
 800af18:	f04f 37ff 	mov.w	r7, #4294967295
 800af1c:	e7ea      	b.n	800aef4 <__swbuf_r+0x6c>
 800af1e:	bf00      	nop
 800af20:	0800bbcc 	.word	0x0800bbcc
 800af24:	0800bbec 	.word	0x0800bbec
 800af28:	0800bbac 	.word	0x0800bbac

0800af2c <__swsetup_r>:
 800af2c:	4b32      	ldr	r3, [pc, #200]	; (800aff8 <__swsetup_r+0xcc>)
 800af2e:	b570      	push	{r4, r5, r6, lr}
 800af30:	681d      	ldr	r5, [r3, #0]
 800af32:	4606      	mov	r6, r0
 800af34:	460c      	mov	r4, r1
 800af36:	b125      	cbz	r5, 800af42 <__swsetup_r+0x16>
 800af38:	69ab      	ldr	r3, [r5, #24]
 800af3a:	b913      	cbnz	r3, 800af42 <__swsetup_r+0x16>
 800af3c:	4628      	mov	r0, r5
 800af3e:	f000 f985 	bl	800b24c <__sinit>
 800af42:	4b2e      	ldr	r3, [pc, #184]	; (800affc <__swsetup_r+0xd0>)
 800af44:	429c      	cmp	r4, r3
 800af46:	d10f      	bne.n	800af68 <__swsetup_r+0x3c>
 800af48:	686c      	ldr	r4, [r5, #4]
 800af4a:	89a3      	ldrh	r3, [r4, #12]
 800af4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af50:	0719      	lsls	r1, r3, #28
 800af52:	d42c      	bmi.n	800afae <__swsetup_r+0x82>
 800af54:	06dd      	lsls	r5, r3, #27
 800af56:	d411      	bmi.n	800af7c <__swsetup_r+0x50>
 800af58:	2309      	movs	r3, #9
 800af5a:	6033      	str	r3, [r6, #0]
 800af5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af60:	81a3      	strh	r3, [r4, #12]
 800af62:	f04f 30ff 	mov.w	r0, #4294967295
 800af66:	e03e      	b.n	800afe6 <__swsetup_r+0xba>
 800af68:	4b25      	ldr	r3, [pc, #148]	; (800b000 <__swsetup_r+0xd4>)
 800af6a:	429c      	cmp	r4, r3
 800af6c:	d101      	bne.n	800af72 <__swsetup_r+0x46>
 800af6e:	68ac      	ldr	r4, [r5, #8]
 800af70:	e7eb      	b.n	800af4a <__swsetup_r+0x1e>
 800af72:	4b24      	ldr	r3, [pc, #144]	; (800b004 <__swsetup_r+0xd8>)
 800af74:	429c      	cmp	r4, r3
 800af76:	bf08      	it	eq
 800af78:	68ec      	ldreq	r4, [r5, #12]
 800af7a:	e7e6      	b.n	800af4a <__swsetup_r+0x1e>
 800af7c:	0758      	lsls	r0, r3, #29
 800af7e:	d512      	bpl.n	800afa6 <__swsetup_r+0x7a>
 800af80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af82:	b141      	cbz	r1, 800af96 <__swsetup_r+0x6a>
 800af84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af88:	4299      	cmp	r1, r3
 800af8a:	d002      	beq.n	800af92 <__swsetup_r+0x66>
 800af8c:	4630      	mov	r0, r6
 800af8e:	f7ff fa77 	bl	800a480 <_free_r>
 800af92:	2300      	movs	r3, #0
 800af94:	6363      	str	r3, [r4, #52]	; 0x34
 800af96:	89a3      	ldrh	r3, [r4, #12]
 800af98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af9c:	81a3      	strh	r3, [r4, #12]
 800af9e:	2300      	movs	r3, #0
 800afa0:	6063      	str	r3, [r4, #4]
 800afa2:	6923      	ldr	r3, [r4, #16]
 800afa4:	6023      	str	r3, [r4, #0]
 800afa6:	89a3      	ldrh	r3, [r4, #12]
 800afa8:	f043 0308 	orr.w	r3, r3, #8
 800afac:	81a3      	strh	r3, [r4, #12]
 800afae:	6923      	ldr	r3, [r4, #16]
 800afb0:	b94b      	cbnz	r3, 800afc6 <__swsetup_r+0x9a>
 800afb2:	89a3      	ldrh	r3, [r4, #12]
 800afb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afbc:	d003      	beq.n	800afc6 <__swsetup_r+0x9a>
 800afbe:	4621      	mov	r1, r4
 800afc0:	4630      	mov	r0, r6
 800afc2:	f000 fa07 	bl	800b3d4 <__smakebuf_r>
 800afc6:	89a0      	ldrh	r0, [r4, #12]
 800afc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afcc:	f010 0301 	ands.w	r3, r0, #1
 800afd0:	d00a      	beq.n	800afe8 <__swsetup_r+0xbc>
 800afd2:	2300      	movs	r3, #0
 800afd4:	60a3      	str	r3, [r4, #8]
 800afd6:	6963      	ldr	r3, [r4, #20]
 800afd8:	425b      	negs	r3, r3
 800afda:	61a3      	str	r3, [r4, #24]
 800afdc:	6923      	ldr	r3, [r4, #16]
 800afde:	b943      	cbnz	r3, 800aff2 <__swsetup_r+0xc6>
 800afe0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800afe4:	d1ba      	bne.n	800af5c <__swsetup_r+0x30>
 800afe6:	bd70      	pop	{r4, r5, r6, pc}
 800afe8:	0781      	lsls	r1, r0, #30
 800afea:	bf58      	it	pl
 800afec:	6963      	ldrpl	r3, [r4, #20]
 800afee:	60a3      	str	r3, [r4, #8]
 800aff0:	e7f4      	b.n	800afdc <__swsetup_r+0xb0>
 800aff2:	2000      	movs	r0, #0
 800aff4:	e7f7      	b.n	800afe6 <__swsetup_r+0xba>
 800aff6:	bf00      	nop
 800aff8:	20000060 	.word	0x20000060
 800affc:	0800bbcc 	.word	0x0800bbcc
 800b000:	0800bbec 	.word	0x0800bbec
 800b004:	0800bbac 	.word	0x0800bbac

0800b008 <abort>:
 800b008:	b508      	push	{r3, lr}
 800b00a:	2006      	movs	r0, #6
 800b00c:	f000 faa4 	bl	800b558 <raise>
 800b010:	2001      	movs	r0, #1
 800b012:	f7f8 fec5 	bl	8003da0 <_exit>
	...

0800b018 <__sflush_r>:
 800b018:	898a      	ldrh	r2, [r1, #12]
 800b01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b01e:	4605      	mov	r5, r0
 800b020:	0710      	lsls	r0, r2, #28
 800b022:	460c      	mov	r4, r1
 800b024:	d458      	bmi.n	800b0d8 <__sflush_r+0xc0>
 800b026:	684b      	ldr	r3, [r1, #4]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dc05      	bgt.n	800b038 <__sflush_r+0x20>
 800b02c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dc02      	bgt.n	800b038 <__sflush_r+0x20>
 800b032:	2000      	movs	r0, #0
 800b034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b038:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b03a:	2e00      	cmp	r6, #0
 800b03c:	d0f9      	beq.n	800b032 <__sflush_r+0x1a>
 800b03e:	2300      	movs	r3, #0
 800b040:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b044:	682f      	ldr	r7, [r5, #0]
 800b046:	602b      	str	r3, [r5, #0]
 800b048:	d032      	beq.n	800b0b0 <__sflush_r+0x98>
 800b04a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b04c:	89a3      	ldrh	r3, [r4, #12]
 800b04e:	075a      	lsls	r2, r3, #29
 800b050:	d505      	bpl.n	800b05e <__sflush_r+0x46>
 800b052:	6863      	ldr	r3, [r4, #4]
 800b054:	1ac0      	subs	r0, r0, r3
 800b056:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b058:	b10b      	cbz	r3, 800b05e <__sflush_r+0x46>
 800b05a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b05c:	1ac0      	subs	r0, r0, r3
 800b05e:	2300      	movs	r3, #0
 800b060:	4602      	mov	r2, r0
 800b062:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b064:	6a21      	ldr	r1, [r4, #32]
 800b066:	4628      	mov	r0, r5
 800b068:	47b0      	blx	r6
 800b06a:	1c43      	adds	r3, r0, #1
 800b06c:	89a3      	ldrh	r3, [r4, #12]
 800b06e:	d106      	bne.n	800b07e <__sflush_r+0x66>
 800b070:	6829      	ldr	r1, [r5, #0]
 800b072:	291d      	cmp	r1, #29
 800b074:	d82c      	bhi.n	800b0d0 <__sflush_r+0xb8>
 800b076:	4a2a      	ldr	r2, [pc, #168]	; (800b120 <__sflush_r+0x108>)
 800b078:	40ca      	lsrs	r2, r1
 800b07a:	07d6      	lsls	r6, r2, #31
 800b07c:	d528      	bpl.n	800b0d0 <__sflush_r+0xb8>
 800b07e:	2200      	movs	r2, #0
 800b080:	6062      	str	r2, [r4, #4]
 800b082:	04d9      	lsls	r1, r3, #19
 800b084:	6922      	ldr	r2, [r4, #16]
 800b086:	6022      	str	r2, [r4, #0]
 800b088:	d504      	bpl.n	800b094 <__sflush_r+0x7c>
 800b08a:	1c42      	adds	r2, r0, #1
 800b08c:	d101      	bne.n	800b092 <__sflush_r+0x7a>
 800b08e:	682b      	ldr	r3, [r5, #0]
 800b090:	b903      	cbnz	r3, 800b094 <__sflush_r+0x7c>
 800b092:	6560      	str	r0, [r4, #84]	; 0x54
 800b094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b096:	602f      	str	r7, [r5, #0]
 800b098:	2900      	cmp	r1, #0
 800b09a:	d0ca      	beq.n	800b032 <__sflush_r+0x1a>
 800b09c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0a0:	4299      	cmp	r1, r3
 800b0a2:	d002      	beq.n	800b0aa <__sflush_r+0x92>
 800b0a4:	4628      	mov	r0, r5
 800b0a6:	f7ff f9eb 	bl	800a480 <_free_r>
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	6360      	str	r0, [r4, #52]	; 0x34
 800b0ae:	e7c1      	b.n	800b034 <__sflush_r+0x1c>
 800b0b0:	6a21      	ldr	r1, [r4, #32]
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b0      	blx	r6
 800b0b8:	1c41      	adds	r1, r0, #1
 800b0ba:	d1c7      	bne.n	800b04c <__sflush_r+0x34>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d0c4      	beq.n	800b04c <__sflush_r+0x34>
 800b0c2:	2b1d      	cmp	r3, #29
 800b0c4:	d001      	beq.n	800b0ca <__sflush_r+0xb2>
 800b0c6:	2b16      	cmp	r3, #22
 800b0c8:	d101      	bne.n	800b0ce <__sflush_r+0xb6>
 800b0ca:	602f      	str	r7, [r5, #0]
 800b0cc:	e7b1      	b.n	800b032 <__sflush_r+0x1a>
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	e7ad      	b.n	800b034 <__sflush_r+0x1c>
 800b0d8:	690f      	ldr	r7, [r1, #16]
 800b0da:	2f00      	cmp	r7, #0
 800b0dc:	d0a9      	beq.n	800b032 <__sflush_r+0x1a>
 800b0de:	0793      	lsls	r3, r2, #30
 800b0e0:	680e      	ldr	r6, [r1, #0]
 800b0e2:	bf08      	it	eq
 800b0e4:	694b      	ldreq	r3, [r1, #20]
 800b0e6:	600f      	str	r7, [r1, #0]
 800b0e8:	bf18      	it	ne
 800b0ea:	2300      	movne	r3, #0
 800b0ec:	eba6 0807 	sub.w	r8, r6, r7
 800b0f0:	608b      	str	r3, [r1, #8]
 800b0f2:	f1b8 0f00 	cmp.w	r8, #0
 800b0f6:	dd9c      	ble.n	800b032 <__sflush_r+0x1a>
 800b0f8:	6a21      	ldr	r1, [r4, #32]
 800b0fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b0fc:	4643      	mov	r3, r8
 800b0fe:	463a      	mov	r2, r7
 800b100:	4628      	mov	r0, r5
 800b102:	47b0      	blx	r6
 800b104:	2800      	cmp	r0, #0
 800b106:	dc06      	bgt.n	800b116 <__sflush_r+0xfe>
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	f04f 30ff 	mov.w	r0, #4294967295
 800b114:	e78e      	b.n	800b034 <__sflush_r+0x1c>
 800b116:	4407      	add	r7, r0
 800b118:	eba8 0800 	sub.w	r8, r8, r0
 800b11c:	e7e9      	b.n	800b0f2 <__sflush_r+0xda>
 800b11e:	bf00      	nop
 800b120:	20400001 	.word	0x20400001

0800b124 <_fflush_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	690b      	ldr	r3, [r1, #16]
 800b128:	4605      	mov	r5, r0
 800b12a:	460c      	mov	r4, r1
 800b12c:	b913      	cbnz	r3, 800b134 <_fflush_r+0x10>
 800b12e:	2500      	movs	r5, #0
 800b130:	4628      	mov	r0, r5
 800b132:	bd38      	pop	{r3, r4, r5, pc}
 800b134:	b118      	cbz	r0, 800b13e <_fflush_r+0x1a>
 800b136:	6983      	ldr	r3, [r0, #24]
 800b138:	b90b      	cbnz	r3, 800b13e <_fflush_r+0x1a>
 800b13a:	f000 f887 	bl	800b24c <__sinit>
 800b13e:	4b14      	ldr	r3, [pc, #80]	; (800b190 <_fflush_r+0x6c>)
 800b140:	429c      	cmp	r4, r3
 800b142:	d11b      	bne.n	800b17c <_fflush_r+0x58>
 800b144:	686c      	ldr	r4, [r5, #4]
 800b146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d0ef      	beq.n	800b12e <_fflush_r+0xa>
 800b14e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b150:	07d0      	lsls	r0, r2, #31
 800b152:	d404      	bmi.n	800b15e <_fflush_r+0x3a>
 800b154:	0599      	lsls	r1, r3, #22
 800b156:	d402      	bmi.n	800b15e <_fflush_r+0x3a>
 800b158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b15a:	f000 f915 	bl	800b388 <__retarget_lock_acquire_recursive>
 800b15e:	4628      	mov	r0, r5
 800b160:	4621      	mov	r1, r4
 800b162:	f7ff ff59 	bl	800b018 <__sflush_r>
 800b166:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b168:	07da      	lsls	r2, r3, #31
 800b16a:	4605      	mov	r5, r0
 800b16c:	d4e0      	bmi.n	800b130 <_fflush_r+0xc>
 800b16e:	89a3      	ldrh	r3, [r4, #12]
 800b170:	059b      	lsls	r3, r3, #22
 800b172:	d4dd      	bmi.n	800b130 <_fflush_r+0xc>
 800b174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b176:	f000 f908 	bl	800b38a <__retarget_lock_release_recursive>
 800b17a:	e7d9      	b.n	800b130 <_fflush_r+0xc>
 800b17c:	4b05      	ldr	r3, [pc, #20]	; (800b194 <_fflush_r+0x70>)
 800b17e:	429c      	cmp	r4, r3
 800b180:	d101      	bne.n	800b186 <_fflush_r+0x62>
 800b182:	68ac      	ldr	r4, [r5, #8]
 800b184:	e7df      	b.n	800b146 <_fflush_r+0x22>
 800b186:	4b04      	ldr	r3, [pc, #16]	; (800b198 <_fflush_r+0x74>)
 800b188:	429c      	cmp	r4, r3
 800b18a:	bf08      	it	eq
 800b18c:	68ec      	ldreq	r4, [r5, #12]
 800b18e:	e7da      	b.n	800b146 <_fflush_r+0x22>
 800b190:	0800bbcc 	.word	0x0800bbcc
 800b194:	0800bbec 	.word	0x0800bbec
 800b198:	0800bbac 	.word	0x0800bbac

0800b19c <std>:
 800b19c:	2300      	movs	r3, #0
 800b19e:	b510      	push	{r4, lr}
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b1a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1aa:	6083      	str	r3, [r0, #8]
 800b1ac:	8181      	strh	r1, [r0, #12]
 800b1ae:	6643      	str	r3, [r0, #100]	; 0x64
 800b1b0:	81c2      	strh	r2, [r0, #14]
 800b1b2:	6183      	str	r3, [r0, #24]
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	2208      	movs	r2, #8
 800b1b8:	305c      	adds	r0, #92	; 0x5c
 800b1ba:	f7ff f867 	bl	800a28c <memset>
 800b1be:	4b05      	ldr	r3, [pc, #20]	; (800b1d4 <std+0x38>)
 800b1c0:	6263      	str	r3, [r4, #36]	; 0x24
 800b1c2:	4b05      	ldr	r3, [pc, #20]	; (800b1d8 <std+0x3c>)
 800b1c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b1c6:	4b05      	ldr	r3, [pc, #20]	; (800b1dc <std+0x40>)
 800b1c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1ca:	4b05      	ldr	r3, [pc, #20]	; (800b1e0 <std+0x44>)
 800b1cc:	6224      	str	r4, [r4, #32]
 800b1ce:	6323      	str	r3, [r4, #48]	; 0x30
 800b1d0:	bd10      	pop	{r4, pc}
 800b1d2:	bf00      	nop
 800b1d4:	0800b591 	.word	0x0800b591
 800b1d8:	0800b5b3 	.word	0x0800b5b3
 800b1dc:	0800b5eb 	.word	0x0800b5eb
 800b1e0:	0800b60f 	.word	0x0800b60f

0800b1e4 <_cleanup_r>:
 800b1e4:	4901      	ldr	r1, [pc, #4]	; (800b1ec <_cleanup_r+0x8>)
 800b1e6:	f000 b8af 	b.w	800b348 <_fwalk_reent>
 800b1ea:	bf00      	nop
 800b1ec:	0800b125 	.word	0x0800b125

0800b1f0 <__sfmoreglue>:
 800b1f0:	b570      	push	{r4, r5, r6, lr}
 800b1f2:	1e4a      	subs	r2, r1, #1
 800b1f4:	2568      	movs	r5, #104	; 0x68
 800b1f6:	4355      	muls	r5, r2
 800b1f8:	460e      	mov	r6, r1
 800b1fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b1fe:	f7ff f98f 	bl	800a520 <_malloc_r>
 800b202:	4604      	mov	r4, r0
 800b204:	b140      	cbz	r0, 800b218 <__sfmoreglue+0x28>
 800b206:	2100      	movs	r1, #0
 800b208:	e9c0 1600 	strd	r1, r6, [r0]
 800b20c:	300c      	adds	r0, #12
 800b20e:	60a0      	str	r0, [r4, #8]
 800b210:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b214:	f7ff f83a 	bl	800a28c <memset>
 800b218:	4620      	mov	r0, r4
 800b21a:	bd70      	pop	{r4, r5, r6, pc}

0800b21c <__sfp_lock_acquire>:
 800b21c:	4801      	ldr	r0, [pc, #4]	; (800b224 <__sfp_lock_acquire+0x8>)
 800b21e:	f000 b8b3 	b.w	800b388 <__retarget_lock_acquire_recursive>
 800b222:	bf00      	nop
 800b224:	2000098c 	.word	0x2000098c

0800b228 <__sfp_lock_release>:
 800b228:	4801      	ldr	r0, [pc, #4]	; (800b230 <__sfp_lock_release+0x8>)
 800b22a:	f000 b8ae 	b.w	800b38a <__retarget_lock_release_recursive>
 800b22e:	bf00      	nop
 800b230:	2000098c 	.word	0x2000098c

0800b234 <__sinit_lock_acquire>:
 800b234:	4801      	ldr	r0, [pc, #4]	; (800b23c <__sinit_lock_acquire+0x8>)
 800b236:	f000 b8a7 	b.w	800b388 <__retarget_lock_acquire_recursive>
 800b23a:	bf00      	nop
 800b23c:	20000987 	.word	0x20000987

0800b240 <__sinit_lock_release>:
 800b240:	4801      	ldr	r0, [pc, #4]	; (800b248 <__sinit_lock_release+0x8>)
 800b242:	f000 b8a2 	b.w	800b38a <__retarget_lock_release_recursive>
 800b246:	bf00      	nop
 800b248:	20000987 	.word	0x20000987

0800b24c <__sinit>:
 800b24c:	b510      	push	{r4, lr}
 800b24e:	4604      	mov	r4, r0
 800b250:	f7ff fff0 	bl	800b234 <__sinit_lock_acquire>
 800b254:	69a3      	ldr	r3, [r4, #24]
 800b256:	b11b      	cbz	r3, 800b260 <__sinit+0x14>
 800b258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b25c:	f7ff bff0 	b.w	800b240 <__sinit_lock_release>
 800b260:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b264:	6523      	str	r3, [r4, #80]	; 0x50
 800b266:	4b13      	ldr	r3, [pc, #76]	; (800b2b4 <__sinit+0x68>)
 800b268:	4a13      	ldr	r2, [pc, #76]	; (800b2b8 <__sinit+0x6c>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b26e:	42a3      	cmp	r3, r4
 800b270:	bf04      	itt	eq
 800b272:	2301      	moveq	r3, #1
 800b274:	61a3      	streq	r3, [r4, #24]
 800b276:	4620      	mov	r0, r4
 800b278:	f000 f820 	bl	800b2bc <__sfp>
 800b27c:	6060      	str	r0, [r4, #4]
 800b27e:	4620      	mov	r0, r4
 800b280:	f000 f81c 	bl	800b2bc <__sfp>
 800b284:	60a0      	str	r0, [r4, #8]
 800b286:	4620      	mov	r0, r4
 800b288:	f000 f818 	bl	800b2bc <__sfp>
 800b28c:	2200      	movs	r2, #0
 800b28e:	60e0      	str	r0, [r4, #12]
 800b290:	2104      	movs	r1, #4
 800b292:	6860      	ldr	r0, [r4, #4]
 800b294:	f7ff ff82 	bl	800b19c <std>
 800b298:	68a0      	ldr	r0, [r4, #8]
 800b29a:	2201      	movs	r2, #1
 800b29c:	2109      	movs	r1, #9
 800b29e:	f7ff ff7d 	bl	800b19c <std>
 800b2a2:	68e0      	ldr	r0, [r4, #12]
 800b2a4:	2202      	movs	r2, #2
 800b2a6:	2112      	movs	r1, #18
 800b2a8:	f7ff ff78 	bl	800b19c <std>
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	61a3      	str	r3, [r4, #24]
 800b2b0:	e7d2      	b.n	800b258 <__sinit+0xc>
 800b2b2:	bf00      	nop
 800b2b4:	0800bac0 	.word	0x0800bac0
 800b2b8:	0800b1e5 	.word	0x0800b1e5

0800b2bc <__sfp>:
 800b2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2be:	4607      	mov	r7, r0
 800b2c0:	f7ff ffac 	bl	800b21c <__sfp_lock_acquire>
 800b2c4:	4b1e      	ldr	r3, [pc, #120]	; (800b340 <__sfp+0x84>)
 800b2c6:	681e      	ldr	r6, [r3, #0]
 800b2c8:	69b3      	ldr	r3, [r6, #24]
 800b2ca:	b913      	cbnz	r3, 800b2d2 <__sfp+0x16>
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	f7ff ffbd 	bl	800b24c <__sinit>
 800b2d2:	3648      	adds	r6, #72	; 0x48
 800b2d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b2d8:	3b01      	subs	r3, #1
 800b2da:	d503      	bpl.n	800b2e4 <__sfp+0x28>
 800b2dc:	6833      	ldr	r3, [r6, #0]
 800b2de:	b30b      	cbz	r3, 800b324 <__sfp+0x68>
 800b2e0:	6836      	ldr	r6, [r6, #0]
 800b2e2:	e7f7      	b.n	800b2d4 <__sfp+0x18>
 800b2e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b2e8:	b9d5      	cbnz	r5, 800b320 <__sfp+0x64>
 800b2ea:	4b16      	ldr	r3, [pc, #88]	; (800b344 <__sfp+0x88>)
 800b2ec:	60e3      	str	r3, [r4, #12]
 800b2ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b2f2:	6665      	str	r5, [r4, #100]	; 0x64
 800b2f4:	f000 f847 	bl	800b386 <__retarget_lock_init_recursive>
 800b2f8:	f7ff ff96 	bl	800b228 <__sfp_lock_release>
 800b2fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b300:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b304:	6025      	str	r5, [r4, #0]
 800b306:	61a5      	str	r5, [r4, #24]
 800b308:	2208      	movs	r2, #8
 800b30a:	4629      	mov	r1, r5
 800b30c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b310:	f7fe ffbc 	bl	800a28c <memset>
 800b314:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b318:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b31c:	4620      	mov	r0, r4
 800b31e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b320:	3468      	adds	r4, #104	; 0x68
 800b322:	e7d9      	b.n	800b2d8 <__sfp+0x1c>
 800b324:	2104      	movs	r1, #4
 800b326:	4638      	mov	r0, r7
 800b328:	f7ff ff62 	bl	800b1f0 <__sfmoreglue>
 800b32c:	4604      	mov	r4, r0
 800b32e:	6030      	str	r0, [r6, #0]
 800b330:	2800      	cmp	r0, #0
 800b332:	d1d5      	bne.n	800b2e0 <__sfp+0x24>
 800b334:	f7ff ff78 	bl	800b228 <__sfp_lock_release>
 800b338:	230c      	movs	r3, #12
 800b33a:	603b      	str	r3, [r7, #0]
 800b33c:	e7ee      	b.n	800b31c <__sfp+0x60>
 800b33e:	bf00      	nop
 800b340:	0800bac0 	.word	0x0800bac0
 800b344:	ffff0001 	.word	0xffff0001

0800b348 <_fwalk_reent>:
 800b348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b34c:	4606      	mov	r6, r0
 800b34e:	4688      	mov	r8, r1
 800b350:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b354:	2700      	movs	r7, #0
 800b356:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b35a:	f1b9 0901 	subs.w	r9, r9, #1
 800b35e:	d505      	bpl.n	800b36c <_fwalk_reent+0x24>
 800b360:	6824      	ldr	r4, [r4, #0]
 800b362:	2c00      	cmp	r4, #0
 800b364:	d1f7      	bne.n	800b356 <_fwalk_reent+0xe>
 800b366:	4638      	mov	r0, r7
 800b368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b36c:	89ab      	ldrh	r3, [r5, #12]
 800b36e:	2b01      	cmp	r3, #1
 800b370:	d907      	bls.n	800b382 <_fwalk_reent+0x3a>
 800b372:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b376:	3301      	adds	r3, #1
 800b378:	d003      	beq.n	800b382 <_fwalk_reent+0x3a>
 800b37a:	4629      	mov	r1, r5
 800b37c:	4630      	mov	r0, r6
 800b37e:	47c0      	blx	r8
 800b380:	4307      	orrs	r7, r0
 800b382:	3568      	adds	r5, #104	; 0x68
 800b384:	e7e9      	b.n	800b35a <_fwalk_reent+0x12>

0800b386 <__retarget_lock_init_recursive>:
 800b386:	4770      	bx	lr

0800b388 <__retarget_lock_acquire_recursive>:
 800b388:	4770      	bx	lr

0800b38a <__retarget_lock_release_recursive>:
 800b38a:	4770      	bx	lr

0800b38c <__swhatbuf_r>:
 800b38c:	b570      	push	{r4, r5, r6, lr}
 800b38e:	460e      	mov	r6, r1
 800b390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b394:	2900      	cmp	r1, #0
 800b396:	b096      	sub	sp, #88	; 0x58
 800b398:	4614      	mov	r4, r2
 800b39a:	461d      	mov	r5, r3
 800b39c:	da07      	bge.n	800b3ae <__swhatbuf_r+0x22>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	602b      	str	r3, [r5, #0]
 800b3a2:	89b3      	ldrh	r3, [r6, #12]
 800b3a4:	061a      	lsls	r2, r3, #24
 800b3a6:	d410      	bmi.n	800b3ca <__swhatbuf_r+0x3e>
 800b3a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3ac:	e00e      	b.n	800b3cc <__swhatbuf_r+0x40>
 800b3ae:	466a      	mov	r2, sp
 800b3b0:	f000 f954 	bl	800b65c <_fstat_r>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	dbf2      	blt.n	800b39e <__swhatbuf_r+0x12>
 800b3b8:	9a01      	ldr	r2, [sp, #4]
 800b3ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b3be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b3c2:	425a      	negs	r2, r3
 800b3c4:	415a      	adcs	r2, r3
 800b3c6:	602a      	str	r2, [r5, #0]
 800b3c8:	e7ee      	b.n	800b3a8 <__swhatbuf_r+0x1c>
 800b3ca:	2340      	movs	r3, #64	; 0x40
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	6023      	str	r3, [r4, #0]
 800b3d0:	b016      	add	sp, #88	; 0x58
 800b3d2:	bd70      	pop	{r4, r5, r6, pc}

0800b3d4 <__smakebuf_r>:
 800b3d4:	898b      	ldrh	r3, [r1, #12]
 800b3d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3d8:	079d      	lsls	r5, r3, #30
 800b3da:	4606      	mov	r6, r0
 800b3dc:	460c      	mov	r4, r1
 800b3de:	d507      	bpl.n	800b3f0 <__smakebuf_r+0x1c>
 800b3e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	6123      	str	r3, [r4, #16]
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	6163      	str	r3, [r4, #20]
 800b3ec:	b002      	add	sp, #8
 800b3ee:	bd70      	pop	{r4, r5, r6, pc}
 800b3f0:	ab01      	add	r3, sp, #4
 800b3f2:	466a      	mov	r2, sp
 800b3f4:	f7ff ffca 	bl	800b38c <__swhatbuf_r>
 800b3f8:	9900      	ldr	r1, [sp, #0]
 800b3fa:	4605      	mov	r5, r0
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7ff f88f 	bl	800a520 <_malloc_r>
 800b402:	b948      	cbnz	r0, 800b418 <__smakebuf_r+0x44>
 800b404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b408:	059a      	lsls	r2, r3, #22
 800b40a:	d4ef      	bmi.n	800b3ec <__smakebuf_r+0x18>
 800b40c:	f023 0303 	bic.w	r3, r3, #3
 800b410:	f043 0302 	orr.w	r3, r3, #2
 800b414:	81a3      	strh	r3, [r4, #12]
 800b416:	e7e3      	b.n	800b3e0 <__smakebuf_r+0xc>
 800b418:	4b0d      	ldr	r3, [pc, #52]	; (800b450 <__smakebuf_r+0x7c>)
 800b41a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	6020      	str	r0, [r4, #0]
 800b420:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b424:	81a3      	strh	r3, [r4, #12]
 800b426:	9b00      	ldr	r3, [sp, #0]
 800b428:	6163      	str	r3, [r4, #20]
 800b42a:	9b01      	ldr	r3, [sp, #4]
 800b42c:	6120      	str	r0, [r4, #16]
 800b42e:	b15b      	cbz	r3, 800b448 <__smakebuf_r+0x74>
 800b430:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b434:	4630      	mov	r0, r6
 800b436:	f000 f923 	bl	800b680 <_isatty_r>
 800b43a:	b128      	cbz	r0, 800b448 <__smakebuf_r+0x74>
 800b43c:	89a3      	ldrh	r3, [r4, #12]
 800b43e:	f023 0303 	bic.w	r3, r3, #3
 800b442:	f043 0301 	orr.w	r3, r3, #1
 800b446:	81a3      	strh	r3, [r4, #12]
 800b448:	89a0      	ldrh	r0, [r4, #12]
 800b44a:	4305      	orrs	r5, r0
 800b44c:	81a5      	strh	r5, [r4, #12]
 800b44e:	e7cd      	b.n	800b3ec <__smakebuf_r+0x18>
 800b450:	0800b1e5 	.word	0x0800b1e5

0800b454 <memcpy>:
 800b454:	440a      	add	r2, r1
 800b456:	4291      	cmp	r1, r2
 800b458:	f100 33ff 	add.w	r3, r0, #4294967295
 800b45c:	d100      	bne.n	800b460 <memcpy+0xc>
 800b45e:	4770      	bx	lr
 800b460:	b510      	push	{r4, lr}
 800b462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b466:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b46a:	4291      	cmp	r1, r2
 800b46c:	d1f9      	bne.n	800b462 <memcpy+0xe>
 800b46e:	bd10      	pop	{r4, pc}

0800b470 <memmove>:
 800b470:	4288      	cmp	r0, r1
 800b472:	b510      	push	{r4, lr}
 800b474:	eb01 0402 	add.w	r4, r1, r2
 800b478:	d902      	bls.n	800b480 <memmove+0x10>
 800b47a:	4284      	cmp	r4, r0
 800b47c:	4623      	mov	r3, r4
 800b47e:	d807      	bhi.n	800b490 <memmove+0x20>
 800b480:	1e43      	subs	r3, r0, #1
 800b482:	42a1      	cmp	r1, r4
 800b484:	d008      	beq.n	800b498 <memmove+0x28>
 800b486:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b48a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b48e:	e7f8      	b.n	800b482 <memmove+0x12>
 800b490:	4402      	add	r2, r0
 800b492:	4601      	mov	r1, r0
 800b494:	428a      	cmp	r2, r1
 800b496:	d100      	bne.n	800b49a <memmove+0x2a>
 800b498:	bd10      	pop	{r4, pc}
 800b49a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b49e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4a2:	e7f7      	b.n	800b494 <memmove+0x24>

0800b4a4 <__malloc_lock>:
 800b4a4:	4801      	ldr	r0, [pc, #4]	; (800b4ac <__malloc_lock+0x8>)
 800b4a6:	f7ff bf6f 	b.w	800b388 <__retarget_lock_acquire_recursive>
 800b4aa:	bf00      	nop
 800b4ac:	20000988 	.word	0x20000988

0800b4b0 <__malloc_unlock>:
 800b4b0:	4801      	ldr	r0, [pc, #4]	; (800b4b8 <__malloc_unlock+0x8>)
 800b4b2:	f7ff bf6a 	b.w	800b38a <__retarget_lock_release_recursive>
 800b4b6:	bf00      	nop
 800b4b8:	20000988 	.word	0x20000988

0800b4bc <_realloc_r>:
 800b4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4be:	4607      	mov	r7, r0
 800b4c0:	4614      	mov	r4, r2
 800b4c2:	460e      	mov	r6, r1
 800b4c4:	b921      	cbnz	r1, 800b4d0 <_realloc_r+0x14>
 800b4c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b4ca:	4611      	mov	r1, r2
 800b4cc:	f7ff b828 	b.w	800a520 <_malloc_r>
 800b4d0:	b922      	cbnz	r2, 800b4dc <_realloc_r+0x20>
 800b4d2:	f7fe ffd5 	bl	800a480 <_free_r>
 800b4d6:	4625      	mov	r5, r4
 800b4d8:	4628      	mov	r0, r5
 800b4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4dc:	f000 f8f2 	bl	800b6c4 <_malloc_usable_size_r>
 800b4e0:	42a0      	cmp	r0, r4
 800b4e2:	d20f      	bcs.n	800b504 <_realloc_r+0x48>
 800b4e4:	4621      	mov	r1, r4
 800b4e6:	4638      	mov	r0, r7
 800b4e8:	f7ff f81a 	bl	800a520 <_malloc_r>
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	d0f2      	beq.n	800b4d8 <_realloc_r+0x1c>
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	4622      	mov	r2, r4
 800b4f6:	f7ff ffad 	bl	800b454 <memcpy>
 800b4fa:	4631      	mov	r1, r6
 800b4fc:	4638      	mov	r0, r7
 800b4fe:	f7fe ffbf 	bl	800a480 <_free_r>
 800b502:	e7e9      	b.n	800b4d8 <_realloc_r+0x1c>
 800b504:	4635      	mov	r5, r6
 800b506:	e7e7      	b.n	800b4d8 <_realloc_r+0x1c>

0800b508 <_raise_r>:
 800b508:	291f      	cmp	r1, #31
 800b50a:	b538      	push	{r3, r4, r5, lr}
 800b50c:	4604      	mov	r4, r0
 800b50e:	460d      	mov	r5, r1
 800b510:	d904      	bls.n	800b51c <_raise_r+0x14>
 800b512:	2316      	movs	r3, #22
 800b514:	6003      	str	r3, [r0, #0]
 800b516:	f04f 30ff 	mov.w	r0, #4294967295
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b51e:	b112      	cbz	r2, 800b526 <_raise_r+0x1e>
 800b520:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b524:	b94b      	cbnz	r3, 800b53a <_raise_r+0x32>
 800b526:	4620      	mov	r0, r4
 800b528:	f000 f830 	bl	800b58c <_getpid_r>
 800b52c:	462a      	mov	r2, r5
 800b52e:	4601      	mov	r1, r0
 800b530:	4620      	mov	r0, r4
 800b532:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b536:	f000 b817 	b.w	800b568 <_kill_r>
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d00a      	beq.n	800b554 <_raise_r+0x4c>
 800b53e:	1c59      	adds	r1, r3, #1
 800b540:	d103      	bne.n	800b54a <_raise_r+0x42>
 800b542:	2316      	movs	r3, #22
 800b544:	6003      	str	r3, [r0, #0]
 800b546:	2001      	movs	r0, #1
 800b548:	e7e7      	b.n	800b51a <_raise_r+0x12>
 800b54a:	2400      	movs	r4, #0
 800b54c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b550:	4628      	mov	r0, r5
 800b552:	4798      	blx	r3
 800b554:	2000      	movs	r0, #0
 800b556:	e7e0      	b.n	800b51a <_raise_r+0x12>

0800b558 <raise>:
 800b558:	4b02      	ldr	r3, [pc, #8]	; (800b564 <raise+0xc>)
 800b55a:	4601      	mov	r1, r0
 800b55c:	6818      	ldr	r0, [r3, #0]
 800b55e:	f7ff bfd3 	b.w	800b508 <_raise_r>
 800b562:	bf00      	nop
 800b564:	20000060 	.word	0x20000060

0800b568 <_kill_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4d07      	ldr	r5, [pc, #28]	; (800b588 <_kill_r+0x20>)
 800b56c:	2300      	movs	r3, #0
 800b56e:	4604      	mov	r4, r0
 800b570:	4608      	mov	r0, r1
 800b572:	4611      	mov	r1, r2
 800b574:	602b      	str	r3, [r5, #0]
 800b576:	f7f8 fc03 	bl	8003d80 <_kill>
 800b57a:	1c43      	adds	r3, r0, #1
 800b57c:	d102      	bne.n	800b584 <_kill_r+0x1c>
 800b57e:	682b      	ldr	r3, [r5, #0]
 800b580:	b103      	cbz	r3, 800b584 <_kill_r+0x1c>
 800b582:	6023      	str	r3, [r4, #0]
 800b584:	bd38      	pop	{r3, r4, r5, pc}
 800b586:	bf00      	nop
 800b588:	20000980 	.word	0x20000980

0800b58c <_getpid_r>:
 800b58c:	f7f8 bbf0 	b.w	8003d70 <_getpid>

0800b590 <__sread>:
 800b590:	b510      	push	{r4, lr}
 800b592:	460c      	mov	r4, r1
 800b594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b598:	f000 f89c 	bl	800b6d4 <_read_r>
 800b59c:	2800      	cmp	r0, #0
 800b59e:	bfab      	itete	ge
 800b5a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b5a2:	89a3      	ldrhlt	r3, [r4, #12]
 800b5a4:	181b      	addge	r3, r3, r0
 800b5a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b5aa:	bfac      	ite	ge
 800b5ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800b5ae:	81a3      	strhlt	r3, [r4, #12]
 800b5b0:	bd10      	pop	{r4, pc}

0800b5b2 <__swrite>:
 800b5b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b6:	461f      	mov	r7, r3
 800b5b8:	898b      	ldrh	r3, [r1, #12]
 800b5ba:	05db      	lsls	r3, r3, #23
 800b5bc:	4605      	mov	r5, r0
 800b5be:	460c      	mov	r4, r1
 800b5c0:	4616      	mov	r6, r2
 800b5c2:	d505      	bpl.n	800b5d0 <__swrite+0x1e>
 800b5c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c8:	2302      	movs	r3, #2
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f000 f868 	bl	800b6a0 <_lseek_r>
 800b5d0:	89a3      	ldrh	r3, [r4, #12]
 800b5d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5da:	81a3      	strh	r3, [r4, #12]
 800b5dc:	4632      	mov	r2, r6
 800b5de:	463b      	mov	r3, r7
 800b5e0:	4628      	mov	r0, r5
 800b5e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5e6:	f000 b817 	b.w	800b618 <_write_r>

0800b5ea <__sseek>:
 800b5ea:	b510      	push	{r4, lr}
 800b5ec:	460c      	mov	r4, r1
 800b5ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5f2:	f000 f855 	bl	800b6a0 <_lseek_r>
 800b5f6:	1c43      	adds	r3, r0, #1
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	bf15      	itete	ne
 800b5fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b606:	81a3      	strheq	r3, [r4, #12]
 800b608:	bf18      	it	ne
 800b60a:	81a3      	strhne	r3, [r4, #12]
 800b60c:	bd10      	pop	{r4, pc}

0800b60e <__sclose>:
 800b60e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b612:	f000 b813 	b.w	800b63c <_close_r>
	...

0800b618 <_write_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	4d07      	ldr	r5, [pc, #28]	; (800b638 <_write_r+0x20>)
 800b61c:	4604      	mov	r4, r0
 800b61e:	4608      	mov	r0, r1
 800b620:	4611      	mov	r1, r2
 800b622:	2200      	movs	r2, #0
 800b624:	602a      	str	r2, [r5, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	f7f8 fbe1 	bl	8003dee <_write>
 800b62c:	1c43      	adds	r3, r0, #1
 800b62e:	d102      	bne.n	800b636 <_write_r+0x1e>
 800b630:	682b      	ldr	r3, [r5, #0]
 800b632:	b103      	cbz	r3, 800b636 <_write_r+0x1e>
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	bd38      	pop	{r3, r4, r5, pc}
 800b638:	20000980 	.word	0x20000980

0800b63c <_close_r>:
 800b63c:	b538      	push	{r3, r4, r5, lr}
 800b63e:	4d06      	ldr	r5, [pc, #24]	; (800b658 <_close_r+0x1c>)
 800b640:	2300      	movs	r3, #0
 800b642:	4604      	mov	r4, r0
 800b644:	4608      	mov	r0, r1
 800b646:	602b      	str	r3, [r5, #0]
 800b648:	f7f8 fbed 	bl	8003e26 <_close>
 800b64c:	1c43      	adds	r3, r0, #1
 800b64e:	d102      	bne.n	800b656 <_close_r+0x1a>
 800b650:	682b      	ldr	r3, [r5, #0]
 800b652:	b103      	cbz	r3, 800b656 <_close_r+0x1a>
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	bd38      	pop	{r3, r4, r5, pc}
 800b658:	20000980 	.word	0x20000980

0800b65c <_fstat_r>:
 800b65c:	b538      	push	{r3, r4, r5, lr}
 800b65e:	4d07      	ldr	r5, [pc, #28]	; (800b67c <_fstat_r+0x20>)
 800b660:	2300      	movs	r3, #0
 800b662:	4604      	mov	r4, r0
 800b664:	4608      	mov	r0, r1
 800b666:	4611      	mov	r1, r2
 800b668:	602b      	str	r3, [r5, #0]
 800b66a:	f7f8 fbe8 	bl	8003e3e <_fstat>
 800b66e:	1c43      	adds	r3, r0, #1
 800b670:	d102      	bne.n	800b678 <_fstat_r+0x1c>
 800b672:	682b      	ldr	r3, [r5, #0]
 800b674:	b103      	cbz	r3, 800b678 <_fstat_r+0x1c>
 800b676:	6023      	str	r3, [r4, #0]
 800b678:	bd38      	pop	{r3, r4, r5, pc}
 800b67a:	bf00      	nop
 800b67c:	20000980 	.word	0x20000980

0800b680 <_isatty_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	4d06      	ldr	r5, [pc, #24]	; (800b69c <_isatty_r+0x1c>)
 800b684:	2300      	movs	r3, #0
 800b686:	4604      	mov	r4, r0
 800b688:	4608      	mov	r0, r1
 800b68a:	602b      	str	r3, [r5, #0]
 800b68c:	f7f8 fbe7 	bl	8003e5e <_isatty>
 800b690:	1c43      	adds	r3, r0, #1
 800b692:	d102      	bne.n	800b69a <_isatty_r+0x1a>
 800b694:	682b      	ldr	r3, [r5, #0]
 800b696:	b103      	cbz	r3, 800b69a <_isatty_r+0x1a>
 800b698:	6023      	str	r3, [r4, #0]
 800b69a:	bd38      	pop	{r3, r4, r5, pc}
 800b69c:	20000980 	.word	0x20000980

0800b6a0 <_lseek_r>:
 800b6a0:	b538      	push	{r3, r4, r5, lr}
 800b6a2:	4d07      	ldr	r5, [pc, #28]	; (800b6c0 <_lseek_r+0x20>)
 800b6a4:	4604      	mov	r4, r0
 800b6a6:	4608      	mov	r0, r1
 800b6a8:	4611      	mov	r1, r2
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	602a      	str	r2, [r5, #0]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	f7f8 fbe0 	bl	8003e74 <_lseek>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_lseek_r+0x1e>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_lseek_r+0x1e>
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	20000980 	.word	0x20000980

0800b6c4 <_malloc_usable_size_r>:
 800b6c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6c8:	1f18      	subs	r0, r3, #4
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	bfbc      	itt	lt
 800b6ce:	580b      	ldrlt	r3, [r1, r0]
 800b6d0:	18c0      	addlt	r0, r0, r3
 800b6d2:	4770      	bx	lr

0800b6d4 <_read_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d07      	ldr	r5, [pc, #28]	; (800b6f4 <_read_r+0x20>)
 800b6d8:	4604      	mov	r4, r0
 800b6da:	4608      	mov	r0, r1
 800b6dc:	4611      	mov	r1, r2
 800b6de:	2200      	movs	r2, #0
 800b6e0:	602a      	str	r2, [r5, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	f7f8 fb66 	bl	8003db4 <_read>
 800b6e8:	1c43      	adds	r3, r0, #1
 800b6ea:	d102      	bne.n	800b6f2 <_read_r+0x1e>
 800b6ec:	682b      	ldr	r3, [r5, #0]
 800b6ee:	b103      	cbz	r3, 800b6f2 <_read_r+0x1e>
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	bd38      	pop	{r3, r4, r5, pc}
 800b6f4:	20000980 	.word	0x20000980

0800b6f8 <sqrt>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	ed2d 8b02 	vpush	{d8}
 800b6fe:	ec55 4b10 	vmov	r4, r5, d0
 800b702:	f000 f82d 	bl	800b760 <__ieee754_sqrt>
 800b706:	4b15      	ldr	r3, [pc, #84]	; (800b75c <sqrt+0x64>)
 800b708:	eeb0 8a40 	vmov.f32	s16, s0
 800b70c:	eef0 8a60 	vmov.f32	s17, s1
 800b710:	f993 3000 	ldrsb.w	r3, [r3]
 800b714:	3301      	adds	r3, #1
 800b716:	d019      	beq.n	800b74c <sqrt+0x54>
 800b718:	4622      	mov	r2, r4
 800b71a:	462b      	mov	r3, r5
 800b71c:	4620      	mov	r0, r4
 800b71e:	4629      	mov	r1, r5
 800b720:	f7f5 fa04 	bl	8000b2c <__aeabi_dcmpun>
 800b724:	b990      	cbnz	r0, 800b74c <sqrt+0x54>
 800b726:	2200      	movs	r2, #0
 800b728:	2300      	movs	r3, #0
 800b72a:	4620      	mov	r0, r4
 800b72c:	4629      	mov	r1, r5
 800b72e:	f7f5 f9d5 	bl	8000adc <__aeabi_dcmplt>
 800b732:	b158      	cbz	r0, 800b74c <sqrt+0x54>
 800b734:	f7fe fd80 	bl	800a238 <__errno>
 800b738:	2321      	movs	r3, #33	; 0x21
 800b73a:	6003      	str	r3, [r0, #0]
 800b73c:	2200      	movs	r2, #0
 800b73e:	2300      	movs	r3, #0
 800b740:	4610      	mov	r0, r2
 800b742:	4619      	mov	r1, r3
 800b744:	f7f5 f882 	bl	800084c <__aeabi_ddiv>
 800b748:	ec41 0b18 	vmov	d8, r0, r1
 800b74c:	eeb0 0a48 	vmov.f32	s0, s16
 800b750:	eef0 0a68 	vmov.f32	s1, s17
 800b754:	ecbd 8b02 	vpop	{d8}
 800b758:	bd38      	pop	{r3, r4, r5, pc}
 800b75a:	bf00      	nop
 800b75c:	200000c4 	.word	0x200000c4

0800b760 <__ieee754_sqrt>:
 800b760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b764:	ec55 4b10 	vmov	r4, r5, d0
 800b768:	4e56      	ldr	r6, [pc, #344]	; (800b8c4 <__ieee754_sqrt+0x164>)
 800b76a:	43ae      	bics	r6, r5
 800b76c:	ee10 0a10 	vmov	r0, s0
 800b770:	ee10 3a10 	vmov	r3, s0
 800b774:	4629      	mov	r1, r5
 800b776:	462a      	mov	r2, r5
 800b778:	d110      	bne.n	800b79c <__ieee754_sqrt+0x3c>
 800b77a:	ee10 2a10 	vmov	r2, s0
 800b77e:	462b      	mov	r3, r5
 800b780:	f7f4 ff3a 	bl	80005f8 <__aeabi_dmul>
 800b784:	4602      	mov	r2, r0
 800b786:	460b      	mov	r3, r1
 800b788:	4620      	mov	r0, r4
 800b78a:	4629      	mov	r1, r5
 800b78c:	f7f4 fd7e 	bl	800028c <__adddf3>
 800b790:	4604      	mov	r4, r0
 800b792:	460d      	mov	r5, r1
 800b794:	ec45 4b10 	vmov	d0, r4, r5
 800b798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b79c:	2d00      	cmp	r5, #0
 800b79e:	dc10      	bgt.n	800b7c2 <__ieee754_sqrt+0x62>
 800b7a0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b7a4:	4330      	orrs	r0, r6
 800b7a6:	d0f5      	beq.n	800b794 <__ieee754_sqrt+0x34>
 800b7a8:	b15d      	cbz	r5, 800b7c2 <__ieee754_sqrt+0x62>
 800b7aa:	ee10 2a10 	vmov	r2, s0
 800b7ae:	462b      	mov	r3, r5
 800b7b0:	ee10 0a10 	vmov	r0, s0
 800b7b4:	f7f4 fd68 	bl	8000288 <__aeabi_dsub>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	f7f5 f846 	bl	800084c <__aeabi_ddiv>
 800b7c0:	e7e6      	b.n	800b790 <__ieee754_sqrt+0x30>
 800b7c2:	1509      	asrs	r1, r1, #20
 800b7c4:	d076      	beq.n	800b8b4 <__ieee754_sqrt+0x154>
 800b7c6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b7ca:	07ce      	lsls	r6, r1, #31
 800b7cc:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800b7d0:	bf5e      	ittt	pl
 800b7d2:	0fda      	lsrpl	r2, r3, #31
 800b7d4:	005b      	lslpl	r3, r3, #1
 800b7d6:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800b7da:	0fda      	lsrs	r2, r3, #31
 800b7dc:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800b7e0:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b7e4:	2000      	movs	r0, #0
 800b7e6:	106d      	asrs	r5, r5, #1
 800b7e8:	005b      	lsls	r3, r3, #1
 800b7ea:	f04f 0e16 	mov.w	lr, #22
 800b7ee:	4684      	mov	ip, r0
 800b7f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b7f4:	eb0c 0401 	add.w	r4, ip, r1
 800b7f8:	4294      	cmp	r4, r2
 800b7fa:	bfde      	ittt	le
 800b7fc:	1b12      	suble	r2, r2, r4
 800b7fe:	eb04 0c01 	addle.w	ip, r4, r1
 800b802:	1840      	addle	r0, r0, r1
 800b804:	0052      	lsls	r2, r2, #1
 800b806:	f1be 0e01 	subs.w	lr, lr, #1
 800b80a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b80e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b812:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b816:	d1ed      	bne.n	800b7f4 <__ieee754_sqrt+0x94>
 800b818:	4671      	mov	r1, lr
 800b81a:	2720      	movs	r7, #32
 800b81c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b820:	4562      	cmp	r2, ip
 800b822:	eb04 060e 	add.w	r6, r4, lr
 800b826:	dc02      	bgt.n	800b82e <__ieee754_sqrt+0xce>
 800b828:	d113      	bne.n	800b852 <__ieee754_sqrt+0xf2>
 800b82a:	429e      	cmp	r6, r3
 800b82c:	d811      	bhi.n	800b852 <__ieee754_sqrt+0xf2>
 800b82e:	2e00      	cmp	r6, #0
 800b830:	eb06 0e04 	add.w	lr, r6, r4
 800b834:	da43      	bge.n	800b8be <__ieee754_sqrt+0x15e>
 800b836:	f1be 0f00 	cmp.w	lr, #0
 800b83a:	db40      	blt.n	800b8be <__ieee754_sqrt+0x15e>
 800b83c:	f10c 0801 	add.w	r8, ip, #1
 800b840:	eba2 020c 	sub.w	r2, r2, ip
 800b844:	429e      	cmp	r6, r3
 800b846:	bf88      	it	hi
 800b848:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b84c:	1b9b      	subs	r3, r3, r6
 800b84e:	4421      	add	r1, r4
 800b850:	46c4      	mov	ip, r8
 800b852:	0052      	lsls	r2, r2, #1
 800b854:	3f01      	subs	r7, #1
 800b856:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b85a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b85e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b862:	d1dd      	bne.n	800b820 <__ieee754_sqrt+0xc0>
 800b864:	4313      	orrs	r3, r2
 800b866:	d006      	beq.n	800b876 <__ieee754_sqrt+0x116>
 800b868:	1c4c      	adds	r4, r1, #1
 800b86a:	bf13      	iteet	ne
 800b86c:	3101      	addne	r1, #1
 800b86e:	3001      	addeq	r0, #1
 800b870:	4639      	moveq	r1, r7
 800b872:	f021 0101 	bicne.w	r1, r1, #1
 800b876:	1043      	asrs	r3, r0, #1
 800b878:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b87c:	0849      	lsrs	r1, r1, #1
 800b87e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b882:	07c2      	lsls	r2, r0, #31
 800b884:	bf48      	it	mi
 800b886:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800b88a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800b88e:	460c      	mov	r4, r1
 800b890:	463d      	mov	r5, r7
 800b892:	e77f      	b.n	800b794 <__ieee754_sqrt+0x34>
 800b894:	0ada      	lsrs	r2, r3, #11
 800b896:	3815      	subs	r0, #21
 800b898:	055b      	lsls	r3, r3, #21
 800b89a:	2a00      	cmp	r2, #0
 800b89c:	d0fa      	beq.n	800b894 <__ieee754_sqrt+0x134>
 800b89e:	02d7      	lsls	r7, r2, #11
 800b8a0:	d50a      	bpl.n	800b8b8 <__ieee754_sqrt+0x158>
 800b8a2:	f1c1 0420 	rsb	r4, r1, #32
 800b8a6:	fa23 f404 	lsr.w	r4, r3, r4
 800b8aa:	1e4d      	subs	r5, r1, #1
 800b8ac:	408b      	lsls	r3, r1
 800b8ae:	4322      	orrs	r2, r4
 800b8b0:	1b41      	subs	r1, r0, r5
 800b8b2:	e788      	b.n	800b7c6 <__ieee754_sqrt+0x66>
 800b8b4:	4608      	mov	r0, r1
 800b8b6:	e7f0      	b.n	800b89a <__ieee754_sqrt+0x13a>
 800b8b8:	0052      	lsls	r2, r2, #1
 800b8ba:	3101      	adds	r1, #1
 800b8bc:	e7ef      	b.n	800b89e <__ieee754_sqrt+0x13e>
 800b8be:	46e0      	mov	r8, ip
 800b8c0:	e7be      	b.n	800b840 <__ieee754_sqrt+0xe0>
 800b8c2:	bf00      	nop
 800b8c4:	7ff00000 	.word	0x7ff00000

0800b8c8 <_gettimeofday>:
 800b8c8:	4b02      	ldr	r3, [pc, #8]	; (800b8d4 <_gettimeofday+0xc>)
 800b8ca:	2258      	movs	r2, #88	; 0x58
 800b8cc:	601a      	str	r2, [r3, #0]
 800b8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b8d2:	4770      	bx	lr
 800b8d4:	20000980 	.word	0x20000980

0800b8d8 <_init>:
 800b8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8da:	bf00      	nop
 800b8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8de:	bc08      	pop	{r3}
 800b8e0:	469e      	mov	lr, r3
 800b8e2:	4770      	bx	lr

0800b8e4 <_fini>:
 800b8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8e6:	bf00      	nop
 800b8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8ea:	bc08      	pop	{r3}
 800b8ec:	469e      	mov	lr, r3
 800b8ee:	4770      	bx	lr
