# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.620    -0.618/*        0.046/*         U1_RST_SYNC/meta_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.618/*        0.046/*         U0_ref_sync/sync_bus_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.618/*        0.046/*         U0_ref_sync/sync_bus_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.621    -0.617/*        0.046/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.617/*        0.046/*         U0_ref_sync/sync_bus_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.617/*        0.046/*         U0_ref_sync/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.617/*        0.046/*         U0_ref_sync/sync_bus_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.621    -0.617/*        0.046/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.617/*        0.046/*         U0_ref_sync/sync_bus_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.620    -0.617/*        0.046/*         U0_ref_sync/sync_bus_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.616    -0.614/*        0.050/*         U1_RST_SYNC/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.616    -0.613/*        0.050/*         U0_ref_sync/sync_bus_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.617    -0.613/*        0.050/*         U0_ref_sync/enable_pulse_d_reg/SE    1
@(R)->SCAN_CLK(R)	0.616    -0.613/*        0.050/*         U0_ref_sync/sync_bus_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.617    -0.613/*        0.050/*         U0_ref_sync/meta_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.617    -0.613/*        0.050/*         U0_ref_sync/enable_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.613    -0.613/*        0.050/*         U0_RegFile/regArr_reg[7][2]/SE    1
@(R)->SCAN_CLK(R)	0.605    -0.605/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI    1
@(R)->SCAN_CLK(R)	0.604    -0.602/*        0.046/*         U0_RST_SYNC/meta_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.601    -0.601/*        0.062/*         U0_RegFile/regArr_reg[7][2]/SI    1
@(R)->SCAN_CLK(R)	0.603    -0.599/*        0.046/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.597/*        0.050/*         U0_RST_SYNC/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.596/*        0.050/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.595/*        0.050/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.595/*        0.050/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.594/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.594/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.594/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.593/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.593/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.593/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.593/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.593/*        0.053/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.592/*        0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.592/*        0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.593    -0.589/*        0.056/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SE    1
@(R)->SCAN_CLK(R)	0.593    -0.589/*        0.056/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SE    1
@(R)->SCAN_CLK(R)	0.594    -0.486/*        0.072/*         U1_RST_SYNC/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.590    -0.483/*        0.076/*         U1_RST_SYNC/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.577    -0.469/*        0.073/*         U0_RST_SYNC/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.573    -0.466/*        0.077/*         U0_RST_SYNC/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.605    */-0.424        */-0.032        U0_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	0.622    -0.319/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.622    -0.318/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.318/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.622    -0.318/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.622    -0.316/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.315/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.314/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.314/*        0.028/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.311/*        0.028/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.311/*        0.028/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.622    -0.309/*        0.028/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.609    -0.300/*        0.040/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.610    -0.295/*        0.040/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.610    -0.294/*        0.040/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.610    -0.294/*        0.040/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.291/*        0.025/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.291/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.290/*        0.025/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.290/*        0.025/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.289/*        0.025/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.287/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.286/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.286/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.284/*        0.025/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.586    -0.278/*        0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.621    -0.276/*        0.044/*         U0_RegFile/regArr_reg[2][5]/SE    1
@(R)->SCAN_CLK(R)	0.621    -0.276/*        0.044/*         U0_RegFile/regArr_reg[3][3]/SE    1
@(R)->SCAN_CLK(R)	0.622    -0.276/*        0.044/*         U0_RegFile/regArr_reg[2][0]/SE    1
@(R)->SCAN_CLK(R)	0.587    -0.275/*        0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.582    -0.275/*        0.067/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.582    -0.275/*        0.067/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.587    -0.273/*        0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.587    -0.272/*        0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.593    -0.272/*        0.038/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.587    -0.272/*        0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.587    -0.272/*        0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.583    -0.267/*        0.067/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.578    -0.267/*        0.071/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.264/*        0.059/*         U0_RegFile/regArr_reg[3][1]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.263/*        0.059/*         U0_RegFile/RdData_VLD_reg/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.262/*        0.059/*         U0_RegFile/regArr_reg[3][2]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.261/*        0.059/*         U0_RegFile/regArr_reg[2][1]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.261/*        0.059/*         U0_RegFile/regArr_reg[2][6]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.261/*        0.059/*         U0_RegFile/regArr_reg[2][3]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.261/*        0.059/*         U0_RegFile/regArr_reg[2][4]/SE    1
@(R)->SCAN_CLK(R)	0.605    -0.258/*        0.059/*         U0_RegFile/regArr_reg[1][0]/SE    1
@(R)->SCAN_CLK(R)	0.606    -0.258/*        0.059/*         U0_RegFile/regArr_reg[3][0]/SE    1
@(R)->SCAN_CLK(R)	0.605    -0.258/*        0.059/*         U0_RegFile/regArr_reg[1][1]/SE    1
@(R)->SCAN_CLK(R)	0.604    -0.258/*        0.059/*         U0_RegFile/regArr_reg[0][0]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.254/*        0.066/*         U0_RegFile/regArr_reg[7][1]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.254/*        0.066/*         U0_RegFile/RdData_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.254/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.253/*        0.066/*         U0_RegFile/RdData_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.253/*        0.066/*         U0_RegFile/RdData_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.598    -0.253/*        0.066/*         U0_RegFile/regArr_reg[4][1]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.252/*        0.066/*         U0_RegFile/RdData_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.252/*        0.066/*         U0_RegFile/RdData_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.598    -0.252/*        0.066/*         U0_RegFile/RdData_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.251/*        0.066/*         U0_RegFile/regArr_reg[3][4]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.251/*        0.066/*         U0_RegFile/regArr_reg[3][7]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.251/*        0.066/*         U0_RegFile/regArr_reg[2][7]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[5][7]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.251/*        0.066/*         U0_RegFile/regArr_reg[3][5]/SE    1
@(R)->SCAN_CLK(R)	0.598    -0.251/*        0.066/*         U0_RegFile/RdData_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[7][7]/SE    1
@(R)->SCAN_CLK(R)	0.599    -0.251/*        0.066/*         U0_RegFile/regArr_reg[2][2]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[15][7]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[8][0]/SE    1
@(R)->SCAN_CLK(R)	0.598    -0.251/*        0.066/*         U0_RegFile/regArr_reg[7][0]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[15][6]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[7][6]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[6][6]/SE    1
@(R)->SCAN_CLK(R)	0.598    -0.251/*        0.066/*         U0_RegFile/RdData_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[7][5]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[6][5]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[5][5]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[4][5]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.251/*        0.066/*         U0_RegFile/regArr_reg[15][4]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.250/*        0.066/*         U0_RegFile/regArr_reg[4][2]/SE    1
@(R)->SCAN_CLK(R)	0.569    -0.250/*        0.063/*         U1_uart_sync/sync_bus_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.600    -0.250/*        0.066/*         U0_RegFile/regArr_reg[14][5]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.250/*        0.066/*         U0_RegFile/regArr_reg[6][1]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.250/*        0.066/*         U0_RegFile/regArr_reg[13][5]/SE    1
@(R)->SCAN_CLK(R)	0.600    -0.250/*        0.066/*         U0_RegFile/regArr_reg[14][4]/SE    1
@(R)->SCAN_CLK(R)	0.595    -0.250/*        0.070/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.595    -0.250/*        0.070/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.250/*        0.070/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.249/*        0.066/*         U0_RegFile/regArr_reg[6][0]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.249/*        0.066/*         U0_RegFile/regArr_reg[4][7]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.249/*        0.066/*         U0_RegFile/regArr_reg[5][0]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.249/*        0.066/*         U0_RegFile/regArr_reg[6][7]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.249/*        0.070/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.249/*        0.066/*         U0_RegFile/regArr_reg[4][0]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.249/*        0.066/*         U0_RegFile/regArr_reg[5][1]/SE    1
@(R)->SCAN_CLK(R)	0.569    -0.249/*        0.063/*         U1_uart_sync/sync_bus_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.566    -0.248/*        0.067/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.248/*        0.063/*         U1_uart_sync/sync_bus_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.248/*        0.063/*         U1_uart_sync/sync_bus_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.248/*        0.063/*         U1_uart_sync/sync_bus_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.247/*        0.063/*         U1_uart_sync/sync_bus_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.247/*        0.063/*         U1_uart_sync/sync_bus_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.568    -0.247/*        0.063/*         U1_uart_sync/sync_bus_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[4][4]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[5][4]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[6][3]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[7][3]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[4][3]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[6][4]/SE    1
@(R)->SCAN_CLK(R)	0.597    -0.247/*        0.066/*         U0_RegFile/regArr_reg[5][3]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.246/*        0.066/*         U0_RegFile/regArr_reg[6][2]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.246/*        0.066/*         U0_RegFile/regArr_reg[5][2]/SE    1
@(R)->SCAN_CLK(R)	0.596    -0.246/*        0.066/*         U0_RegFile/regArr_reg[7][4]/SE    1
@(R)->SCAN_CLK(R)	0.595    -0.246/*        0.066/*         U0_RegFile/regArr_reg[5][6]/SE    1
@(R)->SCAN_CLK(R)	0.595    -0.246/*        0.066/*         U0_RegFile/regArr_reg[4][6]/SE    1
@(R)->SCAN_CLK(R)	0.565    -0.245/*        0.067/*         U1_uart_sync/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.565    -0.245/*        0.067/*         U1_uart_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.593    -0.245/*        0.066/*         U0_RegFile/regArr_reg[3][6]/SE    1
@(R)->SCAN_CLK(R)	0.565    -0.245/*        0.067/*         U1_uart_sync/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.565    -0.245/*        0.067/*         U1_uart_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.238    -0.235/*        0.038/*         U0_ClkDiv/odd_edge_tog_reg/SE    1
@(R)->SCAN_CLK(R)	0.233    -0.230/*        0.042/*         U0_ClkDiv/div_clk_reg/SE    1
@(R)->SCAN_CLK(R)	0.608    -0.229/*        0.058/*         U0_ref_sync/sync_bus_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.228/*        0.058/*         U0_ref_sync/sync_bus_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.228/*        0.058/*         U0_ref_sync/sync_bus_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.225/*        0.058/*         U0_ref_sync/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.225/*        0.058/*         U0_ref_sync/sync_bus_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.604    -0.225/*        0.062/*         U0_ref_sync/sync_bus_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.222/*        0.058/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.608    -0.222/*        0.058/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.604    -0.222/*        0.062/*         U0_ref_sync/sync_bus_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.609    -0.221/*        0.058/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.222    -0.221/*        0.053/*         U0_ClkDiv/count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.609    -0.221/*        0.058/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.587    -0.221/*        0.062/*         U0_RST_SYNC/meta_flop_reg/SI    1
@(R)->SCAN_CLK(R)	0.609    -0.221/*        0.058/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.609    -0.221/*        0.058/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.604    -0.220/*        0.062/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    -0.220/*        0.062/*         U0_ref_sync/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    -0.220/*        0.062/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.609    -0.220/*        0.058/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.219    -0.217/*        0.057/*         U0_ClkDiv/count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.605    -0.215/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.214/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.213/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.213/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.605    -0.213/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.212/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.212/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.212/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.212/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.210/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.210/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.209/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.208/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/RN    1
@(R)->SCAN_CLK(R)	0.607    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.606    -0.207/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/RN    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.200/*        0.056/*         U1_RST_SYNC/sync_flop_reg/D    1
@(R)->ALU_CLK(R)	0.198    -0.198/*        0.062/*         U0_ALU/ALU_OUT_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.192/*        0.064/*         U1_RST_SYNC/sync_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.192/*        0.053/*         U0_ref_sync/sync_flop_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.185/*        0.060/*         U0_ref_sync/sync_bus_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.179/*        0.064/*         U0_ref_sync/enable_pulse_d_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.173/*        0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.169/*        0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.169/*        0.065/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.169/*        0.064/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.169/*        0.061/*         U0_RegFile/regArr_reg[2][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.168/*        0.065/*         U0_RegFile/regArr_reg[8][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.168/*        0.061/*         U0_RegFile/regArr_reg[3][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.166/*        0.065/*         U0_RegFile/regArr_reg[15][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.165/*        0.065/*         U0_RegFile/regArr_reg[15][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.165/*        0.062/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.165/*        0.066/*         U0_RegFile/regArr_reg[4][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.164/*        0.066/*         U0_RegFile/regArr_reg[9][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.164/*        0.062/*         U0_ref_sync/sync_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.164/*        0.065/*         U0_RegFile/regArr_reg[7][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.163/*        0.066/*         U0_RegFile/regArr_reg[10][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.163/*        0.065/*         U0_RegFile/regArr_reg[14][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.163/*        0.066/*         U0_RegFile/regArr_reg[4][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.163/*        0.065/*         U0_RegFile/regArr_reg[15][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.162/*        0.066/*         U0_RegFile/regArr_reg[7][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.162/*        0.065/*         U0_RegFile/regArr_reg[14][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.162/*        0.066/*         U0_RegFile/regArr_reg[6][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.161/*        0.066/*         U0_RegFile/regArr_reg[5][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.161/*        0.060/*         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.161/*        0.066/*         U0_RegFile/regArr_reg[7][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.160/*        0.066/*         U0_RegFile/RdData_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.160/*        0.066/*         U0_RegFile/regArr_reg[4][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.160/*        0.066/*         U0_RegFile/regArr_reg[14][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.159/*        0.066/*         U0_RegFile/regArr_reg[15][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.159/*        0.066/*         U0_RegFile/regArr_reg[4][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.159/*        0.066/*         U0_RegFile/regArr_reg[7][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.159/*        0.066/*         U0_RegFile/regArr_reg[7][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.159/*        0.066/*         U0_RegFile/regArr_reg[9][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.159/*        0.062/*         U1_RST_SYNC/meta_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.159/*        0.066/*         U0_RegFile/regArr_reg[10][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.158/*        0.066/*         U0_RegFile/RdData_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.158/*        0.066/*         U0_RegFile/regArr_reg[13][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.158/*        0.066/*         U0_RegFile/regArr_reg[15][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.158/*        0.066/*         U0_RegFile/regArr_reg[13][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.158/*        0.066/*         U0_RegFile/regArr_reg[3][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.158/*        0.065/*         U0_RegFile/regArr_reg[9][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.157/*        0.066/*         U0_RegFile/regArr_reg[14][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.157/*        0.066/*         U0_RegFile/regArr_reg[15][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.157/*        0.066/*         U0_RegFile/regArr_reg[14][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.157/*        0.066/*         U0_RegFile/regArr_reg[12][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.156/*        0.066/*         U0_RegFile/regArr_reg[13][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.156/*        0.066/*         U0_RegFile/regArr_reg[5][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.156/*        0.066/*         U0_RegFile/regArr_reg[10][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.156/*        0.066/*         U0_RegFile/regArr_reg[14][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.156/*        0.066/*         U0_RegFile/regArr_reg[5][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.156/*        0.065/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.156/*        0.066/*         U0_RegFile/regArr_reg[15][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.155/*        0.066/*         U0_RegFile/regArr_reg[13][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.155/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.155/*        0.066/*         U0_RegFile/regArr_reg[12][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.155/*        0.066/*         U0_RegFile/regArr_reg[8][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.154/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.154/*        0.066/*         U0_RegFile/regArr_reg[13][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.154/*        0.066/*         U0_RegFile/regArr_reg[6][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.154/*        0.067/*         U0_RegFile/regArr_reg[5][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.154/*        0.066/*         U0_RegFile/regArr_reg[12][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.154/*        0.066/*         U0_RegFile/regArr_reg[8][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.154/*        0.066/*         U0_RegFile/regArr_reg[3][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.154/*        0.066/*         U0_RegFile/regArr_reg[6][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.154/*        0.066/*         U0_RegFile/regArr_reg[10][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.154/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.154/*        0.066/*         U0_RegFile/regArr_reg[11][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.153/*        0.066/*         U0_RegFile/regArr_reg[8][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.153/*        0.067/*         U0_RegFile/regArr_reg[5][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.153/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.153/*        0.066/*         U0_RegFile/regArr_reg[9][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.153/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.152/*        0.066/*         U0_RegFile/regArr_reg[12][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.152/*        0.066/*         U0_RegFile/regArr_reg[12][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.152/*        0.066/*         U0_RegFile/regArr_reg[12][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.152/*        0.066/*         U0_RegFile/regArr_reg[9][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.594    -0.152/*        0.066/*         U0_RegFile/regArr_reg[3][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.152/*        0.066/*         U0_RegFile/regArr_reg[6][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.151/*        0.066/*         U0_RegFile/regArr_reg[5][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.151/*        0.066/*         U0_RegFile/regArr_reg[6][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.151/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.151/*        0.066/*         U0_RegFile/regArr_reg[14][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.151/*        0.066/*         U0_RegFile/regArr_reg[7][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.151/*        0.066/*         U0_RegFile/regArr_reg[11][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.151/*        0.066/*         U0_RegFile/regArr_reg[6][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.151/*        0.066/*         U0_RegFile/regArr_reg[12][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.151/*        0.066/*         U0_RegFile/regArr_reg[8][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.151/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.150/*        0.066/*         U0_RegFile/regArr_reg[10][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.150/*        0.066/*         U0_RegFile/regArr_reg[11][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.150/*        0.066/*         U0_RegFile/regArr_reg[10][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.150/*        0.066/*         U0_RegFile/regArr_reg[13][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.150/*        0.066/*         U0_RegFile/regArr_reg[8][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.150/*        0.067/*         U0_RegFile/regArr_reg[6][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.150/*        0.066/*         U0_RegFile/regArr_reg[9][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.150/*        0.066/*         U0_RegFile/regArr_reg[11][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.150/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.149/*        0.066/*         U0_RegFile/RdData_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.149/*        0.066/*         U0_RegFile/regArr_reg[8][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.149/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.149/*        0.067/*         U0_RegFile/regArr_reg[4][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.149/*        0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.149/*        0.066/*         U0_RegFile/regArr_reg[4][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.148/*        0.067/*         U0_RegFile/regArr_reg[5][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.148/*        0.063/*         U0_RegFile/regArr_reg[3][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.595    -0.148/*        0.066/*         U0_RegFile/regArr_reg[4][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.148/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.148/*        0.063/*         U0_ref_sync/sync_bus_reg[4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.595    -0.147/*        0.067/*         U0_RegFile/regArr_reg[10][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.147/*        0.066/*         U0_RegFile/regArr_reg[11][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.147/*        0.067/*         U0_RegFile/regArr_reg[11][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.147/*        0.067/*         U0_RegFile/regArr_reg[9][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.146/*        0.067/*         U0_RegFile/regArr_reg[11][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.146/*        0.067/*         U0_RegFile/RdData_reg[4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.146/*        0.067/*         U0_RegFile/regArr_reg[11][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.146/*        0.067/*         U0_RegFile/regArr_reg[10][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.595    -0.145/*        0.067/*         U0_RegFile/regArr_reg[9][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.145/*        0.067/*         U0_RegFile/regArr_reg[7][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.145/*        0.063/*         U0_RegFile/regArr_reg[0][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.145/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.144/*        0.067/*         U0_RegFile/regArr_reg[13][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.144/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.144/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.144/*        0.067/*         U0_RegFile/regArr_reg[15][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.143/*        0.067/*         U0_RegFile/regArr_reg[13][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.142/*        0.067/*         U0_RegFile/regArr_reg[8][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.142/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.142/*        0.067/*         U0_RegFile/regArr_reg[4][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.142/*        0.067/*         U0_RegFile/regArr_reg[14][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.141/*        0.067/*         U0_RegFile/RdData_reg[7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.595    -0.141/*        0.067/*         U0_RegFile/regArr_reg[5][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.140/*        0.067/*         U0_RegFile/regArr_reg[6][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.140/*        0.064/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.139/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.138/*        0.067/*         U0_RegFile/RdData_reg[5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.138/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.138/*        0.068/*         U0_ref_sync/sync_bus_reg[7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.138/*        0.064/*         U0_ref_sync/sync_bus_reg[6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.138/*        0.067/*         U0_RegFile/regArr_reg[12][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.137/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.137/*        0.067/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.137/*        0.064/*         U0_ref_sync/sync_bus_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.137/*        0.068/*         U0_ref_sync/sync_bus_reg[3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.137/*        0.064/*         U0_ref_sync/sync_bus_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.137/*        0.067/*         U0_RegFile/RdData_reg[6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.135/*        0.068/*         U0_RegFile/RdData_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.133/*        0.068/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.133/*        0.065/*         U0_RegFile/regArr_reg[3][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.571    */-0.133        */0.095         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.131/*        0.068/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.131/*        0.065/*         U0_ref_sync/sync_bus_reg[5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.597    -0.129/*        0.069/*         U0_RegFile/regArr_reg[2][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.612    -0.127/*        0.053/*         U0_RegFile/regArr_reg[2][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.127/*        0.065/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.571    */-0.125        */0.095         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.124/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.612    -0.123/*        0.053/*         U0_RegFile/regArr_reg[3][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.122/*        0.065/*         U0_RegFile/regArr_reg[1][4]/SI    1
ALU_CLK(R)->SCAN_CLK(R)	0.611    -0.122/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.121/*        0.065/*         U0_RegFile/regArr_reg[1][3]/SI    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.119/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.117/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.117/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.117/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.611    -0.116/*        0.057/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.116/*        0.057/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.115/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.115/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.114/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.113/*        0.056/*         U0_RegFile/regArr_reg[15][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.113/*        0.056/*         U0_RegFile/regArr_reg[2][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.112/*        0.070/*         U0_RegFile/regArr_reg[2][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.110/*        0.056/*         U0_RegFile/regArr_reg[8][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.110/*        0.057/*         U0_RegFile/regArr_reg[15][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.110/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.109/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.109/*        0.056/*         U0_RegFile/regArr_reg[7][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.109/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.611    -0.108/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.107/*        0.057/*         U0_RegFile/regArr_reg[15][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.107/*        0.056/*         U0_RegFile/regArr_reg[6][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.107/*        0.056/*         U0_RegFile/regArr_reg[9][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.107/*        0.057/*         U0_RegFile/regArr_reg[14][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.107/*        0.059/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.107/*        0.057/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.107/*        0.057/*         U0_RegFile/regArr_reg[14][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.107/*        0.056/*         U0_RegFile/regArr_reg[13][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.106/*        0.057/*         U0_RegFile/regArr_reg[5][2]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.106/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.612    -0.106/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.106/*        0.056/*         U0_RegFile/regArr_reg[10][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.106/*        0.056/*         U0_RegFile/regArr_reg[14][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.106/*        0.057/*         U0_RegFile/regArr_reg[4][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.106/*        0.056/*         U0_RegFile/regArr_reg[10][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.106/*        0.057/*         U0_RegFile/regArr_reg[4][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.593    -0.106/*        0.072/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.106/*        0.066/*         U0_RegFile/regArr_reg[1][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.106/*        0.057/*         U0_RegFile/regArr_reg[4][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.105/*        0.056/*         U0_RegFile/regArr_reg[12][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.105/*        0.057/*         U0_RegFile/regArr_reg[9][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.105/*        0.056/*         U0_RegFile/regArr_reg[4][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.105/*        0.056/*         U0_RegFile/RdData_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.105/*        0.057/*         U0_RegFile/regArr_reg[2][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.104/*        0.056/*         U0_RegFile/regArr_reg[3][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.104/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.104/*        0.056/*         U0_RegFile/regArr_reg[13][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.104/*        0.056/*         U0_RegFile/regArr_reg[11][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.104/*        0.057/*         U0_RegFile/regArr_reg[8][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.103/*        0.057/*         U0_RegFile/regArr_reg[7][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.103/*        0.056/*         U0_ref_sync/sync_bus_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.103/*        0.066/*         U0_RegFile/regArr_reg[1][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.103/*        0.056/*         U0_RegFile/regArr_reg[13][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.103/*        0.056/*         U0_RegFile/regArr_reg[5][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.102/*        0.057/*         U0_RegFile/regArr_reg[15][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.102/*        0.056/*         U0_RegFile/regArr_reg[15][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.102/*        0.056/*         U0_RegFile/regArr_reg[6][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.102/*        0.056/*         U0_RegFile/regArr_reg[12][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.102/*        0.057/*         U0_RegFile/regArr_reg[14][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.102/*        0.057/*         U0_RegFile/regArr_reg[7][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.102/*        0.057/*         U0_RegFile/regArr_reg[14][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.101/*        0.056/*         U0_RegFile/regArr_reg[11][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.101/*        0.056/*         U0_RegFile/regArr_reg[4][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.101/*        0.056/*         U0_RegFile/regArr_reg[3][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.101/*        0.057/*         U0_RegFile/regArr_reg[8][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.101/*        0.057/*         U0_RegFile/regArr_reg[15][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.596    -0.101/*        0.070/*         U0_RegFile/regArr_reg[3][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.100/*        0.057/*         U0_RegFile/regArr_reg[13][0]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.610    -0.100/*        0.057/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.100/*        0.056/*         U0_RegFile/regArr_reg[11][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.100/*        0.056/*         U0_RegFile/regArr_reg[8][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.100/*        0.056/*         U0_RegFile/RdData_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.100/*        0.057/*         U0_RegFile/regArr_reg[14][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.100/*        0.057/*         U0_RegFile/regArr_reg[7][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.100/*        0.057/*         U0_RegFile/regArr_reg[9][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.100/*        0.056/*         U0_RegFile/regArr_reg[11][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.099/*        0.056/*         U0_RegFile/regArr_reg[8][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.099/*        0.056/*         U0_RegFile/regArr_reg[9][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.099/*        0.056/*         U0_RegFile/regArr_reg[5][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.099/*        0.057/*         U0_RegFile/regArr_reg[7][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.099/*        0.056/*         U0_RegFile/regArr_reg[3][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.099/*        0.056/*         U0_RegFile/regArr_reg[3][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.098/*        0.057/*         U0_RegFile/regArr_reg[10][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.098/*        0.056/*         U0_RegFile/regArr_reg[10][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.098/*        0.056/*         U0_RegFile/regArr_reg[5][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.571    */-0.098        */0.095         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.098/*        0.056/*         U0_RegFile/regArr_reg[11][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.098/*        0.056/*         U0_RegFile/regArr_reg[6][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.098/*        0.057/*         U0_RegFile/regArr_reg[12][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.097/*        0.057/*         U0_RegFile/regArr_reg[7][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.097/*        0.056/*         U0_RegFile/regArr_reg[5][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.097/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.097/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.097/*        0.057/*         U0_RegFile/regArr_reg[12][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.097/*        0.056/*         U0_RegFile/regArr_reg[9][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.096/*        0.057/*         U0_RegFile/regArr_reg[9][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.096/*        0.056/*         U0_RegFile/regArr_reg[12][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.599    -0.096/*        0.066/*         U0_RegFile/regArr_reg[2][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.096/*        0.056/*         U0_RegFile/regArr_reg[9][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.096/*        0.056/*         U0_RegFile/regArr_reg[10][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.096/*        0.066/*         U0_RegFile/regArr_reg[2][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.096/*        0.056/*         U0_RegFile/RdData_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.096/*        0.056/*         U0_RegFile/regArr_reg[10][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.095/*        0.066/*         U0_RegFile/regArr_reg[1][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.095/*        0.057/*         U0_RegFile/regArr_reg[13][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.095/*        0.056/*         U0_RegFile/regArr_reg[5][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.095/*        0.056/*         U0_RegFile/regArr_reg[4][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.095/*        0.057/*         U0_RegFile/regArr_reg[6][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.094/*        0.057/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.094/*        0.057/*         U0_RegFile/regArr_reg[14][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.094/*        0.057/*         U0_RegFile/regArr_reg[12][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.093/*        0.057/*         U0_RegFile/regArr_reg[8][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.093/*        0.057/*         U0_RegFile/regArr_reg[5][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.093/*        0.057/*         U0_RegFile/regArr_reg[12][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.093/*        0.057/*         U0_RegFile/regArr_reg[10][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.092/*        0.057/*         U0_RegFile/regArr_reg[9][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.092/*        0.057/*         U0_RegFile/regArr_reg[11][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.092/*        0.053/*         U0_RegFile/regArr_reg[3][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.092/*        0.056/*         U0_RegFile/regArr_reg[5][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.091/*        0.057/*         U0_RegFile/regArr_reg[6][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.091/*        0.057/*         U0_RegFile/regArr_reg[6][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.091/*        0.057/*         U0_RegFile/regArr_reg[6][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.090/*        0.058/*         U0_RegFile/regArr_reg[13][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.090/*        0.057/*         U0_RegFile/regArr_reg[7][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.089/*        0.056/*         U0_RegFile/regArr_reg[14][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.089/*        0.057/*         U0_RegFile/regArr_reg[15][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.089/*        0.057/*         U0_RegFile/regArr_reg[13][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.089/*        0.057/*         U0_RegFile/regArr_reg[10][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.089/*        0.056/*         U0_RegFile/regArr_reg[11][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.088/*        0.056/*         U0_RegFile/regArr_reg[4][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.088/*        0.056/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.088/*        0.057/*         U0_RegFile/regArr_reg[13][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.088/*        0.057/*         U0_RegFile/regArr_reg[11][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.087/*        0.056/*         U0_RegFile/RdData_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.087/*        0.056/*         U0_RegFile/RdData_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.086/*        0.058/*         U0_RegFile/regArr_reg[8][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    -0.086/*        0.057/*         U0_RegFile/regArr_reg[8][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.608    -0.085/*        0.056/*         U0_RegFile/RdData_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.562    -0.085/*        0.069/*         U1_uart_sync/enable_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.085/*        0.056/*         U0_RegFile/regArr_reg[12][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.084/*        0.053/*         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.084/*        0.052/*         U0_ref_sync/sync_bus_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.084/*        0.056/*         U0_RegFile/RdData_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.084/*        0.056/*         U0_ref_sync/sync_bus_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.082/*        0.059/*         U0_RegFile/regArr_reg[4][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.607    -0.081/*        0.057/*         U0_RegFile/regArr_reg[6][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.600    -0.081/*        0.066/*         U0_RegFile/regArr_reg[2][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.079/*        0.056/*         U0_RegFile/RdData_reg[4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.076/*        0.052/*         U0_ref_sync/sync_bus_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.076/*        0.052/*         U0_ref_sync/sync_bus_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.076/*        0.053/*         U0_RegFile/regArr_reg[3][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.580    */-0.072        */0.087         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.072/*        0.053/*         U0_ref_sync/sync_bus_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.612    -0.072/*        0.053/*         U0_RegFile/regArr_reg[2][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.070/*        0.053/*         U0_RegFile/regArr_reg[1][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.070/*        0.052/*         U0_ref_sync/sync_bus_reg[4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.070/*        0.053/*         U0_ref_sync/sync_bus_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.601    -0.069/*        0.064/*         U0_RegFile/regArr_reg[1][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.612    -0.068/*        0.053/*         U0_RegFile/regArr_reg[1][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.067/*        0.052/*         U0_RegFile/regArr_reg[2][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.064/*        0.053/*         U0_RegFile/regArr_reg[2][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.618    -0.063/*        0.048/*         U0_RegFile/regArr_reg[2][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.061/*        0.053/*         U0_RegFile/regArr_reg[3][2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.598    -0.056/*        0.068/*         U0_ref_sync/meta_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.055/*        0.057/*         U0_RegFile/regArr_reg[15][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.053/*        0.053/*         U0_RegFile/regArr_reg[1][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.053/*        0.063/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.612    -0.053/*        0.053/*         U0_RegFile/regArr_reg[1][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.052/*        0.051/*         U0_RegFile/regArr_reg[3][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.615    -0.051/*        0.052/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.051/*        0.063/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.615    -0.046/*        0.051/*         U0_RegFile/regArr_reg[2][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.046/*        0.053/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.043/*        0.063/*         U0_RegFile/regArr_reg[1][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.042/*        0.053/*         U0_RegFile/regArr_reg[1][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.041/*        0.053/*         U0_RegFile/regArr_reg[2][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.040/*        0.063/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.035/*        0.054/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.034/*        0.062/*         U0_RegFile/regArr_reg[0][6]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.033/*        0.062/*         U0_RegFile/regArr_reg[0][1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.030/*        0.053/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/D    1
@(R)->SCAN_CLK(R)	0.329    -0.028/*        -0.053/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.028/*        0.054/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.026/*        0.062/*         U0_RegFile/regArr_reg[0][2]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.579    -0.026/*        0.052/*         U1_uart_sync/sync_bus_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.604    -0.025/*        0.062/*         U0_RegFile/regArr_reg[0][7]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.614    -0.025/*        0.051/*         U0_RegFile/regArr_reg[2][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.610    -0.024/*        0.057/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.606    -0.022/*        0.062/*         U0_RegFile/regArr_reg[0][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.613    -0.019/*        0.053/*         U0_RegFile/regArr_reg[1][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.603    -0.017/*        0.061/*         U0_RegFile/regArr_reg[1][0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.016/*        0.061/*         U0_RegFile/regArr_reg[0][4]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.578    -0.015/*        0.053/*         U1_uart_sync/sync_bus_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.605    -0.015/*        0.061/*         U0_RegFile/regArr_reg[0][3]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.578    -0.015/*        0.053/*         U1_uart_sync/sync_bus_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.609    -0.011/*        0.057/*         U0_RegFile/regArr_reg[7][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.602    -0.010/*        0.065/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.577    -0.009/*        0.073/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.579    -0.007/*        0.052/*         U1_uart_sync/sync_bus_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.579    -0.006/*        0.052/*         U1_uart_sync/sync_bus_reg[4]/D    1
@(R)->SCAN_CLK(R)	0.326    -0.006/*        -0.050/*        U0_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->SCAN_CLK(R)	0.574    -0.005/*        0.058/*         U1_uart_sync/meta_flop_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	0.579    -0.004/*        0.052/*         U1_uart_sync/sync_bus_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.578    0.000/*         0.053/*         U1_uart_sync/sync_bus_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.612    0.002/*         0.053/*         U0_RegFile/regArr_reg[1][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.612    0.008/*         0.053/*         U0_RegFile/regArr_reg[1][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.603    0.010/*         0.063/*         U0_ref_sync/enable_pulse_d_reg/D    1
@(R)->SCAN_CLK(R)	0.729    0.012/*         -0.064/*        U0_RegFile/regArr_reg[3][3]/SN    1
REF_CLK(R)->SCAN_CLK(R)	0.615    0.016/*         0.053/*         U0_RegFile/regArr_reg[0][5]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.611    0.020/*         0.053/*         U0_RegFile/regArr_reg[0][0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.579    0.021/*         0.053/*         U1_uart_sync/sync_bus_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    0.023/*         0.053/*         U0_RegFile/regArr_reg[0][1]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    0.025/*         0.053/*         U0_RegFile/regArr_reg[0][6]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    0.030/*         0.053/*         U0_RegFile/regArr_reg[0][4]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    0.031/*         0.053/*         U0_RegFile/regArr_reg[0][7]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.614    0.031/*         0.052/*         U0_RegFile/regArr_reg[0][3]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.613    0.040/*         0.053/*         U0_RegFile/regArr_reg[0][2]/D    1
@(R)->SCAN_CLK(R)	0.246    0.055/*         0.030/*         U0_ClkDiv/count_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.246    0.055/*         0.030/*         U0_ClkDiv/count_reg[2]/RN    1
REF_CLK(R)->SCAN_CLK(R)	0.564    0.057/*         0.067/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
@(R)->SCAN_CLK(R)	0.234    0.067/*         0.042/*         U0_ClkDiv/count_reg[1]/RN    1
REF_CLK(R)->SCAN_CLK(R)	0.582    0.081/*         0.068/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.091/*         0.065/*         U0_ref_sync/enable_flop_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.593    0.101/*         0.056/*         U0_RST_SYNC/sync_flop_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	0.547    */0.102         */0.103         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	0.547    */0.105         */0.085         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.107/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.107/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.108/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.108/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.586    0.108/*         0.064/*         U0_RST_SYNC/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.108/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.109/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.110/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.110/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SI    1
@(R)->SCAN_CLK(R)	0.600    0.110/*         0.066/*         U0_RegFile/regArr_reg[15][5]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.110/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SI    1
@(R)->SCAN_CLK(R)	0.607    0.110/*         0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.111/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.111/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SI    1
@(R)->SCAN_CLK(R)	0.607    0.111/*         0.060/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.111/*         0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.112/*         0.066/*         U0_RegFile/regArr_reg[13][6]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.112/*         0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.113/*         0.066/*         U0_RegFile/regArr_reg[12][5]/SE    1
@(R)->SCAN_CLK(R)	0.608    0.113/*         0.060/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.113/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SI    1
@(R)->SCAN_CLK(R)	0.600    0.113/*         0.066/*         U0_RegFile/regArr_reg[12][4]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.113/*         0.066/*         U0_RegFile/regArr_reg[13][3]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.113/*         0.066/*         U0_RegFile/regArr_reg[14][3]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.113/*         0.066/*         U0_RegFile/regArr_reg[13][4]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.114/*         0.066/*         U0_RegFile/regArr_reg[15][3]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.115/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI    1
@(R)->SCAN_CLK(R)	0.600    0.115/*         0.066/*         U0_RegFile/regArr_reg[15][2]/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.587    0.115/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.115/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
@(R)->SCAN_CLK(R)	0.600    0.116/*         0.066/*         U0_RegFile/regArr_reg[12][6]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.116/*         0.066/*         U0_RegFile/regArr_reg[14][6]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.116/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI    1
@(R)->SCAN_CLK(R)	0.601    0.116/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.117/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.118/*         0.066/*         U0_RegFile/regArr_reg[13][7]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.118/*         0.066/*         U0_RegFile/regArr_reg[14][7]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.118/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI    1
@(R)->SCAN_CLK(R)	0.599    0.119/*         0.066/*         U0_RegFile/regArr_reg[12][7]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_RegFile/regArr_reg[0][7]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_RegFile/regArr_reg[0][2]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_RegFile/regArr_reg[0][3]/SE    1
@(R)->SCAN_CLK(R)	0.608    0.119/*         0.060/*         U0_RegFile/regArr_reg[0][5]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.119/*         0.060/*         U0_RegFile/regArr_reg[0][6]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.120/*         0.060/*         U0_RegFile/regArr_reg[0][4]/SE    1
@(R)->SCAN_CLK(R)	0.607    0.120/*         0.060/*         U0_RegFile/regArr_reg[1][6]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.120/*         0.066/*         U0_RegFile/regArr_reg[15][1]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.120/*         0.060/*         U0_RegFile/regArr_reg[0][1]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.120/*         0.060/*         U0_RegFile/regArr_reg[1][5]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.121/*         0.060/*         U0_RegFile/regArr_reg[1][4]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.121/*         0.060/*         U0_RegFile/regArr_reg[1][2]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.121/*         0.060/*         U0_RegFile/regArr_reg[1][3]/SE    1
@(R)->SCAN_CLK(R)	0.606    0.121/*         0.060/*         U0_RegFile/regArr_reg[1][7]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.121/*         0.057/*         U1_uart_sync/sync_flop_reg/D    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[12][2]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[12][3]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[13][2]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[14][2]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[13][1]/SE    1
REF_CLK(R)->SCAN_CLK(R)	0.562    */0.121         */0.087         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
@(R)->SCAN_CLK(R)	0.599    0.121/*         0.066/*         U0_RegFile/regArr_reg[14][1]/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.588    0.122/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI    1
@(R)->SCAN_CLK(R)	0.599    0.123/*         0.066/*         U0_RegFile/regArr_reg[12][0]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.123/*         0.066/*         U0_RegFile/regArr_reg[12][1]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.123/*         0.066/*         U0_RegFile/regArr_reg[13][0]/SE    1
@(R)->SCAN_CLK(R)	0.599    0.123/*         0.066/*         U0_RegFile/regArr_reg[15][0]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.123/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI    1
@(R)->SCAN_CLK(R)	0.599    0.123/*         0.066/*         U0_RegFile/regArr_reg[14][0]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.123/*         0.066/*         U0_RegFile/regArr_reg[9][0]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.124/*         0.066/*         U0_RegFile/regArr_reg[11][7]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.124/*         0.066/*         U0_RegFile/regArr_reg[11][6]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.124/*         0.066/*         U0_RegFile/regArr_reg[8][7]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.124/*         0.060/*         U1_uart_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.124/*         0.064/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SI    1
@(R)->SCAN_CLK(R)	0.601    0.125/*         0.066/*         U0_RegFile/regArr_reg[8][3]/SE    1
@(R)->SCAN_CLK(R)	0.597    0.125/*         0.066/*         U0_RegFile/regArr_reg[10][0]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.125/*         0.066/*         U0_RegFile/regArr_reg[9][2]/SE    1
@(R)->SCAN_CLK(R)	0.597    0.126/*         0.066/*         U0_RegFile/regArr_reg[8][1]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.126/*         0.066/*         U0_RegFile/regArr_reg[9][3]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.126/*         0.066/*         U0_RegFile/regArr_reg[10][3]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[11][3]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[9][6]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[8][6]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[9][4]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[9][5]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[10][4]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[10][5]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[11][4]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[8][4]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[10][6]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.066/*         U0_RegFile/regArr_reg[8][5]/SE    1
@(R)->SCAN_CLK(R)	0.608    0.126/*         0.058/*         U0_ref_sync/sync_bus_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.597    0.127/*         0.066/*         U0_RegFile/regArr_reg[11][0]/SE    1
@(R)->SCAN_CLK(R)	0.608    0.127/*         0.058/*         U0_ref_sync/sync_bus_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.596    0.128/*         0.066/*         U0_RegFile/regArr_reg[11][1]/SE    1
@(R)->SCAN_CLK(R)	0.608    0.128/*         0.058/*         U0_RegFile/regArr_reg[3][1]/RN    1
@(R)->SCAN_CLK(R)	0.596    0.128/*         0.066/*         U0_RegFile/regArr_reg[8][2]/SE    1
@(R)->SCAN_CLK(R)	0.595    0.129/*         0.066/*         U0_RegFile/regArr_reg[10][1]/SE    1
@(R)->SCAN_CLK(R)	0.595    0.129/*         0.066/*         U0_RegFile/regArr_reg[9][1]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.129/*         0.066/*         U0_RegFile/regArr_reg[10][7]/SE    1
@(R)->SCAN_CLK(R)	0.598    0.129/*         0.066/*         U0_RegFile/regArr_reg[11][5]/SE    1
@(R)->SCAN_CLK(R)	0.595    0.129/*         0.066/*         U0_RegFile/regArr_reg[10][2]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.130/*         0.065/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI    1
@(R)->SCAN_CLK(R)	0.607    0.130/*         0.058/*         U0_RegFile/regArr_reg[3][2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.130/*         0.066/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SI    1
@(R)->SCAN_CLK(R)	0.596    0.131/*         0.066/*         U0_RegFile/regArr_reg[9][7]/SE    1
@(R)->SCAN_CLK(R)	0.596    0.131/*         0.066/*         U0_RegFile/regArr_reg[11][2]/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.132/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.134/*         0.067/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.603    0.134/*         0.063/*         U0_RegFile/RdData_VLD_reg/SI    1
@(R)->SCAN_CLK(R)	0.590    0.134/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.590    0.134/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.591    0.134/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.591    0.134/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.590    0.134/*         0.060/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.135/*         0.066/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.135/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.136/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SI    1
@(R)->SCAN_CLK(R)	0.603    0.136/*         0.062/*         U0_RegFile/regArr_reg[7][1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.136/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.136/*         0.065/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.137/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.229    0.138/*         0.047/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.139/*         0.065/*         U1_uart_sync/enable_pulse_d_reg/SI    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.062/*         U0_RegFile/regArr_reg[4][1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.205    0.139/*         0.071/*         U0_ClkDiv/count_reg[1]/SI    1
REF_CLK(R)->SCAN_CLK(R)	0.593    0.139/*         0.057/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D    1
@(R)->SCAN_CLK(R)	0.604    0.140/*         0.062/*         U0_RegFile/regArr_reg[2][7]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.140/*         0.062/*         U0_RegFile/regArr_reg[7][0]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.141/*         0.062/*         U0_RegFile/regArr_reg[6][1]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.141/*         0.062/*         U0_RegFile/regArr_reg[4][2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.224    0.141/*         0.052/*         U0_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.583    0.141/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.142/*         0.062/*         U1_uart_sync/sync_bus_reg[4]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.142/*         0.071/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SI    1
@(R)->SCAN_CLK(R)	0.602    0.142/*         0.062/*         U0_RegFile/regArr_reg[4][0]/RN    1
@(R)->SCAN_CLK(R)	0.199    0.142/*         0.077/*         U0_ClkDiv/count_reg[0]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.143/*         0.062/*         U1_uart_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.144/*         0.066/*         U1_uart_sync/sync_flop_reg/SI    1
@(R)->SCAN_CLK(R)	0.602    0.144/*         0.062/*         U0_RegFile/regArr_reg[5][0]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.145/*         0.062/*         U0_RegFile/regArr_reg[6][0]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.145/*         0.062/*         U1_uart_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.145/*         0.066/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
@(R)->SCAN_CLK(R)	0.605    0.145/*         0.062/*         U0_RegFile/regArr_reg[6][6]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.145/*         0.062/*         U0_RegFile/regArr_reg[15][6]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.145/*         0.062/*         U0_RegFile/regArr_reg[7][6]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.146/*         0.062/*         U0_RegFile/regArr_reg[5][7]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.146/*         0.062/*         U0_RegFile/regArr_reg[7][7]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.146/*         0.062/*         U0_RegFile/regArr_reg[8][0]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.146/*         0.062/*         U0_RegFile/regArr_reg[15][7]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.146/*         0.062/*         U0_RegFile/regArr_reg[4][7]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.147/*         0.062/*         U0_RegFile/regArr_reg[6][7]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.148/*         0.062/*         U1_uart_sync/sync_bus_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.148/*         0.070/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.148/*         0.070/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.149/*         0.066/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.149/*         0.063/*         U1_uart_sync/sync_bus_reg[6]/SI    1
@(R)->SCAN_CLK(R)	0.572    0.150/*         0.060/*         U1_uart_sync/sync_bus_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.575    0.150/*         0.076/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.572    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.151/*         0.062/*         U0_RegFile/regArr_reg[5][1]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.151/*         0.062/*         U0_RegFile/regArr_reg[4][6]/RN    1
@(R)->SCAN_CLK(R)	0.571    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[1]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.151/*         0.067/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.151/*         0.063/*         U1_uart_sync/sync_bus_reg[5]/SI    1
@(R)->SCAN_CLK(R)	0.571    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.600    0.151/*         0.062/*         U0_RegFile/regArr_reg[5][6]/RN    1
@(R)->SCAN_CLK(R)	0.571    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.571    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.571    0.151/*         0.060/*         U1_uart_sync/sync_bus_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.153/*         0.062/*         U0_RegFile/regArr_reg[7][4]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.154/*         0.062/*         U0_RegFile/regArr_reg[5][2]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.154/*         0.062/*         U0_RegFile/regArr_reg[6][2]/RN    1
@(R)->SCAN_CLK(R)	0.570    0.154/*         0.079/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.570    0.155/*         0.079/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.605    0.155/*         0.062/*         U0_RegFile/regArr_reg[6][5]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.155/*         0.062/*         U0_RegFile/regArr_reg[4][3]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.155/*         0.062/*         U0_RegFile/regArr_reg[6][3]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.155/*         0.062/*         U0_RegFile/regArr_reg[7][3]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.155/*         0.062/*         U0_RegFile/regArr_reg[7][2]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.155/*         0.062/*         U0_RegFile/regArr_reg[5][5]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.156/*         0.062/*         U0_RegFile/regArr_reg[5][3]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.156/*         0.062/*         U0_RegFile/regArr_reg[15][4]/RN    1
@(R)->SCAN_CLK(R)	0.565    0.156/*         0.066/*         U1_uart_sync/meta_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.605    0.156/*         0.062/*         U0_RegFile/regArr_reg[7][5]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.156/*         0.062/*         U0_RegFile/regArr_reg[15][5]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.156/*         0.062/*         U0_RegFile/regArr_reg[6][4]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.156/*         0.062/*         U0_RegFile/regArr_reg[4][5]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.156/*         0.062/*         U0_RegFile/regArr_reg[13][5]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.157/*         0.062/*         U0_RegFile/regArr_reg[5][4]/RN    1
@(R)->SCAN_CLK(R)	0.565    0.157/*         0.066/*         U1_uart_sync/enable_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.604    0.157/*         0.062/*         U0_RegFile/regArr_reg[14][5]/RN    1
@(R)->SCAN_CLK(R)	0.565    0.158/*         0.066/*         U1_uart_sync/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	0.604    0.158/*         0.062/*         U0_RegFile/regArr_reg[14][4]/RN    1
@(R)->SCAN_CLK(R)	0.565    0.158/*         0.066/*         U1_uart_sync/enable_pulse_d_reg/SE    1
@(R)->SCAN_CLK(R)	0.601    0.158/*         0.062/*         U0_RegFile/regArr_reg[4][4]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.158/*         0.062/*         U0_RegFile/regArr_reg[14][3]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.158/*         0.062/*         U0_RegFile/regArr_reg[13][3]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.158/*         0.062/*         U0_RegFile/regArr_reg[12][4]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.158/*         0.062/*         U0_RegFile/regArr_reg[13][4]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.158/*         0.062/*         U0_RegFile/regArr_reg[15][3]/RN    1
@(R)->SCAN_CLK(R)	0.566    0.159/*         0.066/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.604    0.159/*         0.062/*         U0_RegFile/regArr_reg[13][6]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.159/*         0.062/*         U0_RegFile/regArr_reg[12][5]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.159/*         0.062/*         U0_RegFile/regArr_reg[15][2]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.159/*         0.062/*         U0_RegFile/regArr_reg[12][6]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.159/*         0.062/*         U0_RegFile/regArr_reg[14][6]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.160/*         0.062/*         U0_RegFile/regArr_reg[15][1]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.160/*         0.062/*         U0_RegFile/regArr_reg[14][2]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.160/*         0.062/*         U0_RegFile/regArr_reg[13][2]/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.160/*         0.064/*         U1_uart_sync/sync_bus_reg[2]/SI    1
@(R)->SCAN_CLK(R)	0.604    0.160/*         0.062/*         U0_RegFile/regArr_reg[12][3]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.161/*         0.062/*         U0_RegFile/regArr_reg[13][7]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.161/*         0.062/*         U0_RegFile/regArr_reg[12][2]/RN    1
REF_CLK(R)->SCAN_CLK(R)	0.546    */0.161         */0.104         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D    1
@(R)->SCAN_CLK(R)	0.604    0.161/*         0.062/*         U0_RegFile/regArr_reg[14][7]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[13][1]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[14][1]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.161/*         0.062/*         U0_RegFile/regArr_reg[15][0]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.161/*         0.062/*         U0_RegFile/regArr_reg[12][7]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[12][1]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[12][0]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[13][0]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.161/*         0.062/*         U0_RegFile/regArr_reg[14][0]/RN    1
@(R)->SCAN_CLK(R)	0.557    0.165/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.557    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.557    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.166/*         0.074/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.558    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.556    0.167/*         0.074/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.593    0.169/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D    1
@(R)->SCAN_CLK(R)	0.553    0.170/*         0.078/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SE    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.585    0.177/*         0.065/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.204    0.177/*         0.072/*         U0_ClkDiv/count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.181/*         0.069/*         U1_uart_sync/meta_flop_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.181/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.193/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.593    0.194/*         0.056/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.582    0.195/*         0.067/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI    1
@(R)->ALU_CLK(R)	0.199    0.195/*         0.061/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	0.199    0.197/*         0.061/*         U0_ALU/ALU_OUT_reg[1]/RN    1
@(R)->ALU_CLK(R)	0.199    0.197/*         0.061/*         U0_ALU/ALU_OUT_reg[0]/RN    1
@(R)->ALU_CLK(R)	0.199    0.197/*         0.061/*         U0_ALU/ALU_OUT_reg[3]/RN    1
@(R)->ALU_CLK(R)	0.199    0.197/*         0.061/*         U0_ALU/ALU_OUT_reg[2]/RN    1
@(R)->ALU_CLK(R)	0.199    0.198/*         0.061/*         U0_ALU/ALU_OUT_reg[4]/RN    1
@(R)->ALU_CLK(R)	0.199    0.198/*         0.061/*         U0_ALU/ALU_OUT_reg[6]/RN    1
@(R)->ALU_CLK(R)	0.199    0.198/*         0.061/*         U0_ALU/ALU_OUT_reg[5]/RN    1
@(R)->ALU_CLK(R)	0.199    0.199/*         0.061/*         U0_ALU/ALU_OUT_reg[7]/RN    1
@(R)->ALU_CLK(R)	0.199    0.199/*         0.061/*         U0_ALU/ALU_OUT_reg[15]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[8]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[14]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[13]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[11]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[12]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[10]/RN    1
@(R)->ALU_CLK(R)	0.199    0.200/*         0.061/*         U0_ALU/ALU_OUT_reg[9]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.201/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.581    0.205/*         0.069/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.580    0.206/*         0.070/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.224    0.208/*         0.051/*         U0_ClkDiv/odd_edge_tog_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.580    0.208/*         0.070/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.580    0.209/*         0.069/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.210/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.580    0.211/*         0.069/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.206    0.212/*         0.070/*         U0_ClkDiv/count_reg[0]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.582    0.213/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.215/*         0.069/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.216/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.217/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.580    0.217/*         0.070/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.582    0.217/*         0.068/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.560    0.219/*         0.072/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.582    0.219/*         0.067/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.220/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.538    */0.221         */0.112         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.583    0.222/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.223/*         0.070/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.240    0.223/*         0.035/*         U0_ClkDiv/div_clk_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.577    */0.225         */0.090         U0_ref_sync/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.226/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.227/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.227/*         0.066/*         U1_uart_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.228/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.228/*         0.067/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.228/*         0.067/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.564    */0.228         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.230/*         0.066/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.584    0.231/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.232/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.233/*         0.068/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.235/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.235/*         0.064/*         U0_ALU/ALU_OUT_reg[7]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.236/*         0.065/*         U0_ALU/ALU_OUT_reg[4]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.196    0.236/*         0.065/*         U0_ALU/ALU_OUT_reg[3]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.237/*         0.065/*         U0_ALU/ALU_OUT_reg[12]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.237/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.238/*         0.065/*         U0_ALU/ALU_OUT_reg[15]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.239/*         0.067/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.239/*         0.065/*         U0_ALU/ALU_OUT_reg[13]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.239/*         0.065/*         U0_ALU/ALU_OUT_reg[14]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.241/*         0.071/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.241/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.241/*         0.065/*         U0_ALU/ALU_OUT_reg[10]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.242/*         0.065/*         U0_ALU/ALU_OUT_reg[5]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.242/*         0.065/*         U0_ALU/ALU_OUT_reg[8]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.242/*         0.067/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.242/*         0.065/*         U0_ALU/ALU_OUT_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.243/*         0.068/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.244/*         0.065/*         U0_ALU/ALU_OUT_reg[11]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.245/*         0.065/*         U0_ALU/ALU_OUT_reg[2]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.202    0.246/*         0.073/*         U0_ClkDiv/count_reg[1]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.246/*         0.065/*         U0_ALU/ALU_OUT_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.164    */0.248         */0.112         U0_ClkDiv/count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.249/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D    1
ALU_CLK(R)->ALU_CLK(R)	0.194    0.250/*         0.066/*         U0_ALU/ALU_OUT_reg[9]/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.195    0.250/*         0.066/*         U0_ALU/OUT_VALID_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.597    0.254/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.564    */0.258         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.579    0.262/*         0.070/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.597    0.263/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.598    0.265/*         0.052/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.560    */0.268         */0.089         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.538    */0.275         */0.111         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D    1
ALU_CLK(R)->SCAN_CLK(R)	0.204    0.279/*         0.072/*         U0_ClkDiv/count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.292/*         0.072/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.305/*         0.068/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    */0.307         */0.109         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    */0.321         */0.108         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	0.578    0.321/*         0.072/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    */0.328         */0.092         U1_uart_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.337/*         0.074/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
@(R)->SCAN_CLK(R)	0.602    0.377/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.377/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.377/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SE    1
@(R)->SCAN_CLK(R)	0.602    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SE    1
@(R)->SCAN_CLK(R)	0.601    0.378/*         0.066/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SE    1
@(R)->SCAN_CLK(R)	0.571    0.409/*         0.060/*         U1_uart_sync/sync_bus_reg[3]/SE    1
@(R)->SCAN_CLK(R)	0.730    0.443/*         -0.064/*        U0_RegFile/regArr_reg[2][0]/SN    1
@(R)->SCAN_CLK(R)	0.730    0.445/*         -0.064/*        U0_RegFile/regArr_reg[2][5]/SN    1
REF_CLK(R)->ALU_CLK(R)	0.173    */0.473         */0.087         U0_ALU/ALU_OUT_reg[0]/D    1
REF_CLK(R)->ALU_CLK(R)	0.171    */0.493         */0.089         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.171    */0.522         */0.089         U0_ALU/ALU_OUT_reg[3]/D    1
@(R)->ALU_CLK(R)	0.194    0.524/*         0.066/*         U0_ALU/OUT_VALID_reg/SE    1
@(R)->ALU_CLK(R)	0.194    0.524/*         0.066/*         U0_ALU/ALU_OUT_reg[2]/SE    1
@(R)->ALU_CLK(R)	0.194    0.524/*         0.066/*         U0_ALU/ALU_OUT_reg[1]/SE    1
@(R)->ALU_CLK(R)	0.194    0.524/*         0.066/*         U0_ALU/ALU_OUT_reg[0]/SE    1
@(R)->ALU_CLK(R)	0.194    0.524/*         0.066/*         U0_ALU/ALU_OUT_reg[4]/SE    1
REF_CLK(R)->ALU_CLK(R)	0.202    0.524/*         0.058/*         U0_ALU/ALU_OUT_reg[6]/D    1
@(R)->ALU_CLK(R)	0.194    0.525/*         0.066/*         U0_ALU/ALU_OUT_reg[3]/SE    1
@(R)->ALU_CLK(R)	0.194    0.525/*         0.066/*         U0_ALU/ALU_OUT_reg[5]/SE    1
@(R)->ALU_CLK(R)	0.193    0.525/*         0.066/*         U0_ALU/ALU_OUT_reg[7]/SE    1
@(R)->ALU_CLK(R)	0.193    0.525/*         0.066/*         U0_ALU/ALU_OUT_reg[6]/SE    1
REF_CLK(R)->ALU_CLK(R)	0.171    */0.532         */0.089         U0_ALU/ALU_OUT_reg[2]/D    1
REF_CLK(R)->ALU_CLK(R)	0.201    0.536/*         0.059/*         U0_ALU/ALU_OUT_reg[1]/D    1
REF_CLK(R)->ALU_CLK(R)	0.201    0.539/*         0.059/*         U0_ALU/ALU_OUT_reg[5]/D    1
REF_CLK(R)->ALU_CLK(R)	0.201    0.552/*         0.059/*         U0_ALU/ALU_OUT_reg[7]/D    1
@(R)->SCAN_CLK(R)	0.608    0.563/*         0.058/*         U0_RegFile/regArr_reg[2][4]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.564/*         0.058/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.608    0.564/*         0.058/*         U0_RegFile/regArr_reg[2][6]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.564/*         0.058/*         U0_RegFile/regArr_reg[2][1]/RN    1
REF_CLK(R)->ALU_CLK(R)	0.199    0.564/*         0.061/*         U0_ALU/ALU_OUT_reg[4]/D    1
@(R)->SCAN_CLK(R)	0.608    0.565/*         0.058/*         U0_RegFile/regArr_reg[2][3]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.565/*         0.058/*         U0_RegFile/regArr_reg[3][0]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.565/*         0.062/*         U0_RegFile/regArr_reg[3][5]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.565/*         0.062/*         U0_RegFile/regArr_reg[3][7]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.565/*         0.062/*         U0_RegFile/regArr_reg[3][4]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.568/*         0.062/*         U0_RegFile/regArr_reg[2][2]/RN    1
@(R)->SCAN_CLK(R)	0.598    0.571/*         0.061/*         U0_RegFile/regArr_reg[3][6]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.577/*         0.061/*         U0_RegFile/RdData_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.577/*         0.061/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.577/*         0.061/*         U0_RegFile/RdData_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.578/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.578/*         0.061/*         U0_RegFile/RdData_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.579/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.579/*         0.061/*         U0_RegFile/RdData_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.580/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.580/*         0.065/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/RN    1
@(R)->SCAN_CLK(R)	0.607    0.581/*         0.057/*         U0_RegFile/regArr_reg[1][1]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.581/*         0.061/*         U0_RegFile/RdData_reg[4]/RN    1
@(R)->SCAN_CLK(R)	0.604    0.582/*         0.061/*         U0_RegFile/RdData_reg[5]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.582/*         0.057/*         U0_RegFile/regArr_reg[0][0]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.583/*         0.061/*         U0_RegFile/RdData_reg[6]/RN    1
@(R)->SCAN_CLK(R)	0.607    0.583/*         0.057/*         U0_RegFile/regArr_reg[1][0]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.584/*         0.057/*         U0_RegFile/regArr_reg[1][3]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.584/*         0.057/*         U0_RegFile/regArr_reg[1][7]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.585/*         0.061/*         U0_RegFile/RdData_reg[7]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.585/*         0.057/*         U0_RegFile/regArr_reg[1][2]/RN    1
@(R)->SCAN_CLK(R)	0.610    0.585/*         0.057/*         U0_RegFile/regArr_reg[0][5]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.585/*         0.057/*         U0_RegFile/regArr_reg[1][4]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.586/*         0.057/*         U0_RegFile/regArr_reg[1][5]/RN    1
@(R)->SCAN_CLK(R)	0.608    0.586/*         0.057/*         U0_RegFile/regArr_reg[0][1]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.586/*         0.057/*         U0_RegFile/regArr_reg[0][3]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.586/*         0.057/*         U0_RegFile/regArr_reg[0][2]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.586/*         0.057/*         U0_RegFile/regArr_reg[1][6]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.587/*         0.057/*         U0_RegFile/regArr_reg[0][6]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.587/*         0.057/*         U0_RegFile/regArr_reg[0][4]/RN    1
@(R)->SCAN_CLK(R)	0.609    0.587/*         0.057/*         U0_RegFile/regArr_reg[0][7]/RN    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.587         */0.084         U0_ALU/ALU_OUT_reg[8]/D    1
@(R)->SCAN_CLK(R)	0.606    0.589/*         0.061/*         U0_RegFile/regArr_reg[9][5]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.589/*         0.061/*         U0_RegFile/regArr_reg[9][4]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.590/*         0.061/*         U0_RegFile/regArr_reg[10][3]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.590/*         0.061/*         U0_RegFile/regArr_reg[9][3]/RN    1
@(R)->SCAN_CLK(R)	0.605    0.591/*         0.061/*         U0_RegFile/regArr_reg[9][2]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[8][3]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[11][4]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[9][6]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[8][4]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[8][6]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[11][3]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[10][5]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[10][4]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[8][5]/RN    1
@(R)->SCAN_CLK(R)	0.606    0.592/*         0.061/*         U0_RegFile/regArr_reg[10][6]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.595/*         0.061/*         U0_RegFile/regArr_reg[9][0]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.595/*         0.061/*         U0_RegFile/regArr_reg[11][5]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.596/*         0.061/*         U0_RegFile/regArr_reg[11][6]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.596/*         0.061/*         U0_RegFile/regArr_reg[10][7]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.596/*         0.061/*         U0_RegFile/regArr_reg[11][7]/RN    1
@(R)->SCAN_CLK(R)	0.603    0.596/*         0.061/*         U0_RegFile/regArr_reg[8][7]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.596/*         0.061/*         U0_RegFile/regArr_reg[10][0]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.596/*         0.061/*         U0_RegFile/regArr_reg[10][2]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.596/*         0.061/*         U0_RegFile/regArr_reg[8][1]/RN    1
@(R)->SCAN_CLK(R)	0.602    0.597/*         0.061/*         U0_RegFile/regArr_reg[11][0]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.597/*         0.061/*         U0_RegFile/regArr_reg[11][1]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.597/*         0.061/*         U0_RegFile/regArr_reg[11][2]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.597/*         0.061/*         U0_RegFile/regArr_reg[9][7]/RN    1
@(R)->SCAN_CLK(R)	0.601    0.598/*         0.061/*         U0_RegFile/regArr_reg[8][2]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.598/*         0.061/*         U0_RegFile/regArr_reg[10][1]/RN    1
@(R)->SCAN_CLK(R)	0.600    0.598/*         0.061/*         U0_RegFile/regArr_reg[9][1]/RN    1
REF_CLK(R)->ALU_CLK(R)	0.177    */0.606         */0.083         U0_ALU/ALU_OUT_reg[15]/D    1
REF_CLK(R)->ALU_CLK(R)	0.177    */0.609         */0.083         U0_ALU/ALU_OUT_reg[14]/D    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.610         */0.084         U0_ALU/ALU_OUT_reg[13]/D    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.613         */0.084         U0_ALU/ALU_OUT_reg[11]/D    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.614         */0.084         U0_ALU/ALU_OUT_reg[12]/D    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.615         */0.084         U0_ALU/ALU_OUT_reg[10]/D    1
REF_CLK(R)->ALU_CLK(R)	0.176    */0.616         */0.084         U0_ALU/ALU_OUT_reg[9]/D    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[10]/SE    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[8]/SE    1
@(R)->ALU_CLK(R)	0.194    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[14]/SE    1
@(R)->ALU_CLK(R)	0.194    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[13]/SE    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[15]/SE    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[11]/SE    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[12]/SE    1
@(R)->ALU_CLK(R)	0.193    0.786/*         0.066/*         U0_ALU/ALU_OUT_reg[9]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	-19.900  */30.489        */20.000        UART_TX_O    1
