// Seed: 4228125439
module module_0 (
    input  wire  id_0,
    output logic id_1
);
  assign id_1 = id_0[1];
  logic id_2;
  logic id_3;
endmodule
