

================================================================
== Vitis HLS Report for 'bubble_sort'
================================================================
* Date:           Thu Feb 27 20:11:23 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      837|  1.530 us|  8.370 us|  154|  838|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63  |bubble_sort_Pipeline_VITIS_LOOP_30_2  |        4|       40|  40.000 ns|  0.400 us|    3|   39|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |      152|      836|    8 ~ 44|          -|          -|    19|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     39|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     96|    142|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     94|    -|
|Register         |        -|   -|     58|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    154|    275|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63  |bubble_sort_Pipeline_VITIS_LOOP_30_2  |        0|   0|  96|  142|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                           |                                      |        0|   0|  96|  142|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_111_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln30_fu_91_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln21_fu_85_p2  |      icmp|   0|  0|  13|           5|           5|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  39|          15|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |M_address0        |   9|          2|    5|         10|
    |M_ce0             |   9|          2|    1|          2|
    |M_ce1             |   9|          2|    1|          2|
    |M_we0             |   9|          2|    1|          2|
    |M_we1             |   9|          2|    1|          2|
    |ap_NS_fsm         |  31|          6|    1|          6|
    |i_fu_46           |   9|          2|    5|         10|
    |indvars_iv_fu_42  |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  94|         20|   20|         44|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |A_reg_149                                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_136                                                  |   5|   0|    5|          0|
    |i_fu_46                                                      |   5|   0|    5|          0|
    |indvars_iv_fu_42                                             |   5|   0|    5|          0|
    |indvars_iv_load_reg_154                                      |   5|   0|    5|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  58|   0|   58|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|M_address0  |  out|    5|   ap_memory|             M|         array|
|M_ce0       |  out|    1|   ap_memory|             M|         array|
|M_we0       |  out|    1|   ap_memory|             M|         array|
|M_d0        |  out|   32|   ap_memory|             M|         array|
|M_q0        |   in|   32|   ap_memory|             M|         array|
|M_address1  |  out|    5|   ap_memory|             M|         array|
|M_ce1       |  out|    1|   ap_memory|             M|         array|
|M_we1       |  out|    1|   ap_memory|             M|         array|
|M_d1        |  out|   32|   ap_memory|             M|         array|
|errorFlag   |   in|   32|     ap_none|     errorFlag|       pointer|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bubble_sort.cpp:21]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [bubble_sort.cpp:12]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %errorFlag"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %errorFlag, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 0, i5 %i" [bubble_sort.cpp:21]   --->   Operation 13 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 1, i5 %indvars_iv"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_30_2" [bubble_sort.cpp:21]   --->   Operation 15 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [bubble_sort.cpp:30]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%icmp_ln21 = icmp_eq  i5 %i_1, i5 19" [bubble_sort.cpp:21]   --->   Operation 17 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln30 = add i5 %i_1, i5 1" [bubble_sort.cpp:30]   --->   Operation 18 'add' 'add_ln30' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_30_2.split, void %for.end17" [bubble_sort.cpp:21]   --->   Operation 19 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %i_1" [bubble_sort.cpp:21]   --->   Operation 20 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln21" [bubble_sort.cpp:29]   --->   Operation 21 'getelementptr' 'M_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:29]   --->   Operation 22 'load' 'A' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 %add_ln30, i5 %i" [bubble_sort.cpp:21]   --->   Operation 23 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [bubble_sort.cpp:82]   --->   Operation 24 'ret' 'ret_ln82' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:29]   --->   Operation 25 'load' 'A' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv" [bubble_sort.cpp:21]   --->   Operation 26 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln21 = call void @bubble_sort_Pipeline_VITIS_LOOP_30_2, i5 %indvars_iv_load, i32 %A, i32 %M, i5 %i_1" [bubble_sort.cpp:21]   --->   Operation 27 'call' 'call_ln21' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %indvars_iv_load, i5 1" [bubble_sort.cpp:21]   --->   Operation 28 'add' 'add_ln21' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 %add_ln21, i5 %indvars_iv" [bubble_sort.cpp:21]   --->   Operation 29 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19" [bubble_sort.cpp:21]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bubble_sort.cpp:21]   --->   Operation 31 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (3.41ns)   --->   "%call_ln21 = call void @bubble_sort_Pipeline_VITIS_LOOP_30_2, i5 %indvars_iv_load, i32 %A, i32 %M, i5 %i_1" [bubble_sort.cpp:21]   --->   Operation 32 'call' 'call_ln21' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_30_2" [bubble_sort.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ errorFlag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv             (alloca           ) [ 011111]
i                      (alloca           ) [ 011111]
spectopmodule_ln12     (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln21             (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln21                (br               ) [ 000000]
i_1                    (load             ) [ 000111]
icmp_ln21              (icmp             ) [ 001111]
add_ln30               (add              ) [ 000000]
br_ln21                (br               ) [ 000000]
zext_ln21              (zext             ) [ 000000]
M_addr                 (getelementptr    ) [ 000100]
store_ln21             (store            ) [ 000000]
ret_ln82               (ret              ) [ 000000]
A                      (load             ) [ 000011]
indvars_iv_load        (load             ) [ 000001]
add_ln21               (add              ) [ 000000]
store_ln21             (store            ) [ 000000]
speclooptripcount_ln21 (speclooptripcount) [ 000000]
specloopname_ln21      (specloopname     ) [ 000000]
call_ln21              (call             ) [ 000000]
br_ln21                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="errorFlag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorFlag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort_Pipeline_VITIS_LOOP_30_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="indvars_iv_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="M_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="5" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="1"/>
<pin id="67" dir="0" index="3" bw="32" slack="0"/>
<pin id="68" dir="0" index="4" bw="5" slack="2"/>
<pin id="69" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln21_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="5" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_1_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln21_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln30_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln21_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln21_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="1"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvars_iv_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="3"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln21_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln21_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="3"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvars_iv_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="2"/>
<pin id="138" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="M_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="A_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvars_iv_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="106"><net_src comp="91" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="107" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="42" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="132"><net_src comp="46" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="139"><net_src comp="82" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="63" pin=4"/></net>

<net id="147"><net_src comp="50" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="152"><net_src comp="57" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="157"><net_src comp="107" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {4 5 }
 - Input state : 
	Port: bubble_sort : M | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln21 : 1
		store_ln0 : 1
	State 2
		icmp_ln21 : 1
		add_ln30 : 1
		br_ln21 : 2
		zext_ln21 : 1
		M_addr : 2
		A : 3
		store_ln21 : 2
	State 3
	State 4
		call_ln21 : 1
		add_ln21 : 1
		store_ln21 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   call   | grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63 |  1.588  |   150   |    76   |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln30_fu_91                 |    0    |    0    |    13   |
|          |                 add_ln21_fu_111                |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln21_fu_85                |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln21_fu_97                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  1.588  |   150   |   115   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       A_reg_149       |   32   |
|     M_addr_reg_144    |    5   |
|      i_1_reg_136      |    5   |
|       i_reg_129       |    5   |
|indvars_iv_load_reg_154|    5   |
|   indvars_iv_reg_122  |    5   |
+-----------------------+--------+
|         Total         |   57   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_57                |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_bubble_sort_Pipeline_VITIS_LOOP_30_2_fu_63 |  p1  |   2  |   5  |   10   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   20   ||  3.176  ||    0    ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   150  |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   207  |   133  |
+-----------+--------+--------+--------+
