Analysis & Synthesis report for part3
Fri Nov 03 11:57:53 2017
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Nov 03 11:57:53 2017          ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; part3                                      ;
; Top-level Entity Name              ; part3                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; part3              ; part3              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Nov 03 11:57:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file p0.v
    Info (12023): Found entity 1: P0
Info (12021): Found 1 design units, including 1 entities, in source file p1.v
    Info (12023): Found entity 1: p1
Info (12021): Found 1 design units, including 1 entities, in source file p2.v
    Info (12023): Found entity 1: p2
Info (12021): Found 1 design units, including 1 entities, in source file p3.v
    Info (12023): Found entity 1: p3
Info (12021): Found 1 design units, including 1 entities, in source file p4.v
    Info (12023): Found entity 1: p4
Info (12021): Found 1 design units, including 1 entities, in source file p5.v
    Info (12023): Found entity 1: p5
Info (12021): Found 1 design units, including 1 entities, in source file p6.v
    Info (12023): Found entity 1: p6
Info (12021): Found 1 design units, including 1 entities, in source file p7.v
    Info (12023): Found entity 1: p7
Info (12021): Found 1 design units, including 1 entities, in source file part3.v
    Info (12023): Found entity 1: part3
Warning (10236): Verilog HDL Implicit Net warning at p1.v(8): created implicit net for "a1b1"
Warning (10236): Verilog HDL Implicit Net warning at p1.v(9): created implicit net for "a0b1"
Warning (10236): Verilog HDL Implicit Net warning at p2.v(9): created implicit net for "a2b0"
Warning (10236): Verilog HDL Implicit Net warning at p2.v(10): created implicit net for "a1b1"
Warning (10236): Verilog HDL Implicit Net warning at p2.v(11): created implicit net for "a0b2"
Warning (10236): Verilog HDL Implicit Net warning at p2.v(17): created implicit net for "s1"
Warning (10236): Verilog HDL Implicit Net warning at p3.v(9): created implicit net for "a3b0"
Warning (10236): Verilog HDL Implicit Net warning at p3.v(10): created implicit net for "a2b1"
Warning (10236): Verilog HDL Implicit Net warning at p3.v(11): created implicit net for "a1b2"
Warning (10236): Verilog HDL Implicit Net warning at p3.v(12): created implicit net for "a0b3"
Warning (10236): Verilog HDL Implicit Net warning at p3.v(14): created implicit net for "c2"
Warning (10236): Verilog HDL Implicit Net warning at p4.v(9): created implicit net for "a3b1"
Warning (10236): Verilog HDL Implicit Net warning at p4.v(10): created implicit net for "a2b2"
Warning (10236): Verilog HDL Implicit Net warning at p4.v(11): created implicit net for "a1b3"
Warning (10236): Verilog HDL Implicit Net warning at p4.v(18): created implicit net for "s8"
Warning (10236): Verilog HDL Implicit Net warning at p5.v(9): created implicit net for "a3b2"
Warning (10236): Verilog HDL Implicit Net warning at p5.v(10): created implicit net for "a2b3"
Warning (10236): Verilog HDL Implicit Net warning at p6.v(9): created implicit net for "a3b3"
Warning (10236): Verilog HDL Implicit Net warning at p7.v(6): created implicit net for "a"
Warning (10236): Verilog HDL Implicit Net warning at p7.v(6): created implicit net for "b"
Critical Warning (10846): Verilog HDL Instantiation warning at p1.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p2.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p2.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p3.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p3.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p3.v(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p4.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p4.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p4.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p5.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p5.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p6.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at p7.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part3.v(15): instance has no name
Info (12127): Elaborating entity "part3" for the top level hierarchy
Info (12128): Elaborating entity "P0" for hierarchy "P0:comb_3"
Info (12128): Elaborating entity "p1" for hierarchy "p1:comb_4"
Info (12128): Elaborating entity "fulladder" for hierarchy "p1:comb_4|fulladder:comb_5"
Info (12128): Elaborating entity "p2" for hierarchy "p2:comb_5"
Info (12128): Elaborating entity "p3" for hierarchy "p3:comb_6"
Error (10232): Verilog HDL error at p3.v(11): index 1 cannot fall outside the declared range [3:2] for vector "a" File: C:/Users/MAKMAL EMBEDDED SYS/Desktop/hafiznan/Lab 3/part3/p3.v Line: 11
Error (12152): Can't elaborate user hierarchy "p3:comb_6" File: C:/Users/MAKMAL EMBEDDED SYS/Desktop/hafiznan/Lab 3/part3/part3.v Line: 11
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 42 warnings
    Error: Peak virtual memory: 357 megabytes
    Error: Processing ended: Fri Nov 03 11:57:53 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:00


