//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	addEBEProductKernel

.visible .entry addEBEProductKernel(
	.param .u32 addEBEProductKernel_param_0,
	.param .u64 addEBEProductKernel_param_1,
	.param .u32 addEBEProductKernel_param_2,
	.param .u32 addEBEProductKernel_param_3,
	.param .u32 addEBEProductKernel_param_4,
	.param .f64 addEBEProductKernel_param_5,
	.param .u64 addEBEProductKernel_param_6,
	.param .u32 addEBEProductKernel_param_7,
	.param .u64 addEBEProductKernel_param_8,
	.param .u32 addEBEProductKernel_param_9,
	.param .f64 addEBEProductKernel_param_10
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<20>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r7, [addEBEProductKernel_param_0];
	ld.param.u64 	%rd1, [addEBEProductKernel_param_1];
	ld.param.u32 	%r2, [addEBEProductKernel_param_2];
	ld.param.u32 	%r3, [addEBEProductKernel_param_3];
	ld.param.u32 	%r4, [addEBEProductKernel_param_4];
	ld.param.f64 	%fd1, [addEBEProductKernel_param_5];
	ld.param.u64 	%rd2, [addEBEProductKernel_param_6];
	ld.param.u32 	%r5, [addEBEProductKernel_param_7];
	ld.param.u64 	%rd3, [addEBEProductKernel_param_8];
	ld.param.u32 	%r6, [addEBEProductKernel_param_9];
	ld.param.f64 	%fd2, [addEBEProductKernel_param_10];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r7;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	div.s32 	%r11, %r1, %r3;
	mul.lo.s32 	%r12, %r11, %r3;
	sub.s32 	%r13, %r1, %r12;
	mad.lo.s32 	%r14, %r11, %r2, %r13;
	mul.wide.s32 	%rd5, %r14, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd3, [%rd6];
	div.s32 	%r15, %r1, %r4;
	mul.lo.s32 	%r16, %r15, %r4;
	sub.s32 	%r17, %r1, %r16;
	mad.lo.s32 	%r18, %r15, %r5, %r17;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r18, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd4, [%rd9];
	mul.f64 	%fd5, %fd4, %fd1;
	mad.lo.s32 	%r19, %r15, %r6, %r17;
	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r19, 8;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f64 	%fd6, [%rd12];
	mul.f64 	%fd7, %fd5, %fd6;
	fma.rn.f64 	%fd8, %fd3, %fd2, %fd7;
	st.global.f64 	[%rd6], %fd8;

$L__BB0_2:
	ret;

}

