/* Copyright (c) Advanced Micro Devices, Inc. All rights reserved.
 *
 * SPDX-License-Identifier: MIT
 *
 */

/**
 * @file rdma-ep.h
 * @brief RDMA Endpoint -- GPU-Direct Access (GDA) for RDMA NICs.
 *
 * Derived from ROCm/rocSHMEM GDA backend, adapted for rocm-xio.
 * Provider-specific hardware operations remain in the vendor subdirectories.
 * Supports four RDMA vendors:
 *   - BNXT   (Broadcom Thor 2)
 *   - MLX5   (Mellanox/NVIDIA ConnectX)
 *   - IONIC  (Pensando)
 *   - ERNIC  (AMD ROCm ERNIC)
 *
 * Operating modes:
 *   - Loopback  -- QP connected to itself (default, single node)
 *   - 2-node    -- server/client over TCP QP exchange, then
 *                  GPU-initiated RDMA WRITE + ping-pong
 */

#ifndef RDMA_EP_H
#define RDMA_EP_H

#include <cstdint>
#include <cstring>
#include <string>

#include <hip/hip_runtime.h>

/** @brief rdma-ep does not expose a fixed public SQE layout. */
#define RDMA_EP_SQE_SIZE 0
/** @brief rdma-ep does not expose a fixed public CQE layout. */
#define RDMA_EP_CQE_SIZE 0

namespace xio {

struct XioEndpointConfig;

namespace rdma_ep {

/**
 * @brief Queue buffer placement for RDMA send/completion queues.
 */
enum class QueueMemMode : uint8_t {
  HOST_COHERENT = 0, /**< Allocate queues in coherent host memory. */
  DEVICE_VRAM = 1,   /**< Allocate queues in GPU VRAM. */
};

/**
 * @brief RDMA provider backends supported by rdma-ep.
 */
enum class Provider : uint8_t {
  BNXT = 0,       /**< Broadcom bnxt_re provider. */
  MLX5 = 1,       /**< Mellanox mlx5 provider. */
  IONIC = 2,      /**< Pensando Ionic provider. */
  ROCM_ERNIC = 3, /**< AMD ROCm ERNIC provider. */
  UNKNOWN = 0xFF, /**< Unknown or unsupported provider. */
};

/**
 * @brief Return the canonical provider name.
 * @param p Provider enum value.
 * @return Canonical provider string, or "unknown" for unsupported values.
 */
__host__ inline const char* provider_name(Provider p) {
  switch (p) {
    case Provider::BNXT:
      return "bnxt";
    case Provider::MLX5:
      return "mlx5";
    case Provider::IONIC:
      return "ionic";
    case Provider::ROCM_ERNIC:
      return "rocm-ernic";
    default:
      return "unknown";
  }
}

/**
 * @brief Convert a provider string to a Provider value.
 * @param s Provider name or accepted alias; may be nullptr.
 * @return Matching Provider, or Provider::UNKNOWN when not recognized.
 */
__host__ inline Provider provider_from_string(const char* s) {
  if (!s)
    return Provider::UNKNOWN;
  if (strcmp(s, "bnxt") == 0 || strcmp(s, "bnxt_re") == 0)
    return Provider::BNXT;
  if (strcmp(s, "mlx5") == 0)
    return Provider::MLX5;
  if (strcmp(s, "ionic") == 0 || strcmp(s, "pensando") == 0)
    return Provider::IONIC;
  if (strcmp(s, "rocm_ernic") == 0 || strcmp(s, "ernic") == 0 ||
      strcmp(s, "rocm-ernic") == 0)
    return Provider::ROCM_ERNIC;
  return Provider::UNKNOWN;
}

/**
 * @brief Configuration for the RDMA endpoint.
 *
 * Validated by validateConfig().  Controls provider selection,
 * queue sizing, loopback vs 2-node mode, and optional
 * data-pattern verification.
 */
struct RdmaEpConfig {
  std::string providerStr = "bnxt";   /**< Provider name string.    */
  Provider provider = Provider::BNXT; /**< Resolved provider enum.  */
  unsigned iterations = 128;          /**< RDMA ops per run.        */
  unsigned sqDepth = 256;             /**< Send-queue depth.        */
  unsigned cqDepth = 256;             /**< Completion-queue depth.  */
  uint32_t transferSize = 4096;       /**< Bytes per RDMA WRITE.    */
  uint32_t inlineThreshold = 28;      /**< Max inline send bytes.   */
  bool pcieRelaxedOrdering = false;   /**< PCIe relaxed ordering.   */
  int trafficClass = 0;               /**< QP address-handle TC.    */
  bool loopback = true;               /**< Loopback mode (default). */
  int gpuDeviceId = 0;                /**< HIP GPU device index.    */
  bool verify = false;                /**< LFSR verification flag.  */
  uint32_t seed = 1;                  /**< LFSR seed value.         */
  std::string deviceName;             /**< RDMA device name filter. */
  QueueMemMode queueMem = QueueMemMode::HOST_COHERENT; /**< Queue buffer
                                                          placement. */
  uint32_t batchSize = 1;    /**< WQEs per doorbell ring.  */
  uint16_t numQueues = 1;    /**< Independent QP count.    */
  bool infiniteMode = false; /**< Run forever (SIGINT).    */

  /** @name 2-Node Mode Fields
   *  Mutually exclusive with loopback mode.
   *  @{
   */
  bool isServer = false;  /**< Run as 2-node server.    */
  bool isClient = false;  /**< Run as 2-node client.    */
  std::string serverHost; /**< Server hostname/IP.      */
  uint32_t ppSize = 64;   /**< Ping-pong total bytes (seq + payload). */
  uint32_t ppIters = 100; /**< Ping-pong iterations.    */
  /** @} */
};

/**
 * @brief Validate RDMA endpoint configuration.
 * @param config RDMA endpoint configuration to validate.
 * @return Empty string when valid, otherwise a diagnostic message.
 */
__host__ std::string validateConfig(RdmaEpConfig* config);

/**
 * @brief Resolve iteration count from opaque endpoint config.
 * @param endpointConfig Pointer to an RdmaEpConfig instance.
 * @return Number of RDMA operations to run; 0 means infinite mode.
 */
__host__ unsigned getIterations(void* endpointConfig);

/**
 * @brief Run the RDMA endpoint (loopback or 2-node mode).
 * @param config Base endpoint configuration containing RdmaEpConfig.
 * @return hipSuccess on success, or a HIP error code on failure.
 */
__host__ hipError_t run(XioEndpointConfig* config);

} // namespace rdma_ep
} // namespace xio

namespace rdma_ep = xio::rdma_ep;

#endif // RDMA_EP_H
