 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Fri Oct 17 02:54:21 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/OUT_Valid_reg/SI (SDFFRQX2M)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_Valid_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_RX/U6/Stp_err_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U7/Data_Valid_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U6/Stp_err_reg/CK (SDFFRX1M)                    0.00       0.00 r
  UART_RX/U6/Stp_err_reg/QN (SDFFRX1M)                    0.29       0.29 r
  UART_RX/U6/test_so (Stop_Check_test_1)                  0.00       0.29 r
  UART_RX/U7/test_si (RX_FSM_Data_Width8_test_1)          0.00       0.29 r
  UART_RX/U7/Data_Valid_reg/SI (SDFFRQX2M)                0.00       0.29 r
  data arrival time                                                  0.29

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/Data_Valid_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_RX/U2/P_out_reg[7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[7]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[7]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/test_so (Deserializer_Data_Width8_test_1)
                                                          0.00       0.31 r
  UART_RX/U3/test_si (Edge_Bit_Counter_Data_Width8_test_1)
                                                          0.00       0.31 r
  UART_RX/U3/Bit_Count_reg[0]/SI (SDFFRQX2M)              0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Bit_Count_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_RX/U2/P_out_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[1]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[1]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[2]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[2]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_RX/U2/P_out_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[4]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[4]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[5]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[5]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_RX/U2/P_out_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[3]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[3]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[4]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[4]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_RX/U2/P_out_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[2]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[3]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[3]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_RX/U2/P_out_reg[5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[5]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[5]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[6]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[6]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_RX/U2/P_out_reg[6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U2/P_out_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[6]/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX/U2/P_out_reg[6]/QN (SDFFRX1M)                   0.31       0.31 r
  UART_RX/U2/P_out_reg[7]/SI (SDFFRX1M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[7]/CK (SDFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: REF_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: REF_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REF_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  REF_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  REF_RST_SYNC/sync_reg_reg[1]/D (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REF_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr[3] (FIFO_W_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/ASYNC[3] (BIT_SYNC_2_00000004_test_0)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr[2] (FIFO_W_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/ASYNC[2] (BIT_SYNC_2_00000004_test_0)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr[1] (FIFO_W_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/ASYNC[1] (BIT_SYNC_2_00000004_test_0)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr[0] (FIFO_W_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/ASYNC[0] (BIT_SYNC_2_00000004_test_0)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr[3] (FIFO_R_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/ASYNC[3] (BIT_SYNC_2_00000004_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr[2] (FIFO_R_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/ASYNC[2] (BIT_SYNC_2_00000004_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr[1] (FIFO_R_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/ASYNC[1] (BIT_SYNC_2_00000004_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr[0] (FIFO_R_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/ASYNC[0] (BIT_SYNC_2_00000004_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: Data_SYNC/en_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: Data_SYNC/en_sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/en_sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  Data_SYNC/en_sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  Data_SYNC/en_sync_reg_reg[1]/D (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/en_sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_RX/U7/Data_Valid_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: Data_SYNC/en_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Data_Valid_reg/CK (SDFFRQX2M)                0.00       0.00 r
  UART_RX/U7/Data_Valid_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  UART_RX/U7/Data_Valid (RX_FSM_Data_Width8_test_1)       0.00       0.35 r
  UART_RX/Data_Valid (UART_RX_TOP_Data_Width8_test_1)     0.00       0.35 r
  Data_SYNC/bus_enable (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00       0.35 r
  Data_SYNC/en_sync_reg_reg[0]/D (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/en_sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REF_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: REF_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REF_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  REF_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  REF_RST_SYNC/sync_reg_reg[1]/SI (SDFFRQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REF_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr[3] (FIFO_W_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/ASYNC[3] (BIT_SYNC_2_00000004_test_0)
                                                          0.00       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr[3] (FIFO_R_Addr_Size3_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/ASYNC[3] (BIT_SYNC_2_00000004_test_1)
                                                          0.00       0.35 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/Q (SDFFRQX2M)         0.35       0.35 r
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: Data_SYNC/en_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: Data_SYNC/en_sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/en_sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  Data_SYNC/en_sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  Data_SYNC/en_sync_reg_reg[1]/SI (SDFFRQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/en_sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_RX/U7/Data_Valid_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX/U7/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Data_Valid_reg/CK (SDFFRQX2M)                0.00       0.00 r
  UART_RX/U7/Data_Valid_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  UART_RX/U7/Parity_Error_reg/SI (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/Parity_Error_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  UART_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)             0.35       0.35 r
  UART_RST_SYNC/sync_reg_reg[1]/D (SDFFRQX1M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/D (SDFFRQX1M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  U0_PULSE_GEN/pls_flop_reg/D (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: Data_SYNC/Pulse_FF_Out_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: Data_SYNC/en_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/Pulse_FF_Out_reg/CK (SDFFRQX2M)               0.00       0.00 r
  Data_SYNC/Pulse_FF_Out_reg/Q (SDFFRQX2M)                0.36       0.36 r
  Data_SYNC/en_sync_reg_reg[0]/SI (SDFFRQX2M)             0.00       0.36 r
  data arrival time                                                  0.36

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/en_sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Data_SYNC/en_sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: Data_SYNC/Pulse_FF_Out_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/en_sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  Data_SYNC/en_sync_reg_reg[1]/Q (SDFFRQX2M)              0.38       0.38 r
  Data_SYNC/Pulse_FF_Out_reg/D (SDFFRQX2M)                0.00       0.38 r
  data arrival time                                                  0.38

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/Pulse_FF_Out_reg/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_RX_ClkDiv/Flag_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Flag_reg/CK (SDFFRX1M)                   0.00       0.00 r
  UART_RX_ClkDiv/Flag_reg/Q (SDFFRX1M)                    0.39       0.39 r
  UART_RX_ClkDiv/New_clk_reg/SI (SDFFSX1M)                0.00       0.39 r
  data arrival time                                                  0.39

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/New_clk_reg/CK (SDFFSX1M)                0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: SI[3] (input port clocked by DFTCLK)
  Endpoint: Data_SYNC/Pulse_FF_Out_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SI[3] (in)                                              0.01       2.01 r
  Data_SYNC/test_si (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00       2.01 r
  Data_SYNC/Pulse_FF_Out_reg/SI (SDFFRQX2M)               0.00       2.01 r
  data arrival time                                                  2.01

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/Pulse_FF_Out_reg/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: SI[0] (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SI[0] (in)                                              0.01       2.01 r
  UART_FIFO/test_si2 (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.01 r
  UART_FIFO/U4_FIFO_MEM/test_si2 (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       2.01 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/SI (SDFFRQX2M)
                                                          0.00       2.01 r
  data arrival time                                                  2.01

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: SI[2] (input port clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[8][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SI[2] (in)                                              0.01       2.01 r
  RegFile/test_si2 (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       2.01 r
  RegFile/memory_reg[8][7]/SI (SDFFRQX2M)                 0.00       2.01 r
  data arrival time                                                  2.01

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[8][7]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/test_se (BIT_SYNC_2_00000004_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/SE (SDFFRQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/Address_reg[3]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/Address_reg[2]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/Address_reg[1]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/Address_reg[3]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/Address_reg[2]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/SE (SDFFRQX2M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/Address_reg[1]/SE (SDFFRQX2M)       0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/test_se (BIT_SYNC_2_00000004_test_0)
                                                          0.00       2.27 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/SE (SDFFRQX1M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/test_se (FIFO_R_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U2_FIFO_R/Address_reg[0]/SE (SDFFRX1M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (SDFFRX1M)        0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/test_se (FIFO_W_Addr_Size3_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U0_FIFO_W/Address_reg[0]/SE (SDFFRX1M)        0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (SDFFRX1M)        0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: RegFile/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  RegFile/test_se (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       2.27 f
  RegFile/memory_reg[3][5]/SE (SDFFSQX2M)                 0.00       2.27 f
  data arrival time                                                  2.27

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[3][5]/CK (SDFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.46


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_RX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width4_test_1)
                                                          0.00       2.90 f
  UART_RX_ClkDiv/Count_reg[2]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_RX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width4_test_1)
                                                          0.00       2.90 f
  UART_RX_ClkDiv/Count_reg[0]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_RX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width4_test_1)
                                                          0.00       2.90 f
  UART_RX_ClkDiv/Count_reg[1]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Flag_reg/SE (SDFFRQX2M)                  0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Flag_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[6]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[5]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[0]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[4]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[1]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[3]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  U23/Y (INVXLM)                                          0.22       2.49 r
  U26/Y (INVXLM)                                          0.41       2.90 f
  UART_TX_ClkDiv/test_se (Integer_ClkDiv_ratio_Width8_test_1)
                                                          0.00       2.90 f
  UART_TX_ClkDiv/Count_reg[2]/SE (SDFFRQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/test_se (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/U190/Y (INVXLM)                   0.22       2.49 r
  UART_FIFO/U4_FIFO_MEM/U193/Y (INVXLM)                   0.42       2.91 f
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/SE (SDFFRQX2M)
                                                          0.00       2.91 f
  data arrival time                                                  2.91

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.11


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/test_se (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/U190/Y (INVXLM)                   0.22       2.49 r
  UART_FIFO/U4_FIFO_MEM/U192/Y (INVXLM)                   0.42       2.91 f
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/SE (SDFFRQX2M)
                                                          0.00       2.91 f
  data arrival time                                                  2.91

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.11


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  SE (in)                                                 0.27       2.27 f
  UART_FIFO/test_se (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/test_se (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       2.27 f
  UART_FIFO/U4_FIFO_MEM/U190/Y (INVXLM)                   0.22       2.49 r
  UART_FIFO/U4_FIFO_MEM/U191/Y (INVXLM)                   0.42       2.91 f
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/SE (SDFFRQX2M)
                                                          0.00       2.91 f
  data arrival time                                                  2.91

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.11


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[1] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/Q (SDFFRQX2M)
                                                          0.75       0.75 f
  UART_FIFO/U4_FIFO_MEM/test_so1 (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1)
                                                          0.00       0.75 f
  UART_FIFO/test_so1 (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1)
                                                          0.00       0.75 f
  SO[1] (out)                                             0.00       0.75 f
  data arrival time                                                  0.75

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.65


  Startpoint: RegFile/memory_reg[8][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[3] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[8][6]/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[8][6]/Q (SDFFRQX2M)                  0.75       0.75 f
  RegFile/test_so1 (Reg_File_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00       0.75 f
  SO[3] (out)                                             0.00       0.75 f
  data arrival time                                                  0.75

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.65


  Startpoint: UART_TX/U1_MUX_4x1/OUT_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: SO[0] (output port clocked by DFTCLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U1_MUX_4x1/OUT_reg/CK (SDFFSQX2M)               0.00       0.00 r
  UART_TX/U1_MUX_4x1/OUT_reg/Q (SDFFSQX2M)                0.75       0.75 f
  UART_TX/U1_MUX_4x1/OUT (MUX_4x1_test_1)                 0.00       0.75 f
  UART_TX/TX_OUT (UART_TOP_test_1)                        0.00       0.75 f
  SO[0] (out)                                             0.00       0.75 f
  data arrival time                                                  0.75

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.65


1
