$date
	Tue Oct 21 10:01:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cuenta1_tb $end
$var wire 1 ! test_fin $end
$var wire 4 " test_Cuenta [3:0] $end
$var reg 3 # test_Valor [2:0] $end
$var reg 1 $ test_clk $end
$var reg 1 % test_start $end
$scope module cuenta1 $end
$var wire 4 & Cuenta [3:0] $end
$var wire 3 ' Valor [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % start $end
$var wire 1 ! fin $end
$var wire 3 ( SalQ [2:0] $end
$var wire 4 ) SalA [3:0] $end
$var wire 1 * ResetA $end
$var wire 4 + EntA [3:0] $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$var wire 1 . CargaA $end
$scope module A $end
$var wire 1 $ clk $end
$var wire 4 / q [3:0] $end
$var wire 4 0 entA [3:0] $end
$var wire 1 * ResetA $end
$var wire 1 . CargaA $end
$scope module ffa0 $end
$var wire 1 $ clk $end
$var wire 1 1 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var parameter 32 2 retardo $end
$var reg 1 3 q $end
$upscope $end
$scope module ffa1 $end
$var wire 1 $ clk $end
$var wire 1 4 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var parameter 32 5 retardo $end
$var reg 1 6 q $end
$upscope $end
$scope module ffa2 $end
$var wire 1 $ clk $end
$var wire 1 7 d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var parameter 32 8 retardo $end
$var reg 1 9 q $end
$upscope $end
$scope module ffa3 $end
$var wire 1 $ clk $end
$var wire 1 : d $end
$var wire 1 * reset $end
$var wire 1 . carga $end
$var parameter 32 ; retardo $end
$var reg 1 < q $end
$upscope $end
$upscope $end
$scope module Q $end
$var wire 1 $ clk $end
$var wire 1 = enable $end
$var wire 3 > entQ [2:0] $end
$var wire 1 ? reset $end
$var wire 3 @ q [2:0] $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$scope module ff0 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 A inp_c $end
$var wire 1 B inp_d $end
$var wire 1 ? reset $end
$var wire 1 - selc_d $end
$var wire 1 C q $end
$var wire 1 D inp $end
$scope module ff0 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 ? reset $end
$var wire 1 D d $end
$var parameter 32 E retardo $end
$var reg 1 C q $end
$upscope $end
$scope module mux0 $end
$var wire 1 B a $end
$var wire 1 A b $end
$var wire 1 D out $end
$var wire 1 F s_n $end
$var wire 1 G sa $end
$var wire 1 H sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$scope module ff1 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 I inp_c $end
$var wire 1 J inp_d $end
$var wire 1 ? reset $end
$var wire 1 - selc_d $end
$var wire 1 K q $end
$var wire 1 L inp $end
$scope module ff0 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 ? reset $end
$var wire 1 L d $end
$var parameter 32 M retardo $end
$var reg 1 K q $end
$upscope $end
$scope module mux0 $end
$var wire 1 J a $end
$var wire 1 I b $end
$var wire 1 L out $end
$var wire 1 N s_n $end
$var wire 1 O sa $end
$var wire 1 P sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$scope module ff2 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 Q inp_c $end
$var wire 1 R inp_d $end
$var wire 1 ? reset $end
$var wire 1 - selc_d $end
$var wire 1 S q $end
$var wire 1 T inp $end
$scope module ff0 $end
$var wire 1 = carga $end
$var wire 1 $ clk $end
$var wire 1 ? reset $end
$var wire 1 T d $end
$var parameter 32 U retardo $end
$var reg 1 S q $end
$upscope $end
$scope module mux0 $end
$var wire 1 R a $end
$var wire 1 Q b $end
$var wire 1 T out $end
$var wire 1 V s_n $end
$var wire 1 W sa $end
$var wire 1 X sb $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$scope module sum $end
$var wire 4 Y A [3:0] $end
$var wire 4 Z B [3:0] $end
$var wire 1 [ c_in $end
$var wire 1 \ p3 $end
$var wire 1 ] p2 $end
$var wire 1 ^ p1 $end
$var wire 1 _ p0 $end
$var wire 1 ` g3 $end
$var wire 1 a g2 $end
$var wire 1 b g1 $end
$var wire 1 c g0 $end
$var wire 1 d c_out $end
$var wire 1 e c4 $end
$var wire 1 f c3 $end
$var wire 1 g c2 $end
$var wire 1 h c1 $end
$var wire 4 i S [3:0] $end
$var wire 4 j C [4:1] $end
$scope module cla $end
$var wire 4 k G [3:0] $end
$var wire 4 l P [3:0] $end
$var wire 1 [ c_in $end
$var wire 4 m C [4:1] $end
$upscope $end
$scope module fa0 $end
$var wire 1 n a $end
$var wire 1 o b $end
$var wire 1 [ c_in $end
$var wire 1 h c_out $end
$var wire 1 c g $end
$var wire 1 _ p $end
$var wire 1 p sum_par $end
$var wire 1 q sum $end
$var wire 1 r carry2 $end
$var wire 1 s carry1 $end
$scope module ha1 $end
$var wire 1 n a $end
$var wire 1 o b $end
$var wire 1 s carry $end
$var wire 1 p sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 [ a $end
$var wire 1 p b $end
$var wire 1 r carry $end
$var wire 1 q sum $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 t a $end
$var wire 1 u b $end
$var wire 1 v c_in $end
$var wire 1 g c_out $end
$var wire 1 b g $end
$var wire 1 ^ p $end
$var wire 1 w sum_par $end
$var wire 1 x sum $end
$var wire 1 y carry2 $end
$var wire 1 z carry1 $end
$scope module ha1 $end
$var wire 1 t a $end
$var wire 1 u b $end
$var wire 1 z carry $end
$var wire 1 w sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 v a $end
$var wire 1 w b $end
$var wire 1 y carry $end
$var wire 1 x sum $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } c_in $end
$var wire 1 f c_out $end
$var wire 1 a g $end
$var wire 1 ] p $end
$var wire 1 ~ sum_par $end
$var wire 1 !" sum $end
$var wire 1 "" carry2 $end
$var wire 1 #" carry1 $end
$scope module ha1 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 #" carry $end
$var wire 1 ~ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 } a $end
$var wire 1 ~ b $end
$var wire 1 "" carry $end
$var wire 1 !" sum $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 $" a $end
$var wire 1 %" b $end
$var wire 1 &" c_in $end
$var wire 1 e c_out $end
$var wire 1 ` g $end
$var wire 1 \ p $end
$var wire 1 '" sum_par $end
$var wire 1 (" sum $end
$var wire 1 )" carry2 $end
$var wire 1 *" carry1 $end
$scope module ha1 $end
$var wire 1 $" a $end
$var wire 1 %" b $end
$var wire 1 *" carry $end
$var wire 1 '" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 &" a $end
$var wire 1 '" b $end
$var wire 1 )" carry $end
$var wire 1 (" sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module uc0 $end
$var wire 1 $ clk $end
$var wire 1 +" q0 $end
$var wire 1 % start $end
$var wire 1 * ResetA $end
$var wire 1 ! Fin $end
$var wire 1 , DesplazaQ $end
$var wire 1 - CargaQ $end
$var wire 1 . CargaA $end
$var parameter 3 ," S0 $end
$var parameter 3 -" S1 $end
$var parameter 3 ." S2 $end
$var parameter 3 /" S3 $end
$var parameter 3 0" S4 $end
$var parameter 3 1" S5 $end
$var parameter 3 2" S6 $end
$var parameter 32 3" retardo $end
$var reg 3 4" nextstate [2:0] $end
$var reg 3 5" state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 3"
b110 2"
b101 1"
b100 0"
b11 /"
b10 ."
b1 -"
b0 ,"
b1 U
b1 M
b1 E
b1 ;
b1 8
b1 5
b1 2
$end
#0
$dumpvars
bx 5"
bx 4"
x+"
x*"
x)"
x("
x'"
x&"
0%"
x$"
x#"
x""
x!"
x~
x}
0|
x{
xz
xy
xx
xw
xv
0u
xt
xs
xr
xq
xp
1o
xn
bx m
bx1 l
b0x k
bx j
bx i
xh
xg
xf
xe
xd
xc
0b
0a
0`
1_
x^
x]
x\
0[
b1 Z
bx Y
xX
0W
xV
xT
xS
0R
1Q
0P
xO
xN
xL
xK
xJ
0I
xH
xG
xF
xD
xC
xB
1A
bx @
0?
b101 >
x=
x<
x:
x9
x7
x6
x4
x3
x1
bx 0
bx /
x.
x-
x,
bx +
x*
bx )
bx (
b101 '
bx &
1%
1$
b101 #
bx "
x!
$end
#100
b1 4"
0L
0.
1T
0O
1D
0G
1X
0V
0N
1H
0F
1=
0,
1-
1*
0!
b0 5"
0*"
0#"
0z
0r
#200
0}
0&"
0d
0v
b0 j
b0 m
0\
0]
b1 l
0^
b0 k
0c
0$"
0{
0t
0n
0<
09
06
b0 "
b0 &
b0 )
b0 /
b0 Y
03
#300
0f
0e
0g
0h
0""
0)"
0y
0'"
0~
0w
1p
0s
#400
0:
07
04
11
0("
0!"
0x
b1 +
b1 0
b1 i
1q
#500
0%
