{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540969881090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540969881097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 10:11:19 2018 " "Processing started: Wed Oct 31 10:11:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540969881097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdr_tx -c sdr_tx " "Command: quartus_sta sdr_tx -c sdr_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881097 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1540969881330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881606 ""}
{ "Info" "ISTA_SDC_FOUND" "sdr_tx.sdc " "Reading SDC File: 'sdr_tx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881889 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969881898 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969881898 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969881898 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969881898 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540969881899 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540969881943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1540969882001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.273 " "Worst-case setup slack is -1.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -19.736 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   -1.273             -19.736 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.351               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   12.351               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.268               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    0.371               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    9.738               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 clk_50MHZ  " "    9.835               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969882031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882031 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.386 ns " "Worst Case Available Settling Time: 37.386 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969882594 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540969882600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969882769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883444 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883490 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883490 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883490 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1540969883505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.729 " "Worst-case setup slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -7.888 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   -0.729              -7.888 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.136               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   13.136               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.263               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    0.330               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    9.743               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 clk_50MHZ  " "    9.818               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883525 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.652 ns " "Worst Case Available Settling Time: 37.652 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883640 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883640 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540969883646 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883743 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883743 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1540969883743 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.761 " "Worst-case setup slack is 0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    0.761               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.554               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   15.554               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.129               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    0.193               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    1.333               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 clk_50MHZ  " "    9.587               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    9.749               0.000 pll3:pll3_inst1\|altpll:altpll_component\|pll3_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540969883779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.589 ns " "Worst Case Available Settling Time: 38.589 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540969883898 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969883898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969884327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969884328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540969884409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 10:11:24 2018 " "Processing ended: Wed Oct 31 10:11:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540969884409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540969884409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540969884409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540969884409 ""}
