<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="V2LVS" />
<meta name="abstract" content="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC." />
<meta name="description" content="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf9540624-79c5-438f-96af-53d8ca9632c7" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>V2LVS</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="V2LVS" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idf9540624-79c5-438f-96af-53d8ca9632c7">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> V2LVS</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc">The V2LVS
(Verilog-to-LVS) tool translates a Verilog structural netlist into
a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre
PERC. </span>
</div>
<p class="p">This chapter covers each part
of the formal Backus Naur Form specification for the Verilog language
in the IEEE standard (IEEE Computer Society, IEEE Standard Hardware
Description Language Based on the Verilog Hardware Description Language,
IEEE Std 1364-2001). This chapter is best read in conjunction with
the standard document itself or with another Verilog text (for example,
D.E. Thomas and P.R. Moorby, The Verilog Hardware Description Language,
5th ed., Springer Science+Media, Inc., New York, 2002).</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_V2lvsOverview_id40958cb4.html" title="V2LVS converts a structural Verilog design into an equivalent netlist in extended SPICE form.">V2LVS Overview</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_BasicV2lvsUsage_idc45637c2.html" title="An interactive V2LVS Tcl shell session is a good way to understand basic V2LVS usage and to develop scripts.">Basic V2LVS Usage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_Modules_id3f291074.html" title="V2LVS supports modules and macro modules. Both are mapped directly into SPICE subcircuits having no exceptions. If a particular module name is declared more than once, the first declaration is used and subsequent declarations are ignored after a warning is issued.">Modules</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_Declarations_id05193903.html" title="The following declaration types are meaningful to V2LVS: input, output, inout, all net types, and parameter. ">Declarations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_PrimitiveInstances_id6bb739b5.html" title="IEEE Std 1364-2001 describes the use of primitive instances. ">Primitive Instances</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_BehavioralStatements_id61514bf6.html" title="All behavioral statements cause the containing module to be skipped in translation, except for the assign statement, which applies continuous assignment. In the translated SPICE, the assign statement is mapped to a *.CONNECT statement to connect one net to another. Net initialization has the same effect as continuous assignment.">Behavioral Statements</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SpecifyBlock_id8578a11b.html" title="A Specify block is used to specify timing information for paths across a Verilog module. V2LVS processes $recrem system timing checks in Specify blocks.">Specify Block</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_Expressions_id393baea1.html" title="Expressions are used throughout the Verilog language. V2LVS supports expressions used for structural description. These include things like identifiers; binary, hexadecimal, octal, and decimal numbers; port ranges; port selections; bit selection concatenations; and multiple concatenations.">Expressions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_CompilerDirectives_idc4b9cb17.html" title="V2LVS supports a limited set of compiler directives.">Compiler Directives</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_LibraryFiles_id47c4d4b7.html" title="V2LVS can use a Verilog library file to specify declarations to represent leaf modules that are defined in SPICE. V2LVS reads the Verilog library file to gather the port interface names that are used during instantiation. The Verilog library file may contain full Verilog modules, including user-defined primitives and behavioral syntax.">Library Files</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SimulationOutputGeneration_id13dfebd0.html" title="By default, V2LVS utilizes a Calibre nmLVS comment-coded extension ($PINS) to make pin connections. Such connections are independent of port order in the SPICE. However, the $PINS construct is unique to Calibre flows, and some tools may not recognize it.">Simulation Output Generation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_CalibreXrcSourceTemplateFile_id7810c8ec.html" title="The v2lvs::create_pex_template command (command line: -t) may be used to generate a file which Calibre xRC can use to determine directions of ports declared in the Verilog netlist.">Calibre xRC Source Template File</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_CollectingIncludeNetlistsIntoASingleNetlist_idda2cea6f.html" title="In certain cases, a SPICE library may have numerous .INCLUDE statements that encompass all the netlists of the design. It may be desirable to collect all of these netlists into a single library netlist. The following script performs this function. V2LVS does not need to be part of the tool flow for this script to be useful.">Collecting SPICE .INCLUDE Netlists into a Single Netlist</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_CreatingLvsBoxSubcircuits_idaaa13618.html" title="The v2lvs::generate_empty_subckts -enable option (command line: –e) generates empty subcircuits from a Verilog library file. This can be useful in conjunction with the LVS Box rule file statement to perform partial comparison of a structural netlist without comparing the low-level circuit descriptions.">Creating LVS Box Subcircuits</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_V2lvsTclInterface_id273724ee.html" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools. ">V2LVS Tcl Interface</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_SupportedVerilogSyntax_id46b12a84.html" title="V2LVS supports Verilog-2001 keywords and constructs. Such items may be parsed but are not translated. When this is the case, it is indicated in the table as a parsing support issue.">Supported Verilog Syntax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_V2lvsCommandLineSyntax_id126d972d.html" title="V2LVS command line.">V2LVS Command Line Syntax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_V2lvsErrorsWarnings_id48b8f579.html" title="The following table is arranged alphabetically by the first non-variable word that appears after the word ERROR: in the error message.">V2LVS Errors and Warnings</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "V2LVS"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_V2lvs_idf9540624.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>