$comment
	File created using the following command:
		vcd file boolean1.msim.vcd -direction
$end
$date
	Thu Nov 23 16:44:48 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module boolean1_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % x $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_x $end
$var wire 1 0 ww_c $end
$var wire 1 1 ww_d $end
$var wire 1 2 ww_a $end
$var wire 1 3 ww_b $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \b~input_o\ $end
$var wire 1 6 \d~input_o\ $end
$var wire 1 7 \a~input_o\ $end
$var wire 1 8 \c~input_o\ $end
$var wire 1 9 \inst2~combout\ $end
$var wire 1 : \ALT_INV_b~input_o\ $end
$var wire 1 ; \ALT_INV_a~input_o\ $end
$var wire 1 < \ALT_INV_d~input_o\ $end
$var wire 1 = \ALT_INV_c~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
x4
05
06
07
08
09
1:
1;
1<
1=
$end
#1000000
1!
12
17
0;
#2000000
0!
1"
02
13
15
07
1;
0:
#3000000
1!
12
17
0;
19
1/
1%
#4000000
0!
0"
1#
02
03
10
18
05
07
1;
1:
0=
09
0/
0%
#5000000
1!
12
17
0;
#6000000
0!
1"
02
13
15
07
1;
0:
#7000000
1!
12
17
0;
19
1/
1%
#8000000
0!
0"
0#
1$
02
03
00
11
16
08
05
07
1;
1:
1=
0<
09
0/
0%
#9000000
1!
12
17
0;
#10000000
0!
1"
02
13
15
07
1;
0:
#11000000
1!
12
17
0;
19
1/
1%
#12000000
0!
0"
1#
02
03
10
18
05
07
1;
1:
0=
#13000000
1!
12
17
0;
#14000000
0!
1"
02
13
15
07
1;
0:
#15000000
1!
12
17
0;
#16000000
