{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623144543934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623144543936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  8 11:29:03 2021 " "Processing started: Tue Jun  8 11:29:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623144543936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623144543936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623144543937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623144544177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-timesone " "Found design unit 1: encoder-timesone" {  } { { "encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544708 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623144544708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramstix_gpmc_driver-behavior " "Found design unit 1: ramstix_gpmc_driver-behavior" {  } { { "Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramstix_gpmc_driver " "Found entity 1: ramstix_gpmc_driver" {  } { { "Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623144544709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Templates/gpmc_fpga_template/fpga/setup_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Templates/gpmc_fpga_template/fpga/setup_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_control-structure " "Found design unit 1: setup_control-structure" {  } { { "Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544711 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623144544711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623144544711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623144544788 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_reg1 setup_control.vhd(88) " "VHDL Signal Declaration warning at setup_control.vhd(88): used explicit default value for signal \"in_reg1\" because signal was never assigned a value" {  } { { "Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1623144544791 "|setup_control"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 32 setup_control.vhd(116) " "VHDL expression error at setup_control.vhd(116): expression has 16 elements, but must have 32 elements" {  } { { "Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 116 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1623144544793 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_in setup_control.vhd(116) " "VHDL error at setup_control.vhd(116): formal port or parameter \"data_in\" must have actual or default value" {  } { { "Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 116 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1623144544793 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1623144544794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623144544906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun  8 11:29:04 2021 " "Processing ended: Tue Jun  8 11:29:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623144544906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623144544906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623144544906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623144544906 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623144545021 ""}
