vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xil_defaultlib

vmap xil_defaultlib questa_lib/msim/xil_defaultlib

vcom -work xil_defaultlib  -93  \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_Block_entry5_proc.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_Block_for_end_proc.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_fifo_w32_d2_S.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_flow_control_loop_pipe.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_Loop_Shift_Accum_Loop_proc.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_mul_32s_32s_32_1_1.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir_mux_1017_32_1_1.vhd" \
"../../../../FirFabVivado.gen/sources_1/bd/kria_fir/ipshared/e7fe/hdl/vhdl/fir.vhd" \
"../../../bd/kria_fir/ip/kria_fir_fir_0_0/sim/kria_fir_fir_0_0.vhd" \
"../../../bd/kria_fir/sim/kria_fir.vhd" \


