SPARKNaCl.ASR_16                                     =>                    --/5.7 s/5.9 s
`-VC_POSTCONDITION sparknacl.ads:355:35              => --/5.7 s/5.8 s
 `-Z3: 5.7 s, 11650768 steps, Unknown (unknown)
  -CVC4: 80.0 ms, 993 steps, Unknown (unknown)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.ASR_4                                      =>                    --/1.2 s/1.4 s
`-VC_POSTCONDITION sparknacl.ads:379:35              => --/1.2 s/1.3 s
 `-Z3: 1.2 s, 11650768 steps, Unknown (unknown)
  -CVC4: 80.0 ms, 993 steps, Unknown (unknown)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.ASR_8                                      =>                    --/3.3 s/3.5 s
`-VC_POSTCONDITION sparknacl.ads:367:35              => --/3.3 s/3.4 s
 `-Z3: 3.3 s, 11650768 steps, Unknown (unknown)
  -CVC4: 90.0 ms, 993 steps, Unknown (unknown)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.Car.Nearlynormal_To_Normal                 =>                    --/1.4 s/17.5 s
`-VC_LOOP_INVARIANT_PRESERV sparknacl-car.adb:324:13 => --/1.4 s/1.9 s
 `-CVC4: 1.4 s, 13011 steps, Unknown (unknown)
  -Z3: 590.0 ms, 743088 steps, Unknown (unknown)
`-VC_ASSERT sparknacl-car.adb:343:31                 => --/790.0 ms/1.2 s
 `-Z3: 790.0 ms, 957357 steps, Unknown (unknown)
  -CVC4: 410.0 ms, 4809 steps, Unknown (unknown)
SPARKNaCl.Sign.Sign                                  =>                    --/57.6 s/489.2 s
`-VC_OVERFLOW_CHECK sparknacl-sign.adb:890:36        => --/57.6 s/238.7 s
 `-CVC4: 51.6 s, 505013 steps, Unknown (unknown)
  -Z3: 7.9 s, 11654552 steps, Unknown (unknown)
 `-CVC4: 50.5 s, 505013 steps, Unknown (unknown)
  -Z3: 8.8 s, 11654285 steps, Unknown (unknown)
 `-CVC4: 50.7 s, 505013 steps, Unknown (unknown)
  -Z3: 7.2 s, 11654931 steps, Unknown (unknown)
