<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<!-- Presets for IP cores -->
<ip_presets schema="1.0">

  	<!-- Zynq 7000 processing system configuration -->
	<ip_preset preset_proc_name="ps7_preset">
		<ip vendor="xilinx.com" library="ip" name="processing_system7" version="*">
			<user_parameters>
				<user_parameter name="CONFIG.PCW_UART1_PERIPHERAL_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PCW_UART1_UART1_IO" value="MIO 48 .. 49"/>

				<user_parameter name="CONFIG.PCW_SD0_PERIPHERAL_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PCW_SD0_SD0_IO" value="MIO 40 .. 45"/>

				<user_parameter name="CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH" value="32 Bit"/>
				<user_parameter name="CONFIG.PCW_UIPARAM_DDR_PARTNO" value="MT41K256M16 RE-125"/>
			</user_parameters>
   	 	</ip>
  	</ip_preset>

</ip_presets>
