

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Sun Oct 17 19:11:16 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      271|      271| 1.084 us | 1.084 us |  271|  271|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      269|      269|        15|          1|          1|   256|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%descramble_buf_1_M = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 0" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 20 'getelementptr' 'descramble_buf_1_M' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_1 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 0" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 21 'getelementptr' 'descramble_buf_1_M_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader2174.i"   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i2_0_i = phi i9 [ 0, %newFuncRoot ], [ %i, %realfft_be_descramble_end ]"   --->   Operation 23 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "%icmp_ln87 = icmp eq i9 %i2_0_i, -256" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 24 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%i = add i9 %i2_0_i, 1" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader2173.i.exitStub, label %realfft_be_descramble_begin" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "%icmp_ln91 = icmp eq i9 %i2_0_i, 0" [./xfft2real.h:91->xfft2real.cpp:62]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln87)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i" [./xfft2real.h:91->xfft2real.cpp:62]   --->   Operation 29 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i9 %i2_0_i to i8" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 30 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%sub_ln96 = sub i8 0, %trunc_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 31 'sub' 'sub_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %sub_ln96 to i64" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 32 'zext' 'zext_ln96' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_3 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 33 'getelementptr' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %descramble_buf_1_M_3, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 34 'load' 'p_Val2_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %i2_0_i to i64" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 35 'zext' 'zext_ln1265' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%descramble_buf_0_M = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln1265" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 36 'getelementptr' 'descramble_buf_0_M' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 37 'load' 'p_Val2_s' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_1 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln1265" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 38 'getelementptr' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %descramble_buf_0_M_1, align 2" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 39 'load' 'p_Val2_1' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_2 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln96" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%p_Val2_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 41 'load' 'p_Val2_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %descramble_buf_1_M_3, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 42 'load' 'p_Val2_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%twid_rom_0_addr = getelementptr [256 x i15]* @twid_rom_0, i64 0, i64 %zext_ln1265" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 43 'getelementptr' 'twid_rom_0_addr' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i15* %twid_rom_0_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 44 'load' 'p_Val2_18' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%twid_rom_1_addr = getelementptr [256 x i16]* @twid_rom_1, i64 0, i64 %zext_ln1265" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 45 'getelementptr' 'twid_rom_1_addr' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 46 'load' 'p_Val2_19' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i9 %i2_0_i to i8" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 47 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %descramble_buf_0_M_1, align 2" [./xfft2real.h:89->xfft2real.cpp:62]   --->   Operation 49 'load' 'p_Val2_1' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%p_Val2_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 50 'load' 'p_Val2_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%p_Val2_4 = sub i16 0, %p_Val2_2" [./xfft2real.h:96->xfft2real.cpp:62]   --->   Operation 51 'sub' 'p_Val2_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i15* %twid_rom_0_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 52 'load' 'p_Val2_18' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:105->xfft2real.cpp:62]   --->   Operation 53 'load' 'p_Val2_19' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln111 = sub i8 0, %trunc_ln111" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 54 'sub' 'sub_ln111' <Predicate = (!icmp_ln87)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_3 to i17" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 55 'sext' 'rhs_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_4 to i17" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 56 'sext' 'rhs_V_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 57 'sext' 'lhs_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 58 'add' 'ret_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %rhs_V, %lhs_V" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 59 'sub' 'ret_V_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V, i32 1, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 61 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %p_Val2_1 to i17" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 62 'sext' 'lhs_V_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_4, %rhs_V_3" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 63 'add' 'ret_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %rhs_V_3, %lhs_V_4" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 64 'sub' 'ret_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 65 'bitselect' 'tmp_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_1, i32 1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 66 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_2, i32 1, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 67 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 68 'bitselect' 'tmp_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_3, i32 1, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 69 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i17 %ret_V to i18" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 70 'zext' 'zext_ln1148' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i17 %ret_V_3 to i18" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 71 'zext' 'zext_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i18 0, %zext_ln1148" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 72 'sub' 'sub_ln1148' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148, i32 1, i32 16)" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 73 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i17 %ret_V_1 to i18" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 74 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i18 0, %zext_ln1148_1" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 75 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_2, i32 1, i32 16)" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 76 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.10ns)   --->   "%r_V = sub i17 0, %ret_V_2" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 77 'sub' 'r_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, %trunc_ln1148_7" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 79 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 80 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.80ns)   --->   "%select_ln1148_3 = select i1 %tmp_3, i16 %sub_ln1148_4, i16 %trunc_ln1148_8" [./xfft2real.h:100->xfft2real.cpp:62]   --->   Operation 81 'select' 'select_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i18 0, %zext_ln1148_2" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 82 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_5, i32 1, i32 16)" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 83 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 84 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, %trunc_ln1148_1" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 84 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1148_1, i16 %trunc_ln1148_2" [./xfft2real.h:98->xfft2real.cpp:62]   --->   Operation 85 'select' 'f_M_real_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, %trunc_ln1148_4" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 86 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_2, i16 %sub_ln1148_3, i16 %trunc_ln1148_5" [./xfft2real.h:99->xfft2real.cpp:62]   --->   Operation 87 'select' 'f_M_imag_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, %trunc_ln1148_s" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 88 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln87 & !icmp_ln91 & tmp_4)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%select_ln1148_4 = select i1 %tmp_4, i16 %sub_ln1148_6, i16 %trunc_ln1148_3" [./xfft2real.h:101->xfft2real.cpp:62]   --->   Operation 89 'select' 'select_ln1148_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i15 %p_Val2_18 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 90 'zext' 'zext_ln1116' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %select_ln1148_3 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 91 'sext' 'sext_ln1118' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 92 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_19 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 93 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 95 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 95 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %select_ln1148_4 to i31" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 96 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 97 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 98 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 99 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 100 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %zext_ln1116, %sext_ln1118" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 100 'mul' 'r_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 101 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 102 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118, %sext_ln1118_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 103 'mul' 'mul_ln1192' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 104 'mul' 'mul_ln1193' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = sub i31 %r_V_1, %mul_ln1193" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 105 'sub' 'ret_V_4' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_2 = mul i31 %zext_ln1116, %sext_ln1118_1" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 106 'mul' 'r_V_2' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 107 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, %r_V_2" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 107 'add' 'ret_V_5' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [2/2] (3.25ns)   --->   "%cdata2_M_real_V = load i16* %descramble_buf_1_M, align 16" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 108 'load' 'cdata2_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 109 [2/2] (3.25ns)   --->   "%cdata2_M_imag_V = load i16* %descramble_buf_1_M_1, align 2" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 109 'load' 'cdata2_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%p_r_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_4, i32 15, i32 30)" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 110 'partselect' 'p_r_V' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_5, i32 15, i32 30)" [./xfft2real.h:106->xfft2real.cpp:62]   --->   Operation 111 'partselect' 'p_Val2_15' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (2.07ns)   --->   "%cdata1_M_real_V_1 = add i16 %f_M_real_V, %p_r_V" [./xfft2real.h:107->xfft2real.cpp:62]   --->   Operation 112 'add' 'cdata1_M_real_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (2.07ns)   --->   "%cdata1_M_imag_V_1 = add i16 %f_M_imag_V, %p_Val2_15" [./xfft2real.h:107->xfft2real.cpp:62]   --->   Operation 113 'add' 'cdata1_M_imag_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (2.07ns)   --->   "%cdata2_M_real_V_1 = sub i16 %f_M_real_V, %p_r_V" [./xfft2real.h:108->xfft2real.cpp:62]   --->   Operation 114 'sub' 'cdata2_M_real_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (2.07ns)   --->   "%cdata2_M_imag_V_1 = sub i16 %p_Val2_15, %f_M_imag_V" [./xfft2real.h:108->xfft2real.cpp:62]   --->   Operation 115 'sub' 'cdata2_M_imag_V_1' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (2.07ns)   --->   "%cdata1_M_real_V = add i16 %p_Val2_1, %p_Val2_s" [./xfft2real.h:92->xfft2real.cpp:62]   --->   Operation 116 'add' 'cdata1_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (2.07ns)   --->   "%cdata1_M_imag_V = sub i16 %p_Val2_s, %p_Val2_1" [./xfft2real.h:93->xfft2real.cpp:62]   --->   Operation 117 'sub' 'cdata1_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/2] (3.25ns)   --->   "%cdata2_M_real_V = load i16* %descramble_buf_1_M, align 16" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 118 'load' 'cdata2_M_real_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 119 [1/2] (3.25ns)   --->   "%cdata2_M_imag_V = load i16* %descramble_buf_1_M_1, align 2" [./xfft2real.h:94->xfft2real.cpp:62]   --->   Operation 119 'load' 'cdata2_M_imag_V' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 120 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end"   --->   Operation 120 'br' <Predicate = (!icmp_ln87 & !icmp_ln91)> <Delay = 1.76>
ST_13 : Operation 121 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end" [./xfft2real.h:95->xfft2real.cpp:62]   --->   Operation 121 'br' <Predicate = (!icmp_ln87 & icmp_ln91)> <Delay = 1.76>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%t_V_7 = phi i16 [ %cdata2_M_imag_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata2_M_imag_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 122 'phi' 't_V_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%t_V_6 = phi i16 [ %cdata2_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata2_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 123 'phi' 't_V_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%t_V_5 = phi i16 [ %cdata1_M_imag_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata1_M_imag_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 124 'phi' 't_V_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%t_V_4 = phi i16 [ %cdata1_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %cdata1_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i104.i ]"   --->   Operation 125 'phi' 't_V_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i16 %t_V_7 to i17" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 126 'sext' 'sext_ln1148_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i16 %t_V_6 to i17" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 127 'sext' 'sext_ln1148_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i16 %t_V_5 to i17" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 128 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i16 %t_V_4 to i17" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 129 'sext' 'sext_ln1148' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_4, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 130 'bitselect' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (2.07ns)   --->   "%sub_ln1148_7 = sub i17 0, %sext_ln1148" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 131 'sub' 'sub_ln1148_7' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_7, i32 1, i32 16)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 132 'partselect' 'trunc_ln1148_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_4, i32 1, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 133 'partselect' 'trunc_ln1148_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_5, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1148_9 = sub i17 0, %sext_ln1148_2" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 135 'sub' 'sub_ln1148_9' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_9, i32 1, i32 16)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 136 'partselect' 'trunc_ln1148_10' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_5, i32 1, i32 15)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 137 'partselect' 'trunc_ln1148_11' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_6, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 138 'bitselect' 'tmp_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1148_11 = sub i17 0, %sext_ln1148_4" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 139 'sub' 'sub_ln1148_11' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_11, i32 1, i32 16)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 140 'partselect' 'trunc_ln1148_12' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_6, i32 1, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 141 'partselect' 'trunc_ln1148_13' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V_7, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 142 'bitselect' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (2.07ns)   --->   "%sub_ln1148_13 = sub i17 0, %sext_ln1148_6" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 143 'sub' 'sub_ln1148_13' <Predicate = (!icmp_ln87)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148_13, i32 1, i32 16)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 144 'partselect' 'trunc_ln1148_14' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V_7, i32 1, i32 15)" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 145 'partselect' 'trunc_ln1148_15' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i15 %trunc_ln1148_9 to i16" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 146 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln87 & !tmp_5)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (2.07ns)   --->   "%sub_ln1148_8 = sub i16 0, %trunc_ln1148_6" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 147 'sub' 'sub_ln1148_8' <Predicate = (!icmp_ln87 & tmp_5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.80ns)   --->   "%tmp_M_real_V = select i1 %tmp_5, i16 %sub_ln1148_8, i16 %sext_ln1148_1" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 148 'select' 'tmp_M_real_V' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i15 %trunc_ln1148_11 to i16" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 149 'sext' 'sext_ln1148_3' <Predicate = (!icmp_ln87 & !tmp_6)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln1148_10 = sub i16 0, %trunc_ln1148_10" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 150 'sub' 'sub_ln1148_10' <Predicate = (!icmp_ln87 & tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.80ns)   --->   "%tmp_M_imag_V = select i1 %tmp_6, i16 %sub_ln1148_10, i16 %sext_ln1148_3" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 151 'select' 'tmp_M_imag_V' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i15 %trunc_ln1148_13 to i16" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 152 'sext' 'sext_ln1148_5' <Predicate = (!icmp_ln87 & !tmp_7)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (2.07ns)   --->   "%sub_ln1148_12 = sub i16 0, %trunc_ln1148_12" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 153 'sub' 'sub_ln1148_12' <Predicate = (!icmp_ln87 & tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_7, i16 %sub_ln1148_12, i16 %sext_ln1148_5" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 154 'select' 'select_ln1148' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i15 %trunc_ln1148_15 to i16" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 155 'sext' 'sext_ln1148_7' <Predicate = (!icmp_ln87 & !tmp_8)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (2.07ns)   --->   "%sub_ln1148_14 = sub i16 0, %trunc_ln1148_14" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 156 'sub' 'sub_ln1148_14' <Predicate = (!icmp_ln87 & tmp_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.80ns)   --->   "%select_ln1148_5 = select i1 %tmp_8, i16 %sub_ln1148_14, i16 %sext_ln1148_7" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 157 'select' 'select_ln1148_5' <Predicate = (!icmp_ln87)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str7)" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 159 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./xfft2real.h:88->xfft2real.cpp:62]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P(i16* %real_spectrum_lo_V_M_real_V, i16* %real_spectrum_lo_V_M_imag_V, i16 %tmp_M_real_V, i16 %tmp_M_imag_V)" [./xfft2real.h:110->xfft2real.cpp:62]   --->   Operation 161 'write' <Predicate = (!icmp_ln87)> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %sub_ln111 to i64" [./xfft2real.h:111->xfft2real.cpp:62]   --->   Operation 162 'zext' 'zext_ln111' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf = getelementptr [256 x i16]* %real_spectrum_hi_buf_i_0, i64 0, i64 %zext_ln111" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 163 'getelementptr' 'real_spectrum_hi_buf' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (3.25ns)   --->   "store i16 %select_ln1148, i16* %real_spectrum_hi_buf, align 4" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 164 'store' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_2 = getelementptr [256 x i16]* %real_spectrum_hi_buf_i_1, i64 0, i64 %zext_ln111" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 165 'getelementptr' 'real_spectrum_hi_buf_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (3.25ns)   --->   "store i16 %select_ln1148_5, i16* %real_spectrum_hi_buf_2, align 2" [./xfft2real.h:112->xfft2real.cpp:62]   --->   Operation 166 'store' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str7, i32 %tmp_1)" [./xfft2real.h:113->xfft2real.cpp:62]   --->   Operation 167 'specregionend' 'empty_44' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader2174.i" [./xfft2real.h:87->xfft2real.cpp:62]   --->   Operation 168 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./xfft2real.h:87->xfft2real.cpp:62) [19]  (1.77 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln87', ./xfft2real.h:87->xfft2real.cpp:62) [20]  (1.66 ns)
	blocking operation 1.96 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_1_M_3', ./xfft2real.h:96->xfft2real.cpp:62) [40]  (0 ns)
	'load' operation ('__z._M_imag.V', ./xfft2real.h:96->xfft2real.cpp:62) on array 'descramble_buf_1_M_imag_V' [42]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_0_M', ./xfft2real.h:89->xfft2real.cpp:62) [29]  (0 ns)
	'load' operation ('__Val2__', ./xfft2real.h:89->xfft2real.cpp:62) on array 'descramble_buf_0_M_real_V' [30]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./xfft2real.h:89->xfft2real.cpp:62) on array 'descramble_buf_0_M_real_V' [30]  (3.25 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'add' operation ('ret.V', ./xfft2real.h:98->xfft2real.cpp:62) [47]  (2.08 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	'sub' operation ('r.V', ./xfft2real.h:100->xfft2real.cpp:62) [67]  (2.11 ns)
	'select' operation ('__y._M_real.V', ./xfft2real.h:100->xfft2real.cpp:62) [72]  (0.805 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('r.V', ./xfft2real.h:106->xfft2real.cpp:62) [85]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('r.V', ./xfft2real.h:106->xfft2real.cpp:62) [85]  (3.89 ns)

 <State 10>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[89] ('mul_ln1193', ./xfft2real.h:106->xfft2real.cpp:62) [88]  (1.05 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('cdata2._M_real.V', ./xfft2real.h:94->xfft2real.cpp:62) on array 'descramble_buf_1_M_real_V' [103]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('cdata2._M_real.V', ./xfft2real.h:94->xfft2real.cpp:62) on array 'descramble_buf_1_M_real_V' [103]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cdata2._M_imag.V') with incoming values : ('complex<ap_fixed<16, 1, 5, 3, 0> >._M_imag.V', ./xfft2real.h:108->xfft2real.cpp:62) ('cdata2._M_imag.V', ./xfft2real.h:94->xfft2real.cpp:62) [107]  (1.77 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'phi' operation ('cdata2._M_imag.V') with incoming values : ('complex<ap_fixed<16, 1, 5, 3, 0> >._M_imag.V', ./xfft2real.h:108->xfft2real.cpp:62) ('cdata2._M_imag.V', ./xfft2real.h:94->xfft2real.cpp:62) [107]  (0 ns)
	'sub' operation ('sub_ln1148_13', ./xfft2real.h:112->xfft2real.cpp:62) [141]  (2.08 ns)

 <State 15>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148_8', ./xfft2real.h:110->xfft2real.cpp:62) [120]  (2.08 ns)
	'select' operation ('tmp._M_real.V', ./xfft2real.h:110->xfft2real.cpp:62) [121]  (0.805 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('real_spectrum_hi_buf', ./xfft2real.h:112->xfft2real.cpp:62) [147]  (0 ns)
	'store' operation ('store_ln112', ./xfft2real.h:112->xfft2real.cpp:62) of variable 'select_ln1148', ./xfft2real.h:112->xfft2real.cpp:62 on array 'real_spectrum_hi_buf_i_0' [148]  (3.25 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
