;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 110
	DJN -1, @-20
	ADD #127, @0
	SPL 0, #2
	SUB #-807, <-420
	SLT @0, @2
	SUB #-807, <-420
	ADD 270, 60
	SUB @127, 110
	ADD 270, 60
	ADD 270, 60
	SUB @121, 103
	JMZ 0, <2
	ADD 270, 61
	SUB @127, 110
	CMP @121, 106
	SLT #127, @0
	CMP 17, <-52
	ADD 270, 60
	ADD 270, 60
	SLT 10, 9
	CMP @121, 103
	SUB @121, 106
	MOV -1, <-20
	SUB @0, @2
	CMP -1, <-20
	MOV -1, <-20
	CMP @0, @2
	ADD 0, @2
	MOV 100, 9
	JMZ <121, 103
	ADD 270, 60
	ADD 10, 9
	JMZ <121, 106
	SUB @0, @2
	SUB @0, @2
	JMZ <121, 106
	MOV 47, <-10
	MOV -1, <-20
	SUB #12, @200
	CMP -7, <-420
	JMP 7, @20
	DAT #-7, #-30
	MOV -7, <-20
	DJN -1, @-20
	ADD #127, @0
	DJN -1, @-20
