#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Feb 21 11:57:44 2022
# Process ID: 25575
# Current directory: /home/lowie/Documents/IIW/S8/HW_SW_Codesign/exercises/E101/E101.runs/synth_1
# Command line: vivado -log picorv32_axi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source picorv32_axi.tcl
# Log file: /home/lowie/Documents/IIW/S8/HW_SW_Codesign/exercises/E101/E101.runs/synth_1/picorv32_axi.vds
# Journal file: /home/lowie/Documents/IIW/S8/HW_SW_Codesign/exercises/E101/E101.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source picorv32_axi.tcl -notrace
Command: synth_design -top picorv32_axi -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25792
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.141 ; gain = 0.000 ; free physical = 177 ; free virtual = 1202
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'picorv32_axi' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2512]
INFO: [Synth 8-6157] synthesizing module 'picorv32_axi_adapter' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2726]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_axi_adapter' (1#1) [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2726]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1264]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1310]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1493]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1493]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (2#1) [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:62]
WARNING: [Synth 8-7071] port 'mem_la_read' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
WARNING: [Synth 8-7071] port 'mem_la_write' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
WARNING: [Synth 8-7071] port 'mem_la_addr' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
WARNING: [Synth 8-7071] port 'mem_la_wdata' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
WARNING: [Synth 8-7071] port 'mem_la_wstrb' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
WARNING: [Synth 8-7023] instance 'picorv32_core' of module 'picorv32' has 27 connections declared, but only 22 given [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2669]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_axi' (3#1) [/home/lowie/Documents/IIW/S8/HW_SW_Codesign/picorv32/picorv32.v:2512]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.141 ; gain = 0.000 ; free physical = 171 ; free virtual = 1485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2365.141 ; gain = 0.000 ; free physical = 154 ; free virtual = 1488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 138 ; free virtual = 1486
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 134 ; free virtual = 1376
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 79    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 5     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 216 ; free virtual = 1342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+-------------+-----------+----------------------+--------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-------------+-----------+----------------------+--------------+
|picorv32_core | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 201 ; free virtual = 1346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+-------------+-----------+----------------------+--------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-------------+-----------+----------------------+--------------+
|picorv32_core | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 157 ; free virtual = 1321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 120 ; free virtual = 1318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 147 ; free virtual = 1345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 135 ; free virtual = 1337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 124 ; free virtual = 1337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 183 ; free virtual = 1329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 219 ; free virtual = 1325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    83|
|3     |LUT1     |     5|
|4     |LUT2     |    95|
|5     |LUT3     |    79|
|6     |LUT4     |   255|
|7     |LUT5     |   166|
|8     |LUT6     |   385|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |   557|
|12    |FDSE     |    21|
|13    |IBUF     |    39|
|14    |OBUF     |   210|
|15    |OBUFT    |    68|
+------+---------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |  1978|
|2     |  axi_adapter   |picorv32_axi_adapter |     7|
|3     |  picorv32_core |picorv32             |  1653|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 218 ; free virtual = 1323
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2373.023 ; gain = 7.883 ; free physical = 206 ; free virtual = 1321
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2373.031 ; gain = 7.883 ; free physical = 183 ; free virtual = 1339
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2373.031 ; gain = 0.000 ; free physical = 250 ; free virtual = 1432
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'picorv32_axi' is not ideal for floorplanning, since the cellview 'picorv32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.051 ; gain = 0.000 ; free physical = 129 ; free virtual = 1363
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: eef125bd
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2429.051 ; gain = 64.031 ; free physical = 264 ; free virtual = 1514
INFO: [Common 17-1381] The checkpoint '/home/lowie/Documents/IIW/S8/HW_SW_Codesign/exercises/E101/E101.runs/synth_1/picorv32_axi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file picorv32_axi_utilization_synth.rpt -pb picorv32_axi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 11:59:05 2022...
