[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank:Bank",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_1",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_1:Bank",
    "index":0.058823529411764705
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_2",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_2:Bank",
    "index":0.11764705882352941
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_3",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_3:Bank",
    "index":0.17647058823529413
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_4",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_4:Bank",
    "index":0.23529411764705882
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_5",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_5:Bank",
    "index":0.29411764705882354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_6",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_6:Bank",
    "index":0.35294117647058826
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_7",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_7:Bank",
    "index":0.4117647058823529
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_8",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_8:Bank",
    "index":0.47058823529411764
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_9",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_9:Bank",
    "index":0.5294117647058824
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_10",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_10:Bank",
    "index":0.5882352941176471
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_11",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_11:Bank",
    "index":0.6470588235294118
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_12",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_12:Bank",
    "index":0.7058823529411765
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_13",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_13:Bank",
    "index":0.7647058823529411
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_14",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_14:Bank",
    "index":0.8235294117647058
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~KernelBuffer|Bank_15",
    "duplicate":"~KernelBuffer|KernelBuffer/buf:OuterBuffer/Bank_15:Bank",
    "index":0.8823529411764706
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./generated/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KernelBuffer|KernelBuffer>io_BufferIO_DataOut",
    "sources":[
      "~KernelBuffer|KernelBuffer>io_BufferIO_ReadWrite",
      "~KernelBuffer|KernelBuffer>io_BankIndex",
      "~KernelBuffer|KernelBuffer>io_BufferIO_Enable",
      "~KernelBuffer|KernelBuffer>io_BufferIO_DataAddr"
    ]
  }
]