// Seed: 2490320876
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    output supply1 id_7
);
  assign id_5 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    output logic id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wand  id_7,
    input  wand  id_8,
    output uwire id_9,
    output wand  id_10
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_7,
      id_3,
      id_8,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = -1'b0;
  initial id_4 = 1 + 1;
endmodule
