Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot adder_col_tb_func_impl xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'adder_col' does not have a parameter named DATA_WIDTH [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/adder_col_tb.v:36]
WARNING: [VRFC 10-2861] module 'adder_col' does not have a parameter named NUM_ROWS [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/adder_col_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_0
Compiling module xil_defaultlib.adder_1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.adder_col
Compiling module xil_defaultlib.adder_col_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_col_tb_func_impl
