Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 16 23:44:44 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2447 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.398        0.000                      0                 6745        0.043        0.000                      0                 6745        3.000        0.000                       0                  2453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.398        0.000                      0                 6745        0.175        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.400        0.000                      0                 6745        0.175        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.398        0.000                      0                 6745        0.043        0.000                      0                 6745  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.398        0.000                      0                 6745        0.043        0.000                      0                 6745  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.872ns  (logic 5.596ns (43.474%)  route 7.276ns (56.526%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.662 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.606    12.269    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.485 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.485    packetgen/checksum[14]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.571ns (43.450%)  route 7.251ns (56.550%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.619 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.581    12.201    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.234    12.435 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.435    packetgen/checksum[15]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 5.433ns (42.410%)  route 7.378ns (57.590%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.504 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.708    12.212    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X32Y115        LUT3 (Prop_lut3_I0_O)        0.211    12.423 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.423    packetgen/checksum[9]
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 5.504ns (43.117%)  route 7.261ns (56.883%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.570 f  packetgen/packet_reg[156]_i_2/O[1]
                         net (fo=1, routed)           0.592    12.162    packetgen/packet_reg[156]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.378 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.378    packetgen/checksum[10]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.030    14.849    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X39Y114        FDRE (Setup_fdre_C_R)       -0.314    14.503    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y104         FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.122    -0.304    kbdexport1/currentkeyboard[99]
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.072    -0.479    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X34Y114        FDRE                                         r  packetgen/packet_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[219]/Q
                         net (fo=1, routed)           0.081    -0.359    stx/data[158]
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    stx/clk_out_65mhz
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X35Y114        FDRE (Hold_fdre_C_D)         0.055    -0.536    stx/data_q_reg[219]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 srx/data_q_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X49Y109        FDRE                                         r  srx/data_q_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[210]/Q
                         net (fo=4, routed)           0.121    -0.344    packetrcv/Q[149]
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    packetrcv/clk_out_65mhz
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.066    -0.524    packetrcv/ack_reg[18]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 srx/data_q_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X40Y117        FDRE                                         r  srx/data_q_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[264]/Q
                         net (fo=3, routed)           0.126    -0.341    srx/incomingpacket[264]
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.823    -0.849    srx/clk_out_65mhz
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.052    -0.522    srx/data_q_reg[263]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.194%)  route 0.129ns (47.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.551    -0.613    srx/clk_out_65mhz
    SLICE_X48Y129        FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.129    -0.343    packetrcv/Q[124]
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.819    -0.854    packetrcv/clk_out_65mhz
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X49Y128        FDSE (Hold_fdse_C_D)         0.070    -0.530    packetrcv/messagepart4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.434%)  route 0.127ns (43.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X46Y114        FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.127    -0.318    packetrcv/Q[145]
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.846    packetrcv/clk_out_65mhz
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.066    -0.505    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  packetgen/packet_reg[62]/Q
                         net (fo=1, routed)           0.098    -0.336    stx/data[55]
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    stx/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.059    -0.524    stx/data_q_reg[62]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X30Y116        FDRE                                         r  packetgen/packet_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[209]/Q
                         net (fo=1, routed)           0.109    -0.331    stx/data[148]
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.845    stx/clk_out_65mhz
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.070    -0.521    stx/data_q_reg[209]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.140%)  route 0.135ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X0Y119         FDRE                                         r  kbdexport1/cstring_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[108]/Q
                         net (fo=6, routed)           0.135    -0.298    kbdexport1/currentkeyboard[108]
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.489    kbdexport1/messageoutarray1_reg[108]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.561    -0.603    packetgen/clk_out_65mhz
    SLICE_X38Y108        FDRE                                         r  packetgen/packet_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  packetgen/packet_reg[225]/Q
                         net (fo=1, routed)           0.109    -0.330    stx/data[164]
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    stx/clk_out_65mhz
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.066    -0.521    stx/data_q_reg[225]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y52     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y47     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y48     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y56     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y48     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y57     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y56     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y53     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.872ns  (logic 5.596ns (43.474%)  route 7.276ns (56.526%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.662 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.606    12.269    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.485 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.485    packetgen/checksum[14]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.130    14.821    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.885    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.446    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.446    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.446    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.446    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.446    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.571ns (43.450%)  route 7.251ns (56.550%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.619 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.581    12.201    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.234    12.435 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.435    packetgen/checksum[15]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.130    14.821    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.885    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 5.433ns (42.410%)  route 7.378ns (57.590%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.504 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.708    12.212    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X32Y115        LUT3 (Prop_lut3_I0_O)        0.211    12.423 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.423    packetgen/checksum[9]
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.130    14.821    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.064    14.885    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 5.504ns (43.117%)  route 7.261ns (56.883%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.570 f  packetgen/packet_reg[156]_i_2/O[1]
                         net (fo=1, routed)           0.592    12.162    packetgen/packet_reg[156]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.378 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.378    packetgen/checksum[10]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.130    14.821    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.030    14.851    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.130    14.819    
    SLICE_X39Y114        FDRE (Setup_fdre_C_R)       -0.314    14.505    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y104         FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.122    -0.304    kbdexport1/currentkeyboard[99]
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.072    -0.479    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X34Y114        FDRE                                         r  packetgen/packet_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[219]/Q
                         net (fo=1, routed)           0.081    -0.359    stx/data[158]
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    stx/clk_out_65mhz
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X35Y114        FDRE (Hold_fdre_C_D)         0.055    -0.536    stx/data_q_reg[219]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 srx/data_q_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X49Y109        FDRE                                         r  srx/data_q_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[210]/Q
                         net (fo=4, routed)           0.121    -0.344    packetrcv/Q[149]
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    packetrcv/clk_out_65mhz
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.066    -0.524    packetrcv/ack_reg[18]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 srx/data_q_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X40Y117        FDRE                                         r  srx/data_q_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[264]/Q
                         net (fo=3, routed)           0.126    -0.341    srx/incomingpacket[264]
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.823    -0.849    srx/clk_out_65mhz
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.052    -0.522    srx/data_q_reg[263]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.194%)  route 0.129ns (47.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.551    -0.613    srx/clk_out_65mhz
    SLICE_X48Y129        FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.129    -0.343    packetrcv/Q[124]
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.819    -0.854    packetrcv/clk_out_65mhz
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X49Y128        FDSE (Hold_fdse_C_D)         0.070    -0.530    packetrcv/messagepart4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.434%)  route 0.127ns (43.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X46Y114        FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.127    -0.318    packetrcv/Q[145]
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.846    packetrcv/clk_out_65mhz
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.066    -0.505    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  packetgen/packet_reg[62]/Q
                         net (fo=1, routed)           0.098    -0.336    stx/data[55]
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    stx/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.059    -0.524    stx/data_q_reg[62]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X30Y116        FDRE                                         r  packetgen/packet_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[209]/Q
                         net (fo=1, routed)           0.109    -0.331    stx/data[148]
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.845    stx/clk_out_65mhz
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.070    -0.521    stx/data_q_reg[209]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.140%)  route 0.135ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X0Y119         FDRE                                         r  kbdexport1/cstring_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[108]/Q
                         net (fo=6, routed)           0.135    -0.298    kbdexport1/currentkeyboard[108]
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.489    kbdexport1/messageoutarray1_reg[108]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.561    -0.603    packetgen/clk_out_65mhz
    SLICE_X38Y108        FDRE                                         r  packetgen/packet_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  packetgen/packet_reg[225]/Q
                         net (fo=1, routed)           0.109    -0.330    stx/data[164]
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    stx/clk_out_65mhz
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.066    -0.521    stx/data_q_reg[225]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y52     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y47     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y48     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y56     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y48     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y57     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y56     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y53     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y100    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.872ns  (logic 5.596ns (43.474%)  route 7.276ns (56.526%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.662 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.606    12.269    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.485 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.485    packetgen/checksum[14]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.571ns (43.450%)  route 7.251ns (56.550%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.619 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.581    12.201    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.234    12.435 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.435    packetgen/checksum[15]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 5.433ns (42.410%)  route 7.378ns (57.590%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.504 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.708    12.212    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X32Y115        LUT3 (Prop_lut3_I0_O)        0.211    12.423 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.423    packetgen/checksum[9]
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 5.504ns (43.117%)  route 7.261ns (56.883%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.570 f  packetgen/packet_reg[156]_i_2/O[1]
                         net (fo=1, routed)           0.592    12.162    packetgen/packet_reg[156]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.378 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.378    packetgen/checksum[10]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.030    14.849    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X39Y114        FDRE (Setup_fdre_C_R)       -0.314    14.503    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y104         FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.122    -0.304    kbdexport1/currentkeyboard[99]
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.072    -0.347    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X34Y114        FDRE                                         r  packetgen/packet_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[219]/Q
                         net (fo=1, routed)           0.081    -0.359    stx/data[158]
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    stx/clk_out_65mhz
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X35Y114        FDRE (Hold_fdre_C_D)         0.055    -0.404    stx/data_q_reg[219]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 srx/data_q_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X49Y109        FDRE                                         r  srx/data_q_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[210]/Q
                         net (fo=4, routed)           0.121    -0.344    packetrcv/Q[149]
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    packetrcv/clk_out_65mhz
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.066    -0.392    packetrcv/ack_reg[18]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 srx/data_q_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X40Y117        FDRE                                         r  srx/data_q_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[264]/Q
                         net (fo=3, routed)           0.126    -0.341    srx/incomingpacket[264]
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.823    -0.849    srx/clk_out_65mhz
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.052    -0.390    srx/data_q_reg[263]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.194%)  route 0.129ns (47.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.551    -0.613    srx/clk_out_65mhz
    SLICE_X48Y129        FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.129    -0.343    packetrcv/Q[124]
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.819    -0.854    packetrcv/clk_out_65mhz
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.132    -0.468    
    SLICE_X49Y128        FDSE (Hold_fdse_C_D)         0.070    -0.398    packetrcv/messagepart4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.434%)  route 0.127ns (43.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X46Y114        FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.127    -0.318    packetrcv/Q[145]
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.846    packetrcv/clk_out_65mhz
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.066    -0.373    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  packetgen/packet_reg[62]/Q
                         net (fo=1, routed)           0.098    -0.336    stx/data[55]
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    stx/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.059    -0.392    stx/data_q_reg[62]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X30Y116        FDRE                                         r  packetgen/packet_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[209]/Q
                         net (fo=1, routed)           0.109    -0.331    stx/data[148]
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.845    stx/clk_out_65mhz
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.070    -0.389    stx/data_q_reg[209]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.140%)  route 0.135ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X0Y119         FDRE                                         r  kbdexport1/cstring_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[108]/Q
                         net (fo=6, routed)           0.135    -0.298    kbdexport1/currentkeyboard[108]
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.357    kbdexport1/messageoutarray1_reg[108]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.561    -0.603    packetgen/clk_out_65mhz
    SLICE_X38Y108        FDRE                                         r  packetgen/packet_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  packetgen/packet_reg[225]/Q
                         net (fo=1, routed)           0.109    -0.330    stx/data[164]
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    stx/clk_out_65mhz
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.066    -0.389    stx/data_q_reg[225]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.872ns  (logic 5.596ns (43.474%)  route 7.276ns (56.526%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.662 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.606    12.269    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.485 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.485    packetgen/checksum[14]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X38Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.373    14.444    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.571ns (43.450%)  route 7.251ns (56.550%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.439 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.439    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.619 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.581    12.201    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.234    12.435 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.435    packetgen/checksum[15]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 5.433ns (42.410%)  route 7.378ns (57.590%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.504 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.708    12.212    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X32Y115        LUT3 (Prop_lut3_I0_O)        0.211    12.423 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.423    packetgen/checksum[9]
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X32Y115        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.064    14.883    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 5.504ns (43.117%)  route 7.261ns (56.883%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 14.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.230    -0.387    statemachine/clk_out_65mhz
    SLICE_X41Y106        FDRE                                         r  statemachine/SN_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  statemachine/SN_reg[0]_rep/Q
                         net (fo=115, routed)         0.466     0.420    statemachine/packet_reg[16]
    SLICE_X35Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.346     0.766 r  statemachine/packet_reg[126]_i_4/O[0]
                         net (fo=224, routed)         1.290     2.056    kbdexport1/SN_reg[0]_rep[0]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.224     2.280 r  kbdexport1/packet[17]_i_2/O
                         net (fo=1, routed)           0.372     2.652    kbdexport1/packet[17]_i_2_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.097     2.749 r  kbdexport1/packet[17]_i_1/O
                         net (fo=3, routed)           1.209     3.958    kbdexport1/packet_reg[17]
    SLICE_X30Y108        LUT4 (Prop_lut4_I0_O)        0.097     4.055 r  kbdexport1/packet[159]_i_128/O
                         net (fo=2, routed)           0.313     4.368    kbdexport1/packet[159]_i_128_n_0
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.097     4.465 r  kbdexport1/packet[159]_i_131/O
                         net (fo=1, routed)           0.000     4.465    kbdexport1/packet[159]_i_131_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.766 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.766    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.855 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.855    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.014 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.424     5.438    statemachine/SN_reg[23]_0[0]
    SLICE_X37Y110        LUT5 (Prop_lut5_I0_O)        0.224     5.662 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.324     5.986    statemachine/packet[159]_i_76_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.083 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.083    statemachine/packet[159]_i_80_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.485 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.485    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.665 r  statemachine/packet_reg[147]_i_22/O[2]
                         net (fo=3, routed)           0.497     7.162    statemachine_n_123
    SLICE_X29Y117        LUT3 (Prop_lut3_I1_O)        0.217     7.379 r  packet[159]_i_47/O
                         net (fo=2, routed)           0.404     7.783    packet[159]_i_47_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.097     7.880 r  packet[159]_i_31/O
                         net (fo=2, routed)           0.396     8.276    packet[159]_i_31_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I0_O)        0.097     8.373 r  packet[159]_i_35/O
                         net (fo=1, routed)           0.000     8.373    packet[159]_i_35_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.672 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.672    packet_reg[159]_i_21_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.548     9.450    p_1_in12_in[1]
    SLICE_X31Y112        LUT2 (Prop_lut2_I0_O)        0.225     9.675 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.675    packet[147]_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.087 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.087    packet_reg[147]_i_2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.317 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.427    10.743    packetgen/checksum2[5]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.347 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.347    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.570 f  packetgen/packet_reg[156]_i_2/O[1]
                         net (fo=1, routed)           0.592    12.162    packetgen/packet_reg[156]_i_2_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.216    12.378 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.378    packetgen/checksum[10]
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.125    14.606    packetgen/clk_out_65mhz
    SLICE_X31Y116        FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.346    14.952    
                         clock uncertainty           -0.132    14.819    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.030    14.849    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 5.475ns (44.065%)  route 6.950ns (55.935%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 14.604 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.216    -0.401    srx/clk_out_65mhz
    SLICE_X43Y120        FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.767     0.707    srx/data[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.115     0.822 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.285     1.107    srx/state[1]_i_392_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.240     1.347 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.347    srx/state[1]_i_395_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.646 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.646    srx/state_reg[1]_i_365_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.805 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.900     2.705    srx_n_239
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.227     2.932 r  state[1]_i_316/O
                         net (fo=2, routed)           0.320     3.251    state[1]_i_316_n_0
    SLICE_X46Y124        LUT4 (Prop_lut4_I3_O)        0.234     3.485 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.485    state[1]_i_320_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.887 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.007     3.895    state_reg[1]_i_210_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.118 r  state_reg[1]_i_149/O[1]
                         net (fo=3, routed)           0.604     4.722    srx/data_q_reg[26]_0[1]
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.216     4.938 r  srx/state[1]_i_208/O
                         net (fo=2, routed)           0.378     5.316    srx/state[1]_i_208_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.097     5.413 r  srx/state[1]_i_125/O
                         net (fo=2, routed)           0.333     5.747    srx/state[1]_i_125_n_0
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.097     5.844 r  srx/state[1]_i_129/O
                         net (fo=1, routed)           0.000     5.844    srx/state[1]_i_129_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.130 r  srx/state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.130    srx/state_reg[1]_i_73_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.445 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.622     7.066    srx/packetrcv/p_1_in17_in[1]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.216     7.282 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.282    srx/state[1]_i_36_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.694 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    srx/state_reg[1]_i_12_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.924 r  srx/highestSNreceived_reg[31]_i_10/O[1]
                         net (fo=4, routed)           0.355     8.279    packetrcv/checksum2[5]
    SLICE_X44Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     8.899 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.899    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.129 r  packetrcv/state_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.708     9.837    packetrcv/state_reg[1]_i_10_n_6
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.225    10.062 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.320    10.382    s1/data_q_reg[271]_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.479 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.369    10.848    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.097    10.945 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.352    11.296    packetrcv/out_reg
    SLICE_X40Y117        LUT2 (Prop_lut2_I1_O)        0.097    11.393 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.630    12.024    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.123    14.604    packetrcv/clk_out_65mhz
    SLICE_X39Y114        FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.346    14.950    
                         clock uncertainty           -0.132    14.817    
    SLICE_X39Y114        FDRE (Setup_fdre_C_R)       -0.314    14.503    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    kbdexport1/clk_out_65mhz
    SLICE_X4Y104         FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.122    -0.304    kbdexport1/currentkeyboard[99]
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X4Y103         FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.072    -0.347    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X34Y114        FDRE                                         r  packetgen/packet_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[219]/Q
                         net (fo=1, routed)           0.081    -0.359    stx/data[158]
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    stx/clk_out_65mhz
    SLICE_X35Y114        FDRE                                         r  stx/data_q_reg[219]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X35Y114        FDRE (Hold_fdre_C_D)         0.055    -0.404    stx/data_q_reg[219]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 srx/data_q_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X49Y109        FDRE                                         r  srx/data_q_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[210]/Q
                         net (fo=4, routed)           0.121    -0.344    packetrcv/Q[149]
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    packetrcv/clk_out_65mhz
    SLICE_X49Y110        FDRE                                         r  packetrcv/ack_reg[18]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.066    -0.392    packetrcv/ack_reg[18]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 srx/data_q_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X40Y117        FDRE                                         r  srx/data_q_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[264]/Q
                         net (fo=3, routed)           0.126    -0.341    srx/incomingpacket[264]
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.823    -0.849    srx/clk_out_65mhz
    SLICE_X42Y117        FDRE                                         r  srx/data_q_reg[263]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.052    -0.390    srx/data_q_reg[263]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.194%)  route 0.129ns (47.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.551    -0.613    srx/clk_out_65mhz
    SLICE_X48Y129        FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.129    -0.343    packetrcv/Q[124]
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.819    -0.854    packetrcv/clk_out_65mhz
    SLICE_X49Y128        FDSE                                         r  packetrcv/messagepart4_reg[124]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.132    -0.468    
    SLICE_X49Y128        FDSE (Hold_fdse_C_D)         0.070    -0.398    packetrcv/messagepart4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.434%)  route 0.127ns (43.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X46Y114        FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.127    -0.318    packetrcv/Q[145]
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.846    packetrcv/clk_out_65mhz
    SLICE_X45Y113        FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.066    -0.373    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  packetgen/packet_reg[62]/Q
                         net (fo=1, routed)           0.098    -0.336    stx/data[55]
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    stx/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  stx/data_q_reg[62]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.059    -0.392    stx/data_q_reg[62]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    packetgen/clk_out_65mhz
    SLICE_X30Y116        FDRE                                         r  packetgen/packet_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  packetgen/packet_reg[209]/Q
                         net (fo=1, routed)           0.109    -0.331    stx/data[148]
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.845    stx/clk_out_65mhz
    SLICE_X31Y117        FDRE                                         r  stx/data_q_reg[209]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.070    -0.389    stx/data_q_reg[209]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.140%)  route 0.135ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X0Y119         FDRE                                         r  kbdexport1/cstring_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[108]/Q
                         net (fo=6, routed)           0.135    -0.298    kbdexport1/currentkeyboard[108]
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y118         FDRE                                         r  kbdexport1/messageoutarray1_reg[108]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.357    kbdexport1/messageoutarray1_reg[108]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.561    -0.603    packetgen/clk_out_65mhz
    SLICE_X38Y108        FDRE                                         r  packetgen/packet_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  packetgen/packet_reg[225]/Q
                         net (fo=1, routed)           0.109    -0.330    stx/data[164]
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    stx/clk_out_65mhz
    SLICE_X39Y107        FDRE                                         r  stx/data_q_reg[225]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.066    -0.389    stx/data_q_reg[225]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.059    





