
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7440 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 573.289 ; gain = 243.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element prova_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_0_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_1_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_2_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_3_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_4_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_5_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_6_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element wb_addr_7_reg was removed.  [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.777 ; gain = 317.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.777 ; gain = 317.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.777 ; gain = 317.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 646.777 ; gain = 317.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design project_reti_logiche has port o_data[7] driven by constant 0
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[15] with 1st driver pin 'o_address_reg[15]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[15] with 2nd driver pin 'o_address_reg[15]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[14] with 1st driver pin 'o_address_reg[14]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[14] with 2nd driver pin 'o_address_reg[14]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[13] with 1st driver pin 'o_address_reg[13]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[13] with 2nd driver pin 'o_address_reg[13]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[12] with 1st driver pin 'o_address_reg[12]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[12] with 2nd driver pin 'o_address_reg[12]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[11] with 1st driver pin 'o_address_reg[11]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[11] with 2nd driver pin 'o_address_reg[11]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[10] with 1st driver pin 'o_address_reg[10]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[10] with 2nd driver pin 'o_address_reg[10]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[9] with 1st driver pin 'o_address_reg[9]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[9] with 2nd driver pin 'o_address_reg[9]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[8] with 1st driver pin 'o_address_reg[8]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[8] with 2nd driver pin 'o_address_reg[8]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[7] with 1st driver pin 'o_address_reg[7]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[7] with 2nd driver pin 'o_address_reg[7]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[6] with 1st driver pin 'o_address_reg[6]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[6] with 2nd driver pin 'o_address_reg[6]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[5] with 1st driver pin 'o_address_reg[5]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[5] with 2nd driver pin 'o_address_reg[5]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[4] with 1st driver pin 'o_address_reg[4]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[4] with 2nd driver pin 'o_address_reg[4]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[3] with 1st driver pin 'o_address_reg[3]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[3] with 2nd driver pin 'o_address_reg[3]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[2] with 1st driver pin 'o_address_reg[2]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[2] with 2nd driver pin 'o_address_reg[2]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[1] with 1st driver pin 'o_address_reg[1]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[1] with 2nd driver pin 'o_address_reg[1]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[0] with 1st driver pin 'o_address_reg[0]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:81]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_address_OBUF[0] with 2nd driver pin 'o_address_reg[0]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[2] with 1st driver pin 'current_state_reg[2]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[2] with 2nd driver pin 'current_state_reg[2]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:242]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[3] with 1st driver pin 'current_load_reg[3]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[3] with 2nd driver pin 'current_load_reg[3]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:185]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[0] with 1st driver pin 'current_load_reg[0]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[0] with 2nd driver pin 'current_load_reg[0]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:185]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[1] with 1st driver pin 'current_state_reg[1]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[1] with 2nd driver pin 'current_state_reg[1]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:242]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[0] with 1st driver pin 'current_state_reg[0]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[0] with 2nd driver pin 'current_state_reg[0]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:242]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_en_OBUF with 1st driver pin 'o_en_reg__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_en_OBUF with 2nd driver pin 'o_en_reg/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:188]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_we_OBUF with 1st driver pin 'o_we_reg__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:80]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_we_OBUF with 2nd driver pin 'o_we_reg/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[2] with 1st driver pin 'current_load_reg[2]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[2] with 2nd driver pin 'current_load_reg[2]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:185]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[1] with 1st driver pin 'current_load_reg[1]__0/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_load[1] with 2nd driver pin 'current_load_reg[1]/Q' [D:/Progetto/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:185]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       25|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     5|
|4     |LUT3 |     7|
|5     |LUT4 |    13|
|6     |FDCE |     2|
|7     |FDPE |     3|
|8     |FDRE |    53|
|9     |IBUF |    10|
|10    |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   123|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 847.402 ; gain = 517.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 12 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 964.598 ; gain = 659.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Progetto/ProgettoRetiLogiche/progetto_reti.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 20:56:13 2020...
