<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim" simType="Active-HDL">
    <Source worklib="work" path="divide.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="divide_tb.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="divide_tb"/>
</BaliSimProject>
