// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/24/2019 16:34:24"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module prueba2 (
	regWrite,
	regDst,
	muxA,
	muxB,
	eALUOp,
	memToReg,
	clk,
	salidaPrueba);
input 	regWrite;
input 	regDst;
input 	muxA;
input 	[1:0] muxB;
input 	[1:0] eALUOp;
input 	memToReg;
input 	clk;
inout 	[31:0] salidaPrueba;

// Design Ports Information
// salidaPrueba[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[5]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[8]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[9]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[10]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[11]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[12]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[13]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[14]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[15]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[16]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[17]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[18]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[19]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[20]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[21]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[22]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[23]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[24]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[25]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[26]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[27]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[28]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[29]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[30]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[31]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regDst	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eALUOp[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eALUOp[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// muxB[1]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// muxB[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// muxA	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// regWrite	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// memToReg	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a30 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a28 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a26 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a25 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a24 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a23 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a21 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a17 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 ;
wire \muxA~combout ;
wire \regWrite~combout ;
wire \clk~combout ;
wire \decoder|state~0_combout ;
wire \decoder|state~regout ;
wire \decoder|state~clkctrl_outclk ;
wire \memToReg~combout ;
wire \muxMemReg|salidaMuxMemToReg[0]~0_combout ;
wire \~GND~combout ;
wire \aMuxAluSrcB|Mux0~0_combout ;
wire \regAluOut|temp[1]~32 ;
wire \regAluOut|temp[2]~34 ;
wire \regAluOut|temp[3]~36 ;
wire \regAluOut|temp[4]~37_combout ;
wire \muxMemReg|salidaMuxMemToReg[4]~4_combout ;
wire \regAluOut|temp[4]~38 ;
wire \regAluOut|temp[5]~39_combout ;
wire \muxMemReg|salidaMuxMemToReg[5]~5_combout ;
wire \muxMemReg|salidaMuxMemToReg[7]~7_combout ;
wire \regAluOut|temp[5]~40 ;
wire \regAluOut|temp[6]~42 ;
wire \regAluOut|temp[7]~44 ;
wire \regAluOut|temp[8]~45_combout ;
wire \muxMemReg|salidaMuxMemToReg[8]~8_combout ;
wire \regAluOut|temp[8]~46 ;
wire \regAluOut|temp[9]~48 ;
wire \regAluOut|temp[10]~50 ;
wire \regAluOut|temp[11]~51_combout ;
wire \muxMemReg|salidaMuxMemToReg[11]~11_combout ;
wire \regAluOut|temp[11]~52 ;
wire \regAluOut|temp[12]~53_combout ;
wire \muxMemReg|salidaMuxMemToReg[12]~12_combout ;
wire \regAluOut|temp[12]~54 ;
wire \regAluOut|temp[13]~56 ;
wire \regAluOut|temp[14]~58 ;
wire \regAluOut|temp[15]~60 ;
wire \regAluOut|temp[16]~62 ;
wire \regAluOut|temp[17]~63_combout ;
wire \muxMemReg|salidaMuxMemToReg[17]~17_combout ;
wire \muxMemReg|salidaMuxMemToReg[18]~18_combout ;
wire \muxMemReg|salidaMuxMemToReg[20]~20_combout ;
wire \regAluOut|temp[21]~72 ;
wire \regAluOut|temp[22]~74 ;
wire \regAluOut|temp[23]~75_combout ;
wire \muxMemReg|salidaMuxMemToReg[23]~23_combout ;
wire \regAluOut|temp[23]~76 ;
wire \regAluOut|temp[24]~77_combout ;
wire \muxMemReg|salidaMuxMemToReg[24]~24_combout ;
wire \regAluOut|temp[24]~78 ;
wire \regAluOut|temp[25]~79_combout ;
wire \muxMemReg|salidaMuxMemToReg[25]~25_combout ;
wire \regAluOut|temp[25]~80 ;
wire \regAluOut|temp[26]~81_combout ;
wire \muxMemReg|salidaMuxMemToReg[26]~26_combout ;
wire \muxMemReg|salidaMuxMemToReg[27]~27_combout ;
wire \regAluOut|temp[28]~86 ;
wire \regAluOut|temp[29]~88 ;
wire \regAluOut|temp[30]~89_combout ;
wire \muxMemReg|salidaMuxMemToReg[30]~30_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a31 ;
wire \regAluOut|temp[30]~90 ;
wire \regAluOut|temp[31]~91_combout ;
wire \muxMemReg|salidaMuxMemToReg[31]~31_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a29 ;
wire \regAluOut|temp[29]~87_combout ;
wire \muxMemReg|salidaMuxMemToReg[29]~29_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a27 ;
wire \regAluOut|temp[26]~82 ;
wire \regAluOut|temp[27]~84 ;
wire \regAluOut|temp[28]~85_combout ;
wire \muxMemReg|salidaMuxMemToReg[28]~28_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a22 ;
wire \regAluOut|temp[22]~73_combout ;
wire \muxMemReg|salidaMuxMemToReg[22]~22_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a20 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a18 ;
wire \regAluOut|temp[17]~64 ;
wire \regAluOut|temp[18]~66 ;
wire \regAluOut|temp[19]~68 ;
wire \regAluOut|temp[20]~70 ;
wire \regAluOut|temp[21]~71_combout ;
wire \muxMemReg|salidaMuxMemToReg[21]~21_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a19 ;
wire \regAluOut|temp[19]~67_combout ;
wire \muxMemReg|salidaMuxMemToReg[19]~19_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a16 ;
wire \regAluOut|temp[16]~61_combout ;
wire \muxMemReg|salidaMuxMemToReg[16]~16_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 ;
wire \regAluOut|temp[15]~59_combout ;
wire \muxMemReg|salidaMuxMemToReg[15]~15_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 ;
wire \regAluOut|temp[14]~57_combout ;
wire \muxMemReg|salidaMuxMemToReg[14]~14_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 ;
wire \regAluOut|temp[13]~55_combout ;
wire \muxMemReg|salidaMuxMemToReg[13]~13_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 ;
wire \regAluOut|temp[10]~49_combout ;
wire \muxMemReg|salidaMuxMemToReg[10]~10_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 ;
wire \regAluOut|temp[9]~47_combout ;
wire \muxMemReg|salidaMuxMemToReg[9]~9_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 ;
wire \regAluOut|temp[6]~41_combout ;
wire \muxMemReg|salidaMuxMemToReg[6]~6_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 ;
wire \aMuxAluSrcB|Mux28~0_combout ;
wire \regAluOut|temp[3]~35_combout ;
wire \muxMemReg|salidaMuxMemToReg[3]~3_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 ;
wire \aMuxAluSrcB|Mux29~0_combout ;
wire \regAluOut|temp[2]~33_combout ;
wire \muxMemReg|salidaMuxMemToReg[2]~2_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 ;
wire \aMuxAluSrcB|Mux30~0_combout ;
wire \regAluOut|temp[1]~31_combout ;
wire \muxMemReg|salidaMuxMemToReg[1]~1_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \aMuxAluSrcB|Mux31~0_combout ;
wire \regAluOut|temp[7]~43_combout ;
wire \regAluOut|temp[18]~65_combout ;
wire \regAluOut|temp[20]~69_combout ;
wire \regAluOut|temp[27]~83_combout ;
wire [1:0] \muxB~combout ;
wire [31:0] \regAluOut|temp ;

wire [31:0] \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a1  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a2  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a3  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a4  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a5  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a6  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a8  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a9  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a10  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a11  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a12  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a14  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a16  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a17  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a18  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a19  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a20  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a21  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a22  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a23  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a24  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a25  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a26  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a27  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a28  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a29  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a30  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a31  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: M4K_X17_Y3
cycloneii_ram_block \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\regWrite~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\decoder|state~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxMemReg|salidaMuxMemToReg[31]~31_combout ,\muxMemReg|salidaMuxMemToReg[30]~30_combout ,\muxMemReg|salidaMuxMemToReg[29]~29_combout ,\muxMemReg|salidaMuxMemToReg[28]~28_combout ,\muxMemReg|salidaMuxMemToReg[27]~27_combout ,
\muxMemReg|salidaMuxMemToReg[26]~26_combout ,\muxMemReg|salidaMuxMemToReg[25]~25_combout ,\muxMemReg|salidaMuxMemToReg[24]~24_combout ,\muxMemReg|salidaMuxMemToReg[23]~23_combout ,\muxMemReg|salidaMuxMemToReg[22]~22_combout ,
\muxMemReg|salidaMuxMemToReg[21]~21_combout ,\muxMemReg|salidaMuxMemToReg[20]~20_combout ,\muxMemReg|salidaMuxMemToReg[19]~19_combout ,\muxMemReg|salidaMuxMemToReg[18]~18_combout ,\muxMemReg|salidaMuxMemToReg[17]~17_combout ,
\muxMemReg|salidaMuxMemToReg[16]~16_combout ,\muxMemReg|salidaMuxMemToReg[15]~15_combout ,\muxMemReg|salidaMuxMemToReg[14]~14_combout ,\muxMemReg|salidaMuxMemToReg[13]~13_combout ,\muxMemReg|salidaMuxMemToReg[12]~12_combout ,
\muxMemReg|salidaMuxMemToReg[11]~11_combout ,\muxMemReg|salidaMuxMemToReg[10]~10_combout ,\muxMemReg|salidaMuxMemToReg[9]~9_combout ,\muxMemReg|salidaMuxMemToReg[8]~8_combout ,\muxMemReg|salidaMuxMemToReg[7]~7_combout ,\muxMemReg|salidaMuxMemToReg[6]~6_combout ,
\muxMemReg|salidaMuxMemToReg[5]~5_combout ,\muxMemReg|salidaMuxMemToReg[4]~4_combout ,\muxMemReg|salidaMuxMemToReg[3]~3_combout ,\muxMemReg|salidaMuxMemToReg[2]~2_combout ,\muxMemReg|salidaMuxMemToReg[1]~1_combout ,\muxMemReg|salidaMuxMemToReg[0]~0_combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \muxA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\muxA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(muxA));
// synopsys translate_off
defparam \muxA~I .input_async_reset = "none";
defparam \muxA~I .input_power_up = "low";
defparam \muxA~I .input_register_mode = "none";
defparam \muxA~I .input_sync_reset = "none";
defparam \muxA~I .oe_async_reset = "none";
defparam \muxA~I .oe_power_up = "low";
defparam \muxA~I .oe_register_mode = "none";
defparam \muxA~I .oe_sync_reset = "none";
defparam \muxA~I .operation_mode = "input";
defparam \muxA~I .output_async_reset = "none";
defparam \muxA~I .output_power_up = "low";
defparam \muxA~I .output_register_mode = "none";
defparam \muxA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regWrite~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\regWrite~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regWrite));
// synopsys translate_off
defparam \regWrite~I .input_async_reset = "none";
defparam \regWrite~I .input_power_up = "low";
defparam \regWrite~I .input_register_mode = "none";
defparam \regWrite~I .input_sync_reset = "none";
defparam \regWrite~I .oe_async_reset = "none";
defparam \regWrite~I .oe_power_up = "low";
defparam \regWrite~I .oe_register_mode = "none";
defparam \regWrite~I .oe_sync_reset = "none";
defparam \regWrite~I .operation_mode = "input";
defparam \regWrite~I .output_async_reset = "none";
defparam \regWrite~I .output_power_up = "low";
defparam \regWrite~I .output_register_mode = "none";
defparam \regWrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \decoder|state~0 (
// Equation(s):
// \decoder|state~0_combout  = !\decoder|state~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\decoder|state~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\decoder|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder|state~0 .lut_mask = 16'h0F0F;
defparam \decoder|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N1
cycloneii_lcell_ff \decoder|state (
	.clk(\clk~combout ),
	.datain(\decoder|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\decoder|state~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \decoder|state~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\decoder|state~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\decoder|state~clkctrl_outclk ));
// synopsys translate_off
defparam \decoder|state~clkctrl .clock_type = "global clock";
defparam \decoder|state~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \muxB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\muxB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(muxB[0]));
// synopsys translate_off
defparam \muxB[0]~I .input_async_reset = "none";
defparam \muxB[0]~I .input_power_up = "low";
defparam \muxB[0]~I .input_register_mode = "none";
defparam \muxB[0]~I .input_sync_reset = "none";
defparam \muxB[0]~I .oe_async_reset = "none";
defparam \muxB[0]~I .oe_power_up = "low";
defparam \muxB[0]~I .oe_register_mode = "none";
defparam \muxB[0]~I .oe_sync_reset = "none";
defparam \muxB[0]~I .operation_mode = "input";
defparam \muxB[0]~I .output_async_reset = "none";
defparam \muxB[0]~I .output_power_up = "low";
defparam \muxB[0]~I .output_register_mode = "none";
defparam \muxB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \muxB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\muxB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(muxB[1]));
// synopsys translate_off
defparam \muxB[1]~I .input_async_reset = "none";
defparam \muxB[1]~I .input_power_up = "low";
defparam \muxB[1]~I .input_register_mode = "none";
defparam \muxB[1]~I .input_sync_reset = "none";
defparam \muxB[1]~I .oe_async_reset = "none";
defparam \muxB[1]~I .oe_power_up = "low";
defparam \muxB[1]~I .oe_register_mode = "none";
defparam \muxB[1]~I .oe_sync_reset = "none";
defparam \muxB[1]~I .operation_mode = "input";
defparam \muxB[1]~I .output_async_reset = "none";
defparam \muxB[1]~I .output_power_up = "low";
defparam \muxB[1]~I .output_register_mode = "none";
defparam \muxB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \memToReg~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\memToReg~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memToReg));
// synopsys translate_off
defparam \memToReg~I .input_async_reset = "none";
defparam \memToReg~I .input_power_up = "low";
defparam \memToReg~I .input_register_mode = "none";
defparam \memToReg~I .input_sync_reset = "none";
defparam \memToReg~I .oe_async_reset = "none";
defparam \memToReg~I .oe_power_up = "low";
defparam \memToReg~I .oe_register_mode = "none";
defparam \memToReg~I .oe_sync_reset = "none";
defparam \memToReg~I .operation_mode = "input";
defparam \memToReg~I .output_async_reset = "none";
defparam \memToReg~I .output_power_up = "low";
defparam \memToReg~I .output_register_mode = "none";
defparam \memToReg~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[0]~0 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[0]~0_combout  = (\regAluOut|temp [0]) # (\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [0]),
	.datac(vcc),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[0]~0 .lut_mask = 16'hFFCC;
defparam \muxMemReg|salidaMuxMemToReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneii_lcell_comb \aMuxAluSrcB|Mux0~0 (
// Equation(s):
// \aMuxAluSrcB|Mux0~0_combout  = (\muxB~combout [0]) # (\muxB~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxB~combout [0]),
	.datad(\muxB~combout [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux0~0 .lut_mask = 16'hFFF0;
defparam \aMuxAluSrcB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
cycloneii_lcell_comb \regAluOut|temp[1]~31 (
// Equation(s):
// \regAluOut|temp[1]~31_combout  = (\muxA~combout  & (\aMuxAluSrcB|Mux30~0_combout  & VCC)) # (!\muxA~combout  & (\aMuxAluSrcB|Mux30~0_combout  $ (VCC)))
// \regAluOut|temp[1]~32  = CARRY((!\muxA~combout  & \aMuxAluSrcB|Mux30~0_combout ))

	.dataa(\muxA~combout ),
	.datab(\aMuxAluSrcB|Mux30~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\regAluOut|temp[1]~31_combout ),
	.cout(\regAluOut|temp[1]~32 ));
// synopsys translate_off
defparam \regAluOut|temp[1]~31 .lut_mask = 16'h9944;
defparam \regAluOut|temp[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cycloneii_lcell_comb \regAluOut|temp[2]~33 (
// Equation(s):
// \regAluOut|temp[2]~33_combout  = (\muxA~combout  & ((\aMuxAluSrcB|Mux29~0_combout  & (!\regAluOut|temp[1]~32 )) # (!\aMuxAluSrcB|Mux29~0_combout  & ((\regAluOut|temp[1]~32 ) # (GND))))) # (!\muxA~combout  & ((\aMuxAluSrcB|Mux29~0_combout  & 
// (\regAluOut|temp[1]~32  & VCC)) # (!\aMuxAluSrcB|Mux29~0_combout  & (!\regAluOut|temp[1]~32 ))))
// \regAluOut|temp[2]~34  = CARRY((\muxA~combout  & ((!\regAluOut|temp[1]~32 ) # (!\aMuxAluSrcB|Mux29~0_combout ))) # (!\muxA~combout  & (!\aMuxAluSrcB|Mux29~0_combout  & !\regAluOut|temp[1]~32 )))

	.dataa(\muxA~combout ),
	.datab(\aMuxAluSrcB|Mux29~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[1]~32 ),
	.combout(\regAluOut|temp[2]~33_combout ),
	.cout(\regAluOut|temp[2]~34 ));
// synopsys translate_off
defparam \regAluOut|temp[2]~33 .lut_mask = 16'h692B;
defparam \regAluOut|temp[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
cycloneii_lcell_comb \regAluOut|temp[3]~35 (
// Equation(s):
// \regAluOut|temp[3]~35_combout  = (\regAluOut|temp[2]~34  & (((\muxB~combout [1]) # (\aMuxAluSrcB|Mux28~0_combout )))) # (!\regAluOut|temp[2]~34  & ((((\muxB~combout [1]) # (\aMuxAluSrcB|Mux28~0_combout )))))
// \regAluOut|temp[3]~36  = CARRY((!\regAluOut|temp[2]~34  & ((\muxB~combout [1]) # (\aMuxAluSrcB|Mux28~0_combout ))))

	.dataa(\muxB~combout [1]),
	.datab(\aMuxAluSrcB|Mux28~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[2]~34 ),
	.combout(\regAluOut|temp[3]~35_combout ),
	.cout(\regAluOut|temp[3]~36 ));
// synopsys translate_off
defparam \regAluOut|temp[3]~35 .lut_mask = 16'hE10E;
defparam \regAluOut|temp[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneii_lcell_comb \regAluOut|temp[4]~37 (
// Equation(s):
// \regAluOut|temp[4]~37_combout  = (\regAluOut|temp[3]~36  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ))) # (!\regAluOut|temp[3]~36  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4  & 
// !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[4]~38  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[3]~36 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[3]~36 ),
	.combout(\regAluOut|temp[4]~37_combout ),
	.cout(\regAluOut|temp[4]~38 ));
// synopsys translate_off
defparam \regAluOut|temp[4]~37 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N9
cycloneii_lcell_ff \regAluOut|temp[4] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[4]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [4]));

// Location: LCCOMB_X19_Y3_N2
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[4]~4 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[4]~4_combout  = (!\memToReg~combout  & \regAluOut|temp [4])

	.dataa(\memToReg~combout ),
	.datab(vcc),
	.datac(\regAluOut|temp [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[4]~4 .lut_mask = 16'h5050;
defparam \muxMemReg|salidaMuxMemToReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
cycloneii_lcell_comb \regAluOut|temp[5]~39 (
// Equation(s):
// \regAluOut|temp[5]~39_combout  = (\regAluOut|temp[4]~38  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a5  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[4]~38  & ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a5  & 
// !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[5]~40  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a5  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[4]~38 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[4]~38 ),
	.combout(\regAluOut|temp[5]~39_combout ),
	.cout(\regAluOut|temp[5]~40 ));
// synopsys translate_off
defparam \regAluOut|temp[5]~39 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N11
cycloneii_lcell_ff \regAluOut|temp[5] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[5]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [5]));

// Location: LCCOMB_X16_Y3_N16
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[5]~5 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[5]~5_combout  = (\regAluOut|temp [5]) # (\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [5]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[5]~5 .lut_mask = 16'hFFF0;
defparam \muxMemReg|salidaMuxMemToReg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[7]~7 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[7]~7_combout  = (\regAluOut|temp [7] & !\memToReg~combout )

	.dataa(\regAluOut|temp [7]),
	.datab(vcc),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[7]~7 .lut_mask = 16'h0A0A;
defparam \muxMemReg|salidaMuxMemToReg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cycloneii_lcell_comb \regAluOut|temp[6]~41 (
// Equation(s):
// \regAluOut|temp[6]~41_combout  = (\regAluOut|temp[5]~40  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 )))) # (!\regAluOut|temp[5]~40  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 )) # (GND)))
// \regAluOut|temp[6]~42  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[5]~40 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[5]~40 ),
	.combout(\regAluOut|temp[6]~41_combout ),
	.cout(\regAluOut|temp[6]~42 ));
// synopsys translate_off
defparam \regAluOut|temp[6]~41 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cycloneii_lcell_comb \regAluOut|temp[7]~43 (
// Equation(s):
// \regAluOut|temp[7]~43_combout  = (\regAluOut|temp[6]~42  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[6]~42  & ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  & 
// !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[7]~44  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[6]~42 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[6]~42 ),
	.combout(\regAluOut|temp[7]~43_combout ),
	.cout(\regAluOut|temp[7]~44 ));
// synopsys translate_off
defparam \regAluOut|temp[7]~43 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
cycloneii_lcell_comb \regAluOut|temp[8]~45 (
// Equation(s):
// \regAluOut|temp[8]~45_combout  = (\regAluOut|temp[7]~44  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ))) # (!\regAluOut|temp[7]~44  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8  & 
// !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[8]~46  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[7]~44 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[7]~44 ),
	.combout(\regAluOut|temp[8]~45_combout ),
	.cout(\regAluOut|temp[8]~46 ));
// synopsys translate_off
defparam \regAluOut|temp[8]~45 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N17
cycloneii_lcell_ff \regAluOut|temp[8] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[8]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [8]));

// Location: LCCOMB_X19_Y3_N30
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[8]~8 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[8]~8_combout  = (\regAluOut|temp [8] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [8]),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[8]~8 .lut_mask = 16'h0C0C;
defparam \muxMemReg|salidaMuxMemToReg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
cycloneii_lcell_comb \regAluOut|temp[9]~47 (
// Equation(s):
// \regAluOut|temp[9]~47_combout  = (\regAluOut|temp[8]~46  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a9  & VCC))) # (!\regAluOut|temp[8]~46  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 )))))
// \regAluOut|temp[9]~48  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a9  & !\regAluOut|temp[8]~46 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[8]~46 ),
	.combout(\regAluOut|temp[9]~47_combout ),
	.cout(\regAluOut|temp[9]~48 ));
// synopsys translate_off
defparam \regAluOut|temp[9]~47 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
cycloneii_lcell_comb \regAluOut|temp[10]~49 (
// Equation(s):
// \regAluOut|temp[10]~49_combout  = (\regAluOut|temp[9]~48  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 )))) # (!\regAluOut|temp[9]~48  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 )) # (GND)))
// \regAluOut|temp[10]~50  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[9]~48 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[9]~48 ),
	.combout(\regAluOut|temp[10]~49_combout ),
	.cout(\regAluOut|temp[10]~50 ));
// synopsys translate_off
defparam \regAluOut|temp[10]~49 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
cycloneii_lcell_comb \regAluOut|temp[11]~51 (
// Equation(s):
// \regAluOut|temp[11]~51_combout  = (\regAluOut|temp[10]~50  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a11  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[10]~50  & 
// ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a11  & !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[11]~52  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a11  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[10]~50 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[10]~50 ),
	.combout(\regAluOut|temp[11]~51_combout ),
	.cout(\regAluOut|temp[11]~52 ));
// synopsys translate_off
defparam \regAluOut|temp[11]~51 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N23
cycloneii_lcell_ff \regAluOut|temp[11] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[11]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [11]));

// Location: LCCOMB_X19_Y3_N10
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[11]~11 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[11]~11_combout  = (\regAluOut|temp [11] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [11]),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[11]~11 .lut_mask = 16'h0C0C;
defparam \muxMemReg|salidaMuxMemToReg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
cycloneii_lcell_comb \regAluOut|temp[12]~53 (
// Equation(s):
// \regAluOut|temp[12]~53_combout  = (\regAluOut|temp[11]~52  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ))) # (!\regAluOut|temp[11]~52  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12  
// & !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[12]~54  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[11]~52 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[11]~52 ),
	.combout(\regAluOut|temp[12]~53_combout ),
	.cout(\regAluOut|temp[12]~54 ));
// synopsys translate_off
defparam \regAluOut|temp[12]~53 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N25
cycloneii_lcell_ff \regAluOut|temp[12] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[12]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [12]));

// Location: LCCOMB_X16_Y3_N28
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[12]~12 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[12]~12_combout  = (\regAluOut|temp [12] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [12]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[12]~12 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cycloneii_lcell_comb \regAluOut|temp[13]~55 (
// Equation(s):
// \regAluOut|temp[13]~55_combout  = (\regAluOut|temp[12]~54  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a13  & VCC))) # (!\regAluOut|temp[12]~54  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 )))))
// \regAluOut|temp[13]~56  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a13  & !\regAluOut|temp[12]~54 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[12]~54 ),
	.combout(\regAluOut|temp[13]~55_combout ),
	.cout(\regAluOut|temp[13]~56 ));
// synopsys translate_off
defparam \regAluOut|temp[13]~55 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cycloneii_lcell_comb \regAluOut|temp[14]~57 (
// Equation(s):
// \regAluOut|temp[14]~57_combout  = (\regAluOut|temp[13]~56  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 )))) # (!\regAluOut|temp[13]~56  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 )) # (GND)))
// \regAluOut|temp[14]~58  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[13]~56 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[13]~56 ),
	.combout(\regAluOut|temp[14]~57_combout ),
	.cout(\regAluOut|temp[14]~58 ));
// synopsys translate_off
defparam \regAluOut|temp[14]~57 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
cycloneii_lcell_comb \regAluOut|temp[15]~59 (
// Equation(s):
// \regAluOut|temp[15]~59_combout  = (\regAluOut|temp[14]~58  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a15  & VCC))) # (!\regAluOut|temp[14]~58  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 )))))
// \regAluOut|temp[15]~60  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a15  & !\regAluOut|temp[14]~58 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[14]~58 ),
	.combout(\regAluOut|temp[15]~59_combout ),
	.cout(\regAluOut|temp[15]~60 ));
// synopsys translate_off
defparam \regAluOut|temp[15]~59 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
cycloneii_lcell_comb \regAluOut|temp[16]~61 (
// Equation(s):
// \regAluOut|temp[16]~61_combout  = (\regAluOut|temp[15]~60  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a16 )))) # (!\regAluOut|temp[15]~60  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a16 )) # (GND)))
// \regAluOut|temp[16]~62  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[15]~60 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[15]~60 ),
	.combout(\regAluOut|temp[16]~61_combout ),
	.cout(\regAluOut|temp[16]~62 ));
// synopsys translate_off
defparam \regAluOut|temp[16]~61 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N2
cycloneii_lcell_comb \regAluOut|temp[17]~63 (
// Equation(s):
// \regAluOut|temp[17]~63_combout  = (\regAluOut|temp[16]~62  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a17  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[16]~62  & 
// ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a17  & !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[17]~64  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a17  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[16]~62 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[16]~62 ),
	.combout(\regAluOut|temp[17]~63_combout ),
	.cout(\regAluOut|temp[17]~64 ));
// synopsys translate_off
defparam \regAluOut|temp[17]~63 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N3
cycloneii_lcell_ff \regAluOut|temp[17] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[17]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [17]));

// Location: LCCOMB_X16_Y3_N8
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[17]~17 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[17]~17_combout  = (\regAluOut|temp [17] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [17]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[17]~17 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[18]~18 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[18]~18_combout  = (\regAluOut|temp [18] & !\memToReg~combout )

	.dataa(\regAluOut|temp [18]),
	.datab(vcc),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[18]~18 .lut_mask = 16'h0A0A;
defparam \muxMemReg|salidaMuxMemToReg[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[20]~20 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[20]~20_combout  = (\regAluOut|temp [20] & !\memToReg~combout )

	.dataa(\regAluOut|temp [20]),
	.datab(vcc),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[20]~20 .lut_mask = 16'h0A0A;
defparam \muxMemReg|salidaMuxMemToReg[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N10
cycloneii_lcell_comb \regAluOut|temp[21]~71 (
// Equation(s):
// \regAluOut|temp[21]~71_combout  = (\regAluOut|temp[20]~70  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a21  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[20]~70  & 
// ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a21  & !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[21]~72  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a21  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[20]~70 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[20]~70 ),
	.combout(\regAluOut|temp[21]~71_combout ),
	.cout(\regAluOut|temp[21]~72 ));
// synopsys translate_off
defparam \regAluOut|temp[21]~71 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N12
cycloneii_lcell_comb \regAluOut|temp[22]~73 (
// Equation(s):
// \regAluOut|temp[22]~73_combout  = (\regAluOut|temp[21]~72  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a22 )))) # (!\regAluOut|temp[21]~72  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a22 )) # (GND)))
// \regAluOut|temp[22]~74  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[21]~72 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[21]~72 ),
	.combout(\regAluOut|temp[22]~73_combout ),
	.cout(\regAluOut|temp[22]~74 ));
// synopsys translate_off
defparam \regAluOut|temp[22]~73 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N14
cycloneii_lcell_comb \regAluOut|temp[23]~75 (
// Equation(s):
// \regAluOut|temp[23]~75_combout  = (\regAluOut|temp[22]~74  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a23  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[22]~74  & 
// ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a23  & !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[23]~76  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a23  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[22]~74 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[22]~74 ),
	.combout(\regAluOut|temp[23]~75_combout ),
	.cout(\regAluOut|temp[23]~76 ));
// synopsys translate_off
defparam \regAluOut|temp[23]~75 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N15
cycloneii_lcell_ff \regAluOut|temp[23] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[23]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [23]));

// Location: LCCOMB_X16_Y3_N14
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[23]~23 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[23]~23_combout  = (\regAluOut|temp [23] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [23]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[23]~23 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N16
cycloneii_lcell_comb \regAluOut|temp[24]~77 (
// Equation(s):
// \regAluOut|temp[24]~77_combout  = (\regAluOut|temp[23]~76  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a24 ))) # (!\regAluOut|temp[23]~76  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a24  
// & !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[24]~78  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[23]~76 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[23]~76 ),
	.combout(\regAluOut|temp[24]~77_combout ),
	.cout(\regAluOut|temp[24]~78 ));
// synopsys translate_off
defparam \regAluOut|temp[24]~77 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N17
cycloneii_lcell_ff \regAluOut|temp[24] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[24]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [24]));

// Location: LCCOMB_X16_Y3_N24
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[24]~24 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[24]~24_combout  = (\regAluOut|temp [24] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [24]),
	.datac(vcc),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[24]~24 .lut_mask = 16'h00CC;
defparam \muxMemReg|salidaMuxMemToReg[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
cycloneii_lcell_comb \regAluOut|temp[25]~79 (
// Equation(s):
// \regAluOut|temp[25]~79_combout  = (\regAluOut|temp[24]~78  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a25  & (!\aMuxAluSrcB|Mux0~0_combout  & VCC))) # (!\regAluOut|temp[24]~78  & 
// ((((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a25  & !\aMuxAluSrcB|Mux0~0_combout )))))
// \regAluOut|temp[25]~80  = CARRY((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a25  & (!\aMuxAluSrcB|Mux0~0_combout  & !\regAluOut|temp[24]~78 )))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[24]~78 ),
	.combout(\regAluOut|temp[25]~79_combout ),
	.cout(\regAluOut|temp[25]~80 ));
// synopsys translate_off
defparam \regAluOut|temp[25]~79 .lut_mask = 16'h2D02;
defparam \regAluOut|temp[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N19
cycloneii_lcell_ff \regAluOut|temp[25] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[25]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [25]));

// Location: LCCOMB_X16_Y2_N0
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[25]~25 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[25]~25_combout  = (\regAluOut|temp [25] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [25]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[25]~25 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
cycloneii_lcell_comb \regAluOut|temp[26]~81 (
// Equation(s):
// \regAluOut|temp[26]~81_combout  = (\regAluOut|temp[25]~80  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a26 ))) # (!\regAluOut|temp[25]~80  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a26  
// & !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[26]~82  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[25]~80 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[25]~80 ),
	.combout(\regAluOut|temp[26]~81_combout ),
	.cout(\regAluOut|temp[26]~82 ));
// synopsys translate_off
defparam \regAluOut|temp[26]~81 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N21
cycloneii_lcell_ff \regAluOut|temp[26] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[26]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [26]));

// Location: LCCOMB_X16_Y2_N30
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[26]~26 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[26]~26_combout  = (\regAluOut|temp [26] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [26]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[26]~26 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[27]~27 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[27]~27_combout  = (\regAluOut|temp [27] & !\memToReg~combout )

	.dataa(\regAluOut|temp [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[27]~27 .lut_mask = 16'h00AA;
defparam \muxMemReg|salidaMuxMemToReg[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
cycloneii_lcell_comb \regAluOut|temp[28]~85 (
// Equation(s):
// \regAluOut|temp[28]~85_combout  = (\regAluOut|temp[27]~84  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a28 ))) # (!\regAluOut|temp[27]~84  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a28  
// & !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[28]~86  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[27]~84 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[27]~84 ),
	.combout(\regAluOut|temp[28]~85_combout ),
	.cout(\regAluOut|temp[28]~86 ));
// synopsys translate_off
defparam \regAluOut|temp[28]~85 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N26
cycloneii_lcell_comb \regAluOut|temp[29]~87 (
// Equation(s):
// \regAluOut|temp[29]~87_combout  = (\regAluOut|temp[28]~86  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a29  & VCC))) # (!\regAluOut|temp[28]~86  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a29 )))))
// \regAluOut|temp[29]~88  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a29  & !\regAluOut|temp[28]~86 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[28]~86 ),
	.combout(\regAluOut|temp[29]~87_combout ),
	.cout(\regAluOut|temp[29]~88 ));
// synopsys translate_off
defparam \regAluOut|temp[29]~87 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N28
cycloneii_lcell_comb \regAluOut|temp[30]~89 (
// Equation(s):
// \regAluOut|temp[30]~89_combout  = (\regAluOut|temp[29]~88  & (((\aMuxAluSrcB|Mux0~0_combout )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a30 ))) # (!\regAluOut|temp[29]~88  & (((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a30  
// & !\aMuxAluSrcB|Mux0~0_combout )) # (GND)))
// \regAluOut|temp[30]~90  = CARRY(((\aMuxAluSrcB|Mux0~0_combout ) # (!\regAluOut|temp[29]~88 )) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[29]~88 ),
	.combout(\regAluOut|temp[30]~89_combout ),
	.cout(\regAluOut|temp[30]~90 ));
// synopsys translate_off
defparam \regAluOut|temp[30]~89 .lut_mask = 16'hD2DF;
defparam \regAluOut|temp[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N29
cycloneii_lcell_ff \regAluOut|temp[30] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[30]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [30]));

// Location: LCCOMB_X16_Y3_N12
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[30]~30 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[30]~30_combout  = (\regAluOut|temp [30] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [30]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[30]~30 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N30
cycloneii_lcell_comb \regAluOut|temp[31]~91 (
// Equation(s):
// \regAluOut|temp[31]~91_combout  = \regAluOut|temp[30]~90  $ (((\aMuxAluSrcB|Mux0~0_combout ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(vcc),
	.datab(\aMuxAluSrcB|Mux0~0_combout ),
	.datac(vcc),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\regAluOut|temp[30]~90 ),
	.combout(\regAluOut|temp[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \regAluOut|temp[31]~91 .lut_mask = 16'h3C0F;
defparam \regAluOut|temp[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N31
cycloneii_lcell_ff \regAluOut|temp[31] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[31]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [31]));

// Location: LCCOMB_X16_Y2_N20
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[31]~31 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[31]~31_combout  = (\regAluOut|temp [31] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [31]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[31]~31 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N27
cycloneii_lcell_ff \regAluOut|temp[29] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[29]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [29]));

// Location: LCCOMB_X16_Y3_N10
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[29]~29 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[29]~29_combout  = (\regAluOut|temp [29] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [29]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[29]~29 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
cycloneii_lcell_comb \regAluOut|temp[27]~83 (
// Equation(s):
// \regAluOut|temp[27]~83_combout  = (\regAluOut|temp[26]~82  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a27  & VCC))) # (!\regAluOut|temp[26]~82  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a27 )))))
// \regAluOut|temp[27]~84  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a27  & !\regAluOut|temp[26]~82 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[26]~82 ),
	.combout(\regAluOut|temp[27]~83_combout ),
	.cout(\regAluOut|temp[27]~84 ));
// synopsys translate_off
defparam \regAluOut|temp[27]~83 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N25
cycloneii_lcell_ff \regAluOut|temp[28] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[28]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [28]));

// Location: LCCOMB_X16_Y3_N4
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[28]~28 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[28]~28_combout  = (\regAluOut|temp [28] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [28]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[28]~28 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N13
cycloneii_lcell_ff \regAluOut|temp[22] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[22]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [22]));

// Location: LCCOMB_X16_Y3_N20
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[22]~22 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[22]~22_combout  = (\regAluOut|temp [22] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [22]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[22]~22 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N4
cycloneii_lcell_comb \regAluOut|temp[18]~65 (
// Equation(s):
// \regAluOut|temp[18]~65_combout  = (\regAluOut|temp[17]~64  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a18 )))) # (!\regAluOut|temp[17]~64  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a18 )) # (GND)))
// \regAluOut|temp[18]~66  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[17]~64 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[17]~64 ),
	.combout(\regAluOut|temp[18]~65_combout ),
	.cout(\regAluOut|temp[18]~66 ));
// synopsys translate_off
defparam \regAluOut|temp[18]~65 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N6
cycloneii_lcell_comb \regAluOut|temp[19]~67 (
// Equation(s):
// \regAluOut|temp[19]~67_combout  = (\regAluOut|temp[18]~66  & (!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a19  & VCC))) # (!\regAluOut|temp[18]~66  & ((((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a19 )))))
// \regAluOut|temp[19]~68  = CARRY((!\aMuxAluSrcB|Mux0~0_combout  & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a19  & !\regAluOut|temp[18]~66 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[18]~66 ),
	.combout(\regAluOut|temp[19]~67_combout ),
	.cout(\regAluOut|temp[19]~68 ));
// synopsys translate_off
defparam \regAluOut|temp[19]~67 .lut_mask = 16'h4B04;
defparam \regAluOut|temp[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
cycloneii_lcell_comb \regAluOut|temp[20]~69 (
// Equation(s):
// \regAluOut|temp[20]~69_combout  = (\regAluOut|temp[19]~68  & ((\aMuxAluSrcB|Mux0~0_combout ) # ((!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a20 )))) # (!\regAluOut|temp[19]~68  & (((!\aMuxAluSrcB|Mux0~0_combout  & 
// \registerFile|array_reg_rtl_0|auto_generated|ram_block1a20 )) # (GND)))
// \regAluOut|temp[20]~70  = CARRY((\aMuxAluSrcB|Mux0~0_combout ) # ((!\regAluOut|temp[19]~68 ) # (!\registerFile|array_reg_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\aMuxAluSrcB|Mux0~0_combout ),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regAluOut|temp[19]~68 ),
	.combout(\regAluOut|temp[20]~69_combout ),
	.cout(\regAluOut|temp[20]~70 ));
// synopsys translate_off
defparam \regAluOut|temp[20]~69 .lut_mask = 16'hB4BF;
defparam \regAluOut|temp[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N11
cycloneii_lcell_ff \regAluOut|temp[21] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[21]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [21]));

// Location: LCCOMB_X19_Y3_N6
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[21]~21 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[21]~21_combout  = (!\memToReg~combout  & \regAluOut|temp [21])

	.dataa(\memToReg~combout ),
	.datab(vcc),
	.datac(\regAluOut|temp [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[21]~21 .lut_mask = 16'h5050;
defparam \muxMemReg|salidaMuxMemToReg[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N7
cycloneii_lcell_ff \regAluOut|temp[19] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[19]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [19]));

// Location: LCCOMB_X16_Y3_N18
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[19]~19 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[19]~19_combout  = (\regAluOut|temp [19] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [19]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[19]~19 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N1
cycloneii_lcell_ff \regAluOut|temp[16] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[16]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [16]));

// Location: LCCOMB_X19_Y3_N20
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[16]~16 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[16]~16_combout  = (!\memToReg~combout  & \regAluOut|temp [16])

	.dataa(\memToReg~combout ),
	.datab(vcc),
	.datac(\regAluOut|temp [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[16]~16 .lut_mask = 16'h5050;
defparam \muxMemReg|salidaMuxMemToReg[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N31
cycloneii_lcell_ff \regAluOut|temp[15] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[15]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [15]));

// Location: LCCOMB_X16_Y3_N30
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[15]~15 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[15]~15_combout  = (\regAluOut|temp [15] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [15]),
	.datac(vcc),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[15]~15 .lut_mask = 16'h00CC;
defparam \muxMemReg|salidaMuxMemToReg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N29
cycloneii_lcell_ff \regAluOut|temp[14] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[14]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [14]));

// Location: LCCOMB_X19_Y3_N22
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[14]~14 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[14]~14_combout  = (\regAluOut|temp [14] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [14]),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[14]~14 .lut_mask = 16'h0C0C;
defparam \muxMemReg|salidaMuxMemToReg[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N27
cycloneii_lcell_ff \regAluOut|temp[13] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[13]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [13]));

// Location: LCCOMB_X19_Y3_N0
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[13]~13 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[13]~13_combout  = (\regAluOut|temp [13] & !\memToReg~combout )

	.dataa(vcc),
	.datab(\regAluOut|temp [13]),
	.datac(\memToReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[13]~13 .lut_mask = 16'h0C0C;
defparam \muxMemReg|salidaMuxMemToReg[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N21
cycloneii_lcell_ff \regAluOut|temp[10] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[10]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [10]));

// Location: LCCOMB_X19_Y3_N28
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[10]~10 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[10]~10_combout  = (!\memToReg~combout  & \regAluOut|temp [10])

	.dataa(\memToReg~combout ),
	.datab(vcc),
	.datac(\regAluOut|temp [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[10]~10 .lut_mask = 16'h5050;
defparam \muxMemReg|salidaMuxMemToReg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N19
cycloneii_lcell_ff \regAluOut|temp[9] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[9]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [9]));

// Location: LCCOMB_X20_Y3_N22
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[9]~9 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[9]~9_combout  = (\regAluOut|temp [9] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [9]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[9]~9 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N13
cycloneii_lcell_ff \regAluOut|temp[6] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[6]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [6]));

// Location: LCCOMB_X16_Y3_N6
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[6]~6 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[6]~6_combout  = (\regAluOut|temp [6] & !\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [6]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[6]~6 .lut_mask = 16'h00F0;
defparam \muxMemReg|salidaMuxMemToReg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cycloneii_lcell_comb \aMuxAluSrcB|Mux28~0 (
// Equation(s):
// \aMuxAluSrcB|Mux28~0_combout  = (!\muxB~combout [0] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxB~combout [0]),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux28~0 .lut_mask = 16'h0F00;
defparam \aMuxAluSrcB|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N7
cycloneii_lcell_ff \regAluOut|temp[3] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[3]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [3]));

// Location: LCCOMB_X19_Y3_N4
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[3]~3 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[3]~3_combout  = (\memToReg~combout ) # (\regAluOut|temp [3])

	.dataa(\memToReg~combout ),
	.datab(vcc),
	.datac(\regAluOut|temp [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[3]~3 .lut_mask = 16'hFAFA;
defparam \muxMemReg|salidaMuxMemToReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneii_lcell_comb \aMuxAluSrcB|Mux29~0 (
// Equation(s):
// \aMuxAluSrcB|Mux29~0_combout  = (\muxB~combout [0]) # ((!\muxB~combout [1] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(vcc),
	.datab(\muxB~combout [1]),
	.datac(\muxB~combout [0]),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux29~0 .lut_mask = 16'hF3F0;
defparam \aMuxAluSrcB|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N5
cycloneii_lcell_ff \regAluOut|temp[2] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[2]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [2]));

// Location: LCCOMB_X20_Y3_N16
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[2]~2 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[2]~2_combout  = (\regAluOut|temp [2]) # (\memToReg~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regAluOut|temp [2]),
	.datad(\memToReg~combout ),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[2]~2 .lut_mask = 16'hFFF0;
defparam \muxMemReg|salidaMuxMemToReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneii_lcell_comb \aMuxAluSrcB|Mux30~0 (
// Equation(s):
// \aMuxAluSrcB|Mux30~0_combout  = (!\muxB~combout [0] & ((\muxB~combout [1]) # (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(vcc),
	.datab(\muxB~combout [1]),
	.datac(\muxB~combout [0]),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux30~0 .lut_mask = 16'h0F0C;
defparam \aMuxAluSrcB|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N3
cycloneii_lcell_ff \regAluOut|temp[1] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[1]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [1]));

// Location: LCCOMB_X19_Y3_N18
cycloneii_lcell_comb \muxMemReg|salidaMuxMemToReg[1]~1 (
// Equation(s):
// \muxMemReg|salidaMuxMemToReg[1]~1_combout  = (\memToReg~combout ) # (\regAluOut|temp [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\memToReg~combout ),
	.datad(\regAluOut|temp [1]),
	.cin(gnd),
	.combout(\muxMemReg|salidaMuxMemToReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxMemReg|salidaMuxMemToReg[1]~1 .lut_mask = 16'hFFF0;
defparam \muxMemReg|salidaMuxMemToReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneii_lcell_comb \aMuxAluSrcB|Mux31~0 (
// Equation(s):
// \aMuxAluSrcB|Mux31~0_combout  = (!\muxB~combout [0] & ((\muxB~combout [1]) # (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(vcc),
	.datab(\muxB~combout [0]),
	.datac(\muxB~combout [1]),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux31~0 .lut_mask = 16'h3330;
defparam \aMuxAluSrcB|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y3_N1
cycloneii_lcell_ff \regAluOut|temp[0] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\aMuxAluSrcB|Mux31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [0]));

// Location: LCFF_X18_Y3_N15
cycloneii_lcell_ff \regAluOut|temp[7] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[7]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [7]));

// Location: LCFF_X18_Y2_N5
cycloneii_lcell_ff \regAluOut|temp[18] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[18]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [18]));

// Location: LCFF_X18_Y2_N9
cycloneii_lcell_ff \regAluOut|temp[20] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[20]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [20]));

// Location: LCFF_X18_Y2_N23
cycloneii_lcell_ff \regAluOut|temp[27] (
	.clk(\decoder|state~clkctrl_outclk ),
	.datain(\regAluOut|temp[27]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [27]));

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[0]~I (
	.datain(\regAluOut|temp [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[0]));
// synopsys translate_off
defparam \salidaPrueba[0]~I .input_async_reset = "none";
defparam \salidaPrueba[0]~I .input_power_up = "low";
defparam \salidaPrueba[0]~I .input_register_mode = "none";
defparam \salidaPrueba[0]~I .input_sync_reset = "none";
defparam \salidaPrueba[0]~I .oe_async_reset = "none";
defparam \salidaPrueba[0]~I .oe_power_up = "low";
defparam \salidaPrueba[0]~I .oe_register_mode = "none";
defparam \salidaPrueba[0]~I .oe_sync_reset = "none";
defparam \salidaPrueba[0]~I .operation_mode = "bidir";
defparam \salidaPrueba[0]~I .output_async_reset = "none";
defparam \salidaPrueba[0]~I .output_power_up = "low";
defparam \salidaPrueba[0]~I .output_register_mode = "none";
defparam \salidaPrueba[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[1]~I (
	.datain(\regAluOut|temp [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[1]));
// synopsys translate_off
defparam \salidaPrueba[1]~I .input_async_reset = "none";
defparam \salidaPrueba[1]~I .input_power_up = "low";
defparam \salidaPrueba[1]~I .input_register_mode = "none";
defparam \salidaPrueba[1]~I .input_sync_reset = "none";
defparam \salidaPrueba[1]~I .oe_async_reset = "none";
defparam \salidaPrueba[1]~I .oe_power_up = "low";
defparam \salidaPrueba[1]~I .oe_register_mode = "none";
defparam \salidaPrueba[1]~I .oe_sync_reset = "none";
defparam \salidaPrueba[1]~I .operation_mode = "bidir";
defparam \salidaPrueba[1]~I .output_async_reset = "none";
defparam \salidaPrueba[1]~I .output_power_up = "low";
defparam \salidaPrueba[1]~I .output_register_mode = "none";
defparam \salidaPrueba[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[2]~I (
	.datain(\regAluOut|temp [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[2]));
// synopsys translate_off
defparam \salidaPrueba[2]~I .input_async_reset = "none";
defparam \salidaPrueba[2]~I .input_power_up = "low";
defparam \salidaPrueba[2]~I .input_register_mode = "none";
defparam \salidaPrueba[2]~I .input_sync_reset = "none";
defparam \salidaPrueba[2]~I .oe_async_reset = "none";
defparam \salidaPrueba[2]~I .oe_power_up = "low";
defparam \salidaPrueba[2]~I .oe_register_mode = "none";
defparam \salidaPrueba[2]~I .oe_sync_reset = "none";
defparam \salidaPrueba[2]~I .operation_mode = "bidir";
defparam \salidaPrueba[2]~I .output_async_reset = "none";
defparam \salidaPrueba[2]~I .output_power_up = "low";
defparam \salidaPrueba[2]~I .output_register_mode = "none";
defparam \salidaPrueba[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[3]~I (
	.datain(\regAluOut|temp [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[3]));
// synopsys translate_off
defparam \salidaPrueba[3]~I .input_async_reset = "none";
defparam \salidaPrueba[3]~I .input_power_up = "low";
defparam \salidaPrueba[3]~I .input_register_mode = "none";
defparam \salidaPrueba[3]~I .input_sync_reset = "none";
defparam \salidaPrueba[3]~I .oe_async_reset = "none";
defparam \salidaPrueba[3]~I .oe_power_up = "low";
defparam \salidaPrueba[3]~I .oe_register_mode = "none";
defparam \salidaPrueba[3]~I .oe_sync_reset = "none";
defparam \salidaPrueba[3]~I .operation_mode = "bidir";
defparam \salidaPrueba[3]~I .output_async_reset = "none";
defparam \salidaPrueba[3]~I .output_power_up = "low";
defparam \salidaPrueba[3]~I .output_register_mode = "none";
defparam \salidaPrueba[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[4]~I (
	.datain(\regAluOut|temp [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[4]));
// synopsys translate_off
defparam \salidaPrueba[4]~I .input_async_reset = "none";
defparam \salidaPrueba[4]~I .input_power_up = "low";
defparam \salidaPrueba[4]~I .input_register_mode = "none";
defparam \salidaPrueba[4]~I .input_sync_reset = "none";
defparam \salidaPrueba[4]~I .oe_async_reset = "none";
defparam \salidaPrueba[4]~I .oe_power_up = "low";
defparam \salidaPrueba[4]~I .oe_register_mode = "none";
defparam \salidaPrueba[4]~I .oe_sync_reset = "none";
defparam \salidaPrueba[4]~I .operation_mode = "bidir";
defparam \salidaPrueba[4]~I .output_async_reset = "none";
defparam \salidaPrueba[4]~I .output_power_up = "low";
defparam \salidaPrueba[4]~I .output_register_mode = "none";
defparam \salidaPrueba[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[5]~I (
	.datain(\regAluOut|temp [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[5]));
// synopsys translate_off
defparam \salidaPrueba[5]~I .input_async_reset = "none";
defparam \salidaPrueba[5]~I .input_power_up = "low";
defparam \salidaPrueba[5]~I .input_register_mode = "none";
defparam \salidaPrueba[5]~I .input_sync_reset = "none";
defparam \salidaPrueba[5]~I .oe_async_reset = "none";
defparam \salidaPrueba[5]~I .oe_power_up = "low";
defparam \salidaPrueba[5]~I .oe_register_mode = "none";
defparam \salidaPrueba[5]~I .oe_sync_reset = "none";
defparam \salidaPrueba[5]~I .operation_mode = "bidir";
defparam \salidaPrueba[5]~I .output_async_reset = "none";
defparam \salidaPrueba[5]~I .output_power_up = "low";
defparam \salidaPrueba[5]~I .output_register_mode = "none";
defparam \salidaPrueba[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[6]~I (
	.datain(\regAluOut|temp [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[6]));
// synopsys translate_off
defparam \salidaPrueba[6]~I .input_async_reset = "none";
defparam \salidaPrueba[6]~I .input_power_up = "low";
defparam \salidaPrueba[6]~I .input_register_mode = "none";
defparam \salidaPrueba[6]~I .input_sync_reset = "none";
defparam \salidaPrueba[6]~I .oe_async_reset = "none";
defparam \salidaPrueba[6]~I .oe_power_up = "low";
defparam \salidaPrueba[6]~I .oe_register_mode = "none";
defparam \salidaPrueba[6]~I .oe_sync_reset = "none";
defparam \salidaPrueba[6]~I .operation_mode = "bidir";
defparam \salidaPrueba[6]~I .output_async_reset = "none";
defparam \salidaPrueba[6]~I .output_power_up = "low";
defparam \salidaPrueba[6]~I .output_register_mode = "none";
defparam \salidaPrueba[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[7]~I (
	.datain(\regAluOut|temp [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[7]));
// synopsys translate_off
defparam \salidaPrueba[7]~I .input_async_reset = "none";
defparam \salidaPrueba[7]~I .input_power_up = "low";
defparam \salidaPrueba[7]~I .input_register_mode = "none";
defparam \salidaPrueba[7]~I .input_sync_reset = "none";
defparam \salidaPrueba[7]~I .oe_async_reset = "none";
defparam \salidaPrueba[7]~I .oe_power_up = "low";
defparam \salidaPrueba[7]~I .oe_register_mode = "none";
defparam \salidaPrueba[7]~I .oe_sync_reset = "none";
defparam \salidaPrueba[7]~I .operation_mode = "bidir";
defparam \salidaPrueba[7]~I .output_async_reset = "none";
defparam \salidaPrueba[7]~I .output_power_up = "low";
defparam \salidaPrueba[7]~I .output_register_mode = "none";
defparam \salidaPrueba[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[8]~I (
	.datain(\regAluOut|temp [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[8]));
// synopsys translate_off
defparam \salidaPrueba[8]~I .input_async_reset = "none";
defparam \salidaPrueba[8]~I .input_power_up = "low";
defparam \salidaPrueba[8]~I .input_register_mode = "none";
defparam \salidaPrueba[8]~I .input_sync_reset = "none";
defparam \salidaPrueba[8]~I .oe_async_reset = "none";
defparam \salidaPrueba[8]~I .oe_power_up = "low";
defparam \salidaPrueba[8]~I .oe_register_mode = "none";
defparam \salidaPrueba[8]~I .oe_sync_reset = "none";
defparam \salidaPrueba[8]~I .operation_mode = "bidir";
defparam \salidaPrueba[8]~I .output_async_reset = "none";
defparam \salidaPrueba[8]~I .output_power_up = "low";
defparam \salidaPrueba[8]~I .output_register_mode = "none";
defparam \salidaPrueba[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[9]~I (
	.datain(\regAluOut|temp [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[9]));
// synopsys translate_off
defparam \salidaPrueba[9]~I .input_async_reset = "none";
defparam \salidaPrueba[9]~I .input_power_up = "low";
defparam \salidaPrueba[9]~I .input_register_mode = "none";
defparam \salidaPrueba[9]~I .input_sync_reset = "none";
defparam \salidaPrueba[9]~I .oe_async_reset = "none";
defparam \salidaPrueba[9]~I .oe_power_up = "low";
defparam \salidaPrueba[9]~I .oe_register_mode = "none";
defparam \salidaPrueba[9]~I .oe_sync_reset = "none";
defparam \salidaPrueba[9]~I .operation_mode = "bidir";
defparam \salidaPrueba[9]~I .output_async_reset = "none";
defparam \salidaPrueba[9]~I .output_power_up = "low";
defparam \salidaPrueba[9]~I .output_register_mode = "none";
defparam \salidaPrueba[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[10]~I (
	.datain(\regAluOut|temp [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[10]));
// synopsys translate_off
defparam \salidaPrueba[10]~I .input_async_reset = "none";
defparam \salidaPrueba[10]~I .input_power_up = "low";
defparam \salidaPrueba[10]~I .input_register_mode = "none";
defparam \salidaPrueba[10]~I .input_sync_reset = "none";
defparam \salidaPrueba[10]~I .oe_async_reset = "none";
defparam \salidaPrueba[10]~I .oe_power_up = "low";
defparam \salidaPrueba[10]~I .oe_register_mode = "none";
defparam \salidaPrueba[10]~I .oe_sync_reset = "none";
defparam \salidaPrueba[10]~I .operation_mode = "bidir";
defparam \salidaPrueba[10]~I .output_async_reset = "none";
defparam \salidaPrueba[10]~I .output_power_up = "low";
defparam \salidaPrueba[10]~I .output_register_mode = "none";
defparam \salidaPrueba[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[11]~I (
	.datain(\regAluOut|temp [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[11]));
// synopsys translate_off
defparam \salidaPrueba[11]~I .input_async_reset = "none";
defparam \salidaPrueba[11]~I .input_power_up = "low";
defparam \salidaPrueba[11]~I .input_register_mode = "none";
defparam \salidaPrueba[11]~I .input_sync_reset = "none";
defparam \salidaPrueba[11]~I .oe_async_reset = "none";
defparam \salidaPrueba[11]~I .oe_power_up = "low";
defparam \salidaPrueba[11]~I .oe_register_mode = "none";
defparam \salidaPrueba[11]~I .oe_sync_reset = "none";
defparam \salidaPrueba[11]~I .operation_mode = "bidir";
defparam \salidaPrueba[11]~I .output_async_reset = "none";
defparam \salidaPrueba[11]~I .output_power_up = "low";
defparam \salidaPrueba[11]~I .output_register_mode = "none";
defparam \salidaPrueba[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[12]~I (
	.datain(\regAluOut|temp [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[12]));
// synopsys translate_off
defparam \salidaPrueba[12]~I .input_async_reset = "none";
defparam \salidaPrueba[12]~I .input_power_up = "low";
defparam \salidaPrueba[12]~I .input_register_mode = "none";
defparam \salidaPrueba[12]~I .input_sync_reset = "none";
defparam \salidaPrueba[12]~I .oe_async_reset = "none";
defparam \salidaPrueba[12]~I .oe_power_up = "low";
defparam \salidaPrueba[12]~I .oe_register_mode = "none";
defparam \salidaPrueba[12]~I .oe_sync_reset = "none";
defparam \salidaPrueba[12]~I .operation_mode = "bidir";
defparam \salidaPrueba[12]~I .output_async_reset = "none";
defparam \salidaPrueba[12]~I .output_power_up = "low";
defparam \salidaPrueba[12]~I .output_register_mode = "none";
defparam \salidaPrueba[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[13]~I (
	.datain(\regAluOut|temp [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[13]));
// synopsys translate_off
defparam \salidaPrueba[13]~I .input_async_reset = "none";
defparam \salidaPrueba[13]~I .input_power_up = "low";
defparam \salidaPrueba[13]~I .input_register_mode = "none";
defparam \salidaPrueba[13]~I .input_sync_reset = "none";
defparam \salidaPrueba[13]~I .oe_async_reset = "none";
defparam \salidaPrueba[13]~I .oe_power_up = "low";
defparam \salidaPrueba[13]~I .oe_register_mode = "none";
defparam \salidaPrueba[13]~I .oe_sync_reset = "none";
defparam \salidaPrueba[13]~I .operation_mode = "bidir";
defparam \salidaPrueba[13]~I .output_async_reset = "none";
defparam \salidaPrueba[13]~I .output_power_up = "low";
defparam \salidaPrueba[13]~I .output_register_mode = "none";
defparam \salidaPrueba[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[14]~I (
	.datain(\regAluOut|temp [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[14]));
// synopsys translate_off
defparam \salidaPrueba[14]~I .input_async_reset = "none";
defparam \salidaPrueba[14]~I .input_power_up = "low";
defparam \salidaPrueba[14]~I .input_register_mode = "none";
defparam \salidaPrueba[14]~I .input_sync_reset = "none";
defparam \salidaPrueba[14]~I .oe_async_reset = "none";
defparam \salidaPrueba[14]~I .oe_power_up = "low";
defparam \salidaPrueba[14]~I .oe_register_mode = "none";
defparam \salidaPrueba[14]~I .oe_sync_reset = "none";
defparam \salidaPrueba[14]~I .operation_mode = "bidir";
defparam \salidaPrueba[14]~I .output_async_reset = "none";
defparam \salidaPrueba[14]~I .output_power_up = "low";
defparam \salidaPrueba[14]~I .output_register_mode = "none";
defparam \salidaPrueba[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[15]~I (
	.datain(\regAluOut|temp [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[15]));
// synopsys translate_off
defparam \salidaPrueba[15]~I .input_async_reset = "none";
defparam \salidaPrueba[15]~I .input_power_up = "low";
defparam \salidaPrueba[15]~I .input_register_mode = "none";
defparam \salidaPrueba[15]~I .input_sync_reset = "none";
defparam \salidaPrueba[15]~I .oe_async_reset = "none";
defparam \salidaPrueba[15]~I .oe_power_up = "low";
defparam \salidaPrueba[15]~I .oe_register_mode = "none";
defparam \salidaPrueba[15]~I .oe_sync_reset = "none";
defparam \salidaPrueba[15]~I .operation_mode = "bidir";
defparam \salidaPrueba[15]~I .output_async_reset = "none";
defparam \salidaPrueba[15]~I .output_power_up = "low";
defparam \salidaPrueba[15]~I .output_register_mode = "none";
defparam \salidaPrueba[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[16]~I (
	.datain(\regAluOut|temp [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[16]));
// synopsys translate_off
defparam \salidaPrueba[16]~I .input_async_reset = "none";
defparam \salidaPrueba[16]~I .input_power_up = "low";
defparam \salidaPrueba[16]~I .input_register_mode = "none";
defparam \salidaPrueba[16]~I .input_sync_reset = "none";
defparam \salidaPrueba[16]~I .oe_async_reset = "none";
defparam \salidaPrueba[16]~I .oe_power_up = "low";
defparam \salidaPrueba[16]~I .oe_register_mode = "none";
defparam \salidaPrueba[16]~I .oe_sync_reset = "none";
defparam \salidaPrueba[16]~I .operation_mode = "bidir";
defparam \salidaPrueba[16]~I .output_async_reset = "none";
defparam \salidaPrueba[16]~I .output_power_up = "low";
defparam \salidaPrueba[16]~I .output_register_mode = "none";
defparam \salidaPrueba[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[17]~I (
	.datain(\regAluOut|temp [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[17]));
// synopsys translate_off
defparam \salidaPrueba[17]~I .input_async_reset = "none";
defparam \salidaPrueba[17]~I .input_power_up = "low";
defparam \salidaPrueba[17]~I .input_register_mode = "none";
defparam \salidaPrueba[17]~I .input_sync_reset = "none";
defparam \salidaPrueba[17]~I .oe_async_reset = "none";
defparam \salidaPrueba[17]~I .oe_power_up = "low";
defparam \salidaPrueba[17]~I .oe_register_mode = "none";
defparam \salidaPrueba[17]~I .oe_sync_reset = "none";
defparam \salidaPrueba[17]~I .operation_mode = "bidir";
defparam \salidaPrueba[17]~I .output_async_reset = "none";
defparam \salidaPrueba[17]~I .output_power_up = "low";
defparam \salidaPrueba[17]~I .output_register_mode = "none";
defparam \salidaPrueba[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[18]~I (
	.datain(\regAluOut|temp [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[18]));
// synopsys translate_off
defparam \salidaPrueba[18]~I .input_async_reset = "none";
defparam \salidaPrueba[18]~I .input_power_up = "low";
defparam \salidaPrueba[18]~I .input_register_mode = "none";
defparam \salidaPrueba[18]~I .input_sync_reset = "none";
defparam \salidaPrueba[18]~I .oe_async_reset = "none";
defparam \salidaPrueba[18]~I .oe_power_up = "low";
defparam \salidaPrueba[18]~I .oe_register_mode = "none";
defparam \salidaPrueba[18]~I .oe_sync_reset = "none";
defparam \salidaPrueba[18]~I .operation_mode = "bidir";
defparam \salidaPrueba[18]~I .output_async_reset = "none";
defparam \salidaPrueba[18]~I .output_power_up = "low";
defparam \salidaPrueba[18]~I .output_register_mode = "none";
defparam \salidaPrueba[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[19]~I (
	.datain(\regAluOut|temp [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[19]));
// synopsys translate_off
defparam \salidaPrueba[19]~I .input_async_reset = "none";
defparam \salidaPrueba[19]~I .input_power_up = "low";
defparam \salidaPrueba[19]~I .input_register_mode = "none";
defparam \salidaPrueba[19]~I .input_sync_reset = "none";
defparam \salidaPrueba[19]~I .oe_async_reset = "none";
defparam \salidaPrueba[19]~I .oe_power_up = "low";
defparam \salidaPrueba[19]~I .oe_register_mode = "none";
defparam \salidaPrueba[19]~I .oe_sync_reset = "none";
defparam \salidaPrueba[19]~I .operation_mode = "bidir";
defparam \salidaPrueba[19]~I .output_async_reset = "none";
defparam \salidaPrueba[19]~I .output_power_up = "low";
defparam \salidaPrueba[19]~I .output_register_mode = "none";
defparam \salidaPrueba[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[20]~I (
	.datain(\regAluOut|temp [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[20]));
// synopsys translate_off
defparam \salidaPrueba[20]~I .input_async_reset = "none";
defparam \salidaPrueba[20]~I .input_power_up = "low";
defparam \salidaPrueba[20]~I .input_register_mode = "none";
defparam \salidaPrueba[20]~I .input_sync_reset = "none";
defparam \salidaPrueba[20]~I .oe_async_reset = "none";
defparam \salidaPrueba[20]~I .oe_power_up = "low";
defparam \salidaPrueba[20]~I .oe_register_mode = "none";
defparam \salidaPrueba[20]~I .oe_sync_reset = "none";
defparam \salidaPrueba[20]~I .operation_mode = "bidir";
defparam \salidaPrueba[20]~I .output_async_reset = "none";
defparam \salidaPrueba[20]~I .output_power_up = "low";
defparam \salidaPrueba[20]~I .output_register_mode = "none";
defparam \salidaPrueba[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[21]~I (
	.datain(\regAluOut|temp [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[21]));
// synopsys translate_off
defparam \salidaPrueba[21]~I .input_async_reset = "none";
defparam \salidaPrueba[21]~I .input_power_up = "low";
defparam \salidaPrueba[21]~I .input_register_mode = "none";
defparam \salidaPrueba[21]~I .input_sync_reset = "none";
defparam \salidaPrueba[21]~I .oe_async_reset = "none";
defparam \salidaPrueba[21]~I .oe_power_up = "low";
defparam \salidaPrueba[21]~I .oe_register_mode = "none";
defparam \salidaPrueba[21]~I .oe_sync_reset = "none";
defparam \salidaPrueba[21]~I .operation_mode = "bidir";
defparam \salidaPrueba[21]~I .output_async_reset = "none";
defparam \salidaPrueba[21]~I .output_power_up = "low";
defparam \salidaPrueba[21]~I .output_register_mode = "none";
defparam \salidaPrueba[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[22]~I (
	.datain(\regAluOut|temp [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[22]));
// synopsys translate_off
defparam \salidaPrueba[22]~I .input_async_reset = "none";
defparam \salidaPrueba[22]~I .input_power_up = "low";
defparam \salidaPrueba[22]~I .input_register_mode = "none";
defparam \salidaPrueba[22]~I .input_sync_reset = "none";
defparam \salidaPrueba[22]~I .oe_async_reset = "none";
defparam \salidaPrueba[22]~I .oe_power_up = "low";
defparam \salidaPrueba[22]~I .oe_register_mode = "none";
defparam \salidaPrueba[22]~I .oe_sync_reset = "none";
defparam \salidaPrueba[22]~I .operation_mode = "bidir";
defparam \salidaPrueba[22]~I .output_async_reset = "none";
defparam \salidaPrueba[22]~I .output_power_up = "low";
defparam \salidaPrueba[22]~I .output_register_mode = "none";
defparam \salidaPrueba[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[23]~I (
	.datain(\regAluOut|temp [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[23]));
// synopsys translate_off
defparam \salidaPrueba[23]~I .input_async_reset = "none";
defparam \salidaPrueba[23]~I .input_power_up = "low";
defparam \salidaPrueba[23]~I .input_register_mode = "none";
defparam \salidaPrueba[23]~I .input_sync_reset = "none";
defparam \salidaPrueba[23]~I .oe_async_reset = "none";
defparam \salidaPrueba[23]~I .oe_power_up = "low";
defparam \salidaPrueba[23]~I .oe_register_mode = "none";
defparam \salidaPrueba[23]~I .oe_sync_reset = "none";
defparam \salidaPrueba[23]~I .operation_mode = "bidir";
defparam \salidaPrueba[23]~I .output_async_reset = "none";
defparam \salidaPrueba[23]~I .output_power_up = "low";
defparam \salidaPrueba[23]~I .output_register_mode = "none";
defparam \salidaPrueba[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[24]~I (
	.datain(\regAluOut|temp [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[24]));
// synopsys translate_off
defparam \salidaPrueba[24]~I .input_async_reset = "none";
defparam \salidaPrueba[24]~I .input_power_up = "low";
defparam \salidaPrueba[24]~I .input_register_mode = "none";
defparam \salidaPrueba[24]~I .input_sync_reset = "none";
defparam \salidaPrueba[24]~I .oe_async_reset = "none";
defparam \salidaPrueba[24]~I .oe_power_up = "low";
defparam \salidaPrueba[24]~I .oe_register_mode = "none";
defparam \salidaPrueba[24]~I .oe_sync_reset = "none";
defparam \salidaPrueba[24]~I .operation_mode = "bidir";
defparam \salidaPrueba[24]~I .output_async_reset = "none";
defparam \salidaPrueba[24]~I .output_power_up = "low";
defparam \salidaPrueba[24]~I .output_register_mode = "none";
defparam \salidaPrueba[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[25]~I (
	.datain(\regAluOut|temp [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[25]));
// synopsys translate_off
defparam \salidaPrueba[25]~I .input_async_reset = "none";
defparam \salidaPrueba[25]~I .input_power_up = "low";
defparam \salidaPrueba[25]~I .input_register_mode = "none";
defparam \salidaPrueba[25]~I .input_sync_reset = "none";
defparam \salidaPrueba[25]~I .oe_async_reset = "none";
defparam \salidaPrueba[25]~I .oe_power_up = "low";
defparam \salidaPrueba[25]~I .oe_register_mode = "none";
defparam \salidaPrueba[25]~I .oe_sync_reset = "none";
defparam \salidaPrueba[25]~I .operation_mode = "bidir";
defparam \salidaPrueba[25]~I .output_async_reset = "none";
defparam \salidaPrueba[25]~I .output_power_up = "low";
defparam \salidaPrueba[25]~I .output_register_mode = "none";
defparam \salidaPrueba[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[26]~I (
	.datain(\regAluOut|temp [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[26]));
// synopsys translate_off
defparam \salidaPrueba[26]~I .input_async_reset = "none";
defparam \salidaPrueba[26]~I .input_power_up = "low";
defparam \salidaPrueba[26]~I .input_register_mode = "none";
defparam \salidaPrueba[26]~I .input_sync_reset = "none";
defparam \salidaPrueba[26]~I .oe_async_reset = "none";
defparam \salidaPrueba[26]~I .oe_power_up = "low";
defparam \salidaPrueba[26]~I .oe_register_mode = "none";
defparam \salidaPrueba[26]~I .oe_sync_reset = "none";
defparam \salidaPrueba[26]~I .operation_mode = "bidir";
defparam \salidaPrueba[26]~I .output_async_reset = "none";
defparam \salidaPrueba[26]~I .output_power_up = "low";
defparam \salidaPrueba[26]~I .output_register_mode = "none";
defparam \salidaPrueba[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[27]~I (
	.datain(\regAluOut|temp [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[27]));
// synopsys translate_off
defparam \salidaPrueba[27]~I .input_async_reset = "none";
defparam \salidaPrueba[27]~I .input_power_up = "low";
defparam \salidaPrueba[27]~I .input_register_mode = "none";
defparam \salidaPrueba[27]~I .input_sync_reset = "none";
defparam \salidaPrueba[27]~I .oe_async_reset = "none";
defparam \salidaPrueba[27]~I .oe_power_up = "low";
defparam \salidaPrueba[27]~I .oe_register_mode = "none";
defparam \salidaPrueba[27]~I .oe_sync_reset = "none";
defparam \salidaPrueba[27]~I .operation_mode = "bidir";
defparam \salidaPrueba[27]~I .output_async_reset = "none";
defparam \salidaPrueba[27]~I .output_power_up = "low";
defparam \salidaPrueba[27]~I .output_register_mode = "none";
defparam \salidaPrueba[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[28]~I (
	.datain(\regAluOut|temp [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[28]));
// synopsys translate_off
defparam \salidaPrueba[28]~I .input_async_reset = "none";
defparam \salidaPrueba[28]~I .input_power_up = "low";
defparam \salidaPrueba[28]~I .input_register_mode = "none";
defparam \salidaPrueba[28]~I .input_sync_reset = "none";
defparam \salidaPrueba[28]~I .oe_async_reset = "none";
defparam \salidaPrueba[28]~I .oe_power_up = "low";
defparam \salidaPrueba[28]~I .oe_register_mode = "none";
defparam \salidaPrueba[28]~I .oe_sync_reset = "none";
defparam \salidaPrueba[28]~I .operation_mode = "bidir";
defparam \salidaPrueba[28]~I .output_async_reset = "none";
defparam \salidaPrueba[28]~I .output_power_up = "low";
defparam \salidaPrueba[28]~I .output_register_mode = "none";
defparam \salidaPrueba[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[29]~I (
	.datain(\regAluOut|temp [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[29]));
// synopsys translate_off
defparam \salidaPrueba[29]~I .input_async_reset = "none";
defparam \salidaPrueba[29]~I .input_power_up = "low";
defparam \salidaPrueba[29]~I .input_register_mode = "none";
defparam \salidaPrueba[29]~I .input_sync_reset = "none";
defparam \salidaPrueba[29]~I .oe_async_reset = "none";
defparam \salidaPrueba[29]~I .oe_power_up = "low";
defparam \salidaPrueba[29]~I .oe_register_mode = "none";
defparam \salidaPrueba[29]~I .oe_sync_reset = "none";
defparam \salidaPrueba[29]~I .operation_mode = "bidir";
defparam \salidaPrueba[29]~I .output_async_reset = "none";
defparam \salidaPrueba[29]~I .output_power_up = "low";
defparam \salidaPrueba[29]~I .output_register_mode = "none";
defparam \salidaPrueba[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[30]~I (
	.datain(\regAluOut|temp [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[30]));
// synopsys translate_off
defparam \salidaPrueba[30]~I .input_async_reset = "none";
defparam \salidaPrueba[30]~I .input_power_up = "low";
defparam \salidaPrueba[30]~I .input_register_mode = "none";
defparam \salidaPrueba[30]~I .input_sync_reset = "none";
defparam \salidaPrueba[30]~I .oe_async_reset = "none";
defparam \salidaPrueba[30]~I .oe_power_up = "low";
defparam \salidaPrueba[30]~I .oe_register_mode = "none";
defparam \salidaPrueba[30]~I .oe_sync_reset = "none";
defparam \salidaPrueba[30]~I .operation_mode = "bidir";
defparam \salidaPrueba[30]~I .output_async_reset = "none";
defparam \salidaPrueba[30]~I .output_power_up = "low";
defparam \salidaPrueba[30]~I .output_register_mode = "none";
defparam \salidaPrueba[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[31]~I (
	.datain(\regAluOut|temp [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[31]));
// synopsys translate_off
defparam \salidaPrueba[31]~I .input_async_reset = "none";
defparam \salidaPrueba[31]~I .input_power_up = "low";
defparam \salidaPrueba[31]~I .input_register_mode = "none";
defparam \salidaPrueba[31]~I .input_sync_reset = "none";
defparam \salidaPrueba[31]~I .oe_async_reset = "none";
defparam \salidaPrueba[31]~I .oe_power_up = "low";
defparam \salidaPrueba[31]~I .oe_register_mode = "none";
defparam \salidaPrueba[31]~I .oe_sync_reset = "none";
defparam \salidaPrueba[31]~I .operation_mode = "bidir";
defparam \salidaPrueba[31]~I .output_async_reset = "none";
defparam \salidaPrueba[31]~I .output_power_up = "low";
defparam \salidaPrueba[31]~I .output_register_mode = "none";
defparam \salidaPrueba[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regDst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDst));
// synopsys translate_off
defparam \regDst~I .input_async_reset = "none";
defparam \regDst~I .input_power_up = "low";
defparam \regDst~I .input_register_mode = "none";
defparam \regDst~I .input_sync_reset = "none";
defparam \regDst~I .oe_async_reset = "none";
defparam \regDst~I .oe_power_up = "low";
defparam \regDst~I .oe_register_mode = "none";
defparam \regDst~I .oe_sync_reset = "none";
defparam \regDst~I .operation_mode = "input";
defparam \regDst~I .output_async_reset = "none";
defparam \regDst~I .output_power_up = "low";
defparam \regDst~I .output_register_mode = "none";
defparam \regDst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eALUOp[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eALUOp[0]));
// synopsys translate_off
defparam \eALUOp[0]~I .input_async_reset = "none";
defparam \eALUOp[0]~I .input_power_up = "low";
defparam \eALUOp[0]~I .input_register_mode = "none";
defparam \eALUOp[0]~I .input_sync_reset = "none";
defparam \eALUOp[0]~I .oe_async_reset = "none";
defparam \eALUOp[0]~I .oe_power_up = "low";
defparam \eALUOp[0]~I .oe_register_mode = "none";
defparam \eALUOp[0]~I .oe_sync_reset = "none";
defparam \eALUOp[0]~I .operation_mode = "input";
defparam \eALUOp[0]~I .output_async_reset = "none";
defparam \eALUOp[0]~I .output_power_up = "low";
defparam \eALUOp[0]~I .output_register_mode = "none";
defparam \eALUOp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eALUOp[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eALUOp[1]));
// synopsys translate_off
defparam \eALUOp[1]~I .input_async_reset = "none";
defparam \eALUOp[1]~I .input_power_up = "low";
defparam \eALUOp[1]~I .input_register_mode = "none";
defparam \eALUOp[1]~I .input_sync_reset = "none";
defparam \eALUOp[1]~I .oe_async_reset = "none";
defparam \eALUOp[1]~I .oe_power_up = "low";
defparam \eALUOp[1]~I .oe_register_mode = "none";
defparam \eALUOp[1]~I .oe_sync_reset = "none";
defparam \eALUOp[1]~I .operation_mode = "input";
defparam \eALUOp[1]~I .output_async_reset = "none";
defparam \eALUOp[1]~I .output_power_up = "low";
defparam \eALUOp[1]~I .output_register_mode = "none";
defparam \eALUOp[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
