digraph "CFG for '_Z26Image_SumReduceStep_KernelPiS_i' function" {
	label="CFG for '_Z26Image_SumReduceStep_KernelPiS_i' function";

	Node0x5763ec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = shl i32 %4, 9\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = add i32 %5, %6\l  %8 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %6\l  %9 = add nuw nsw i32 %6, 256\l  %10 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %9\l  store i32 0, i32 addrspace(3)* %10, align 4, !tbaa !5\l  %11 = getelementptr inbounds i32, i32 addrspace(3)* bitcast (i8\l... addrspace(3)* getelementptr inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 512) to i32\l... addrspace(3)*), i32 %6\l  store i32 0, i32 addrspace(3)* %11, align 4, !tbaa !5\l  %12 = getelementptr inbounds i32, i32 addrspace(3)* bitcast (i8\l... addrspace(3)* getelementptr inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 512) to i32\l... addrspace(3)*), i32 %9\l  store i32 0, i32 addrspace(3)* %12, align 4, !tbaa !5\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %13, i64 12\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 4, !tbaa !9\l  %17 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !18, !invariant.load\l... !19\l  %20 = zext i16 %19 to i32\l  %21 = udiv i32 %16, %20\l  %22 = mul i32 %21, %20\l  %23 = icmp ugt i32 %16, %22\l  %24 = zext i1 %23 to i32\l  %25 = add i32 %21, -1\l  %26 = add i32 %25, %24\l  %27 = icmp eq i32 %4, %26\l  br i1 %27, label %28, label %39\l|{<s0>T|<s1>F}}"];
	Node0x5763ec0:s0 -> Node0x5767590;
	Node0x5763ec0:s1 -> Node0x5767620;
	Node0x5767590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%28:\l28:                                               \l  %29 = icmp slt i32 %9, %2\l  br i1 %29, label %34, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5767590:s0 -> Node0x57677f0;
	Node0x5767590:s1 -> Node0x5767840;
	Node0x5767840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%30:\l30:                                               \l  %31 = add nsw i32 %7, 256\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %32\l  store i32 0, i32 addrspace(1)* %33, align 4, !tbaa !5\l  br label %34\l}"];
	Node0x5767840 -> Node0x57677f0;
	Node0x57677f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%34:\l34:                                               \l  %35 = icmp slt i32 %6, %2\l  br i1 %35, label %39, label %36\l|{<s0>T|<s1>F}}"];
	Node0x57677f0:s0 -> Node0x5767620;
	Node0x57677f0:s1 -> Node0x5767db0;
	Node0x5767db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%36:\l36:                                               \l  %37 = sext i32 %7 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %37\l  store i32 0, i32 addrspace(1)* %38, align 4, !tbaa !5\l  br label %39\l}"];
	Node0x5767db0 -> Node0x5767620;
	Node0x5767620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  %40 = sext i32 %7 to i64\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %40\l  %42 = load i32, i32 addrspace(1)* %41, align 4, !tbaa !5\l  %43 = add nsw i32 %7, 256\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %44\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !5\l  %47 = add nsw i32 %46, %42\l  store i32 %47, i32 addrspace(3)* %8, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %48 = icmp ult i32 %6, 128\l  br i1 %48, label %49, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5767620:s0 -> Node0x57688e0;
	Node0x5767620:s1 -> Node0x5768930;
	Node0x57688e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%49:\l49:                                               \l  %50 = load i32, i32 addrspace(3)* %8, align 4, !tbaa !5\l  %51 = add nuw nsw i32 %6, 128\l  %52 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %51\l  %53 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %54 = add nsw i32 %53, %50\l  store i32 %54, i32 addrspace(3)* %11, align 4, !tbaa !5\l  br label %55\l}"];
	Node0x57688e0 -> Node0x5768930;
	Node0x5768930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %56 = icmp ult i32 %6, 64\l  br i1 %56, label %57, label %63\l|{<s0>T|<s1>F}}"];
	Node0x5768930:s0 -> Node0x5769050;
	Node0x5768930:s1 -> Node0x57690a0;
	Node0x5769050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%57:\l57:                                               \l  %58 = load i32, i32 addrspace(3)* %11, align 4, !tbaa !5\l  %59 = add nuw nsw i32 %6, 64\l  %60 = getelementptr inbounds i32, i32 addrspace(3)* bitcast (i8\l... addrspace(3)* getelementptr inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 512) to i32\l... addrspace(3)*), i32 %59\l  %61 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !5\l  %62 = add nsw i32 %61, %58\l  store i32 %62, i32 addrspace(3)* %8, align 4, !tbaa !5\l  br label %63\l}"];
	Node0x5769050 -> Node0x57690a0;
	Node0x57690a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = icmp ult i32 %6, 32\l  br i1 %64, label %65, label %71\l|{<s0>T|<s1>F}}"];
	Node0x57690a0:s0 -> Node0x5765670;
	Node0x57690a0:s1 -> Node0x5767a80;
	Node0x5765670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%65:\l65:                                               \l  %66 = load i32, i32 addrspace(3)* %8, align 4, !tbaa !5\l  %67 = add nuw nsw i32 %6, 32\l  %68 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %67\l  %69 = load i32, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %70 = add nsw i32 %69, %66\l  store i32 %70, i32 addrspace(3)* %11, align 4, !tbaa !5\l  br label %71\l}"];
	Node0x5765670 -> Node0x5767a80;
	Node0x5767a80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%71:\l71:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = icmp ult i32 %6, 16\l  br i1 %72, label %73, label %79\l|{<s0>T|<s1>F}}"];
	Node0x5767a80:s0 -> Node0x576a010;
	Node0x5767a80:s1 -> Node0x576a060;
	Node0x576a010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%73:\l73:                                               \l  %74 = load i32, i32 addrspace(3)* %11, align 4, !tbaa !5\l  %75 = add nuw nsw i32 %6, 16\l  %76 = getelementptr inbounds i32, i32 addrspace(3)* bitcast (i8\l... addrspace(3)* getelementptr inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 512) to i32\l... addrspace(3)*), i32 %75\l  %77 = load i32, i32 addrspace(3)* %76, align 4, !tbaa !5\l  %78 = add nsw i32 %77, %74\l  store i32 %78, i32 addrspace(3)* %8, align 4, !tbaa !5\l  br label %79\l}"];
	Node0x576a010 -> Node0x576a060;
	Node0x576a060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %80 = icmp ult i32 %6, 8\l  br i1 %80, label %81, label %87\l|{<s0>T|<s1>F}}"];
	Node0x576a060:s0 -> Node0x576a790;
	Node0x576a060:s1 -> Node0x576a7e0;
	Node0x576a790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%81:\l81:                                               \l  %82 = load i32, i32 addrspace(3)* %8, align 4, !tbaa !5\l  %83 = add nuw nsw i32 %6, 8\l  %84 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %83\l  %85 = load i32, i32 addrspace(3)* %84, align 4, !tbaa !5\l  %86 = add nsw i32 %85, %82\l  store i32 %86, i32 addrspace(3)* %11, align 4, !tbaa !5\l  br label %87\l}"];
	Node0x576a790 -> Node0x576a7e0;
	Node0x576a7e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %88 = icmp ult i32 %6, 4\l  br i1 %88, label %89, label %95\l|{<s0>T|<s1>F}}"];
	Node0x576a7e0:s0 -> Node0x576aeb0;
	Node0x576a7e0:s1 -> Node0x576af00;
	Node0x576aeb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%89:\l89:                                               \l  %90 = load i32, i32 addrspace(3)* %11, align 4, !tbaa !5\l  %91 = add nuw nsw i32 %6, 4\l  %92 = getelementptr inbounds i32, i32 addrspace(3)* bitcast (i8\l... addrspace(3)* getelementptr inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 512) to i32\l... addrspace(3)*), i32 %91\l  %93 = load i32, i32 addrspace(3)* %92, align 4, !tbaa !5\l  %94 = add nsw i32 %93, %90\l  store i32 %94, i32 addrspace(3)* %8, align 4, !tbaa !5\l  br label %95\l}"];
	Node0x576aeb0 -> Node0x576af00;
	Node0x576af00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%95:\l95:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %96 = icmp ult i32 %6, 2\l  br i1 %96, label %97, label %103\l|{<s0>T|<s1>F}}"];
	Node0x576af00:s0 -> Node0x576b5d0;
	Node0x576af00:s1 -> Node0x576b620;
	Node0x576b5d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%97:\l97:                                               \l  %98 = load i32, i32 addrspace(3)* %8, align 4, !tbaa !5\l  %99 = add nuw nsw i32 %6, 2\l  %100 = getelementptr inbounds i32, i32 addrspace(3)* bitcast ([4096 x i8]\l... addrspace(3)* @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem to i32\l... addrspace(3)*), i32 %99\l  %101 = load i32, i32 addrspace(3)* %100, align 4, !tbaa !5\l  %102 = add nsw i32 %101, %98\l  store i32 %102, i32 addrspace(3)* %11, align 4, !tbaa !5\l  br label %103\l}"];
	Node0x576b5d0 -> Node0x576b620;
	Node0x576b620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%103:\l103:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %104 = icmp eq i32 %6, 0\l  br i1 %104, label %105, label %111\l|{<s0>T|<s1>F}}"];
	Node0x576b620:s0 -> Node0x576bcf0;
	Node0x576b620:s1 -> Node0x576bd40;
	Node0x576bcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%105:\l105:                                              \l  %106 = load i32, i32 addrspace(3)* %11, align 4, !tbaa !5\l  %107 = load i32, i32 addrspace(3)* bitcast (i8 addrspace(3)* getelementptr\l... inbounds ([4096 x i8], [4096 x i8] addrspace(3)*\l... @_ZZ26Image_SumReduceStep_KernelPiS_iE9sharedMem, i32 0, i32 516) to i32\l... addrspace(3)*), align 4, !tbaa !5\l  %108 = add nsw i32 %107, %106\l  %109 = zext i32 %4 to i64\l  %110 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %109\l  store i32 %108, i32 addrspace(1)* %110, align 4, !tbaa !5\l  br label %111\l}"];
	Node0x576bcf0 -> Node0x576bd40;
	Node0x576bd40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%111:\l111:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
