$date
	Mon Oct 28 11:28:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module JK_FF_tb $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & pst $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ! Q_bar $end
$var wire 1 % clk $end
$var wire 1 & pst $end
$var wire 1 ' rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
x"
x!
$end
#5000
1%
#10000
0%
#12000
1!
0"
1'
#15000
1%
#20000
0%
#22000
0'
#24000
0!
1"
1&
#25000
1%
#30000
0%
#34000
1#
0&
#35000
1%
#40000
0%
#44000
0#
#45000
1%
#50000
0%
#54000
1$
#55000
1%
#60000
0%
#64000
1#
#65000
1!
0"
1%
#70000
0%
#74000
