// Code generated by svdxgen; DO NOT EDIT.

//go:build imxrt1060

// Package iomuxc_snvs provides access to the registers of the IOMUXC_SNVS peripheral.
//
// Instances:
//
//	IOMUXC_SNVS  IOMUXC_SNVS_BASE  -  -
//
// Registers:
//
//	0x000 32  SW_MUX_CTL_PAD_WAKEUP         SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register
//	0x004 32  SW_MUX_CTL_PAD_PMIC_ON_REQ    SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register
//	0x008 32  SW_MUX_CTL_PAD_PMIC_STBY_REQ  SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register
//	0x00C 32  SW_PAD_CTL_PAD_TEST_MODE      SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register
//	0x010 32  SW_PAD_CTL_PAD_POR_B          SW_PAD_CTL_PAD_POR_B SW PAD Control Register
//	0x014 32  SW_PAD_CTL_PAD_ONOFF          SW_PAD_CTL_PAD_ONOFF SW PAD Control Register
//	0x018 32  SW_PAD_CTL_PAD_WAKEUP         SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register
//	0x01C 32  SW_PAD_CTL_PAD_PMIC_ON_REQ    SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register
//	0x020 32  SW_PAD_CTL_PAD_PMIC_STBY_REQ  SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register
//
// Import:
//
//	github.com/embeddedgo/imxrt/p/mmap
package iomuxc_snvs

const (
	MUX_MODE SW_MUX_CTL_PAD_WAKEUP = 0x07 << 0 //+ MUX Mode Select Field.
	ALT5     SW_MUX_CTL_PAD_WAKEUP = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5
	ALT7     SW_MUX_CTL_PAD_WAKEUP = 0x07 << 0 //  Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: nmi_glue
	SION     SW_MUX_CTL_PAD_WAKEUP = 0x01 << 4 //+ Software Input On Field.
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_PMIC_ON_REQ = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_PMIC_ON_REQ = 0x00 << 0 //  Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of instance: snvs_lp
	ALT5     SW_MUX_CTL_PAD_PMIC_ON_REQ = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: gpio5
	SION     SW_MUX_CTL_PAD_PMIC_ON_REQ = 0x01 << 4 //+ Software Input On Field.
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_PMIC_STBY_REQ = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_PMIC_STBY_REQ = 0x00 << 0 //  Select mux mode: ALT0 mux port: CCM_PMIC_VSTBY_REQ of instance: ccm
	ALT5     SW_MUX_CTL_PAD_PMIC_STBY_REQ = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO5_IO02 of instance: gpio5
	SION     SW_MUX_CTL_PAD_PMIC_STBY_REQ = 0x01 << 4 //+ Software Input On Field.
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	SRE                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_TEST_MODE = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_TEST_MODE = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_TEST_MODE = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_TEST_MODE = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_TEST_MODE = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_TEST_MODE = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_TEST_MODE = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_TEST_MODE = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_TEST_MODE = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_TEST_MODE = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_TEST_MODE = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_TEST_MODE = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_TEST_MODE = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                                     SW_PAD_CTL_PAD_POR_B = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_POR_B = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_POR_B = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_POR_B = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_POR_B = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_POR_B = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_POR_B = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_POR_B = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_POR_B = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_POR_B = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_POR_B = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_POR_B = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_POR_B = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_POR_B = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_POR_B = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_POR_B = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_POR_B = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_POR_B = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_POR_B = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_POR_B = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_POR_B = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                                     SW_PAD_CTL_PAD_ONOFF = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_ONOFF = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_ONOFF = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_ONOFF = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_ONOFF = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_ONOFF = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_ONOFF = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_ONOFF = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_ONOFF = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_ONOFF = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_ONOFF = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_ONOFF = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_ONOFF = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_ONOFF = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_ONOFF = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_ONOFF = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_ONOFF = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_ONOFF = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_ONOFF = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_ONOFF = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_ONOFF = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                                     SW_PAD_CTL_PAD_WAKEUP = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_WAKEUP = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_WAKEUP = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_WAKEUP = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_WAKEUP = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_WAKEUP = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_WAKEUP = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_WAKEUP = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_WAKEUP = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_WAKEUP = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_WAKEUP = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_WAKEUP = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_WAKEUP = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_WAKEUP = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_WAKEUP = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_WAKEUP = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_WAKEUP = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_WAKEUP = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_WAKEUP = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_WAKEUP = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_WAKEUP = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_PMIC_ON_REQ = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 0  //+ Slew Rate Field
	DSE                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_                           SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 3  //  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
	DSE_2_R0_2                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x02 << 3  //  R0/2
	DSE_3_R0_3                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x03 << 3  //  R0/3
	DSE_4_R0_4                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x04 << 3  //  R0/4
	DSE_5_R0_5                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x05 << 3  //  R0/5
	DSE_6_R0_6                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x06 << 3  //  R0/6
	DSE_7_R0_7                                              SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x07 << 3  //  R0/7
	SPEED                                                   SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x03 << 6  //+ Speed Field
	SPEED                                                   SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x02 << 6  //  medium(100MHz)
	ODE                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 11 //+ Open Drain Enable Field
	PKE                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 12 //+ Pull / Keep Enable Field
	PUE                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 13 //+ Pull / Keep Select Field
	PUS                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down                                SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                                  SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                                   SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                                     SW_PAD_CTL_PAD_PMIC_STBY_REQ = 0x01 << 16 //+ Hyst. Enable Field
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)
