Analysis & Synthesis report for datatape
Mon Aug 17 19:48:57 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |datatape|video_out:out|even_field
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: pll_ntsc:pll0|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: pll_90:pll1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: pll_125:pll2|altpll:altpll_component
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "segment:hex7"
 20. Port Connectivity Checks: "segment:hex6"
 21. Port Connectivity Checks: "segment:hex5"
 22. Port Connectivity Checks: "segment:hex4"
 23. Port Connectivity Checks: "segment:hex3"
 24. Port Connectivity Checks: "segment:hex2"
 25. Port Connectivity Checks: "segment:hex1"
 26. Port Connectivity Checks: "segment:hex0"
 27. Port Connectivity Checks: "video_in:in"
 28. Port Connectivity Checks: "video_out:out"
 29. Port Connectivity Checks: "pll_125:pll2"
 30. Port Connectivity Checks: "pll_90:pll1"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 17 19:48:57 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; datatape                                    ;
; Top-level Entity Name              ; datatape                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 355                                         ;
;     Total combinational functions  ; 351                                         ;
;     Dedicated logic registers      ; 125                                         ;
; Total registers                    ; 125                                         ;
; Total pins                         ; 165                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; datatape           ; datatape           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------+---------+
; datatape.v                       ; yes             ; User Verilog HDL File             ; /home/caden/github/datatape/datatape.v                                ;         ;
; pll_90.v                         ; yes             ; User Wizard-Generated File        ; /home/caden/github/datatape/pll_90.v                                  ;         ;
; pll_125.v                        ; yes             ; User Wizard-Generated File        ; /home/caden/github/datatape/pll_125.v                                 ;         ;
; pll_ntsc.v                       ; yes             ; Auto-Found Wizard-Generated File  ; /home/caden/github/datatape/pll_ntsc.v                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_ntsc_altpll.v             ; yes             ; Auto-Generated Megafunction       ; /home/caden/github/datatape/db/pll_ntsc_altpll.v                      ;         ;
; db/pll_90_altpll.v               ; yes             ; Auto-Generated Megafunction       ; /home/caden/github/datatape/db/pll_90_altpll.v                        ;         ;
; db/pll_125_altpll.v              ; yes             ; Auto-Generated Megafunction       ; /home/caden/github/datatape/db/pll_125_altpll.v                       ;         ;
; video_out.v                      ; yes             ; Auto-Found Verilog HDL File       ; /home/caden/github/datatape/video_out.v                               ;         ;
; video_in.v                       ; yes             ; Auto-Found Verilog HDL File       ; /home/caden/github/datatape/video_in.v                                ;         ;
; segment.v                        ; yes             ; Auto-Found Verilog HDL File       ; /home/caden/github/datatape/segment.v                                 ;         ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 355                                                                                   ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 351                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 217                                                                                   ;
;     -- 3 input functions                    ; 90                                                                                    ;
;     -- <=2 input functions                  ; 44                                                                                    ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 290                                                                                   ;
;     -- arithmetic mode                      ; 61                                                                                    ;
;                                             ;                                                                                       ;
; Total registers                             ; 125                                                                                   ;
;     -- Dedicated logic registers            ; 125                                                                                   ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 165                                                                                   ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; pll_ntsc:pll0|altpll:altpll_component|pll_ntsc_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 73                                                                                    ;
; Total fan-out                               ; 1749                                                                                  ;
; Average fan-out                             ; 2.16                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
; |datatape                                 ; 351 (15)            ; 125 (12)                  ; 0           ; 0            ; 0       ; 0         ; 165  ; 0            ; |datatape                                                                      ; datatape        ; work         ;
;    |pll_ntsc:pll0|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|pll_ntsc:pll0                                                        ; pll_ntsc        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|pll_ntsc:pll0|altpll:altpll_component                                ; altpll          ; work         ;
;          |pll_ntsc_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|pll_ntsc:pll0|altpll:altpll_component|pll_ntsc_altpll:auto_generated ; pll_ntsc_altpll ; work         ;
;    |segment:hex4|                         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|segment:hex4                                                         ; segment         ; work         ;
;    |segment:hex6|                         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|segment:hex6                                                         ; segment         ; work         ;
;    |segment:hex7|                         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|segment:hex7                                                         ; segment         ; work         ;
;    |video_in:in|                          ; 126 (126)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|video_in:in                                                          ; video_in        ; work         ;
;    |video_out:out|                        ; 189 (189)           ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datatape|video_out:out                                                        ; video_out       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |datatape|pll_90:pll1  ; pll_90.v        ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |datatape|pll_125:pll2 ; pll_125.v       ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |datatape|video_out:out|even_field ;
+--------------+-------------------------------------+
; Name         ; even_field.0                        ;
+--------------+-------------------------------------+
; even_field.1 ; 0                                   ;
; even_field.0 ; 1                                   ;
+--------------+-------------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; segment_0[5,6]                          ; Stuck at GND due to stuck port data_in ;
; segment_0[4]                            ; Stuck at VCC due to stuck port data_in ;
; segment_0[0..3]                         ; Stuck at GND due to stuck port data_in ;
; segment_1[5,6]                          ; Stuck at GND due to stuck port data_in ;
; segment_1[4]                            ; Stuck at VCC due to stuck port data_in ;
; segment_1[0..3]                         ; Stuck at GND due to stuck port data_in ;
; segment_2[5,6]                          ; Stuck at GND due to stuck port data_in ;
; segment_2[4]                            ; Stuck at VCC due to stuck port data_in ;
; segment_2[0..3]                         ; Stuck at GND due to stuck port data_in ;
; segment_3[5,6]                          ; Stuck at GND due to stuck port data_in ;
; segment_3[4]                            ; Stuck at VCC due to stuck port data_in ;
; segment_3[0..3]                         ; Stuck at GND due to stuck port data_in ;
; hex_enable[0]                           ; Stuck at VCC due to stuck port data_in ;
; segment_5[4..6]                         ; Stuck at GND due to stuck port data_in ;
; segment_4[4..6]                         ; Stuck at GND due to stuck port data_in ;
; segment_7[4..6]                         ; Stuck at GND due to stuck port data_in ;
; segment_6[4..6]                         ; Stuck at GND due to stuck port data_in ;
; segment:hex3|display[0..5]              ; Stuck at VCC due to stuck port data_in ;
; segment:hex3|display[6]                 ; Stuck at GND due to stuck port data_in ;
; segment:hex2|display[0..5]              ; Stuck at VCC due to stuck port data_in ;
; segment:hex2|display[6]                 ; Stuck at GND due to stuck port data_in ;
; segment:hex1|display[0..5]              ; Stuck at VCC due to stuck port data_in ;
; segment:hex1|display[6]                 ; Stuck at GND due to stuck port data_in ;
; segment:hex0|display[0..5]              ; Stuck at VCC due to stuck port data_in ;
; segment:hex0|display[6]                 ; Stuck at GND due to stuck port data_in ;
; video_in:in|combined_sample[10..31]     ; Stuck at GND due to stuck port data_in ;
; video_in:in|data_out[4,6,7]             ; Merged with video_in:in|data_out[5]    ;
; segment_6[0]                            ; Merged with data_out[0]                ;
; segment_6[1]                            ; Merged with data_out[1]                ;
; segment_6[2]                            ; Merged with data_out[2]                ;
; segment_6[3]                            ; Merged with data_out[3]                ;
; segment_7[0]                            ; Merged with data_out[4]                ;
; segment_7[1]                            ; Merged with data_out[5]                ;
; segment_7[2]                            ; Merged with data_out[6]                ;
; segment_7[3]                            ; Merged with data_out[7]                ;
; segment_5[1..3]                         ; Merged with segment_5[0]               ;
; video_out:out|line_control_enabled[0]   ; Stuck at GND due to stuck port data_in ;
; video_in:in|data_out[5]                 ; Stuck at GND due to stuck port data_in ;
; segment_5[0]                            ; Stuck at GND due to stuck port data_in ;
; segment:hex5|display[0..5]              ; Stuck at GND due to stuck port data_in ;
; segment:hex5|display[6]                 ; Stuck at VCC due to stuck port data_in ;
; video_in:in|sample_counter[3..7]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 120 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+
; hex_enable[0]           ; Stuck at VCC              ; segment:hex3|display[0], segment:hex3|display[1], segment:hex3|display[2], ;
;                         ; due to stuck port data_in ; segment:hex3|display[3], segment:hex3|display[4], segment:hex3|display[5], ;
;                         ;                           ; segment:hex3|display[6], segment:hex2|display[0], segment:hex2|display[1], ;
;                         ;                           ; segment:hex2|display[2], segment:hex2|display[3], segment:hex2|display[4], ;
;                         ;                           ; segment:hex2|display[5], segment:hex2|display[6], segment:hex1|display[0], ;
;                         ;                           ; segment:hex1|display[1], segment:hex1|display[2], segment:hex1|display[3], ;
;                         ;                           ; segment:hex1|display[4], segment:hex1|display[5], segment:hex1|display[6], ;
;                         ;                           ; segment:hex0|display[0], segment:hex0|display[1], segment:hex0|display[2], ;
;                         ;                           ; segment:hex0|display[3], segment:hex0|display[4], segment:hex0|display[5], ;
;                         ;                           ; segment:hex0|display[6], segment:hex5|display[0], segment:hex5|display[1], ;
;                         ;                           ; segment:hex5|display[2], segment:hex5|display[3], segment:hex5|display[4], ;
;                         ;                           ; segment:hex5|display[5], segment:hex5|display[6]                           ;
; video_in:in|data_out[5] ; Stuck at GND              ; segment_5[0]                                                               ;
;                         ; due to stuck port data_in ;                                                                            ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; video_out:out|pixel_count[0]           ; 4       ;
; video_out:out|line_count[0]            ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |datatape|video_in:in|sample_3[6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |datatape|video_in:in|sample_2[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |datatape|video_in:in|sample_1[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |datatape|video_in:in|sample_0[2]    ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |datatape|video_in:in|data_out[2]    ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |datatape|video_out:out|video_out[1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |datatape|video_out:out|pixel_count  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_ntsc:pll0|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------+
; Parameter Name                ; Value                      ; Type                  ;
+-------------------------------+----------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped               ;
; PLL_TYPE                      ; AUTO                       ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ntsc ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped               ;
; SCAN_CHAIN                    ; LONG                       ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped               ;
; LOCK_HIGH                     ; 1                          ; Untyped               ;
; LOCK_LOW                      ; 1                          ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped               ;
; SKIP_VCO                      ; OFF                        ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped               ;
; BANDWIDTH                     ; 0                          ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped               ;
; DOWN_SPREAD                   ; 0                          ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 6293761                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK0_DIVIDE_BY                ; 50000000                   ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped               ;
; DPA_DIVIDER                   ; 0                          ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped               ;
; VCO_MIN                       ; 0                          ; Untyped               ;
; VCO_MAX                       ; 0                          ; Untyped               ;
; VCO_CENTER                    ; 0                          ; Untyped               ;
; PFD_MIN                       ; 0                          ; Untyped               ;
; PFD_MAX                       ; 0                          ; Untyped               ;
; M_INITIAL                     ; 0                          ; Untyped               ;
; M                             ; 0                          ; Untyped               ;
; N                             ; 1                          ; Untyped               ;
; M2                            ; 1                          ; Untyped               ;
; N2                            ; 1                          ; Untyped               ;
; SS                            ; 1                          ; Untyped               ;
; C0_HIGH                       ; 0                          ; Untyped               ;
; C1_HIGH                       ; 0                          ; Untyped               ;
; C2_HIGH                       ; 0                          ; Untyped               ;
; C3_HIGH                       ; 0                          ; Untyped               ;
; C4_HIGH                       ; 0                          ; Untyped               ;
; C5_HIGH                       ; 0                          ; Untyped               ;
; C6_HIGH                       ; 0                          ; Untyped               ;
; C7_HIGH                       ; 0                          ; Untyped               ;
; C8_HIGH                       ; 0                          ; Untyped               ;
; C9_HIGH                       ; 0                          ; Untyped               ;
; C0_LOW                        ; 0                          ; Untyped               ;
; C1_LOW                        ; 0                          ; Untyped               ;
; C2_LOW                        ; 0                          ; Untyped               ;
; C3_LOW                        ; 0                          ; Untyped               ;
; C4_LOW                        ; 0                          ; Untyped               ;
; C5_LOW                        ; 0                          ; Untyped               ;
; C6_LOW                        ; 0                          ; Untyped               ;
; C7_LOW                        ; 0                          ; Untyped               ;
; C8_LOW                        ; 0                          ; Untyped               ;
; C9_LOW                        ; 0                          ; Untyped               ;
; C0_INITIAL                    ; 0                          ; Untyped               ;
; C1_INITIAL                    ; 0                          ; Untyped               ;
; C2_INITIAL                    ; 0                          ; Untyped               ;
; C3_INITIAL                    ; 0                          ; Untyped               ;
; C4_INITIAL                    ; 0                          ; Untyped               ;
; C5_INITIAL                    ; 0                          ; Untyped               ;
; C6_INITIAL                    ; 0                          ; Untyped               ;
; C7_INITIAL                    ; 0                          ; Untyped               ;
; C8_INITIAL                    ; 0                          ; Untyped               ;
; C9_INITIAL                    ; 0                          ; Untyped               ;
; C0_MODE                       ; BYPASS                     ; Untyped               ;
; C1_MODE                       ; BYPASS                     ; Untyped               ;
; C2_MODE                       ; BYPASS                     ; Untyped               ;
; C3_MODE                       ; BYPASS                     ; Untyped               ;
; C4_MODE                       ; BYPASS                     ; Untyped               ;
; C5_MODE                       ; BYPASS                     ; Untyped               ;
; C6_MODE                       ; BYPASS                     ; Untyped               ;
; C7_MODE                       ; BYPASS                     ; Untyped               ;
; C8_MODE                       ; BYPASS                     ; Untyped               ;
; C9_MODE                       ; BYPASS                     ; Untyped               ;
; C0_PH                         ; 0                          ; Untyped               ;
; C1_PH                         ; 0                          ; Untyped               ;
; C2_PH                         ; 0                          ; Untyped               ;
; C3_PH                         ; 0                          ; Untyped               ;
; C4_PH                         ; 0                          ; Untyped               ;
; C5_PH                         ; 0                          ; Untyped               ;
; C6_PH                         ; 0                          ; Untyped               ;
; C7_PH                         ; 0                          ; Untyped               ;
; C8_PH                         ; 0                          ; Untyped               ;
; C9_PH                         ; 0                          ; Untyped               ;
; L0_HIGH                       ; 1                          ; Untyped               ;
; L1_HIGH                       ; 1                          ; Untyped               ;
; G0_HIGH                       ; 1                          ; Untyped               ;
; G1_HIGH                       ; 1                          ; Untyped               ;
; G2_HIGH                       ; 1                          ; Untyped               ;
; G3_HIGH                       ; 1                          ; Untyped               ;
; E0_HIGH                       ; 1                          ; Untyped               ;
; E1_HIGH                       ; 1                          ; Untyped               ;
; E2_HIGH                       ; 1                          ; Untyped               ;
; E3_HIGH                       ; 1                          ; Untyped               ;
; L0_LOW                        ; 1                          ; Untyped               ;
; L1_LOW                        ; 1                          ; Untyped               ;
; G0_LOW                        ; 1                          ; Untyped               ;
; G1_LOW                        ; 1                          ; Untyped               ;
; G2_LOW                        ; 1                          ; Untyped               ;
; G3_LOW                        ; 1                          ; Untyped               ;
; E0_LOW                        ; 1                          ; Untyped               ;
; E1_LOW                        ; 1                          ; Untyped               ;
; E2_LOW                        ; 1                          ; Untyped               ;
; E3_LOW                        ; 1                          ; Untyped               ;
; L0_INITIAL                    ; 1                          ; Untyped               ;
; L1_INITIAL                    ; 1                          ; Untyped               ;
; G0_INITIAL                    ; 1                          ; Untyped               ;
; G1_INITIAL                    ; 1                          ; Untyped               ;
; G2_INITIAL                    ; 1                          ; Untyped               ;
; G3_INITIAL                    ; 1                          ; Untyped               ;
; E0_INITIAL                    ; 1                          ; Untyped               ;
; E1_INITIAL                    ; 1                          ; Untyped               ;
; E2_INITIAL                    ; 1                          ; Untyped               ;
; E3_INITIAL                    ; 1                          ; Untyped               ;
; L0_MODE                       ; BYPASS                     ; Untyped               ;
; L1_MODE                       ; BYPASS                     ; Untyped               ;
; G0_MODE                       ; BYPASS                     ; Untyped               ;
; G1_MODE                       ; BYPASS                     ; Untyped               ;
; G2_MODE                       ; BYPASS                     ; Untyped               ;
; G3_MODE                       ; BYPASS                     ; Untyped               ;
; E0_MODE                       ; BYPASS                     ; Untyped               ;
; E1_MODE                       ; BYPASS                     ; Untyped               ;
; E2_MODE                       ; BYPASS                     ; Untyped               ;
; E3_MODE                       ; BYPASS                     ; Untyped               ;
; L0_PH                         ; 0                          ; Untyped               ;
; L1_PH                         ; 0                          ; Untyped               ;
; G0_PH                         ; 0                          ; Untyped               ;
; G1_PH                         ; 0                          ; Untyped               ;
; G2_PH                         ; 0                          ; Untyped               ;
; G3_PH                         ; 0                          ; Untyped               ;
; E0_PH                         ; 0                          ; Untyped               ;
; E1_PH                         ; 0                          ; Untyped               ;
; E2_PH                         ; 0                          ; Untyped               ;
; E3_PH                         ; 0                          ; Untyped               ;
; M_PH                          ; 0                          ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped               ;
; CLK0_COUNTER                  ; G0                         ; Untyped               ;
; CLK1_COUNTER                  ; G0                         ; Untyped               ;
; CLK2_COUNTER                  ; G0                         ; Untyped               ;
; CLK3_COUNTER                  ; G0                         ; Untyped               ;
; CLK4_COUNTER                  ; G0                         ; Untyped               ;
; CLK5_COUNTER                  ; G0                         ; Untyped               ;
; CLK6_COUNTER                  ; E0                         ; Untyped               ;
; CLK7_COUNTER                  ; E1                         ; Untyped               ;
; CLK8_COUNTER                  ; E2                         ; Untyped               ;
; CLK9_COUNTER                  ; E3                         ; Untyped               ;
; L0_TIME_DELAY                 ; 0                          ; Untyped               ;
; L1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G0_TIME_DELAY                 ; 0                          ; Untyped               ;
; G1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G2_TIME_DELAY                 ; 0                          ; Untyped               ;
; G3_TIME_DELAY                 ; 0                          ; Untyped               ;
; E0_TIME_DELAY                 ; 0                          ; Untyped               ;
; E1_TIME_DELAY                 ; 0                          ; Untyped               ;
; E2_TIME_DELAY                 ; 0                          ; Untyped               ;
; E3_TIME_DELAY                 ; 0                          ; Untyped               ;
; M_TIME_DELAY                  ; 0                          ; Untyped               ;
; N_TIME_DELAY                  ; 0                          ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped               ;
; ENABLE0_COUNTER               ; L0                         ; Untyped               ;
; ENABLE1_COUNTER               ; L0                         ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped               ;
; LOOP_FILTER_C                 ; 5                          ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped               ;
; VCO_POST_SCALE                ; 0                          ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped               ;
; M_TEST_SOURCE                 ; 5                          ; Untyped               ;
; C0_TEST_SOURCE                ; 5                          ; Untyped               ;
; C1_TEST_SOURCE                ; 5                          ; Untyped               ;
; C2_TEST_SOURCE                ; 5                          ; Untyped               ;
; C3_TEST_SOURCE                ; 5                          ; Untyped               ;
; C4_TEST_SOURCE                ; 5                          ; Untyped               ;
; C5_TEST_SOURCE                ; 5                          ; Untyped               ;
; C6_TEST_SOURCE                ; 5                          ; Untyped               ;
; C7_TEST_SOURCE                ; 5                          ; Untyped               ;
; C8_TEST_SOURCE                ; 5                          ; Untyped               ;
; C9_TEST_SOURCE                ; 5                          ; Untyped               ;
; CBXI_PARAMETER                ; pll_ntsc_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped               ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE        ;
+-------------------------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_90:pll1|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------+
; Parameter Name                ; Value                    ; Type                  ;
+-------------------------------+--------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped               ;
; PLL_TYPE                      ; AUTO                     ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_90 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped               ;
; SCAN_CHAIN                    ; LONG                     ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped               ;
; LOCK_HIGH                     ; 1                        ; Untyped               ;
; LOCK_LOW                      ; 1                        ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped               ;
; SKIP_VCO                      ; OFF                      ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped               ;
; BANDWIDTH                     ; 0                        ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped               ;
; DOWN_SPREAD                   ; 0                        ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 9                        ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped               ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped               ;
; DPA_DIVIDER                   ; 0                        ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped               ;
; VCO_MIN                       ; 0                        ; Untyped               ;
; VCO_MAX                       ; 0                        ; Untyped               ;
; VCO_CENTER                    ; 0                        ; Untyped               ;
; PFD_MIN                       ; 0                        ; Untyped               ;
; PFD_MAX                       ; 0                        ; Untyped               ;
; M_INITIAL                     ; 0                        ; Untyped               ;
; M                             ; 0                        ; Untyped               ;
; N                             ; 1                        ; Untyped               ;
; M2                            ; 1                        ; Untyped               ;
; N2                            ; 1                        ; Untyped               ;
; SS                            ; 1                        ; Untyped               ;
; C0_HIGH                       ; 0                        ; Untyped               ;
; C1_HIGH                       ; 0                        ; Untyped               ;
; C2_HIGH                       ; 0                        ; Untyped               ;
; C3_HIGH                       ; 0                        ; Untyped               ;
; C4_HIGH                       ; 0                        ; Untyped               ;
; C5_HIGH                       ; 0                        ; Untyped               ;
; C6_HIGH                       ; 0                        ; Untyped               ;
; C7_HIGH                       ; 0                        ; Untyped               ;
; C8_HIGH                       ; 0                        ; Untyped               ;
; C9_HIGH                       ; 0                        ; Untyped               ;
; C0_LOW                        ; 0                        ; Untyped               ;
; C1_LOW                        ; 0                        ; Untyped               ;
; C2_LOW                        ; 0                        ; Untyped               ;
; C3_LOW                        ; 0                        ; Untyped               ;
; C4_LOW                        ; 0                        ; Untyped               ;
; C5_LOW                        ; 0                        ; Untyped               ;
; C6_LOW                        ; 0                        ; Untyped               ;
; C7_LOW                        ; 0                        ; Untyped               ;
; C8_LOW                        ; 0                        ; Untyped               ;
; C9_LOW                        ; 0                        ; Untyped               ;
; C0_INITIAL                    ; 0                        ; Untyped               ;
; C1_INITIAL                    ; 0                        ; Untyped               ;
; C2_INITIAL                    ; 0                        ; Untyped               ;
; C3_INITIAL                    ; 0                        ; Untyped               ;
; C4_INITIAL                    ; 0                        ; Untyped               ;
; C5_INITIAL                    ; 0                        ; Untyped               ;
; C6_INITIAL                    ; 0                        ; Untyped               ;
; C7_INITIAL                    ; 0                        ; Untyped               ;
; C8_INITIAL                    ; 0                        ; Untyped               ;
; C9_INITIAL                    ; 0                        ; Untyped               ;
; C0_MODE                       ; BYPASS                   ; Untyped               ;
; C1_MODE                       ; BYPASS                   ; Untyped               ;
; C2_MODE                       ; BYPASS                   ; Untyped               ;
; C3_MODE                       ; BYPASS                   ; Untyped               ;
; C4_MODE                       ; BYPASS                   ; Untyped               ;
; C5_MODE                       ; BYPASS                   ; Untyped               ;
; C6_MODE                       ; BYPASS                   ; Untyped               ;
; C7_MODE                       ; BYPASS                   ; Untyped               ;
; C8_MODE                       ; BYPASS                   ; Untyped               ;
; C9_MODE                       ; BYPASS                   ; Untyped               ;
; C0_PH                         ; 0                        ; Untyped               ;
; C1_PH                         ; 0                        ; Untyped               ;
; C2_PH                         ; 0                        ; Untyped               ;
; C3_PH                         ; 0                        ; Untyped               ;
; C4_PH                         ; 0                        ; Untyped               ;
; C5_PH                         ; 0                        ; Untyped               ;
; C6_PH                         ; 0                        ; Untyped               ;
; C7_PH                         ; 0                        ; Untyped               ;
; C8_PH                         ; 0                        ; Untyped               ;
; C9_PH                         ; 0                        ; Untyped               ;
; L0_HIGH                       ; 1                        ; Untyped               ;
; L1_HIGH                       ; 1                        ; Untyped               ;
; G0_HIGH                       ; 1                        ; Untyped               ;
; G1_HIGH                       ; 1                        ; Untyped               ;
; G2_HIGH                       ; 1                        ; Untyped               ;
; G3_HIGH                       ; 1                        ; Untyped               ;
; E0_HIGH                       ; 1                        ; Untyped               ;
; E1_HIGH                       ; 1                        ; Untyped               ;
; E2_HIGH                       ; 1                        ; Untyped               ;
; E3_HIGH                       ; 1                        ; Untyped               ;
; L0_LOW                        ; 1                        ; Untyped               ;
; L1_LOW                        ; 1                        ; Untyped               ;
; G0_LOW                        ; 1                        ; Untyped               ;
; G1_LOW                        ; 1                        ; Untyped               ;
; G2_LOW                        ; 1                        ; Untyped               ;
; G3_LOW                        ; 1                        ; Untyped               ;
; E0_LOW                        ; 1                        ; Untyped               ;
; E1_LOW                        ; 1                        ; Untyped               ;
; E2_LOW                        ; 1                        ; Untyped               ;
; E3_LOW                        ; 1                        ; Untyped               ;
; L0_INITIAL                    ; 1                        ; Untyped               ;
; L1_INITIAL                    ; 1                        ; Untyped               ;
; G0_INITIAL                    ; 1                        ; Untyped               ;
; G1_INITIAL                    ; 1                        ; Untyped               ;
; G2_INITIAL                    ; 1                        ; Untyped               ;
; G3_INITIAL                    ; 1                        ; Untyped               ;
; E0_INITIAL                    ; 1                        ; Untyped               ;
; E1_INITIAL                    ; 1                        ; Untyped               ;
; E2_INITIAL                    ; 1                        ; Untyped               ;
; E3_INITIAL                    ; 1                        ; Untyped               ;
; L0_MODE                       ; BYPASS                   ; Untyped               ;
; L1_MODE                       ; BYPASS                   ; Untyped               ;
; G0_MODE                       ; BYPASS                   ; Untyped               ;
; G1_MODE                       ; BYPASS                   ; Untyped               ;
; G2_MODE                       ; BYPASS                   ; Untyped               ;
; G3_MODE                       ; BYPASS                   ; Untyped               ;
; E0_MODE                       ; BYPASS                   ; Untyped               ;
; E1_MODE                       ; BYPASS                   ; Untyped               ;
; E2_MODE                       ; BYPASS                   ; Untyped               ;
; E3_MODE                       ; BYPASS                   ; Untyped               ;
; L0_PH                         ; 0                        ; Untyped               ;
; L1_PH                         ; 0                        ; Untyped               ;
; G0_PH                         ; 0                        ; Untyped               ;
; G1_PH                         ; 0                        ; Untyped               ;
; G2_PH                         ; 0                        ; Untyped               ;
; G3_PH                         ; 0                        ; Untyped               ;
; E0_PH                         ; 0                        ; Untyped               ;
; E1_PH                         ; 0                        ; Untyped               ;
; E2_PH                         ; 0                        ; Untyped               ;
; E3_PH                         ; 0                        ; Untyped               ;
; M_PH                          ; 0                        ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped               ;
; CLK0_COUNTER                  ; G0                       ; Untyped               ;
; CLK1_COUNTER                  ; G0                       ; Untyped               ;
; CLK2_COUNTER                  ; G0                       ; Untyped               ;
; CLK3_COUNTER                  ; G0                       ; Untyped               ;
; CLK4_COUNTER                  ; G0                       ; Untyped               ;
; CLK5_COUNTER                  ; G0                       ; Untyped               ;
; CLK6_COUNTER                  ; E0                       ; Untyped               ;
; CLK7_COUNTER                  ; E1                       ; Untyped               ;
; CLK8_COUNTER                  ; E2                       ; Untyped               ;
; CLK9_COUNTER                  ; E3                       ; Untyped               ;
; L0_TIME_DELAY                 ; 0                        ; Untyped               ;
; L1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G0_TIME_DELAY                 ; 0                        ; Untyped               ;
; G1_TIME_DELAY                 ; 0                        ; Untyped               ;
; G2_TIME_DELAY                 ; 0                        ; Untyped               ;
; G3_TIME_DELAY                 ; 0                        ; Untyped               ;
; E0_TIME_DELAY                 ; 0                        ; Untyped               ;
; E1_TIME_DELAY                 ; 0                        ; Untyped               ;
; E2_TIME_DELAY                 ; 0                        ; Untyped               ;
; E3_TIME_DELAY                 ; 0                        ; Untyped               ;
; M_TIME_DELAY                  ; 0                        ; Untyped               ;
; N_TIME_DELAY                  ; 0                        ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped               ;
; ENABLE0_COUNTER               ; L0                       ; Untyped               ;
; ENABLE1_COUNTER               ; L0                       ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped               ;
; LOOP_FILTER_C                 ; 5                        ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped               ;
; VCO_POST_SCALE                ; 0                        ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped               ;
; M_TEST_SOURCE                 ; 5                        ; Untyped               ;
; C0_TEST_SOURCE                ; 5                        ; Untyped               ;
; C1_TEST_SOURCE                ; 5                        ; Untyped               ;
; C2_TEST_SOURCE                ; 5                        ; Untyped               ;
; C3_TEST_SOURCE                ; 5                        ; Untyped               ;
; C4_TEST_SOURCE                ; 5                        ; Untyped               ;
; C5_TEST_SOURCE                ; 5                        ; Untyped               ;
; C6_TEST_SOURCE                ; 5                        ; Untyped               ;
; C7_TEST_SOURCE                ; 5                        ; Untyped               ;
; C8_TEST_SOURCE                ; 5                        ; Untyped               ;
; C9_TEST_SOURCE                ; 5                        ; Untyped               ;
; CBXI_PARAMETER                ; pll_90_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped               ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE        ;
+-------------------------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_125:pll2|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_125 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; pll_125_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 3                                     ;
; Entity Instance               ; pll_ntsc:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; pll_90:pll1|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; pll_125:pll2|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex7"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex6"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex5"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex4"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment:hex0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_in:in"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sample_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_out:out"                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_125:pll2"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_90:pll1"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 165                         ;
; cycloneiii_ff         ; 125                         ;
;     ENA               ; 66                          ;
;     plain             ; 59                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 353                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 40                          ;
;     normal            ; 292                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 217                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 19.50                       ;
; Average LUT depth     ; 9.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 17 19:48:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape
Warning (125092): Tcl Script File ethernet.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ethernet.qip
Warning (125092): Tcl Script File ethernet.sip not found
    Info (125063): set_global_assignment -name SIP_FILE ethernet.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datatape.v
    Info (12023): Found entity 1: datatape File: /home/caden/github/datatape/datatape.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/caden/github/datatape/pll.v Line: 40
Warning (12019): Can't analyze file -- file output_files/video_in.v is missing
Warning (12019): Can't analyze file -- file composite+in.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file pll_90.v
    Info (12023): Found entity 1: pll_90 File: /home/caden/github/datatape/pll_90.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_125.v
    Info (12023): Found entity 1: pll_125 File: /home/caden/github/datatape/pll_125.v Line: 40
Info (12127): Elaborating entity "datatape" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at datatape.v(227): truncated value with size 32 to match size of target (8) File: /home/caden/github/datatape/datatape.v Line: 227
Warning (10034): Output port "LEDG" at datatape.v(75) has no driver File: /home/caden/github/datatape/datatape.v Line: 75
Warning (10034): Output port "LEDR" at datatape.v(76) has no driver File: /home/caden/github/datatape/datatape.v Line: 76
Warning (10034): Output port "ENET0_TX_DATA" at datatape.v(100) has no driver File: /home/caden/github/datatape/datatape.v Line: 100
Warning (10034): Output port "ENET0_GTX_CLK" at datatape.v(87) has no driver File: /home/caden/github/datatape/datatape.v Line: 87
Warning (10034): Output port "ENET0_MDC" at datatape.v(90) has no driver File: /home/caden/github/datatape/datatape.v Line: 90
Warning (10034): Output port "ENET0_RST_N" at datatape.v(92) has no driver File: /home/caden/github/datatape/datatape.v Line: 92
Warning (10034): Output port "ENET0_TX_EN" at datatape.v(101) has no driver File: /home/caden/github/datatape/datatape.v Line: 101
Warning (10034): Output port "ENET0_TX_ER" at datatape.v(102) has no driver File: /home/caden/github/datatape/datatape.v Line: 102
Warning (12125): Using design file pll_ntsc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll_ntsc File: /home/caden/github/datatape/pll_ntsc.v Line: 40
Info (12128): Elaborating entity "pll_ntsc" for hierarchy "pll_ntsc:pll0" File: /home/caden/github/datatape/datatape.v Line: 162
Info (12128): Elaborating entity "altpll" for hierarchy "pll_ntsc:pll0|altpll:altpll_component" File: /home/caden/github/datatape/pll_ntsc.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_ntsc:pll0|altpll:altpll_component" File: /home/caden/github/datatape/pll_ntsc.v Line: 100
Info (12133): Instantiated megafunction "pll_ntsc:pll0|altpll:altpll_component" with the following parameter: File: /home/caden/github/datatape/pll_ntsc.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6293761"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ntsc"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ntsc_altpll.v
    Info (12023): Found entity 1: pll_ntsc_altpll File: /home/caden/github/datatape/db/pll_ntsc_altpll.v Line: 30
Info (12128): Elaborating entity "pll_ntsc_altpll" for hierarchy "pll_ntsc:pll0|altpll:altpll_component|pll_ntsc_altpll:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_90" for hierarchy "pll_90:pll1" File: /home/caden/github/datatape/datatape.v Line: 167
Info (12128): Elaborating entity "altpll" for hierarchy "pll_90:pll1|altpll:altpll_component" File: /home/caden/github/datatape/pll_90.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_90:pll1|altpll:altpll_component" File: /home/caden/github/datatape/pll_90.v Line: 100
Info (12133): Instantiated megafunction "pll_90:pll1|altpll:altpll_component" with the following parameter: File: /home/caden/github/datatape/pll_90.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_90"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_90_altpll.v
    Info (12023): Found entity 1: pll_90_altpll File: /home/caden/github/datatape/db/pll_90_altpll.v Line: 30
Info (12128): Elaborating entity "pll_90_altpll" for hierarchy "pll_90:pll1|altpll:altpll_component|pll_90_altpll:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_125" for hierarchy "pll_125:pll2" File: /home/caden/github/datatape/datatape.v Line: 172
Info (12128): Elaborating entity "altpll" for hierarchy "pll_125:pll2|altpll:altpll_component" File: /home/caden/github/datatape/pll_125.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_125:pll2|altpll:altpll_component" File: /home/caden/github/datatape/pll_125.v Line: 104
Info (12133): Instantiated megafunction "pll_125:pll2|altpll:altpll_component" with the following parameter: File: /home/caden/github/datatape/pll_125.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_125"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_125_altpll.v
    Info (12023): Found entity 1: pll_125_altpll File: /home/caden/github/datatape/db/pll_125_altpll.v Line: 31
Info (12128): Elaborating entity "pll_125_altpll" for hierarchy "pll_125:pll2|altpll:altpll_component|pll_125_altpll:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file video_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: video_out File: /home/caden/github/datatape/video_out.v Line: 21
Info (12128): Elaborating entity "video_out" for hierarchy "video_out:out" File: /home/caden/github/datatape/datatape.v Line: 179
Warning (10230): Verilog HDL assignment warning at video_out.v(56): truncated value with size 32 to match size of target (16) File: /home/caden/github/datatape/video_out.v Line: 56
Warning (10230): Verilog HDL assignment warning at video_out.v(321): truncated value with size 32 to match size of target (16) File: /home/caden/github/datatape/video_out.v Line: 321
Warning (12125): Using design file video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: video_in File: /home/caden/github/datatape/video_in.v Line: 20
Info (12128): Elaborating entity "video_in" for hierarchy "video_in:in" File: /home/caden/github/datatape/datatape.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at video_in.v(44): object "final_sample" assigned a value but never read File: /home/caden/github/datatape/video_in.v Line: 44
Warning (10230): Verilog HDL assignment warning at video_in.v(68): truncated value with size 32 to match size of target (8) File: /home/caden/github/datatape/video_in.v Line: 68
Warning (10230): Verilog HDL assignment warning at video_in.v(82): truncated value with size 32 to match size of target (8) File: /home/caden/github/datatape/video_in.v Line: 82
Warning (10230): Verilog HDL assignment warning at video_in.v(164): truncated value with size 32 to match size of target (1) File: /home/caden/github/datatape/video_in.v Line: 164
Warning (12125): Using design file segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: segment File: /home/caden/github/datatape/segment.v Line: 12
Info (12128): Elaborating entity "segment" for hierarchy "segment:hex0" File: /home/caden/github/datatape/datatape.v Line: 188
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pll_rst[0]" is missing source, defaulting to GND File: /home/caden/github/datatape/datatape.v Line: 105
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_125:pll2|altpll:altpll_component|pll_125_altpll:auto_generated|wire_pll1_clk[0]" File: /home/caden/github/datatape/db/pll_125_altpll.v Line: 93
        Warning (14320): Synthesized away node "pll_90:pll1|altpll:altpll_component|pll_90_altpll:auto_generated|wire_pll1_clk[0]" File: /home/caden/github/datatape/db/pll_90_altpll.v Line: 81
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: /home/caden/github/datatape/datatape.v Line: 91
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 72
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 75
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 76
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 78
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 79
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 80
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 81
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/caden/github/datatape/datatape.v Line: 83
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 87
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 90
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 92
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 100
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 100
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 100
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 100
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 101
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/caden/github/datatape/datatape.v Line: 102
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/caden/github/datatape/output_files/datatape.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 34 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/caden/github/datatape/datatape.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/caden/github/datatape/datatape.v Line: 59
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/caden/github/datatape/datatape.v Line: 59
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/caden/github/datatape/datatape.v Line: 59
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/caden/github/datatape/datatape.v Line: 59
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/caden/github/datatape/datatape.v Line: 64
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/caden/github/datatape/datatape.v Line: 65
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/caden/github/datatape/datatape.v Line: 89
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/caden/github/datatape/datatape.v Line: 88
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/caden/github/datatape/datatape.v Line: 93
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/caden/github/datatape/datatape.v Line: 94
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/caden/github/datatape/datatape.v Line: 95
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/caden/github/datatape/datatape.v Line: 96
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/caden/github/datatape/datatape.v Line: 96
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/caden/github/datatape/datatape.v Line: 96
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/caden/github/datatape/datatape.v Line: 96
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/caden/github/datatape/datatape.v Line: 97
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/caden/github/datatape/datatape.v Line: 98
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/caden/github/datatape/datatape.v Line: 99
Info (21057): Implemented 543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 46 input pins
    Info (21059): Implemented 118 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 377 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 498 megabytes
    Info: Processing ended: Mon Aug 17 19:48:57 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/caden/github/datatape/output_files/datatape.map.smsg.


