/*
 * Portions of this file are adapted from DeepEP (https://github.com/deepseek-ai/DeepEP).
 * Copyright (c) 2025 DeepSeek. Licensed under the MIT License.
 * SPDX-License-Identifier: MIT
 */
/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 * See LICENSE.txt for more license information.
 */

#pragma once

// ============================================================================
// HT-specific configuration constants
// ============================================================================
#define NCCL_EP_HT_DFLT_NUM_SMS 16
// ============================================================================
// Dispatch configuration constants
// ============================================================================
// Defaults for NCCL_EP_DISPATCH_STAGES / NCCL_EP_DISPATCH_PIPELINES.
#define NCCL_EP_HT_DISPATCH_STAGES 12
#define NCCL_EP_HT_DISPATCH_IN_FLIGHT_S2G 4
#define NCCL_EP_HT_DISPATCH_BLOCKS NCCL_EP_HT_DFLT_NUM_SMS
#define NCCL_EP_HT_DISPATCH_PIPELINES 2
#define NCCL_EP_HT_DISPATCH_N2N_WARPS 2
// Maximum consecutive tokens batched into a single RDMA put in dispatch N2N.
// Larger batches reduce NIC doorbell overhead but may delay first-byte latency.
#define NCCL_EP_HT_DISPATCH_RDMA_BATCH_SIZE 4

// ============================================================================
// Combine configuration constants
// ============================================================================
// Single-LSA-team configuration: optimized for intra-LSA only (2 pipelines, deep FIFO)
#define NCCL_EP_HT_COMBINE_LSA_STAGES_G2S 12
#define NCCL_EP_HT_COMBINE_LSA_STAGES_S2G 2
#define NCCL_EP_HT_COMBINE_LSA_PIPELINES 2

// Multi-LSA-team configuration: optimized for cross-LSA-team RDMA (1 pipeline, shallow FIFO)
#define NCCL_EP_HT_COMBINE_CROSS_LSA_STAGES_G2S 4
#define NCCL_EP_HT_COMBINE_CROSS_LSA_STAGES_S2G 2
#define NCCL_EP_HT_COMBINE_CROSS_LSA_PIPELINES 1

#define NCCL_EP_HT_COMBINE_RED_WARPS 4
#define NCCL_EP_HT_COMBINE_N2N_WARPS 1

#define NCCL_EP_HT_COMBINE_TOK_PER_GROUP 4
#define NCCL_EP_HT_COMBINE_BLOCKS NCCL_EP_HT_DFLT_NUM_SMS

// Streaming overlap: tokens between drain+signal from reduction warp to RDMA warp.
// 0 = disable streaming (fall back to chunk-level mbarrier only).
#define NCCL_EP_HT_COMBINE_RDMA_STREAMING_BATCH 8

// ============================================================================
// GIN context reservation
// ============================================================================
// Context 0 is reserved for NCCL_GIN_RESOURCE_SHARING_GPU use
#define NCCL_EP_HT_RESERVED_GIN_GPU_CTXS 1

// ============================================================================
// Preprocessing kernel configuration
// ============================================================================
#define NCCL_EP_HT_NUM_THREADS_PER_BLOCK_PREPROCESSING 512

// ============================================================================
// EM local-fanout kernels (local_dup, local_reduce).
// Used only when NCCL_EP_HT_EM_LOCAL_DUP=1.
// ============================================================================
#define NCCL_EP_HT_LOCAL_DUP_PIPE_DEPTH 8
#define NCCL_EP_HT_LOCAL_REDUCE_PIPE_DEPTH 8
#define NCCL_EP_HT_LOCAL_REDUCE_OUT_STAGES 2

// local_reduce uses __shfl_sync over lanes 0..PIPE_DEPTH-1 for the cooperative
// G2S source-list broadcast, so PIPE_DEPTH must fit in a warp.
static_assert(
    NCCL_EP_HT_LOCAL_REDUCE_PIPE_DEPTH <= 32,
    "NCCL_EP_HT_LOCAL_REDUCE_PIPE_DEPTH must be <= 32 (warp shuffle width)");
