INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sources_1/new/four_bit_lookahead.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_lookahead
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sources_1/imports/design_source/lookahead_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sim_1/new/tb_lookahead_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
