--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml LedDigitsTest.twx LedDigitsTest.ncd -o LedDigitsTest.twr
LedDigitsTest.pcf -ucf LedDigitsTest.ucf

Design file:              LedDigitsTest.ncd
Physical constraint file: LedDigitsTest.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
s1_o<0>     |        17.325(R)|      SLOW  |         5.425(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<1>     |        15.707(R)|      SLOW  |         4.405(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<2>     |        18.193(R)|      SLOW  |         5.123(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<3>     |        17.846(R)|      SLOW  |         4.125(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<4>     |        18.186(R)|      SLOW  |         4.405(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<5>     |        18.532(R)|      SLOW  |         4.114(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<6>     |        18.551(R)|      SLOW  |         4.452(R)|      FAST  |clk_i_BUFGP       |   0.000|
s1_o<7>     |        19.902(R)|      SLOW  |         4.548(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<0>     |        17.977(R)|      SLOW  |         5.140(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<1>     |        15.750(R)|      SLOW  |         4.351(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<2>     |        18.540(R)|      SLOW  |         5.198(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<3>     |        16.631(R)|      SLOW  |         4.136(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<4>     |        18.763(R)|      SLOW  |         5.149(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<5>     |        17.853(R)|      SLOW  |         4.398(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<6>     |        19.826(R)|      SLOW  |         5.128(R)|      FAST  |clk_i_BUFGP       |   0.000|
s2_o<7>     |        18.350(R)|      SLOW  |         4.295(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<0>     |        18.442(R)|      SLOW  |         5.057(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<1>     |        17.452(R)|      SLOW  |         5.066(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<2>     |        17.497(R)|      SLOW  |         5.111(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<3>     |        16.980(R)|      SLOW  |         4.541(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<4>     |        17.417(R)|      SLOW  |         4.411(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<5>     |        17.936(R)|      SLOW  |         4.979(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<6>     |        19.286(R)|      SLOW  |         5.116(R)|      FAST  |clk_i_BUFGP       |   0.000|
s3_o<7>     |        18.542(R)|      SLOW  |         4.720(R)|      FAST  |clk_i_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    5.759|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 16 13:09:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



