@I [HLS-0] Workspace Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize opened at Thu Oct 22 22:20:02 -0500 2015
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 16.78 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 16.78 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.94 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.032Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.125 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.141 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 16.141 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 16.157 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.157 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.171 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.171 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.141Total elapsed time: 16.313 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.343 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 16.343 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.359 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.046Total elapsed time: 16.359 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.249Total elapsed time: 16.359 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.359 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.249Total elapsed time: 16.359 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.249Total elapsed time: 16.359 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 16.359 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.375 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.032Total elapsed time: 16.391 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.391 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 16.391 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 16.406 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.142Total elapsed time: 21.547 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.265Total elapsed time: 26.813 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.328Total elapsed time: 32.141 sec.
@I [HLS-100] Command "license_exists HLS "
@I [LICQ-103] Checked out feature [HLS]
@I [LIC-101] Checked out feature [HLS]
@I [HLS-100] Command 'license_exists' returned 0; elapsed 2.751Total elapsed time: 34.891 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 34.891 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 34.906 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 34.922 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.922 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.922 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.922 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.922 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 34.938 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 34.938 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 34.954 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.954 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 34.969 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 34.969 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.141Total elapsed time: 35.109 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 35.140 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.218Total elapsed time: 35.140 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 35.140 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.218Total elapsed time: 35.140 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.218Total elapsed time: 35.140 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 35.156 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 35.156 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 35.156 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 18.765Total elapsed time: 35.156 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 35.156 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.5Total elapsed time: 40.656 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.188Total elapsed time: 45.843 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.187Total elapsed time: 51.31 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 51.31 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 51.31 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.31 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 51.47 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.016Total elapsed time: 51.47 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 51.47 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 15.969Total elapsed time: 51.125 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 34.734Total elapsed time: 51.125 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 51.125 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 51.125 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 51.125 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 35.141Total elapsed time: 51.125 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 51.125 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.142Total elapsed time: 56.266 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.031Total elapsed time: 61.297 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.093Total elapsed time: 66.390 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.390 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 66.406 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.031Total elapsed time: 66.421 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.421 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 66.437 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 66.437 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.017Total elapsed time: 66.454 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.454 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 66.469 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.469 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.139Total elapsed time: 66.609 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.048Total elapsed time: 66.657 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.235Total elapsed time: 66.657 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 66.657 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.235Total elapsed time: 66.657 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.235Total elapsed time: 66.657 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 66.657 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 66.657 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 66.657 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 15.547Total elapsed time: 66.672 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 66.672 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.048Total elapsed time: 71.719 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.047Total elapsed time: 76.766 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 5.186Total elapsed time: 81.953 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 81.953 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 81.968 sec.
@I [HLS-100] Command "import_lib C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.968 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 81.984 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.015Total elapsed time: 81.984 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 82.0 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 82.0 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 15.391Total elapsed time: 82.63 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 30.938Total elapsed time: 82.63 sec.
@I [HLS-100] Command "create_clock -period 10 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0Total elapsed time: 82.63 sec.
@I [HLS-100] Command "source ./dct/solution2optimize/directives.tcl "
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 0 MAT_Multiply A "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 0 MAT_Multiply2 B "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 0 MAT_Multiply2 A_cached_row "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_interface -mode ap_fifo DCT X "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_interface -mode ap_fifo DCT Y "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_dataflow DCT "
@I [HLS-100] Command 'set_directive_dataflow' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_dataflow MAT_Multiply "
@I [HLS-100] Command 'set_directive_dataflow' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_dataflow MAT_Multiply2 "
@I [HLS-100] Command 'set_directive_dataflow' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_pipeline MAT_Multiply/Col "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_pipeline MAT_Multiply2/RowCaching "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_pipeline MAT_Multiply2/Col "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 82.78 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 0 MAT_Multiply B_cached "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 82.93 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 82.93 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'dct/dct.c' ... 
@0 [HLS-0] Analyzing design file 'dct/dct.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  "dct/dct.c"  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.00.o"

dct/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
dct/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.

@I [HLS-100] Command "is_encrypted Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 82.547 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "dct/dct.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA_cached_row complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredX 
@I [HLS-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredY 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB_cached complete=positionBoolean0type dim=0 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 83.31 sec.
@I [HLS-0] Marker-Pragma convertor: Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c.ap-line.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec C:/Xilinx/Vivado_HLS/2015.1/tps/win64/jre/bin/java -Xmx512m -classpath   "C:/Xilinx/Vivado_HLS/2015.1/lib/classes/autopilot.sourceprocessor.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/jargs.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c.ap-line.c"  -m "DCT" -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c.ap-cdt.c" -c --pp --directive Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/solution2optimize.directive --source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/dct.c --error Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ca --gf --df --pd --p2d Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db --sd --scff Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pp.0.c.ap-cdt.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pragma.0.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 84.312 sec.
@I [HLS-0] CDT processor time: 1 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado_HLS/2015.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.g.bc"
@I [HLS-10] Analyzing design file 'dct/matrixmath.c' ... 
@0 [HLS-0] Analyzing design file 'dct/matrixmath.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  "dct/matrixmath.c"  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.00.o"

@I [HLS-100] Command "is_encrypted Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 85.703 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "dct/matrixmath.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA_cached_row complete=positionBoolean0type dim=0 
@I [HLS-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredX 
@I [HLS-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredY 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB_cached complete=positionBoolean0type dim=0 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 86.156 sec.
@I [HLS-0] Marker-Pragma convertor: Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c.ap-line.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec C:/Xilinx/Vivado_HLS/2015.1/tps/win64/jre/bin/java -Xmx512m -classpath   "C:/Xilinx/Vivado_HLS/2015.1/lib/classes/autopilot.sourceprocessor.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;C:/Xilinx/Vivado_HLS/2015.1/lib/classes/jargs.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;C:/Xilinx/Vivado_HLS/2015.1/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c.ap-line.c"  -m "DCT" -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c.ap-cdt.c" -c --pp --directive Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/solution2optimize.directive --source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/matrixmath.c --error Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ca --gf --df --pd --p2d Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db --sd --scff Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pp.0.c.ap-cdt.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pragma.0.c Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 87.500 sec.
@I [HLS-0] CDT processor time: 1 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2015.1/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado_HLS/2015.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.g.bc"
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 88.375 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.bc" "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2015.1/win64/lib -lm_basic -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/dct.g.bc" "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/matrixmath.g.bc"  -disable-opt  -LC:/Xilinx/Vivado_HLS/2015.1/win64/lib -lm_basic -o "Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 89.171 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top DCT  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.0.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 89.438 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.1.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.2.prechk.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.g.1.bc to Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db -type-info -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -fs-prep-check-ap-stream -fs-prep-legalize-global -fs-prep-legalize-stream-variable  -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce    -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.1.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:40) in function 'MAT_Multiply2' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'RowCaching' (dct/matrixmath.c:47) because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'RowCaching' (dct/matrixmath.c:47) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:51) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_cached_row' (dct/matrixmath.c:36) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.0' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.1' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.2' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.3' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.4' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.5' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.6' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.7' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:39) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (dct/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc5556'
	 'MAT_Multiply_Loop_Row_proc440'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply2' (dct/matrixmath.c:31), detected/extracted 1 process function(s):
	 'MAT_Multiply2_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'DCT' (dct/dct.c:7), detected/extracted 1 process function(s):
	 'Block__proc'.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.1.tmp.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-401] Performing if-conversion on hyperblock from (dct/matrixmath.c:40:4) to (dct/matrixmath.c:39:23) in function 'MAT_Multiply2_Loop_Row_proc'... converting 3 basic blocks.
@I [HLS-0] Presyn 2 time: 3 seconds per iteration
@I [HLS-100] Command "is_encrypted Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 93.391 sec.
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -scalar-propagation  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.2.bc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc440'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:39:3) in function 'MAT_Multiply2_Loop_Row_proc'.
@W [XFORM-631] Renaming function 'MAT_Multiply_Loop_LoadRow_proc5556' (dct/matrixmath.c:11:4) into MAT_Multiply_Loop_LoadRow_proc.
@I [HLS-0] Build ssdm time: 3 seconds per iteration
@I [HLS-100] Command "is_encrypted Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 97.15 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 7.984Total elapsed time: 97.156 sec.
@I [HLS-111] Elapsed time: 97.171 seconds; current memory usage: 146 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 15.078Total elapsed time: 97.172 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'DCT' ...
@0 [HLS-0] Synthesizing 'DCT' ...
@I [HLS-100] Command "ap_set_top_model DCT "
@W [SYN-103] Legalizing function name 'DCT_Block__proc' to 'DCT_Block_proc'.
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "get_model_list DCT -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_Block__proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_MAT_Multiply "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "preproc_iomode -model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "get_model_list DCT -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Model list for configure: DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT
@I [HLS-0] Configuring Module : DCT_MAT_Multiply_Loop_LoadRow_proc ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT_MAT_Multiply_Loop_Row_proc440 ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT_MAT_Multiply ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_MAT_Multiply "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT_MAT_Multiply2_Loop_Row_proc ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT_MAT_Multiply2 ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_MAT_Multiply2 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT_Block__proc ...
@I [HLS-100] Command "set_default_model DCT_Block__proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT_Block__proc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Configuring Module : DCT ...
@I [HLS-100] Command "set_default_model DCT "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "apply_spec_resource_limit DCT "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-0] Model list for preprocess: DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT
@I [HLS-0] Preprocessing Module: DCT_MAT_Multiply_Loop_LoadRow_proc ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.187 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.016Total elapsed time: 97.203 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.016Total elapsed time: 97.218 sec.
@I [HLS-0] Preprocessing Module: DCT_MAT_Multiply_Loop_Row_proc440 ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.218 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.031Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Preprocessing Module: DCT_MAT_Multiply ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_MAT_Multiply "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Preprocessing Module: DCT_MAT_Multiply2_Loop_Row_proc ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Preprocessing Module: DCT_MAT_Multiply2 ...
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply2 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Preprocessing Module: DCT_Block__proc ...
@I [HLS-100] Command "set_default_model DCT_Block__proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT_Block__proc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_Block__proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Preprocessing Module: DCT ...
@I [HLS-100] Command "set_default_model DCT "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "cdfg_preprocess -model DCT "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT "
@W [SYN-107] Renaming port name 'DCT/function' to 'DCT/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 97.249 sec.
@I [HLS-0] Model list for synthesis: DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@0 [HLS-0] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 97.265 sec.
@I [HLS-100] Command "schedule -model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 3.531Total elapsed time: 100.796 sec.
@I [HLS-111] Elapsed time: 3.656 seconds; current memory usage: 150 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.188Total elapsed time: 101.15 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.469Total elapsed time: 101.485 sec.
@I [HLS-0] Finish scheduling DCT_MAT_Multiply_Loop_LoadRow_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 101.485 sec.
@I [HLS-100] Command "bind -model DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_MAT_Multiply_Loop_LoadRow_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.187Total elapsed time: 101.671 sec.
@I [HLS-111] Elapsed time: 0.876 seconds; current memory usage: 156 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.437Total elapsed time: 102.141 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.954Total elapsed time: 103.94 sec.
@I [HLS-0] Finish binding DCT_MAT_Multiply_Loop_LoadRow_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@0 [HLS-0] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 103.94 sec.
@I [HLS-100] Command "schedule -model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 46.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 3.53Total elapsed time: 106.625 sec.
@I [HLS-111] Elapsed time: 4.969 seconds; current memory usage: 159 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.125Total elapsed time: 106.797 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.139Total elapsed time: 106.937 sec.
@I [HLS-0] Finish scheduling DCT_MAT_Multiply_Loop_Row_proc440.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 106.937 sec.
@I [HLS-100] Command "bind -model DCT_MAT_Multiply_Loop_Row_proc440 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_MAT_Multiply_Loop_Row_proc440
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.11Total elapsed time: 107.46 sec.
@I [HLS-111] Elapsed time: 0.422 seconds; current memory usage: 160 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.249Total elapsed time: 107.359 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.235Total elapsed time: 107.593 sec.
@I [HLS-0] Finish binding DCT_MAT_Multiply_Loop_Row_proc440.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply' 
@0 [HLS-0] -- Scheduling module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 107.593 sec.
@I [HLS-100] Command "schedule -model DCT_MAT_Multiply "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.062Total elapsed time: 107.656 sec.
@I [HLS-111] Elapsed time: 0.624 seconds; current memory usage: 160 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.125Total elapsed time: 107.844 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.157Total elapsed time: 108.16 sec.
@I [HLS-0] Finish scheduling DCT_MAT_Multiply.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 108.31 sec.
@I [HLS-100] Command "bind -model DCT_MAT_Multiply "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_MAT_Multiply
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.078Total elapsed time: 108.109 sec.
@I [HLS-111] Elapsed time: 0.438 seconds; current memory usage: 161 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.344Total elapsed time: 108.500 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.265Total elapsed time: 108.766 sec.
@I [HLS-0] Finish binding DCT_MAT_Multiply.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@0 [HLS-0] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 108.766 sec.
@I [HLS-100] Command "schedule -model DCT_MAT_Multiply2_Loop_Row_proc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_load_2', dct/matrixmath.c:47) on array 'A' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.203Total elapsed time: 108.968 sec.
@I [HLS-111] Elapsed time: 0.874 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.142Total elapsed time: 109.172 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.108Total elapsed time: 109.281 sec.
@I [HLS-0] Finish scheduling DCT_MAT_Multiply2_Loop_Row_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 109.281 sec.
@I [HLS-100] Command "bind -model DCT_MAT_Multiply2_Loop_Row_proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_MAT_Multiply2_Loop_Row_proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.064Total elapsed time: 109.344 sec.
@I [HLS-111] Elapsed time: 0.375 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.22Total elapsed time: 109.625 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.124Total elapsed time: 109.750 sec.
@I [HLS-0] Finish binding DCT_MAT_Multiply2_Loop_Row_proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2' 
@0 [HLS-0] -- Scheduling module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 109.750 sec.
@I [HLS-100] Command "schedule -model DCT_MAT_Multiply2 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.016Total elapsed time: 109.765 sec.
@I [HLS-111] Elapsed time: 0.422 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.032Total elapsed time: 109.860 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.047Total elapsed time: 109.906 sec.
@I [HLS-0] Finish scheduling DCT_MAT_Multiply2.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_MAT_Multiply2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 109.906 sec.
@I [HLS-100] Command "bind -model DCT_MAT_Multiply2 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_MAT_Multiply2
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.03Total elapsed time: 109.937 sec.
@I [HLS-111] Elapsed time: 0.156 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.093Total elapsed time: 110.93 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.047Total elapsed time: 110.140 sec.
@I [HLS-0] Finish binding DCT_MAT_Multiply2.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Block_proc' 
@0 [HLS-0] -- Scheduling module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_Block__proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 110.140 sec.
@I [HLS-100] Command "schedule -model DCT_Block__proc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.062Total elapsed time: 110.203 sec.
@I [HLS-111] Elapsed time: 0.282 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.015Total elapsed time: 110.281 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.032Total elapsed time: 110.312 sec.
@I [HLS-0] Finish scheduling DCT_Block__proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Block_proc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT_Block__proc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 110.312 sec.
@I [HLS-100] Command "bind -model DCT_Block__proc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT_Block__proc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.188Total elapsed time: 110.500 sec.
@I [HLS-111] Elapsed time: 0.296 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.204Total elapsed time: 110.766 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.031Total elapsed time: 110.797 sec.
@I [HLS-0] Finish binding DCT_Block__proc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT' 
@0 [HLS-0] -- Scheduling module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 110.797 sec.
@I [HLS-100] Command "schedule -model DCT "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0Total elapsed time: 110.797 sec.
@I [HLS-111] Elapsed time: 0.297 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 110.875 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 110.875 sec.
@I [HLS-0] Finish scheduling DCT.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT' 
@0 [HLS-0] -- Exploring micro-architecture for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model DCT "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 110.890 sec.
@I [HLS-100] Command "bind -model DCT "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=DCT
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.048Total elapsed time: 110.937 sec.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 163 MB.
@I [HLS-100] Command "report -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.203Total elapsed time: 111.203 sec.
@I [HLS-100] Command "db_write -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.016Total elapsed time: 111.218 sec.
@I [HLS-0] Finish binding DCT.
@I [HLS-100] Command "get_model_list DCT -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_MAT_Multiply2 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT_Block__proc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-100] Command "rtl_gen_preprocess DCT "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 111.218 sec.
@I [HLS-0] Model list for RTL generation: DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@0 [HLS-0] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_MAT_Multiply_Loop_LoadRow_proc -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 6.438Total elapsed time: 117.671 sec.
@I [HLS-111] Elapsed time: 6.75 seconds; current memory usage: 182 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 117.765 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_LoadRow_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_MAT_Multiply_Loop_LoadRow_proc -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.204Total elapsed time: 117.968 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_LoadRow_proc -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.109Total elapsed time: 118.78 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_LoadRow_proc -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_MAT_Multiply_Loop_LoadRow_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.094Total elapsed time: 118.171 sec.
@I [HLS-100] Command "gen_tb_info DCT_MAT_Multiply_Loop_LoadRow_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.015Total elapsed time: 118.187 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_LoadRow_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_Loop_LoadRow_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.047Total elapsed time: 118.234 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_LoadRow_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_Loop_LoadRow_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.031Total elapsed time: 118.265 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_LoadRow_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.547Total elapsed time: 118.812 sec.
@I [HLS-100] Command "db_write -model DCT_MAT_Multiply_Loop_LoadRow_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.907Total elapsed time: 119.718 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@0 [HLS-0] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc440' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_MAT_Multiply_Loop_Row_proc440 -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.compgen.tcl "
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 16 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_Row_proc440'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.735Total elapsed time: 124.141 sec.
@I [HLS-111] Elapsed time: 6.47 seconds; current memory usage: 185 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 124.234 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_Row_proc440 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_MAT_Multiply_Loop_Row_proc440 -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.047Total elapsed time: 124.281 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_Row_proc440 -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.047Total elapsed time: 124.328 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply_Loop_Row_proc440 -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_MAT_Multiply_Loop_Row_proc440 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.031Total elapsed time: 124.359 sec.
@I [HLS-100] Command "gen_tb_info DCT_MAT_Multiply_Loop_Row_proc440 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440 -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.016Total elapsed time: 124.374 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_Row_proc440 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_Loop_Row_proc440_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.048Total elapsed time: 124.422 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_Row_proc440 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_Loop_Row_proc440_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.031Total elapsed time: 124.453 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply_Loop_Row_proc440 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.327Total elapsed time: 124.781 sec.
@I [HLS-100] Command "db_write -model DCT_MAT_Multiply_Loop_Row_proc440 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.204Total elapsed time: 124.985 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply' 
@0 [HLS-0] -- Generating RTL for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_MAT_Multiply -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.234Total elapsed time: 126.78 sec.
@I [HLS-111] Elapsed time: 1.937 seconds; current memory usage: 190 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 126.187 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_MAT_Multiply -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.219Total elapsed time: 126.406 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_MAT_Multiply "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.11Total elapsed time: 126.515 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_MAT_Multiply "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.078Total elapsed time: 126.593 sec.
@I [HLS-100] Command "gen_tb_info DCT_MAT_Multiply -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.015Total elapsed time: 126.609 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.313Total elapsed time: 126.921 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.297Total elapsed time: 127.219 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.515Total elapsed time: 127.734 sec.
@I [HLS-100] Command "db_write -model DCT_MAT_Multiply -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.454Total elapsed time: 128.187 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@0 [HLS-0] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_MAT_Multiply2_Loop_Row_proc -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.compgen.tcl "
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Row_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.095Total elapsed time: 128.406 sec.
@I [HLS-111] Elapsed time: 2.328 seconds; current memory usage: 192 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 128.485 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2_Loop_Row_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_MAT_Multiply2_Loop_Row_proc -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.03Total elapsed time: 128.515 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2_Loop_Row_proc -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.016Total elapsed time: 128.531 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2_Loop_Row_proc -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_MAT_Multiply2_Loop_Row_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.031Total elapsed time: 128.562 sec.
@I [HLS-100] Command "gen_tb_info DCT_MAT_Multiply2_Loop_Row_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 128.562 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2_Loop_Row_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply2_Loop_Row_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.032Total elapsed time: 128.594 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2_Loop_Row_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply2_Loop_Row_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.015Total elapsed time: 128.609 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2_Loop_Row_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.189Total elapsed time: 128.797 sec.
@I [HLS-100] Command "db_write -model DCT_MAT_Multiply2_Loop_Row_proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.171Total elapsed time: 128.969 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2' 
@0 [HLS-0] -- Generating RTL for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_MAT_Multiply2 -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.016Total elapsed time: 130.765 sec.
@I [HLS-111] Elapsed time: 2.374 seconds; current memory usage: 194 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 130.875 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_MAT_Multiply2 -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.015Total elapsed time: 130.890 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2 -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_MAT_Multiply2 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.016Total elapsed time: 130.906 sec.
@I [HLS-100] Command "gen_rtl DCT_MAT_Multiply2 -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_MAT_Multiply2 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.016Total elapsed time: 130.922 sec.
@I [HLS-100] Command "gen_tb_info DCT_MAT_Multiply2 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2 -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.015Total elapsed time: 130.937 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply2_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.016Total elapsed time: 130.953 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_MAT_Multiply2_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 130.953 sec.
@I [HLS-100] Command "report -model DCT_MAT_Multiply2 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.126Total elapsed time: 131.79 sec.
@I [HLS-100] Command "db_write -model DCT_MAT_Multiply2 -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.046Total elapsed time: 131.125 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Block_proc' 
@0 [HLS-0] -- Generating RTL for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT_Block__proc -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'DCT_Block_proc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.032Total elapsed time: 131.219 sec.
@I [HLS-111] Elapsed time: 0.454 seconds; current memory usage: 194 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 131.343 sec.
@I [HLS-100] Command "gen_rtl DCT_Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT_Block_proc -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.031Total elapsed time: 131.374 sec.
@I [HLS-100] Command "gen_rtl DCT_Block__proc -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT_Block_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.047Total elapsed time: 131.421 sec.
@I [HLS-100] Command "gen_rtl DCT_Block__proc -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT_Block_proc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.031Total elapsed time: 131.453 sec.
@I [HLS-100] Command "gen_tb_info DCT_Block__proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 131.453 sec.
@I [HLS-100] Command "report -model DCT_Block__proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_Block_proc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.017Total elapsed time: 131.469 sec.
@I [HLS-100] Command "report -model DCT_Block__proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_Block_proc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.015Total elapsed time: 131.484 sec.
@I [HLS-100] Command "report -model DCT_Block__proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.187Total elapsed time: 131.672 sec.
@I [HLS-100] Command "db_write -model DCT_Block__proc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.047Total elapsed time: 131.718 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT' 
@0 [HLS-0] -- Generating RTL for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model DCT -vendor xilinx -mg_file Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'DCT/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'DCT/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'DCT/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'DCT'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0Total elapsed time: 131.890 sec.
@I [HLS-111] Elapsed time: 0.657 seconds; current memory usage: 194 MB.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 131.984 sec.
@I [HLS-100] Command "gen_rtl DCT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/systemc/DCT -synmodules DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 131.984 sec.
@I [HLS-100] Command "gen_rtl DCT -istop -style xilinx -f -lang vhdl -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/vhdl/DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 131.984 sec.
@I [HLS-100] Command "gen_rtl DCT -istop -style xilinx -f -lang vlog -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/verilog/DCT "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 131.984 sec.
@I [HLS-100] Command "export_constraint_db -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 131.984 sec.
@I [HLS-100] Command "report -model DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.656Total elapsed time: 132.640 sec.
@I [HLS-100] Command "gen_tb_info DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT -p Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 132.640 sec.
@I [HLS-100] Command "report -model DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 132.640 sec.
@I [HLS-100] Command "report -model DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/syn/report/DCT_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.016Total elapsed time: 132.656 sec.
@I [HLS-100] Command "report -model DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.157Total elapsed time: 132.813 sec.
@I [HLS-100] Command "db_write -model DCT -o Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.015Total elapsed time: 132.828 sec.
@I [HLS-100] Command "sc_get_clocks DCT "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 132.859 sec.
@I [HLS-100] Command "sc_get_portdomain DCT "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 132.859 sec.
@I [HLS-0] Model list for RTL component generation: DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block__proc DCT
@I [HLS-0] Handling components in module [DCT_MAT_Multiply_Loop_LoadRow_proc] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 132.937 sec.
@I [HLS-0] Handling components in module [DCT_MAT_Multiply_Loop_Row_proc440] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.compgen.tcl "
@I [HLS-0] Found component DCT_fadd_32ns_32ns_32_5_full_dsp.
@I [HLS-0] Append model DCT_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] Found component DCT_fmul_32ns_32ns_32_4_max_dsp.
@I [HLS-0] Append model DCT_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-0] Found component DCT_mux_8to1_sel3_32_1.
@I [HLS-0] Append model DCT_mux_8to1_sel3_32_1
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 132.937 sec.
@I [HLS-0] Handling components in module [DCT_MAT_Multiply] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.compgen.tcl "
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_171.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_171
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_272.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_272
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_173.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_173
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_074.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_074
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_675.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_675
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_076.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_076
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_277.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_277
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_178.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_178
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_779.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_779
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_680.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_680
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_681.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_681
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_582.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_582
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_483.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_483
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_784.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_784
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_785.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_785
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_586.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_586
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_087.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_087
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_488.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_488
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_189.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_189
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_690.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_690
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_091.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_091
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_592.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_592
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_393.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_393
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_394.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_394
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_295.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_295
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_596.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_596
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_497.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_497
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_498.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_498
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_799.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_799
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_3100.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_3100
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_7101.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_7101
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_5102.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_5102
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_7103.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_7103
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_2104.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_2104
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_0105.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_0105
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_2106.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_2106
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_2107.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_2107
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_3108.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_3108
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_3109.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_3109
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_4110.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_4110
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_6111.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_6111
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_0_4112.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_0_4112
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_4113.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_4113
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_1114.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_1114
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_1115.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_1115
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_6116.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_6116
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_2117.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_2117
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_1118.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_1118
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_3119.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_3119
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_6_1120.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_6_1120
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_7_0121.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_7_0121
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_6122.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_6122
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_0123.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_0123
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_7124.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_7124
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_6125.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_6125
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_1_0126.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_1_0126
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_7127.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_7127
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_5128.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_5128
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_4129.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_4129
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_3_3130.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_3_3130
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_3131.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_3131
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_5_5132.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_5_5132
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_4_5133.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_4_5133
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_A_2_2134.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_A_2_2134
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_0_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_0_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_1_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_1_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_2_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_2_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_3_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_3_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_4_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_4_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_5_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_5_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_6_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_6_7_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_0_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_0_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_1_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_1_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_2_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_2_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_3_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_3_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_4_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_4_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_5_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_5_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_6_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_6_channel
@I [HLS-0] Found component FIFO_DCT_MAT_Multiply_B_cached_7_7_channel.
@I [HLS-0] Append model FIFO_DCT_MAT_Multiply_B_cached_7_7_channel
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.032Total elapsed time: 132.969 sec.
@I [HLS-0] Handling components in module [DCT_MAT_Multiply2_Loop_Row_proc] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 132.984 sec.
@I [HLS-0] Handling components in module [DCT_MAT_Multiply2] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 132.999 sec.
@I [HLS-0] Handling components in module [DCT_Block_proc] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.compgen.tcl "
@I [HLS-0] Found component DCT_Block_proc_temp.
@I [HLS-0] Append model DCT_Block_proc_temp
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.15 sec.
@I [HLS-0] Handling components in module [DCT] ... 
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.15 sec.
@I [HLS-0] Append model DCT_MAT_Multiply_Loop_LoadRow_proc
@I [HLS-0] Append model DCT_MAT_Multiply_Loop_Row_proc440
@I [HLS-0] Append model DCT_MAT_Multiply
@I [HLS-0] Append model DCT_MAT_Multiply2_Loop_Row_proc
@I [HLS-0] Append model DCT_MAT_Multiply2
@I [HLS-0] Append model DCT_Block_proc
@I [HLS-0] Append model DCT
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: DCT_fadd_32ns_32ns_32_5_full_dsp DCT_fmul_32ns_32ns_32_4_max_dsp DCT_mux_8to1_sel3_32_1 FIFO_DCT_MAT_Multiply_A_5_171 FIFO_DCT_MAT_Multiply_A_6_272 FIFO_DCT_MAT_Multiply_A_4_173 FIFO_DCT_MAT_Multiply_A_5_074 FIFO_DCT_MAT_Multiply_A_6_675 FIFO_DCT_MAT_Multiply_A_4_076 FIFO_DCT_MAT_Multiply_A_1_277 FIFO_DCT_MAT_Multiply_A_1_178 FIFO_DCT_MAT_Multiply_A_7_779 FIFO_DCT_MAT_Multiply_A_3_680 FIFO_DCT_MAT_Multiply_A_5_681 FIFO_DCT_MAT_Multiply_A_1_582 FIFO_DCT_MAT_Multiply_A_6_483 FIFO_DCT_MAT_Multiply_A_4_784 FIFO_DCT_MAT_Multiply_A_0_785 FIFO_DCT_MAT_Multiply_A_7_586 FIFO_DCT_MAT_Multiply_A_2_087 FIFO_DCT_MAT_Multiply_A_1_488 FIFO_DCT_MAT_Multiply_A_0_189 FIFO_DCT_MAT_Multiply_A_0_690 FIFO_DCT_MAT_Multiply_A_0_091 FIFO_DCT_MAT_Multiply_A_0_592 FIFO_DCT_MAT_Multiply_A_5_393 FIFO_DCT_MAT_Multiply_A_4_394 FIFO_DCT_MAT_Multiply_A_4_295 FIFO_DCT_MAT_Multiply_A_2_596 FIFO_DCT_MAT_Multiply_A_5_497 FIFO_DCT_MAT_Multiply_A_4_498 FIFO_DCT_MAT_Multiply_A_5_799 FIFO_DCT_MAT_Multiply_A_6_3100 FIFO_DCT_MAT_Multiply_A_1_7101 FIFO_DCT_MAT_Multiply_A_6_5102 FIFO_DCT_MAT_Multiply_A_6_7103 FIFO_DCT_MAT_Multiply_A_5_2104 FIFO_DCT_MAT_Multiply_A_6_0105 FIFO_DCT_MAT_Multiply_A_0_2106 FIFO_DCT_MAT_Multiply_A_7_2107 FIFO_DCT_MAT_Multiply_A_0_3108 FIFO_DCT_MAT_Multiply_A_7_3109 FIFO_DCT_MAT_Multiply_A_2_4110 FIFO_DCT_MAT_Multiply_A_4_6111 FIFO_DCT_MAT_Multiply_A_0_4112 FIFO_DCT_MAT_Multiply_A_7_4113 FIFO_DCT_MAT_Multiply_A_3_1114 FIFO_DCT_MAT_Multiply_A_2_1115 FIFO_DCT_MAT_Multiply_A_7_6116 FIFO_DCT_MAT_Multiply_A_3_2117 FIFO_DCT_MAT_Multiply_A_7_1118 FIFO_DCT_MAT_Multiply_A_1_3119 FIFO_DCT_MAT_Multiply_A_6_1120 FIFO_DCT_MAT_Multiply_A_7_0121 FIFO_DCT_MAT_Multiply_A_2_6122 FIFO_DCT_MAT_Multiply_A_3_0123 FIFO_DCT_MAT_Multiply_A_3_7124 FIFO_DCT_MAT_Multiply_A_1_6125 FIFO_DCT_MAT_Multiply_A_1_0126 FIFO_DCT_MAT_Multiply_A_2_7127 FIFO_DCT_MAT_Multiply_A_3_5128 FIFO_DCT_MAT_Multiply_A_3_4129 FIFO_DCT_MAT_Multiply_A_3_3130 FIFO_DCT_MAT_Multiply_A_2_3131 FIFO_DCT_MAT_Multiply_A_5_5132 FIFO_DCT_MAT_Multiply_A_4_5133 FIFO_DCT_MAT_Multiply_A_2_2134 FIFO_DCT_MAT_Multiply_B_cached_0_0_channel FIFO_DCT_MAT_Multiply_B_cached_0_1_channel FIFO_DCT_MAT_Multiply_B_cached_0_2_channel FIFO_DCT_MAT_Multiply_B_cached_0_3_channel FIFO_DCT_MAT_Multiply_B_cached_0_4_channel FIFO_DCT_MAT_Multiply_B_cached_0_5_channel FIFO_DCT_MAT_Multiply_B_cached_0_6_channel FIFO_DCT_MAT_Multiply_B_cached_0_7_channel FIFO_DCT_MAT_Multiply_B_cached_1_0_channel FIFO_DCT_MAT_Multiply_B_cached_1_1_channel FIFO_DCT_MAT_Multiply_B_cached_1_2_channel FIFO_DCT_MAT_Multiply_B_cached_1_3_channel FIFO_DCT_MAT_Multiply_B_cached_1_4_channel FIFO_DCT_MAT_Multiply_B_cached_1_5_channel FIFO_DCT_MAT_Multiply_B_cached_1_6_channel FIFO_DCT_MAT_Multiply_B_cached_1_7_channel FIFO_DCT_MAT_Multiply_B_cached_2_0_channel FIFO_DCT_MAT_Multiply_B_cached_2_1_channel FIFO_DCT_MAT_Multiply_B_cached_2_2_channel FIFO_DCT_MAT_Multiply_B_cached_2_3_channel FIFO_DCT_MAT_Multiply_B_cached_2_4_channel FIFO_DCT_MAT_Multiply_B_cached_2_5_channel FIFO_DCT_MAT_Multiply_B_cached_2_6_channel FIFO_DCT_MAT_Multiply_B_cached_2_7_channel FIFO_DCT_MAT_Multiply_B_cached_3_0_channel FIFO_DCT_MAT_Multiply_B_cached_3_1_channel FIFO_DCT_MAT_Multiply_B_cached_3_2_channel FIFO_DCT_MAT_Multiply_B_cached_3_3_channel FIFO_DCT_MAT_Multiply_B_cached_3_4_channel FIFO_DCT_MAT_Multiply_B_cached_3_5_channel FIFO_DCT_MAT_Multiply_B_cached_3_6_channel FIFO_DCT_MAT_Multiply_B_cached_3_7_channel FIFO_DCT_MAT_Multiply_B_cached_4_0_channel FIFO_DCT_MAT_Multiply_B_cached_4_1_channel FIFO_DCT_MAT_Multiply_B_cached_4_2_channel FIFO_DCT_MAT_Multiply_B_cached_4_3_channel FIFO_DCT_MAT_Multiply_B_cached_4_4_channel FIFO_DCT_MAT_Multiply_B_cached_4_5_channel FIFO_DCT_MAT_Multiply_B_cached_4_6_channel FIFO_DCT_MAT_Multiply_B_cached_4_7_channel FIFO_DCT_MAT_Multiply_B_cached_5_0_channel FIFO_DCT_MAT_Multiply_B_cached_5_1_channel FIFO_DCT_MAT_Multiply_B_cached_5_2_channel FIFO_DCT_MAT_Multiply_B_cached_5_3_channel FIFO_DCT_MAT_Multiply_B_cached_5_4_channel FIFO_DCT_MAT_Multiply_B_cached_5_5_channel FIFO_DCT_MAT_Multiply_B_cached_5_6_channel FIFO_DCT_MAT_Multiply_B_cached_5_7_channel FIFO_DCT_MAT_Multiply_B_cached_6_0_channel FIFO_DCT_MAT_Multiply_B_cached_6_1_channel FIFO_DCT_MAT_Multiply_B_cached_6_2_channel FIFO_DCT_MAT_Multiply_B_cached_6_3_channel FIFO_DCT_MAT_Multiply_B_cached_6_4_channel FIFO_DCT_MAT_Multiply_B_cached_6_5_channel FIFO_DCT_MAT_Multiply_B_cached_6_6_channel FIFO_DCT_MAT_Multiply_B_cached_6_7_channel FIFO_DCT_MAT_Multiply_B_cached_7_0_channel FIFO_DCT_MAT_Multiply_B_cached_7_1_channel FIFO_DCT_MAT_Multiply_B_cached_7_2_channel FIFO_DCT_MAT_Multiply_B_cached_7_3_channel FIFO_DCT_MAT_Multiply_B_cached_7_4_channel FIFO_DCT_MAT_Multiply_B_cached_7_5_channel FIFO_DCT_MAT_Multiply_B_cached_7_6_channel FIFO_DCT_MAT_Multiply_B_cached_7_7_channel DCT_Block_proc_temp DCT_MAT_Multiply_Loop_LoadRow_proc DCT_MAT_Multiply_Loop_Row_proc440 DCT_MAT_Multiply DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2 DCT_Block_proc DCT
@I [HLS-0] To file: write model DCT_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] To file: write model DCT_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-0] To file: write model DCT_mux_8to1_sel3_32_1
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_171
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_272
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_173
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_074
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_675
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_076
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_277
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_178
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_779
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_680
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_681
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_582
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_483
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_784
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_785
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_586
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_087
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_488
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_189
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_690
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_091
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_592
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_393
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_394
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_295
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_596
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_497
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_498
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_799
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_3100
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_7101
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_5102
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_7103
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_2104
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_0105
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_2106
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_2107
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_3108
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_3109
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_4110
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_6111
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_0_4112
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_4113
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_1114
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_1115
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_6116
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_2117
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_1118
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_3119
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_6_1120
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_7_0121
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_6122
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_0123
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_7124
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_6125
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_1_0126
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_7127
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_5128
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_4129
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_3_3130
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_3131
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_5_5132
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_4_5133
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_A_2_2134
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_0_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_1_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_2_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_3_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_4_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_5_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_6_7_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_0_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_1_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_2_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_3_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_4_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_5_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_6_channel
@I [HLS-0] To file: write model FIFO_DCT_MAT_Multiply_B_cached_7_7_channel
@I [HLS-0] To file: write model DCT_Block_proc_temp
@I [HLS-0] To file: write model DCT_MAT_Multiply_Loop_LoadRow_proc
@I [HLS-0] To file: write model DCT_MAT_Multiply_Loop_Row_proc440
@I [HLS-0] To file: write model DCT_MAT_Multiply
@I [HLS-0] To file: write model DCT_MAT_Multiply2_Loop_Row_proc
@I [HLS-0] To file: write model DCT_MAT_Multiply2
@I [HLS-0] To file: write model DCT_Block_proc
@I [HLS-0] To file: write model DCT
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.078Total elapsed time: 133.124 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.141 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 133.156 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 133.156 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.156 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.156 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.156 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.172 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.172 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.172 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.172 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.172 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.188 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.188 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.204 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.204 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.219 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.219 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.125Total elapsed time: 133.344 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 133.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.204Total elapsed time: 133.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.204Total elapsed time: 133.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.204Total elapsed time: 133.375 sec.
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source C:/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.375 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.375 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 133.406 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 133.406 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.421 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_LoadRow_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 133.468 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply_Loop_Row_proc440.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.343Total elapsed time: 133.812 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply.compgen.tcl "
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_171' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_272' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_173' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_074' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_675' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_076' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_277' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_178' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_779' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_680' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_681' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_582' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_483' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_784' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_785' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_586' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_087' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_488' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_189' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_690' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_091' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_592' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_393' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_394' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_295' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_596' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_497' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_498' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_799' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_3100' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_7101' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_5102' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_7103' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_2104' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_0105' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_2106' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_2107' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_3108' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_3109' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_4110' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_6111' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_4112' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_4113' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_1114' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_1115' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_6116' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_2117' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_1118' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_3119' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_1120' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_0121' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_6122' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_0123' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_7124' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_6125' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_0126' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_7127' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_5128' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_4129' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_3130' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_3131' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_5132' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_5133' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_2134' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_7_channel' using Shift Registers.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 10.75Total elapsed time: 144.562 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2_Loop_Row_proc.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 144.578 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_MAT_Multiply2.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 144.593 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT_Block_proc.compgen.tcl "
@I [RTMG-278] Implementing memory 'DCT_Block_proc_temp_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.109Total elapsed time: 144.703 sec.
@I [HLS-100] Command "source Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/dct/solution2optimize/.autopilot/db/DCT.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 144.718 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'DCT'.
@I [WVHDL-304] Generating RTL VHDL for 'DCT'.
@I [WVLOG-307] Generating RTL Verilog for 'DCT'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 58.562Total elapsed time: 155.734 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 73.64Total elapsed time: 155.734 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 139.937Total elapsed time: 155.734 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.079Total elapsed time: 155.812 sec.
