<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &lt;map&gt;</code><br/>
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUInstrInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstrInfo_8h__incl.png" border="0" usemap="#AMDGPUInstrInfo_8h" alt=""/></div>
<map name="AMDGPUInstrInfo_8h" id="AMDGPUInstrInfo_8h">
<area shape="rect" id="node2" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="630,162,797,189"/><area shape="rect" id="node35" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="991,80,1188,107"/><area shape="rect" id="node3" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="793,341,943,367"/><area shape="rect" id="node18" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="890,244,1075,285"/><area shape="rect" id="node4" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1497,661,1671,688"/><area shape="rect" id="node6" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="195,423,402,449"/><area shape="rect" id="node13" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1350,497,1541,524"/><area shape="rect" id="node7" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="798,497,949,524"/><area shape="rect" id="node14" href="SwapByteOrder_8h.html" title="llvm/Support/SwapByteOrder.h" alt="" coords="1622,579,1839,606"/><area shape="rect" id="node19" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1740,341,1887,367"/><area shape="rect" id="node25" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1287,333,1489,375"/><area shape="rect" id="node27" href="MachineValueType_8h.html" title="llvm/CodeGen/MachineValue\lType.h" alt="" coords="515,333,717,375"/><area shape="rect" id="node28" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="288,341,440,367"/><area shape="rect" id="node29" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="81,341,263,367"/><area shape="rect" id="node20" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="1685,423,1813,449"/><area shape="rect" id="node21" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1989,423,2160,449"/><area shape="rect" id="node22" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="2304,497,2467,524"/><area shape="rect" id="node23" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="540,579,727,606"/><area shape="rect" id="node30" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1019,423,1181,449"/><area shape="rect" id="node31" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="537,497,722,524"/><area shape="rect" id="node32" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="1097,572,1274,613"/><area shape="rect" id="node36" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="1564,341,1716,367"/><area shape="rect" id="node39" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="821,155,1051,196"/><area shape="rect" id="node40" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1913,162,2146,189"/><area shape="rect" id="node47" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="93,162,251,189"/><area shape="rect" id="node37" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="1667,497,1837,524"/><area shape="rect" id="node41" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="2491,497,2605,524"/><area shape="rect" id="node42" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="2246,251,2389,278"/><area shape="rect" id="node43" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="1322,251,1462,278"/><area shape="rect" id="node44" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="2079,341,2254,367"/><area shape="rect" id="node45" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="1822,251,2026,278"/><area shape="rect" id="node46" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="2051,251,2221,278"/><area shape="rect" id="node48" href="MCInstrDesc_8h.html" title="llvm/MC/MCInstrDesc.h" alt="" coords="88,251,256,278"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstrInfo_8h__dep__incl.png" border="0" usemap="#AMDGPUInstrInfo_8hdep" alt=""/></div>
<map name="AMDGPUInstrInfo_8hdep" id="AMDGPUInstrInfo_8hdep">
<area shape="rect" id="node2" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3492,80,3648,107"/><area shape="rect" id="node4" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="349,155,533,181"/><area shape="rect" id="node5" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="5,229,164,256"/><area shape="rect" id="node15" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="5719,229,5920,256"/><area shape="rect" id="node19" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="5763,155,5953,181"/><area shape="rect" id="node38" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="5507,80,5625,107"/><area shape="rect" id="node40" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1431,80,1528,107"/><area shape="rect" id="node3" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="3481,155,3659,181"/><area shape="rect" id="node10" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2999,229,3131,256"/><area shape="rect" id="node14" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3683,155,3862,181"/><area shape="rect" id="node16" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="3046,155,3233,181"/><area shape="rect" id="node17" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3257,155,3457,181"/><area shape="rect" id="node18" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3865,229,4035,256"/><area shape="rect" id="node20" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="4520,155,4713,181"/><area shape="rect" id="node21" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="4737,155,4941,181"/><area shape="rect" id="node22" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4965,155,5169,181"/><area shape="rect" id="node23" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="5193,155,5403,181"/><area shape="rect" id="node24" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5427,155,5587,181"/><area shape="rect" id="node25" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="5018,229,5215,256"/><area shape="rect" id="node26" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="4089,155,4326,181"/><area shape="rect" id="node27" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="4351,155,4496,181"/><area shape="rect" id="node28" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="1485,155,1639,181"/><area shape="rect" id="node29" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="2822,155,2971,181"/><area shape="rect" id="node30" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1330,155,1461,181"/><area shape="rect" id="node31" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1192,229,1332,256"/><area shape="rect" id="node32" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1663,155,1834,181"/><area shape="rect" id="node33" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="1858,155,2010,181"/><area shape="rect" id="node34" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="2035,155,2225,181"/><area shape="rect" id="node35" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2249,155,2440,181"/><area shape="rect" id="node36" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2464,155,2599,181"/><area shape="rect" id="node37" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2623,155,2797,181"/><area shape="rect" id="node6" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="981,229,1167,256"/><area shape="rect" id="node7" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="775,229,957,256"/><area shape="rect" id="node8" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="3155,229,3353,256"/><area shape="rect" id="node9" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="325,229,557,256"/><area shape="rect" id="node11" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1845,229,1999,256"/><area shape="rect" id="node12" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="189,229,301,256"/><area shape="rect" id="node13" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="581,229,751,256"/><area shape="rect" id="node39" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="6079,155,6261,181"/><area shape="rect" id="node41" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="1130,155,1255,181"/><area shape="rect" id="node42" href="SIFixSGPRLiveRanges_8cpp.html" title="SIFixSGPRLiveRanges.cpp" alt="" coords="658,155,842,181"/><area shape="rect" id="node43" href="SILoadStoreOptimizer_8cpp.html" title="SILoadStoreOptimizer.cpp" alt="" coords="867,155,1055,181"/></map>
</div>
</div>
<p><a href="AMDGPUInstrInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab12de263eb2ee622714701bc1946fad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">GET_INSTRINFO_HEADER</a></td></tr>
<tr class="separator:ab12de263eb2ee622714701bc1946fad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433e9e503264e8ca019761dad9d06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a2433e9e503264e8ca019761dad9d06d1">GET_INSTRINFO_ENUM</a></td></tr>
<tr class="separator:a2433e9e503264e8ca019761dad9d06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9e30f7aad9c99b0cb0f63d5a0ceebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#aea9e30f7aad9c99b0cb0f63d5a0ceebd">GET_INSTRINFO_OPERAND_ENUM</a></td></tr>
<tr class="separator:aea9e30f7aad9c99b0cb0f63d5a0ceebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c35c20004ef33d1007b6ccfef91302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>&#160;&#160;&#160;AMDGPU::PRED_SETE_INT</td></tr>
<tr class="separator:af9c35c20004ef33d1007b6ccfef91302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa38b8030839eb22686bcba8482a681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>&#160;&#160;&#160;AMDGPU::PRED_SETNE_INT</td></tr>
<tr class="separator:abaa38b8030839eb22686bcba8482a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79feb6dd9346345d0b14710c5331a551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>&#160;&#160;&#160;AMDGPU::PRED_SETE</td></tr>
<tr class="separator:a79feb6dd9346345d0b14710c5331a551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b57d7c1131a43ded7efc2cdd34d6f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>&#160;&#160;&#160;AMDGPU::PRED_SETNE</td></tr>
<tr class="separator:a8b57d7c1131a43ded7efc2cdd34d6f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f43da6e9d1904877c1eca85afb79510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 63)</td></tr>
<tr class="separator:a7f43da6e9d1904877c1eca85afb79510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17438b3efcbd57fc9a51b0457be9a9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 62)</td></tr>
<tr class="separator:a17438b3efcbd57fc9a51b0457be9a9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a96fc2c48f4966f446aa082e866338c23"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a> (uint16_t Opcode, uint16_t NamedIndex)</td></tr>
<tr class="separator:a96fc2c48f4966f446aa082e866338c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7f43da6e9d1904877c1eca85afb79510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMDGPU_FLAG_REGISTER_LOAD&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 63)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00196">196</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00272">llvm::AMDGPUInstrInfo::isRegisterLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a17438b3efcbd57fc9a51b0457be9a9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMDGPU_FLAG_REGISTER_STORE&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 62)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00197">197</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00268">llvm::AMDGPUInstrInfo::isRegisterStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a2433e9e503264e8ca019761dad9d06d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00024">24</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab12de263eb2ee622714701bc1946fad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00023">23</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea9e30f7aad9c99b0cb0f63d5a0ceebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_OPERAND_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00025">25</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b57d7c1131a43ded7efc2cdd34d6f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_NOT_ZERO&#160;&#160;&#160;AMDGPU::PRED_SETNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">31</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="abaa38b8030839eb22686bcba8482a681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_NOT_ZERO_INT&#160;&#160;&#160;AMDGPU::PRED_SETNE_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">29</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="a79feb6dd9346345d0b14710c5331a551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_ZERO&#160;&#160;&#160;AMDGPU::PRED_SETE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00030">30</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="af9c35c20004ef33d1007b6ccfef91302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_ZERO_INT&#160;&#160;&#160;AMDGPU::PRED_SETE_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00028">28</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
