// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_5_V_read,
        data_8_V_read,
        data_14_V_read,
        data_15_V_read,
        data_17_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_31_V_read,
        data_32_V_read,
        data_36_V_read,
        data_37_V_read,
        data_38_V_read,
        data_41_V_read,
        data_45_V_read,
        data_46_V_read,
        data_47_V_read,
        data_49_V_read,
        data_50_V_read,
        data_51_V_read,
        data_52_V_read,
        data_53_V_read,
        data_54_V_read,
        data_58_V_read,
        data_59_V_read,
        data_62_V_read,
        data_63_V_read,
        data_64_V_read,
        data_65_V_read,
        data_68_V_read,
        data_70_V_read,
        data_71_V_read,
        data_72_V_read,
        data_74_V_read,
        data_75_V_read,
        data_76_V_read,
        data_77_V_read,
        data_80_V_read,
        data_81_V_read,
        data_82_V_read,
        data_83_V_read,
        data_86_V_read,
        data_87_V_read,
        data_88_V_read,
        data_89_V_read,
        data_93_V_read,
        data_94_V_read,
        data_95_V_read,
        data_96_V_read,
        data_97_V_read,
        data_99_V_read,
        data_104_V_read,
        data_106_V_read,
        data_112_V_read,
        data_113_V_read,
        data_115_V_read,
        data_116_V_read,
        data_118_V_read,
        data_121_V_read,
        data_123_V_read,
        data_124_V_read,
        data_126_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_5_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_31_V_read;
input  [15:0] data_32_V_read;
input  [15:0] data_36_V_read;
input  [15:0] data_37_V_read;
input  [15:0] data_38_V_read;
input  [15:0] data_41_V_read;
input  [15:0] data_45_V_read;
input  [15:0] data_46_V_read;
input  [15:0] data_47_V_read;
input  [15:0] data_49_V_read;
input  [15:0] data_50_V_read;
input  [15:0] data_51_V_read;
input  [15:0] data_52_V_read;
input  [15:0] data_53_V_read;
input  [15:0] data_54_V_read;
input  [15:0] data_58_V_read;
input  [15:0] data_59_V_read;
input  [15:0] data_62_V_read;
input  [15:0] data_63_V_read;
input  [15:0] data_64_V_read;
input  [15:0] data_65_V_read;
input  [15:0] data_68_V_read;
input  [15:0] data_70_V_read;
input  [15:0] data_71_V_read;
input  [15:0] data_72_V_read;
input  [15:0] data_74_V_read;
input  [15:0] data_75_V_read;
input  [15:0] data_76_V_read;
input  [15:0] data_77_V_read;
input  [15:0] data_80_V_read;
input  [15:0] data_81_V_read;
input  [15:0] data_82_V_read;
input  [15:0] data_83_V_read;
input  [15:0] data_86_V_read;
input  [15:0] data_87_V_read;
input  [15:0] data_88_V_read;
input  [15:0] data_89_V_read;
input  [15:0] data_93_V_read;
input  [15:0] data_94_V_read;
input  [15:0] data_95_V_read;
input  [15:0] data_96_V_read;
input  [15:0] data_97_V_read;
input  [15:0] data_99_V_read;
input  [15:0] data_104_V_read;
input  [15:0] data_106_V_read;
input  [15:0] data_112_V_read;
input  [15:0] data_113_V_read;
input  [15:0] data_115_V_read;
input  [15:0] data_116_V_read;
input  [15:0] data_118_V_read;
input  [15:0] data_121_V_read;
input  [15:0] data_123_V_read;
input  [15:0] data_124_V_read;
input  [15:0] data_126_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

wire   [15:0] add_ln703_17_fu_32685_p2;
reg   [15:0] add_ln703_17_reg_33142;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln703_25_fu_32733_p2;
reg   [15:0] add_ln703_25_reg_33147;
wire   [15:0] add_ln703_34_fu_32787_p2;
reg   [15:0] add_ln703_34_reg_33152;
wire   [15:0] acc_1_V_fu_32937_p2;
reg   [15:0] acc_1_V_reg_33157;
wire   [15:0] acc_2_V_fu_33111_p2;
reg   [15:0] acc_2_V_reg_33162;
wire  signed [15:0] mul_ln1118_11_fu_726_p0;
wire  signed [25:0] sext_ln1118_7_fu_31448_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1118_fu_727_p0;
wire  signed [15:0] mul_ln1118_64_fu_728_p0;
wire  signed [15:0] mul_ln1118_39_fu_729_p0;
wire  signed [15:0] mul_ln1118_69_fu_730_p0;
wire  signed [15:0] mul_ln1118_46_fu_731_p0;
wire  signed [25:0] sext_ln1118_36_fu_32010_p1;
wire  signed [15:0] mul_ln1118_28_fu_732_p0;
wire  signed [15:0] mul_ln1118_29_fu_733_p0;
wire  signed [15:0] mul_ln1118_35_fu_734_p0;
wire  signed [25:0] sext_ln1118_26_fu_31813_p1;
wire  signed [15:0] mul_ln1118_74_fu_736_p0;
wire  signed [15:0] mul_ln1118_49_fu_737_p0;
wire  signed [15:0] mul_ln1118_31_fu_738_p0;
wire  signed [25:0] sext_ln1118_23_fu_31757_p1;
wire  signed [15:0] mul_ln1118_53_fu_739_p0;
wire  signed [15:0] mul_ln1118_73_fu_740_p0;
wire  signed [15:0] mul_ln1118_20_fu_742_p0;
wire  signed [15:0] mul_ln1118_77_fu_743_p0;
wire  signed [15:0] mul_ln1118_65_fu_744_p0;
wire  signed [15:0] mul_ln1118_9_fu_745_p0;
wire  signed [25:0] sext_ln1118_6_fu_31422_p1;
wire  signed [15:0] mul_ln1118_33_fu_746_p0;
wire  signed [15:0] mul_ln1118_68_fu_747_p0;
wire  signed [25:0] sext_ln1118_59_fu_32384_p1;
wire  signed [15:0] mul_ln1118_43_fu_748_p0;
wire  signed [15:0] mul_ln1118_54_fu_749_p0;
wire  signed [15:0] mul_ln1118_79_fu_750_p0;
wire  signed [15:0] mul_ln1118_66_fu_751_p0;
wire  signed [15:0] mul_ln1118_47_fu_752_p0;
wire  signed [15:0] mul_ln1118_25_fu_753_p0;
wire  signed [15:0] mul_ln1118_63_fu_754_p0;
wire  signed [15:0] mul_ln1118_57_fu_755_p0;
wire  signed [15:0] mul_ln1118_27_fu_756_p0;
wire  signed [25:0] sext_ln1118_20_fu_31701_p1;
wire  signed [15:0] mul_ln1118_60_fu_757_p0;
wire  signed [15:0] mul_ln1118_59_fu_758_p0;
wire  signed [15:0] mul_ln1118_37_fu_759_p0;
wire  signed [25:0] sext_ln1118_27_fu_31839_p1;
wire  signed [15:0] mul_ln1118_38_fu_760_p0;
wire  signed [15:0] mul_ln1118_48_fu_762_p0;
wire  signed [15:0] mul_ln1118_6_fu_763_p0;
wire  signed [15:0] mul_ln1118_67_fu_764_p0;
wire  signed [15:0] mul_ln1118_44_fu_765_p0;
wire  signed [15:0] mul_ln1118_4_fu_766_p0;
wire  signed [15:0] mul_ln1118_71_fu_768_p0;
wire  signed [15:0] mul_ln1118_18_fu_769_p0;
wire  signed [15:0] mul_ln1118_72_fu_771_p0;
wire  signed [15:0] mul_ln1118_23_fu_772_p0;
wire  signed [25:0] sext_ln1118_18_fu_31660_p1;
wire  signed [15:0] mul_ln1118_76_fu_774_p0;
wire  signed [15:0] mul_ln1118_13_fu_776_p0;
wire  signed [25:0] sext_ln1118_8_fu_31474_p1;
wire  signed [15:0] mul_ln1118_5_fu_778_p0;
wire  signed [15:0] mul_ln1118_22_fu_779_p0;
wire  signed [15:0] mul_ln1118_32_fu_780_p0;
wire  signed [15:0] mul_ln1118_41_fu_782_p0;
wire  signed [25:0] sext_ln1118_33_fu_31950_p1;
wire  signed [15:0] mul_ln1118_10_fu_783_p0;
wire  signed [15:0] mul_ln1118_78_fu_784_p0;
wire  signed [15:0] mul_ln1118_62_fu_785_p0;
wire  signed [15:0] mul_ln1118_12_fu_786_p0;
wire  signed [15:0] mul_ln1118_56_fu_787_p0;
wire  signed [15:0] mul_ln1118_36_fu_789_p0;
wire  signed [15:0] mul_ln1118_3_fu_790_p0;
wire  signed [15:0] mul_ln1118_61_fu_791_p0;
wire  signed [15:0] mul_ln1118_24_fu_792_p0;
wire  signed [15:0] mul_ln1118_7_fu_793_p0;
wire  signed [25:0] sext_ln1118_5_fu_31396_p1;
wire  signed [15:0] mul_ln1118_34_fu_794_p0;
wire  signed [15:0] mul_ln1118_14_fu_796_p0;
wire  signed [15:0] mul_ln1118_8_fu_797_p0;
wire  signed [15:0] mul_ln1118_45_fu_799_p0;
wire  signed [15:0] mul_ln1118_51_fu_800_p0;
wire  signed [15:0] mul_ln1118_19_fu_802_p0;
wire  signed [15:0] mul_ln1118_16_fu_803_p0;
wire  signed [25:0] sext_ln1118_10_fu_31515_p1;
wire  signed [15:0] mul_ln1118_75_fu_804_p0;
wire  signed [15:0] mul_ln1118_55_fu_805_p0;
wire  signed [15:0] mul_ln1118_70_fu_807_p0;
wire  signed [15:0] mul_ln1118_42_fu_808_p0;
wire  signed [15:0] mul_ln1118_26_fu_810_p0;
wire  signed [15:0] mul_ln1118_30_fu_813_p0;
wire  signed [15:0] mul_ln1118_52_fu_815_p0;
wire  signed [15:0] mul_ln1118_15_fu_816_p0;
wire  signed [15:0] mul_ln1118_21_fu_817_p0;
wire  signed [15:0] mul_ln1118_50_fu_818_p0;
wire  signed [15:0] mul_ln1118_58_fu_819_p0;
wire  signed [15:0] mul_ln1118_40_fu_820_p0;
wire  signed [15:0] mul_ln1118_17_fu_821_p0;
wire   [25:0] mul_ln1118_fu_727_p2;
wire   [25:0] mul_ln1118_3_fu_790_p2;
wire   [25:0] mul_ln1118_4_fu_766_p2;
wire   [25:0] mul_ln1118_5_fu_778_p2;
wire   [25:0] mul_ln1118_6_fu_763_p2;
wire   [25:0] mul_ln1118_7_fu_793_p2;
wire   [25:0] mul_ln1118_8_fu_797_p2;
wire   [25:0] mul_ln1118_9_fu_745_p2;
wire   [25:0] mul_ln1118_10_fu_783_p2;
wire   [25:0] mul_ln1118_11_fu_726_p2;
wire   [25:0] mul_ln1118_12_fu_786_p2;
wire   [25:0] mul_ln1118_13_fu_776_p2;
wire   [25:0] mul_ln1118_14_fu_796_p2;
wire   [25:0] mul_ln1118_15_fu_816_p2;
wire   [25:0] mul_ln1118_16_fu_803_p2;
wire   [25:0] mul_ln1118_17_fu_821_p2;
wire   [25:0] mul_ln1118_18_fu_769_p2;
wire   [25:0] mul_ln1118_19_fu_802_p2;
wire   [25:0] mul_ln1118_20_fu_742_p2;
wire   [25:0] mul_ln1118_21_fu_817_p2;
wire   [23:0] shl_ln1118_2_fu_31601_p3;
wire   [19:0] shl_ln1118_3_fu_31613_p3;
wire  signed [24:0] sext_ln1118_15_fu_31609_p1;
wire  signed [24:0] sext_ln1118_16_fu_31621_p1;
wire   [24:0] add_ln1118_fu_31625_p2;
wire   [14:0] trunc_ln708_s_fu_31631_p4;
wire   [25:0] mul_ln1118_22_fu_779_p2;
wire   [25:0] mul_ln1118_23_fu_772_p2;
wire   [25:0] mul_ln1118_24_fu_792_p2;
wire   [25:0] mul_ln1118_25_fu_753_p2;
wire   [25:0] mul_ln1118_26_fu_810_p2;
wire   [25:0] mul_ln1118_27_fu_756_p2;
wire   [25:0] mul_ln1118_28_fu_732_p2;
wire   [25:0] mul_ln1118_29_fu_733_p2;
wire   [25:0] mul_ln1118_30_fu_813_p2;
wire   [25:0] mul_ln1118_31_fu_738_p2;
wire   [25:0] mul_ln1118_32_fu_780_p2;
wire   [25:0] mul_ln1118_33_fu_746_p2;
wire   [25:0] mul_ln1118_34_fu_794_p2;
wire   [25:0] mul_ln1118_35_fu_734_p2;
wire   [25:0] mul_ln1118_36_fu_789_p2;
wire   [25:0] mul_ln1118_37_fu_759_p2;
wire   [24:0] shl_ln1118_4_fu_31865_p3;
wire   [18:0] shl_ln1118_5_fu_31877_p3;
wire  signed [25:0] sext_ln1118_29_fu_31885_p1;
wire  signed [25:0] sext_ln1118_28_fu_31873_p1;
wire   [25:0] sub_ln1118_fu_31889_p2;
wire   [25:0] mul_ln1118_38_fu_760_p2;
wire   [25:0] mul_ln1118_39_fu_729_p2;
wire   [25:0] mul_ln1118_40_fu_820_p2;
wire   [25:0] mul_ln1118_41_fu_782_p2;
wire   [25:0] mul_ln1118_42_fu_808_p2;
wire   [25:0] mul_ln1118_43_fu_748_p2;
wire   [24:0] mul_ln1118_44_fu_765_p2;
wire   [14:0] trunc_ln708_3_fu_31996_p4;
wire   [25:0] mul_ln1118_45_fu_799_p2;
wire   [25:0] mul_ln1118_46_fu_731_p2;
wire   [25:0] mul_ln1118_47_fu_752_p2;
wire   [23:0] shl_ln1118_6_fu_32051_p3;
wire   [19:0] shl_ln1118_7_fu_32063_p3;
wire  signed [24:0] sext_ln1118_38_fu_32059_p1;
wire  signed [24:0] sext_ln1118_39_fu_32071_p1;
wire   [24:0] add_ln1118_1_fu_32075_p2;
wire   [14:0] trunc_ln708_4_fu_32081_p4;
wire   [25:0] mul_ln1118_48_fu_762_p2;
wire   [25:0] mul_ln1118_49_fu_737_p2;
wire   [25:0] mul_ln1118_50_fu_818_p2;
wire   [25:0] mul_ln1118_51_fu_800_p2;
wire   [25:0] mul_ln1118_52_fu_815_p2;
wire   [25:0] mul_ln1118_53_fu_739_p2;
wire   [25:0] mul_ln1118_54_fu_749_p2;
wire   [25:0] mul_ln1118_55_fu_805_p2;
wire   [25:0] mul_ln1118_56_fu_787_p2;
wire   [25:0] mul_ln1118_57_fu_755_p2;
wire   [25:0] mul_ln1118_58_fu_819_p2;
wire   [25:0] mul_ln1118_59_fu_758_p2;
wire   [25:0] mul_ln1118_60_fu_757_p2;
wire   [25:0] mul_ln1118_61_fu_791_p2;
wire   [25:0] mul_ln1118_62_fu_785_p2;
wire  signed [15:0] sext_ln1118_55_fu_32320_p0;
wire  signed [15:0] sext_ln1118_56_fu_32325_p0;
wire   [25:0] mul_ln1118_63_fu_754_p2;
wire   [24:0] mul_ln1118_64_fu_728_p2;
wire   [14:0] trunc_ln708_6_fu_32340_p4;
wire   [25:0] mul_ln1118_65_fu_744_p2;
wire   [25:0] mul_ln1118_66_fu_751_p2;
wire   [25:0] mul_ln1118_67_fu_764_p2;
wire   [25:0] mul_ln1118_68_fu_747_p2;
wire   [25:0] mul_ln1118_69_fu_730_p2;
wire   [25:0] mul_ln1118_70_fu_807_p2;
wire   [25:0] mul_ln1118_71_fu_768_p2;
wire   [25:0] mul_ln1118_72_fu_771_p2;
wire  signed [15:0] sext_ln1118_64_fu_32470_p0;
wire  signed [15:0] sext_ln1118_65_fu_32475_p0;
wire   [25:0] mul_ln1118_73_fu_740_p2;
wire   [24:0] mul_ln1118_74_fu_736_p2;
wire   [14:0] trunc_ln708_8_fu_32490_p4;
wire  signed [15:0] sext_ln1118_66_fu_32504_p0;
wire  signed [15:0] sext_ln1118_67_fu_32509_p0;
wire   [24:0] mul_ln1118_75_fu_804_p2;
wire   [14:0] trunc_ln708_9_fu_32514_p4;
wire   [25:0] mul_ln1118_76_fu_774_p2;
wire   [25:0] mul_ln1118_77_fu_743_p2;
wire   [25:0] mul_ln1118_78_fu_784_p2;
wire   [25:0] mul_ln1118_79_fu_750_p2;
wire   [15:0] mult_66_V_fu_31454_p4;
wire   [15:0] mult_63_V_fu_31428_p4;
wire   [15:0] mult_72_V_fu_31505_p4;
wire   [15:0] mult_69_V_fu_31480_p4;
wire   [15:0] add_ln703_fu_32583_p2;
wire   [15:0] add_ln703_1_fu_32589_p2;
wire   [15:0] mult_75_V_fu_31521_p4;
wire   [15:0] mult_108_V_fu_31576_p4;
wire   [15:0] mult_96_V_fu_31561_p4;
wire   [15:0] mult_93_V_fu_31546_p4;
wire   [15:0] add_ln703_4_fu_32607_p2;
wire   [15:0] add_ln703_3_fu_32601_p2;
wire   [15:0] add_ln703_5_fu_32613_p2;
wire   [15:0] add_ln703_2_fu_32595_p2;
wire   [15:0] add_ln703_6_fu_32619_p2;
wire   [15:0] mult_111_V_fu_31591_p4;
wire   [15:0] mult_162_V_fu_31819_p4;
wire   [15:0] mult_153_V_fu_31763_p4;
wire   [15:0] mult_135_V_fu_31666_p4;
wire   [15:0] add_ln703_9_fu_32637_p2;
wire   [15:0] add_ln703_8_fu_32631_p2;
wire   [15:0] add_ln703_10_fu_32643_p2;
wire   [15:0] mult_192_V_fu_31940_p4;
wire   [15:0] mult_174_V_fu_31845_p4;
wire   [15:0] mult_213_V_fu_32016_p4;
wire   [15:0] mult_204_V_fu_31981_p4;
wire   [15:0] mult_195_V_fu_31956_p4;
wire   [15:0] add_ln703_13_fu_32661_p2;
wire   [15:0] add_ln703_12_fu_32655_p2;
wire   [15:0] add_ln703_14_fu_32667_p2;
wire   [15:0] add_ln703_11_fu_32649_p2;
wire   [15:0] add_ln703_15_fu_32673_p2;
wire   [15:0] add_ln703_7_fu_32625_p2;
wire   [15:0] add_ln703_16_fu_32679_p2;
wire   [15:0] mult_243_V_fu_32160_p4;
wire   [15:0] mult_240_V_fu_32145_p4;
wire   [15:0] mult_249_V_fu_32190_p4;
wire   [15:0] mult_246_V_fu_32175_p4;
wire   [15:0] add_ln703_18_fu_32691_p2;
wire   [15:0] add_ln703_19_fu_32697_p2;
wire   [15:0] mult_267_V_fu_32250_p4;
wire   [15:0] mult_264_V_fu_32235_p4;
wire   [15:0] mult_282_V_fu_32280_p4;
wire   [15:0] mult_279_V_fu_32265_p4;
wire   [15:0] add_ln703_22_fu_32715_p2;
wire   [15:0] add_ln703_21_fu_32709_p2;
wire   [15:0] add_ln703_23_fu_32721_p2;
wire   [15:0] add_ln703_20_fu_32703_p2;
wire   [15:0] add_ln703_24_fu_32727_p2;
wire   [15:0] mult_291_V_fu_32330_p4;
wire   [15:0] mult_285_V_fu_32295_p4;
wire   [15:0] mult_318_V_fu_32390_p4;
wire   [15:0] mult_312_V_fu_32374_p4;
wire   [15:0] add_ln703_27_fu_32745_p2;
wire   [15:0] add_ln703_26_fu_32739_p2;
wire   [15:0] add_ln703_28_fu_32751_p2;
wire   [15:0] mult_354_V_fu_32480_p4;
wire   [15:0] mult_348_V_fu_32460_p4;
wire   [15:0] mult_372_V_fu_32558_p4;
wire   [15:0] mult_369_V_fu_32543_p4;
wire   [15:0] add_ln703_31_fu_32769_p2;
wire   [15:0] add_ln703_30_fu_32763_p2;
wire   [15:0] add_ln703_32_fu_32775_p2;
wire   [15:0] add_ln703_29_fu_32757_p2;
wire   [15:0] add_ln703_33_fu_32781_p2;
wire   [15:0] mult_61_V_fu_31402_p4;
wire   [15:0] mult_46_V_fu_31371_p4;
wire   [15:0] mult_43_V_fu_31356_p4;
wire   [15:0] add_ln703_37_fu_32793_p2;
wire   [15:0] mult_124_V_fu_31650_p4;
wire   [15:0] mult_142_V_fu_31707_p4;
wire   [15:0] mult_139_V_fu_31691_p4;
wire   [15:0] add_ln703_39_fu_32805_p2;
wire   [15:0] add_ln703_40_fu_32811_p2;
wire   [15:0] add_ln703_38_fu_32799_p2;
wire   [15:0] add_ln703_41_fu_32817_p2;
wire   [15:0] mult_175_V_fu_31855_p4;
wire   [15:0] mult_163_V_fu_31829_p4;
wire   [15:0] mult_160_V_fu_31803_p4;
wire   [15:0] add_ln703_43_fu_32829_p2;
wire   [15:0] mult_196_V_fu_31966_p4;
wire   [15:0] mult_187_V_fu_31910_p4;
wire   [15:0] mult_178_V_fu_31895_p4;
wire   [15:0] add_ln703_45_fu_32841_p2;
wire   [15:0] add_ln703_44_fu_32835_p2;
wire   [15:0] add_ln703_46_fu_32847_p2;
wire   [15:0] add_ln703_42_fu_32823_p2;
wire   [15:0] add_ln703_47_fu_32853_p2;
wire  signed [15:0] mult_223_V_fu_32091_p1;
wire   [15:0] mult_214_V_fu_32026_p4;
wire  signed [15:0] mult_211_V_fu_32006_p1;
wire   [15:0] add_ln703_49_fu_32865_p2;
wire   [15:0] mult_232_V_fu_32130_p4;
wire   [15:0] mult_229_V_fu_32115_p4;
wire   [15:0] mult_298_V_fu_32359_p4;
wire   [15:0] mult_289_V_fu_32310_p4;
wire   [15:0] add_ln703_51_fu_32877_p2;
wire   [15:0] add_ln703_52_fu_32883_p2;
wire   [15:0] add_ln703_50_fu_32871_p2;
wire   [15:0] add_ln703_53_fu_32889_p2;
wire   [15:0] mult_340_V_fu_32430_p4;
wire  signed [15:0] mult_364_V_fu_32524_p1;
wire  signed [15:0] mult_355_V_fu_32500_p1;
wire   [15:0] mult_379_V_fu_32573_p4;
wire   [15:0] add_ln703_56_fu_32907_p2;
wire   [15:0] add_ln703_57_fu_32913_p2;
wire   [15:0] add_ln703_55_fu_32901_p2;
wire   [15:0] add_ln703_58_fu_32919_p2;
wire   [15:0] add_ln703_54_fu_32895_p2;
wire   [15:0] add_ln703_59_fu_32925_p2;
wire   [15:0] add_ln703_48_fu_32859_p2;
wire   [15:0] add_ln703_60_fu_32931_p2;
wire   [15:0] mult_17_V_fu_31326_p4;
wire   [15:0] add_ln703_62_fu_32943_p2;
wire   [15:0] mult_26_V_fu_31341_p4;
wire   [15:0] mult_62_V_fu_31412_p4;
wire   [15:0] mult_53_V_fu_31386_p4;
wire   [15:0] mult_68_V_fu_31464_p4;
wire   [15:0] mult_65_V_fu_31438_p4;
wire   [15:0] add_ln703_64_fu_32955_p2;
wire   [15:0] add_ln703_65_fu_32961_p2;
wire   [15:0] add_ln703_63_fu_32949_p2;
wire   [15:0] add_ln703_66_fu_32967_p2;
wire   [15:0] mult_77_V_fu_31531_p4;
wire   [15:0] mult_71_V_fu_31490_p4;
wire  signed [15:0] mult_116_V_fu_31641_p1;
wire   [15:0] add_ln703_68_fu_32979_p2;
wire   [15:0] add_ln703_69_fu_32985_p2;
wire   [15:0] mult_137_V_fu_31676_p4;
wire   [15:0] mult_149_V_fu_31732_p4;
wire   [15:0] mult_143_V_fu_31717_p4;
wire   [15:0] add_ln703_71_fu_32997_p2;
wire   [15:0] add_ln703_72_fu_33003_p2;
wire   [15:0] add_ln703_70_fu_32991_p2;
wire   [15:0] add_ln703_73_fu_33009_p2;
wire   [15:0] add_ln703_67_fu_32973_p2;
wire   [15:0] add_ln703_74_fu_33015_p2;
wire   [15:0] mult_155_V_fu_31773_p4;
wire   [15:0] mult_152_V_fu_31747_p4;
wire   [15:0] mult_191_V_fu_31925_p4;
wire   [15:0] mult_158_V_fu_31788_p4;
wire   [15:0] add_ln703_76_fu_33027_p2;
wire   [15:0] add_ln703_77_fu_33033_p2;
wire   [15:0] mult_227_V_fu_32100_p4;
wire   [15:0] mult_218_V_fu_32041_p4;
wire   [15:0] mult_263_V_fu_32220_p4;
wire   [15:0] mult_260_V_fu_32205_p4;
wire   [15:0] add_ln703_79_fu_33045_p2;
wire   [15:0] add_ln703_80_fu_33051_p2;
wire   [15:0] add_ln703_78_fu_33039_p2;
wire   [15:0] add_ln703_81_fu_33057_p2;
wire   [15:0] mult_320_V_fu_32400_p4;
wire  signed [15:0] mult_293_V_fu_32350_p1;
wire   [15:0] add_ln703_83_fu_33069_p2;
wire   [15:0] mult_347_V_fu_32445_p4;
wire   [15:0] mult_338_V_fu_32415_p4;
wire   [15:0] mult_365_V_fu_32528_p4;
wire   [15:0] add_ln703_85_fu_33081_p2;
wire   [15:0] add_ln703_86_fu_33087_p2;
wire   [15:0] add_ln703_84_fu_33075_p2;
wire   [15:0] add_ln703_87_fu_33093_p2;
wire   [15:0] add_ln703_82_fu_33063_p2;
wire   [15:0] add_ln703_88_fu_33099_p2;
wire   [15:0] add_ln703_75_fu_33021_p2;
wire   [15:0] add_ln703_89_fu_33105_p2;
wire   [15:0] add_ln703_35_fu_33117_p2;
wire   [15:0] add_ln703_36_fu_33121_p2;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        acc_1_V_reg_33157 <= acc_1_V_fu_32937_p2;
        acc_2_V_reg_33162 <= acc_2_V_fu_33111_p2;
        add_ln703_17_reg_33142 <= add_ln703_17_fu_32685_p2;
        add_ln703_25_reg_33147 <= add_ln703_25_fu_32733_p2;
        add_ln703_34_reg_33152 <= add_ln703_34_fu_32787_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_36_fu_33121_p2;
        ap_return_1_int_reg <= acc_1_V_reg_33157;
        ap_return_2_int_reg <= acc_2_V_reg_33162;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_36_fu_33121_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_reg_33157;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_reg_33162;
    end
end

assign acc_1_V_fu_32937_p2 = (add_ln703_48_fu_32859_p2 + add_ln703_60_fu_32931_p2);

assign acc_2_V_fu_33111_p2 = (add_ln703_75_fu_33021_p2 + add_ln703_89_fu_33105_p2);

assign add_ln1118_1_fu_32075_p2 = ($signed(sext_ln1118_38_fu_32059_p1) + $signed(sext_ln1118_39_fu_32071_p1));

assign add_ln1118_fu_31625_p2 = ($signed(sext_ln1118_15_fu_31609_p1) + $signed(sext_ln1118_16_fu_31621_p1));

assign add_ln703_10_fu_32643_p2 = (mult_135_V_fu_31666_p4 + add_ln703_9_fu_32637_p2);

assign add_ln703_11_fu_32649_p2 = (add_ln703_8_fu_32631_p2 + add_ln703_10_fu_32643_p2);

assign add_ln703_12_fu_32655_p2 = (mult_192_V_fu_31940_p4 + mult_174_V_fu_31845_p4);

assign add_ln703_13_fu_32661_p2 = (mult_213_V_fu_32016_p4 + mult_204_V_fu_31981_p4);

assign add_ln703_14_fu_32667_p2 = (mult_195_V_fu_31956_p4 + add_ln703_13_fu_32661_p2);

assign add_ln703_15_fu_32673_p2 = (add_ln703_12_fu_32655_p2 + add_ln703_14_fu_32667_p2);

assign add_ln703_16_fu_32679_p2 = (add_ln703_11_fu_32649_p2 + add_ln703_15_fu_32673_p2);

assign add_ln703_17_fu_32685_p2 = (add_ln703_7_fu_32625_p2 + add_ln703_16_fu_32679_p2);

assign add_ln703_18_fu_32691_p2 = (mult_243_V_fu_32160_p4 + mult_240_V_fu_32145_p4);

assign add_ln703_19_fu_32697_p2 = (mult_249_V_fu_32190_p4 + mult_246_V_fu_32175_p4);

assign add_ln703_1_fu_32589_p2 = (mult_72_V_fu_31505_p4 + mult_69_V_fu_31480_p4);

assign add_ln703_20_fu_32703_p2 = (add_ln703_18_fu_32691_p2 + add_ln703_19_fu_32697_p2);

assign add_ln703_21_fu_32709_p2 = (mult_267_V_fu_32250_p4 + mult_264_V_fu_32235_p4);

assign add_ln703_22_fu_32715_p2 = (mult_282_V_fu_32280_p4 + mult_279_V_fu_32265_p4);

assign add_ln703_23_fu_32721_p2 = ($signed(add_ln703_22_fu_32715_p2) + $signed(16'd65504));

assign add_ln703_24_fu_32727_p2 = (add_ln703_21_fu_32709_p2 + add_ln703_23_fu_32721_p2);

assign add_ln703_25_fu_32733_p2 = (add_ln703_20_fu_32703_p2 + add_ln703_24_fu_32727_p2);

assign add_ln703_26_fu_32739_p2 = (mult_291_V_fu_32330_p4 + mult_285_V_fu_32295_p4);

assign add_ln703_27_fu_32745_p2 = (mult_318_V_fu_32390_p4 + 16'd64);

assign add_ln703_28_fu_32751_p2 = (mult_312_V_fu_32374_p4 + add_ln703_27_fu_32745_p2);

assign add_ln703_29_fu_32757_p2 = (add_ln703_26_fu_32739_p2 + add_ln703_28_fu_32751_p2);

assign add_ln703_2_fu_32595_p2 = (add_ln703_fu_32583_p2 + add_ln703_1_fu_32589_p2);

assign add_ln703_30_fu_32763_p2 = (mult_354_V_fu_32480_p4 + mult_348_V_fu_32460_p4);

assign add_ln703_31_fu_32769_p2 = ($signed(mult_372_V_fu_32558_p4) + $signed(16'd65461));

assign add_ln703_32_fu_32775_p2 = (mult_369_V_fu_32543_p4 + add_ln703_31_fu_32769_p2);

assign add_ln703_33_fu_32781_p2 = (add_ln703_30_fu_32763_p2 + add_ln703_32_fu_32775_p2);

assign add_ln703_34_fu_32787_p2 = (add_ln703_29_fu_32757_p2 + add_ln703_33_fu_32781_p2);

assign add_ln703_35_fu_33117_p2 = (add_ln703_25_reg_33147 + add_ln703_34_reg_33152);

assign add_ln703_36_fu_33121_p2 = (add_ln703_17_reg_33142 + add_ln703_35_fu_33117_p2);

assign add_ln703_37_fu_32793_p2 = (mult_61_V_fu_31402_p4 + mult_46_V_fu_31371_p4);

assign add_ln703_38_fu_32799_p2 = (mult_43_V_fu_31356_p4 + add_ln703_37_fu_32793_p2);

assign add_ln703_39_fu_32805_p2 = (mult_124_V_fu_31650_p4 + 16'd42);

assign add_ln703_3_fu_32601_p2 = (mult_75_V_fu_31521_p4 + 16'd26);

assign add_ln703_40_fu_32811_p2 = (mult_142_V_fu_31707_p4 + mult_139_V_fu_31691_p4);

assign add_ln703_41_fu_32817_p2 = (add_ln703_39_fu_32805_p2 + add_ln703_40_fu_32811_p2);

assign add_ln703_42_fu_32823_p2 = (add_ln703_38_fu_32799_p2 + add_ln703_41_fu_32817_p2);

assign add_ln703_43_fu_32829_p2 = (mult_175_V_fu_31855_p4 + mult_163_V_fu_31829_p4);

assign add_ln703_44_fu_32835_p2 = (mult_160_V_fu_31803_p4 + add_ln703_43_fu_32829_p2);

assign add_ln703_45_fu_32841_p2 = (mult_196_V_fu_31966_p4 + mult_187_V_fu_31910_p4);

assign add_ln703_46_fu_32847_p2 = (mult_178_V_fu_31895_p4 + add_ln703_45_fu_32841_p2);

assign add_ln703_47_fu_32853_p2 = (add_ln703_44_fu_32835_p2 + add_ln703_46_fu_32847_p2);

assign add_ln703_48_fu_32859_p2 = (add_ln703_42_fu_32823_p2 + add_ln703_47_fu_32853_p2);

assign add_ln703_49_fu_32865_p2 = ($signed(mult_223_V_fu_32091_p1) + $signed(mult_214_V_fu_32026_p4));

assign add_ln703_4_fu_32607_p2 = (mult_108_V_fu_31576_p4 + mult_96_V_fu_31561_p4);

assign add_ln703_50_fu_32871_p2 = ($signed(mult_211_V_fu_32006_p1) + $signed(add_ln703_49_fu_32865_p2));

assign add_ln703_51_fu_32877_p2 = (mult_232_V_fu_32130_p4 + mult_229_V_fu_32115_p4);

assign add_ln703_52_fu_32883_p2 = (mult_298_V_fu_32359_p4 + mult_289_V_fu_32310_p4);

assign add_ln703_53_fu_32889_p2 = (add_ln703_51_fu_32877_p2 + add_ln703_52_fu_32883_p2);

assign add_ln703_54_fu_32895_p2 = (add_ln703_50_fu_32871_p2 + add_ln703_53_fu_32889_p2);

assign add_ln703_55_fu_32901_p2 = (mult_340_V_fu_32430_p4 + 16'd119);

assign add_ln703_56_fu_32907_p2 = ($signed(mult_364_V_fu_32524_p1) + $signed(mult_355_V_fu_32500_p1));

assign add_ln703_57_fu_32913_p2 = (mult_379_V_fu_32573_p4 + 16'd140);

assign add_ln703_58_fu_32919_p2 = (add_ln703_56_fu_32907_p2 + add_ln703_57_fu_32913_p2);

assign add_ln703_59_fu_32925_p2 = (add_ln703_55_fu_32901_p2 + add_ln703_58_fu_32919_p2);

assign add_ln703_5_fu_32613_p2 = (mult_93_V_fu_31546_p4 + add_ln703_4_fu_32607_p2);

assign add_ln703_60_fu_32931_p2 = (add_ln703_54_fu_32895_p2 + add_ln703_59_fu_32925_p2);

assign add_ln703_62_fu_32943_p2 = ($signed(mult_17_V_fu_31326_p4) + $signed(16'd65482));

assign add_ln703_63_fu_32949_p2 = (add_ln703_62_fu_32943_p2 + mult_26_V_fu_31341_p4);

assign add_ln703_64_fu_32955_p2 = (mult_62_V_fu_31412_p4 + mult_53_V_fu_31386_p4);

assign add_ln703_65_fu_32961_p2 = (mult_68_V_fu_31464_p4 + mult_65_V_fu_31438_p4);

assign add_ln703_66_fu_32967_p2 = (add_ln703_64_fu_32955_p2 + add_ln703_65_fu_32961_p2);

assign add_ln703_67_fu_32973_p2 = (add_ln703_63_fu_32949_p2 + add_ln703_66_fu_32967_p2);

assign add_ln703_68_fu_32979_p2 = (mult_77_V_fu_31531_p4 + mult_71_V_fu_31490_p4);

assign add_ln703_69_fu_32985_p2 = ($signed(mult_116_V_fu_31641_p1) + $signed(16'd65487));

assign add_ln703_6_fu_32619_p2 = (add_ln703_3_fu_32601_p2 + add_ln703_5_fu_32613_p2);

assign add_ln703_70_fu_32991_p2 = (add_ln703_68_fu_32979_p2 + add_ln703_69_fu_32985_p2);

assign add_ln703_71_fu_32997_p2 = (mult_137_V_fu_31676_p4 + 16'd8);

assign add_ln703_72_fu_33003_p2 = (mult_149_V_fu_31732_p4 + mult_143_V_fu_31717_p4);

assign add_ln703_73_fu_33009_p2 = (add_ln703_71_fu_32997_p2 + add_ln703_72_fu_33003_p2);

assign add_ln703_74_fu_33015_p2 = (add_ln703_70_fu_32991_p2 + add_ln703_73_fu_33009_p2);

assign add_ln703_75_fu_33021_p2 = (add_ln703_67_fu_32973_p2 + add_ln703_74_fu_33015_p2);

assign add_ln703_76_fu_33027_p2 = (mult_155_V_fu_31773_p4 + mult_152_V_fu_31747_p4);

assign add_ln703_77_fu_33033_p2 = (mult_191_V_fu_31925_p4 + mult_158_V_fu_31788_p4);

assign add_ln703_78_fu_33039_p2 = (add_ln703_76_fu_33027_p2 + add_ln703_77_fu_33033_p2);

assign add_ln703_79_fu_33045_p2 = (mult_227_V_fu_32100_p4 + mult_218_V_fu_32041_p4);

assign add_ln703_7_fu_32625_p2 = (add_ln703_2_fu_32595_p2 + add_ln703_6_fu_32619_p2);

assign add_ln703_80_fu_33051_p2 = (mult_263_V_fu_32220_p4 + mult_260_V_fu_32205_p4);

assign add_ln703_81_fu_33057_p2 = (add_ln703_79_fu_33045_p2 + add_ln703_80_fu_33051_p2);

assign add_ln703_82_fu_33063_p2 = (add_ln703_78_fu_33039_p2 + add_ln703_81_fu_33057_p2);

assign add_ln703_83_fu_33069_p2 = ($signed(mult_320_V_fu_32400_p4) + $signed(mult_293_V_fu_32350_p1));

assign add_ln703_84_fu_33075_p2 = ($signed(add_ln703_83_fu_33069_p2) + $signed(16'd65349));

assign add_ln703_85_fu_33081_p2 = (mult_347_V_fu_32445_p4 + mult_338_V_fu_32415_p4);

assign add_ln703_86_fu_33087_p2 = ($signed(mult_365_V_fu_32528_p4) + $signed(16'd65351));

assign add_ln703_87_fu_33093_p2 = (add_ln703_85_fu_33081_p2 + add_ln703_86_fu_33087_p2);

assign add_ln703_88_fu_33099_p2 = (add_ln703_84_fu_33075_p2 + add_ln703_87_fu_33093_p2);

assign add_ln703_89_fu_33105_p2 = (add_ln703_82_fu_33063_p2 + add_ln703_88_fu_33099_p2);

assign add_ln703_8_fu_32631_p2 = ($signed(mult_111_V_fu_31591_p4) + $signed(16'd65526));

assign add_ln703_9_fu_32637_p2 = (mult_162_V_fu_31819_p4 + mult_153_V_fu_31763_p4);

assign add_ln703_fu_32583_p2 = (mult_66_V_fu_31454_p4 + mult_63_V_fu_31428_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1118_10_fu_783_p0 = sext_ln1118_6_fu_31422_p1;

assign mul_ln1118_10_fu_783_p2 = ($signed(mul_ln1118_10_fu_783_p0) * $signed(-'h1AF));

assign mul_ln1118_11_fu_726_p0 = sext_ln1118_7_fu_31448_p1;

assign mul_ln1118_11_fu_726_p2 = ($signed(mul_ln1118_11_fu_726_p0) * $signed('h179));

assign mul_ln1118_12_fu_786_p0 = sext_ln1118_7_fu_31448_p1;

assign mul_ln1118_12_fu_786_p2 = ($signed(mul_ln1118_12_fu_786_p0) * $signed(-'h1A6));

assign mul_ln1118_13_fu_776_p0 = sext_ln1118_8_fu_31474_p1;

assign mul_ln1118_13_fu_776_p2 = ($signed(mul_ln1118_13_fu_776_p0) * $signed(-'h1A1));

assign mul_ln1118_14_fu_796_p0 = sext_ln1118_8_fu_31474_p1;

assign mul_ln1118_14_fu_796_p2 = ($signed(mul_ln1118_14_fu_796_p0) * $signed('h160));

assign mul_ln1118_15_fu_816_p0 = data_24_V_read;

assign mul_ln1118_15_fu_816_p2 = ($signed(mul_ln1118_15_fu_816_p0) * $signed('h1AE));

assign mul_ln1118_16_fu_803_p0 = sext_ln1118_10_fu_31515_p1;

assign mul_ln1118_16_fu_803_p2 = ($signed(mul_ln1118_16_fu_803_p0) * $signed('h149));

assign mul_ln1118_17_fu_821_p0 = sext_ln1118_10_fu_31515_p1;

assign mul_ln1118_17_fu_821_p2 = ($signed(mul_ln1118_17_fu_821_p0) * $signed(-'h147));

assign mul_ln1118_18_fu_769_p0 = data_31_V_read;

assign mul_ln1118_18_fu_769_p2 = ($signed(mul_ln1118_18_fu_769_p0) * $signed(-'h14E));

assign mul_ln1118_19_fu_802_p0 = data_32_V_read;

assign mul_ln1118_19_fu_802_p2 = ($signed(mul_ln1118_19_fu_802_p0) * $signed('h159));

assign mul_ln1118_20_fu_742_p0 = data_36_V_read;

assign mul_ln1118_20_fu_742_p2 = ($signed(mul_ln1118_20_fu_742_p0) * $signed(-'h1A6));

assign mul_ln1118_21_fu_817_p0 = data_37_V_read;

assign mul_ln1118_21_fu_817_p2 = ($signed(mul_ln1118_21_fu_817_p0) * $signed(-'h207));

assign mul_ln1118_22_fu_779_p0 = data_41_V_read;

assign mul_ln1118_22_fu_779_p2 = ($signed(mul_ln1118_22_fu_779_p0) * $signed('h181));

assign mul_ln1118_23_fu_772_p0 = sext_ln1118_18_fu_31660_p1;

assign mul_ln1118_23_fu_772_p2 = ($signed(mul_ln1118_23_fu_772_p0) * $signed('h165));

assign mul_ln1118_24_fu_792_p0 = sext_ln1118_18_fu_31660_p1;

assign mul_ln1118_24_fu_792_p2 = ($signed(mul_ln1118_24_fu_792_p0) * $signed(-'h1B7));

assign mul_ln1118_25_fu_753_p0 = data_46_V_read;

assign mul_ln1118_25_fu_753_p2 = ($signed(mul_ln1118_25_fu_753_p0) * $signed('h153));

assign mul_ln1118_26_fu_810_p0 = sext_ln1118_20_fu_31701_p1;

assign mul_ln1118_26_fu_810_p2 = ($signed(mul_ln1118_26_fu_810_p0) * $signed(-'h184));

assign mul_ln1118_27_fu_756_p0 = sext_ln1118_20_fu_31701_p1;

assign mul_ln1118_27_fu_756_p2 = ($signed(mul_ln1118_27_fu_756_p0) * $signed('h1C4));

assign mul_ln1118_28_fu_732_p0 = data_49_V_read;

assign mul_ln1118_28_fu_732_p2 = ($signed(mul_ln1118_28_fu_732_p0) * $signed(-'h1B8));

assign mul_ln1118_29_fu_733_p0 = data_50_V_read;

assign mul_ln1118_29_fu_733_p2 = ($signed(mul_ln1118_29_fu_733_p0) * $signed(-'h1A2));

assign mul_ln1118_30_fu_813_p0 = sext_ln1118_23_fu_31757_p1;

assign mul_ln1118_30_fu_813_p2 = ($signed(mul_ln1118_30_fu_813_p0) * $signed(-'h1B3));

assign mul_ln1118_31_fu_738_p0 = sext_ln1118_23_fu_31757_p1;

assign mul_ln1118_31_fu_738_p2 = ($signed(mul_ln1118_31_fu_738_p0) * $signed('h182));

assign mul_ln1118_32_fu_780_p0 = data_52_V_read;

assign mul_ln1118_32_fu_780_p2 = ($signed(mul_ln1118_32_fu_780_p0) * $signed('h119));

assign mul_ln1118_33_fu_746_p0 = data_53_V_read;

assign mul_ln1118_33_fu_746_p2 = ($signed(mul_ln1118_33_fu_746_p0) * $signed(-'h1D1));

assign mul_ln1118_34_fu_794_p0 = sext_ln1118_26_fu_31813_p1;

assign mul_ln1118_34_fu_794_p2 = ($signed(mul_ln1118_34_fu_794_p0) * $signed('h17A));

assign mul_ln1118_35_fu_734_p0 = sext_ln1118_26_fu_31813_p1;

assign mul_ln1118_35_fu_734_p2 = ($signed(mul_ln1118_35_fu_734_p0) * $signed(-'h193));

assign mul_ln1118_36_fu_789_p0 = sext_ln1118_27_fu_31839_p1;

assign mul_ln1118_36_fu_789_p2 = ($signed(mul_ln1118_36_fu_789_p0) * $signed(-'h172));

assign mul_ln1118_37_fu_759_p0 = sext_ln1118_27_fu_31839_p1;

assign mul_ln1118_37_fu_759_p2 = ($signed(mul_ln1118_37_fu_759_p0) * $signed(-'h182));

assign mul_ln1118_38_fu_760_p0 = data_62_V_read;

assign mul_ln1118_38_fu_760_p2 = ($signed(mul_ln1118_38_fu_760_p0) * $signed(-'h1A2));

assign mul_ln1118_39_fu_729_p0 = data_63_V_read;

assign mul_ln1118_39_fu_729_p2 = ($signed(mul_ln1118_39_fu_729_p0) * $signed(-'h13A));

assign mul_ln1118_3_fu_790_p0 = data_8_V_read;

assign mul_ln1118_3_fu_790_p2 = ($signed(mul_ln1118_3_fu_790_p0) * $signed(-'h1E4));

assign mul_ln1118_40_fu_820_p0 = data_64_V_read;

assign mul_ln1118_40_fu_820_p2 = ($signed(mul_ln1118_40_fu_820_p0) * $signed('h184));

assign mul_ln1118_41_fu_782_p0 = sext_ln1118_33_fu_31950_p1;

assign mul_ln1118_41_fu_782_p2 = ($signed(mul_ln1118_41_fu_782_p0) * $signed(-'h189));

assign mul_ln1118_42_fu_808_p0 = sext_ln1118_33_fu_31950_p1;

assign mul_ln1118_42_fu_808_p2 = ($signed(mul_ln1118_42_fu_808_p0) * $signed('h172));

assign mul_ln1118_43_fu_748_p0 = data_68_V_read;

assign mul_ln1118_43_fu_748_p2 = ($signed(mul_ln1118_43_fu_748_p0) * $signed(-'h1FB));

assign mul_ln1118_44_fu_765_p0 = data_70_V_read;

assign mul_ln1118_44_fu_765_p2 = ($signed(mul_ln1118_44_fu_765_p0) * $signed(-'hDD));

assign mul_ln1118_45_fu_799_p0 = sext_ln1118_36_fu_32010_p1;

assign mul_ln1118_45_fu_799_p2 = ($signed(mul_ln1118_45_fu_799_p0) * $signed(-'h1B1));

assign mul_ln1118_46_fu_731_p0 = sext_ln1118_36_fu_32010_p1;

assign mul_ln1118_46_fu_731_p2 = ($signed(mul_ln1118_46_fu_731_p0) * $signed('h159));

assign mul_ln1118_47_fu_752_p0 = data_72_V_read;

assign mul_ln1118_47_fu_752_p2 = ($signed(mul_ln1118_47_fu_752_p0) * $signed('h196));

assign mul_ln1118_48_fu_762_p0 = data_75_V_read;

assign mul_ln1118_48_fu_762_p2 = ($signed(mul_ln1118_48_fu_762_p0) * $signed('h172));

assign mul_ln1118_49_fu_737_p0 = data_76_V_read;

assign mul_ln1118_49_fu_737_p2 = ($signed(mul_ln1118_49_fu_737_p0) * $signed(-'h18B));

assign mul_ln1118_4_fu_766_p0 = data_14_V_read;

assign mul_ln1118_4_fu_766_p2 = ($signed(mul_ln1118_4_fu_766_p0) * $signed(-'h17E));

assign mul_ln1118_50_fu_818_p0 = data_77_V_read;

assign mul_ln1118_50_fu_818_p2 = ($signed(mul_ln1118_50_fu_818_p0) * $signed(-'h191));

assign mul_ln1118_51_fu_800_p0 = data_80_V_read;

assign mul_ln1118_51_fu_800_p2 = ($signed(mul_ln1118_51_fu_800_p0) * $signed('h19D));

assign mul_ln1118_52_fu_815_p0 = data_81_V_read;

assign mul_ln1118_52_fu_815_p2 = ($signed(mul_ln1118_52_fu_815_p0) * $signed(-'h146));

assign mul_ln1118_53_fu_739_p0 = data_82_V_read;

assign mul_ln1118_53_fu_739_p2 = ($signed(mul_ln1118_53_fu_739_p0) * $signed(-'h1AC));

assign mul_ln1118_54_fu_749_p0 = data_83_V_read;

assign mul_ln1118_54_fu_749_p2 = ($signed(mul_ln1118_54_fu_749_p0) * $signed(-'h197));

assign mul_ln1118_55_fu_805_p0 = data_86_V_read;

assign mul_ln1118_55_fu_805_p2 = ($signed(mul_ln1118_55_fu_805_p0) * $signed('h1CC));

assign mul_ln1118_56_fu_787_p0 = data_87_V_read;

assign mul_ln1118_56_fu_787_p2 = ($signed(mul_ln1118_56_fu_787_p0) * $signed(-'h1B8));

assign mul_ln1118_57_fu_755_p0 = data_88_V_read;

assign mul_ln1118_57_fu_755_p2 = ($signed(mul_ln1118_57_fu_755_p0) * $signed(-'h1C3));

assign mul_ln1118_58_fu_819_p0 = data_89_V_read;

assign mul_ln1118_58_fu_819_p2 = ($signed(mul_ln1118_58_fu_819_p0) * $signed(-'h13A));

assign mul_ln1118_59_fu_758_p0 = data_93_V_read;

assign mul_ln1118_59_fu_758_p2 = ($signed(mul_ln1118_59_fu_758_p0) * $signed(-'h1BD));

assign mul_ln1118_5_fu_778_p0 = data_15_V_read;

assign mul_ln1118_5_fu_778_p2 = ($signed(mul_ln1118_5_fu_778_p0) * $signed('h163));

assign mul_ln1118_60_fu_757_p0 = data_94_V_read;

assign mul_ln1118_60_fu_757_p2 = ($signed(mul_ln1118_60_fu_757_p0) * $signed(-'h169));

assign mul_ln1118_61_fu_791_p0 = data_95_V_read;

assign mul_ln1118_61_fu_791_p2 = ($signed(mul_ln1118_61_fu_791_p0) * $signed('h178));

assign mul_ln1118_62_fu_785_p0 = data_96_V_read;

assign mul_ln1118_62_fu_785_p2 = ($signed(mul_ln1118_62_fu_785_p0) * $signed(-'h17C));

assign mul_ln1118_63_fu_754_p0 = sext_ln1118_56_fu_32325_p0;

assign mul_ln1118_63_fu_754_p2 = ($signed(mul_ln1118_63_fu_754_p0) * $signed(-'h1A2));

assign mul_ln1118_64_fu_728_p0 = sext_ln1118_55_fu_32320_p0;

assign mul_ln1118_64_fu_728_p2 = ($signed(mul_ln1118_64_fu_728_p0) * $signed(-'hDE));

assign mul_ln1118_65_fu_744_p0 = data_99_V_read;

assign mul_ln1118_65_fu_744_p2 = ($signed(mul_ln1118_65_fu_744_p0) * $signed(-'h1BF));

assign mul_ln1118_66_fu_751_p0 = data_104_V_read;

assign mul_ln1118_66_fu_751_p2 = ($signed(mul_ln1118_66_fu_751_p0) * $signed('h198));

assign mul_ln1118_67_fu_764_p0 = sext_ln1118_59_fu_32384_p1;

assign mul_ln1118_67_fu_764_p2 = ($signed(mul_ln1118_67_fu_764_p0) * $signed(-'h1D1));

assign mul_ln1118_68_fu_747_p0 = sext_ln1118_59_fu_32384_p1;

assign mul_ln1118_68_fu_747_p2 = ($signed(mul_ln1118_68_fu_747_p0) * $signed('h15E));

assign mul_ln1118_69_fu_730_p0 = data_112_V_read;

assign mul_ln1118_69_fu_730_p2 = ($signed(mul_ln1118_69_fu_730_p0) * $signed(-'h132));

assign mul_ln1118_6_fu_763_p0 = data_17_V_read;

assign mul_ln1118_6_fu_763_p2 = ($signed(mul_ln1118_6_fu_763_p0) * $signed(-'h1B9));

assign mul_ln1118_70_fu_807_p0 = data_113_V_read;

assign mul_ln1118_70_fu_807_p2 = ($signed(mul_ln1118_70_fu_807_p0) * $signed('h13D));

assign mul_ln1118_71_fu_768_p0 = data_115_V_read;

assign mul_ln1118_71_fu_768_p2 = ($signed(mul_ln1118_71_fu_768_p0) * $signed('h19D));

assign mul_ln1118_72_fu_771_p0 = data_116_V_read;

assign mul_ln1118_72_fu_771_p2 = ($signed(mul_ln1118_72_fu_771_p0) * $signed(-'h1E1));

assign mul_ln1118_73_fu_740_p0 = sext_ln1118_65_fu_32475_p0;

assign mul_ln1118_73_fu_740_p2 = ($signed(mul_ln1118_73_fu_740_p0) * $signed(-'h12D));

assign mul_ln1118_74_fu_736_p0 = sext_ln1118_64_fu_32470_p0;

assign mul_ln1118_74_fu_736_p2 = ($signed(mul_ln1118_74_fu_736_p0) * $signed('hD2));

assign mul_ln1118_75_fu_804_p0 = sext_ln1118_67_fu_32509_p0;

assign mul_ln1118_75_fu_804_p2 = ($signed(mul_ln1118_75_fu_804_p0) * $signed('hA4));

assign mul_ln1118_76_fu_774_p0 = sext_ln1118_66_fu_32504_p0;

assign mul_ln1118_76_fu_774_p2 = ($signed(mul_ln1118_76_fu_774_p0) * $signed(-'h1A8));

assign mul_ln1118_77_fu_743_p0 = data_123_V_read;

assign mul_ln1118_77_fu_743_p2 = ($signed(mul_ln1118_77_fu_743_p0) * $signed('h15D));

assign mul_ln1118_78_fu_784_p0 = data_124_V_read;

assign mul_ln1118_78_fu_784_p2 = ($signed(mul_ln1118_78_fu_784_p0) * $signed(-'h1E9));

assign mul_ln1118_79_fu_750_p0 = data_126_V_read;

assign mul_ln1118_79_fu_750_p2 = ($signed(mul_ln1118_79_fu_750_p0) * $signed(-'h191));

assign mul_ln1118_7_fu_793_p0 = sext_ln1118_5_fu_31396_p1;

assign mul_ln1118_7_fu_793_p2 = ($signed(mul_ln1118_7_fu_793_p0) * $signed(-'h171));

assign mul_ln1118_8_fu_797_p0 = sext_ln1118_5_fu_31396_p1;

assign mul_ln1118_8_fu_797_p2 = ($signed(mul_ln1118_8_fu_797_p0) * $signed('h1A2));

assign mul_ln1118_9_fu_745_p0 = sext_ln1118_6_fu_31422_p1;

assign mul_ln1118_9_fu_745_p2 = ($signed(mul_ln1118_9_fu_745_p0) * $signed('h18D));

assign mul_ln1118_fu_727_p0 = data_5_V_read;

assign mul_ln1118_fu_727_p2 = ($signed(mul_ln1118_fu_727_p0) * $signed('h1AC));

assign mult_108_V_fu_31576_p4 = {{mul_ln1118_20_fu_742_p2[25:10]}};

assign mult_111_V_fu_31591_p4 = {{mul_ln1118_21_fu_817_p2[25:10]}};

assign mult_116_V_fu_31641_p1 = $signed(trunc_ln708_s_fu_31631_p4);

assign mult_124_V_fu_31650_p4 = {{mul_ln1118_22_fu_779_p2[25:10]}};

assign mult_135_V_fu_31666_p4 = {{mul_ln1118_23_fu_772_p2[25:10]}};

assign mult_137_V_fu_31676_p4 = {{mul_ln1118_24_fu_792_p2[25:10]}};

assign mult_139_V_fu_31691_p4 = {{mul_ln1118_25_fu_753_p2[25:10]}};

assign mult_142_V_fu_31707_p4 = {{mul_ln1118_26_fu_810_p2[25:10]}};

assign mult_143_V_fu_31717_p4 = {{mul_ln1118_27_fu_756_p2[25:10]}};

assign mult_149_V_fu_31732_p4 = {{mul_ln1118_28_fu_732_p2[25:10]}};

assign mult_152_V_fu_31747_p4 = {{mul_ln1118_29_fu_733_p2[25:10]}};

assign mult_153_V_fu_31763_p4 = {{mul_ln1118_30_fu_813_p2[25:10]}};

assign mult_155_V_fu_31773_p4 = {{mul_ln1118_31_fu_738_p2[25:10]}};

assign mult_158_V_fu_31788_p4 = {{mul_ln1118_32_fu_780_p2[25:10]}};

assign mult_160_V_fu_31803_p4 = {{mul_ln1118_33_fu_746_p2[25:10]}};

assign mult_162_V_fu_31819_p4 = {{mul_ln1118_34_fu_794_p2[25:10]}};

assign mult_163_V_fu_31829_p4 = {{mul_ln1118_35_fu_734_p2[25:10]}};

assign mult_174_V_fu_31845_p4 = {{mul_ln1118_36_fu_789_p2[25:10]}};

assign mult_175_V_fu_31855_p4 = {{mul_ln1118_37_fu_759_p2[25:10]}};

assign mult_178_V_fu_31895_p4 = {{sub_ln1118_fu_31889_p2[25:10]}};

assign mult_17_V_fu_31326_p4 = {{mul_ln1118_fu_727_p2[25:10]}};

assign mult_187_V_fu_31910_p4 = {{mul_ln1118_38_fu_760_p2[25:10]}};

assign mult_191_V_fu_31925_p4 = {{mul_ln1118_39_fu_729_p2[25:10]}};

assign mult_192_V_fu_31940_p4 = {{mul_ln1118_40_fu_820_p2[25:10]}};

assign mult_195_V_fu_31956_p4 = {{mul_ln1118_41_fu_782_p2[25:10]}};

assign mult_196_V_fu_31966_p4 = {{mul_ln1118_42_fu_808_p2[25:10]}};

assign mult_204_V_fu_31981_p4 = {{mul_ln1118_43_fu_748_p2[25:10]}};

assign mult_211_V_fu_32006_p1 = $signed(trunc_ln708_3_fu_31996_p4);

assign mult_213_V_fu_32016_p4 = {{mul_ln1118_45_fu_799_p2[25:10]}};

assign mult_214_V_fu_32026_p4 = {{mul_ln1118_46_fu_731_p2[25:10]}};

assign mult_218_V_fu_32041_p4 = {{mul_ln1118_47_fu_752_p2[25:10]}};

assign mult_223_V_fu_32091_p1 = $signed(trunc_ln708_4_fu_32081_p4);

assign mult_227_V_fu_32100_p4 = {{mul_ln1118_48_fu_762_p2[25:10]}};

assign mult_229_V_fu_32115_p4 = {{mul_ln1118_49_fu_737_p2[25:10]}};

assign mult_232_V_fu_32130_p4 = {{mul_ln1118_50_fu_818_p2[25:10]}};

assign mult_240_V_fu_32145_p4 = {{mul_ln1118_51_fu_800_p2[25:10]}};

assign mult_243_V_fu_32160_p4 = {{mul_ln1118_52_fu_815_p2[25:10]}};

assign mult_246_V_fu_32175_p4 = {{mul_ln1118_53_fu_739_p2[25:10]}};

assign mult_249_V_fu_32190_p4 = {{mul_ln1118_54_fu_749_p2[25:10]}};

assign mult_260_V_fu_32205_p4 = {{mul_ln1118_55_fu_805_p2[25:10]}};

assign mult_263_V_fu_32220_p4 = {{mul_ln1118_56_fu_787_p2[25:10]}};

assign mult_264_V_fu_32235_p4 = {{mul_ln1118_57_fu_755_p2[25:10]}};

assign mult_267_V_fu_32250_p4 = {{mul_ln1118_58_fu_819_p2[25:10]}};

assign mult_26_V_fu_31341_p4 = {{mul_ln1118_3_fu_790_p2[25:10]}};

assign mult_279_V_fu_32265_p4 = {{mul_ln1118_59_fu_758_p2[25:10]}};

assign mult_282_V_fu_32280_p4 = {{mul_ln1118_60_fu_757_p2[25:10]}};

assign mult_285_V_fu_32295_p4 = {{mul_ln1118_61_fu_791_p2[25:10]}};

assign mult_289_V_fu_32310_p4 = {{mul_ln1118_62_fu_785_p2[25:10]}};

assign mult_291_V_fu_32330_p4 = {{mul_ln1118_63_fu_754_p2[25:10]}};

assign mult_293_V_fu_32350_p1 = $signed(trunc_ln708_6_fu_32340_p4);

assign mult_298_V_fu_32359_p4 = {{mul_ln1118_65_fu_744_p2[25:10]}};

assign mult_312_V_fu_32374_p4 = {{mul_ln1118_66_fu_751_p2[25:10]}};

assign mult_318_V_fu_32390_p4 = {{mul_ln1118_67_fu_764_p2[25:10]}};

assign mult_320_V_fu_32400_p4 = {{mul_ln1118_68_fu_747_p2[25:10]}};

assign mult_338_V_fu_32415_p4 = {{mul_ln1118_69_fu_730_p2[25:10]}};

assign mult_340_V_fu_32430_p4 = {{mul_ln1118_70_fu_807_p2[25:10]}};

assign mult_347_V_fu_32445_p4 = {{mul_ln1118_71_fu_768_p2[25:10]}};

assign mult_348_V_fu_32460_p4 = {{mul_ln1118_72_fu_771_p2[25:10]}};

assign mult_354_V_fu_32480_p4 = {{mul_ln1118_73_fu_740_p2[25:10]}};

assign mult_355_V_fu_32500_p1 = $signed(trunc_ln708_8_fu_32490_p4);

assign mult_364_V_fu_32524_p1 = $signed(trunc_ln708_9_fu_32514_p4);

assign mult_365_V_fu_32528_p4 = {{mul_ln1118_76_fu_774_p2[25:10]}};

assign mult_369_V_fu_32543_p4 = {{mul_ln1118_77_fu_743_p2[25:10]}};

assign mult_372_V_fu_32558_p4 = {{mul_ln1118_78_fu_784_p2[25:10]}};

assign mult_379_V_fu_32573_p4 = {{mul_ln1118_79_fu_750_p2[25:10]}};

assign mult_43_V_fu_31356_p4 = {{mul_ln1118_4_fu_766_p2[25:10]}};

assign mult_46_V_fu_31371_p4 = {{mul_ln1118_5_fu_778_p2[25:10]}};

assign mult_53_V_fu_31386_p4 = {{mul_ln1118_6_fu_763_p2[25:10]}};

assign mult_61_V_fu_31402_p4 = {{mul_ln1118_7_fu_793_p2[25:10]}};

assign mult_62_V_fu_31412_p4 = {{mul_ln1118_8_fu_797_p2[25:10]}};

assign mult_63_V_fu_31428_p4 = {{mul_ln1118_9_fu_745_p2[25:10]}};

assign mult_65_V_fu_31438_p4 = {{mul_ln1118_10_fu_783_p2[25:10]}};

assign mult_66_V_fu_31454_p4 = {{mul_ln1118_11_fu_726_p2[25:10]}};

assign mult_68_V_fu_31464_p4 = {{mul_ln1118_12_fu_786_p2[25:10]}};

assign mult_69_V_fu_31480_p4 = {{mul_ln1118_13_fu_776_p2[25:10]}};

assign mult_71_V_fu_31490_p4 = {{mul_ln1118_14_fu_796_p2[25:10]}};

assign mult_72_V_fu_31505_p4 = {{mul_ln1118_15_fu_816_p2[25:10]}};

assign mult_75_V_fu_31521_p4 = {{mul_ln1118_16_fu_803_p2[25:10]}};

assign mult_77_V_fu_31531_p4 = {{mul_ln1118_17_fu_821_p2[25:10]}};

assign mult_93_V_fu_31546_p4 = {{mul_ln1118_18_fu_769_p2[25:10]}};

assign mult_96_V_fu_31561_p4 = {{mul_ln1118_19_fu_802_p2[25:10]}};

assign sext_ln1118_10_fu_31515_p1 = $signed(data_25_V_read);

assign sext_ln1118_15_fu_31609_p1 = $signed(shl_ln1118_2_fu_31601_p3);

assign sext_ln1118_16_fu_31621_p1 = $signed(shl_ln1118_3_fu_31613_p3);

assign sext_ln1118_18_fu_31660_p1 = $signed(data_45_V_read);

assign sext_ln1118_20_fu_31701_p1 = $signed(data_47_V_read);

assign sext_ln1118_23_fu_31757_p1 = $signed(data_51_V_read);

assign sext_ln1118_26_fu_31813_p1 = $signed(data_54_V_read);

assign sext_ln1118_27_fu_31839_p1 = $signed(data_58_V_read);

assign sext_ln1118_28_fu_31873_p1 = $signed(shl_ln1118_4_fu_31865_p3);

assign sext_ln1118_29_fu_31885_p1 = $signed(shl_ln1118_5_fu_31877_p3);

assign sext_ln1118_33_fu_31950_p1 = $signed(data_65_V_read);

assign sext_ln1118_36_fu_32010_p1 = $signed(data_71_V_read);

assign sext_ln1118_38_fu_32059_p1 = $signed(shl_ln1118_6_fu_32051_p3);

assign sext_ln1118_39_fu_32071_p1 = $signed(shl_ln1118_7_fu_32063_p3);

assign sext_ln1118_55_fu_32320_p0 = data_97_V_read;

assign sext_ln1118_56_fu_32325_p0 = data_97_V_read;

assign sext_ln1118_59_fu_32384_p1 = $signed(data_106_V_read);

assign sext_ln1118_5_fu_31396_p1 = $signed(data_20_V_read);

assign sext_ln1118_64_fu_32470_p0 = data_118_V_read;

assign sext_ln1118_65_fu_32475_p0 = data_118_V_read;

assign sext_ln1118_66_fu_32504_p0 = data_121_V_read;

assign sext_ln1118_67_fu_32509_p0 = data_121_V_read;

assign sext_ln1118_6_fu_31422_p1 = $signed(data_21_V_read);

assign sext_ln1118_7_fu_31448_p1 = $signed(data_22_V_read);

assign sext_ln1118_8_fu_31474_p1 = $signed(data_23_V_read);

assign shl_ln1118_2_fu_31601_p3 = {{data_38_V_read}, {8'd0}};

assign shl_ln1118_3_fu_31613_p3 = {{data_38_V_read}, {4'd0}};

assign shl_ln1118_4_fu_31865_p3 = {{data_59_V_read}, {9'd0}};

assign shl_ln1118_5_fu_31877_p3 = {{data_59_V_read}, {3'd0}};

assign shl_ln1118_6_fu_32051_p3 = {{data_74_V_read}, {8'd0}};

assign shl_ln1118_7_fu_32063_p3 = {{data_74_V_read}, {4'd0}};

assign sub_ln1118_fu_31889_p2 = ($signed(sext_ln1118_29_fu_31885_p1) - $signed(sext_ln1118_28_fu_31873_p1));

assign trunc_ln708_3_fu_31996_p4 = {{mul_ln1118_44_fu_765_p2[24:10]}};

assign trunc_ln708_4_fu_32081_p4 = {{add_ln1118_1_fu_32075_p2[24:10]}};

assign trunc_ln708_6_fu_32340_p4 = {{mul_ln1118_64_fu_728_p2[24:10]}};

assign trunc_ln708_8_fu_32490_p4 = {{mul_ln1118_74_fu_736_p2[24:10]}};

assign trunc_ln708_9_fu_32514_p4 = {{mul_ln1118_75_fu_804_p2[24:10]}};

assign trunc_ln708_s_fu_31631_p4 = {{add_ln1118_fu_31625_p2[24:10]}};

endmodule //dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
