<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 109</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page109-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce109.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;4-5</p>
<p style="position:absolute;top:47px;left:793px;white-space:nowrap" class="ft01">PAGING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft05">paging. Software that wants&#160;to use&#160;this feature&#160;to limit&#160;instruction&#160;fetches from readable&#160;pages must use&#160;either&#160;<br/>PAE paging or&#160;IA-32e&#160;paging.)</p>
<p style="position:absolute;top:167px;left:69px;white-space:nowrap" class="ft03">4.1.4&#160;</p>
<p style="position:absolute;top:167px;left:149px;white-space:nowrap" class="ft03">Enumeration of&#160;Paging Features by&#160;CPUID</p>
<p style="position:absolute;top:198px;left:69px;white-space:nowrap" class="ft02">Software&#160;can discover support for different paging features&#160;using the&#160;CPUID&#160;instruction:</p>
<p style="position:absolute;top:220px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:220px;left:95px;white-space:nowrap" class="ft05">PSE: page-size&#160;extensions&#160;for 32-bit paging.<br/>If&#160;CPUID.01H:EDX.PSE&#160;[bit&#160;3]&#160;=&#160;1,&#160;CR4.PSE&#160;may&#160;be&#160;set to&#160;1,&#160;enabling support for 4-MByte&#160;pages with 32-bit&#160;<br/>paging&#160;<a href="o_fe12b1e2a880e0ce-111.html">(see Section 4.3).</a></p>
<p style="position:absolute;top:275px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:276px;left:95px;white-space:nowrap" class="ft05">PAE: physical-address&#160;extension.<br/>If CPUID.01H:EDX.PAE&#160;[bit&#160;6]&#160;=&#160;1,&#160;CR4.PAE may be&#160;set&#160;to&#160;1, enabling PAE paging (this&#160;setting is&#160;also&#160;required&#160;<br/>for IA-32e&#160;paging).</p>
<p style="position:absolute;top:331px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:331px;left:95px;white-space:nowrap" class="ft05">PGE: global-page support.<br/>If CPUID.01H:EDX.PGE&#160;[bit&#160;13]&#160;= 1,&#160;CR4.PGE may be&#160;set to 1,&#160;enabling&#160;the global-page&#160;feature&#160;(see<a href="o_fe12b1e2a880e0ce-141.html">&#160;Section&#160;<br/>4.10.2.4).</a></p>
<p style="position:absolute;top:386px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:387px;left:95px;white-space:nowrap" class="ft05">PAT:&#160;page-attribute&#160;table.<br/>If CPUID.01H:EDX.PAT&#160;[bit&#160;16]&#160;=&#160;1,&#160;the&#160;8-entry page-attribute table (PAT) is&#160;supported.&#160;When&#160;the&#160;PAT&#160;is&#160;<br/>supported,&#160;three bits in&#160;certain paging-structure entries select a&#160;memory&#160;type (used to&#160;determine type of&#160;<br/>caching&#160;used)&#160;from the&#160;PAT&#160;(see<a href="o_fe12b1e2a880e0ce-138.html">&#160;Section 4.9.2).</a></p>
<p style="position:absolute;top:458px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:459px;left:95px;white-space:nowrap" class="ft05">PSE-36: page-size&#160;extensions with&#160;40-bit physical-address&#160;extension.<br/>If CPUID.01H:EDX.PSE-36&#160;[bit&#160;17]&#160;= 1,&#160;the PSE-36 mechanism&#160;is supported, indicating that translations using&#160;<br/>4-MByte&#160;pages with 32-bit&#160;paging&#160;may&#160;produce&#160;physical&#160;addresses&#160;with up&#160;to 40&#160;bits (see<a href="o_fe12b1e2a880e0ce-111.html">&#160;Section 4.3)</a>.</p>
<p style="position:absolute;top:514px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:514px;left:95px;white-space:nowrap" class="ft05">PCID: process-context&#160;identifiers.<br/>If&#160;CPUID.01H:ECX.PCID&#160;[bit&#160;17]&#160;=&#160;1,&#160;CR4.PCIDE&#160;may be&#160;set to&#160;1,&#160;enabling process-context&#160;identifiers&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-139.html">Section 4.10.1).</a></p>
<p style="position:absolute;top:569px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:570px;left:95px;white-space:nowrap" class="ft05">SMEP: supervisor-mode&#160;execution prevention.<br/>If CPUID.(EAX=07H,ECX=0H):EBX.SMEP&#160;[bit&#160;7]&#160;=&#160;1,&#160;CR4.SMEP&#160;may be&#160;set to 1,&#160;enabling&#160;supervisor-mode&#160;<br/>execution&#160;prevention (see<a href="o_fe12b1e2a880e0ce-132.html">&#160;Section 4.6).</a></p>
<p style="position:absolute;top:625px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:625px;left:95px;white-space:nowrap" class="ft05">SMAP: supervisor-mode access prevention.<br/>If&#160;CPUID.(EAX=07H,ECX=0H):EBX.SMAP&#160;[bit&#160;20]&#160;= 1, CR4.SMAP&#160;may be&#160;set&#160;to 1,&#160;enabling&#160;supervisor-mode&#160;<br/>access prevention (see<a href="o_fe12b1e2a880e0ce-132.html">&#160;Section 4.6</a>).</p>
<p style="position:absolute;top:680px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:681px;left:95px;white-space:nowrap" class="ft05">PKU: protection keys.<br/>If&#160;CPUID.(EAX=07H,ECX=0H):ECX.PKU&#160;[bit&#160;3]&#160;= 1,&#160;CR4.PKE may be&#160;set&#160;to 1,&#160;enabling&#160;protection&#160;keys&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-132.html">Section 4.6).</a></p>
<p style="position:absolute;top:736px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:736px;left:95px;white-space:nowrap" class="ft05">NX:&#160;execute&#160;disable.<br/>If&#160;CPUID.80000001H:EDX.NX&#160;[bit&#160;20]&#160;=&#160;1,&#160;IA32_EFER.NXE may be set&#160;to 1,&#160;allowing&#160;PAE paging&#160;and IA-32e&#160;<br/>paging to&#160;disable execute access to&#160;selected&#160;pages (see<a href="o_fe12b1e2a880e0ce-132.html">&#160;Section 4.6). (Pr</a>ocessors that&#160;do not support CPUID&#160;<br/>function 80000001H do not allow IA32_EFER.NXE&#160;to be set&#160;to 1.)</p>
<p style="position:absolute;top:808px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:808px;left:95px;white-space:nowrap" class="ft05">Page1GB: 1-GByte&#160;pages.<br/>If CPUID.80000001H:EDX.Page1GB&#160;[bit&#160;26]&#160;= 1,&#160;1-GByte&#160;pages are&#160;supported&#160;with&#160;IA-32e&#160;paging&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-123.html">Section 4.5).</a></p>
<p style="position:absolute;top:863px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:864px;left:95px;white-space:nowrap" class="ft05">LM: IA-32e mode support.<br/>If CPUID.80000001H:EDX.LM&#160;[bit&#160;29]&#160;=&#160;1,&#160;IA32_EFER.LME may&#160;be&#160;set&#160;to 1,&#160;enabling IA-32e&#160;paging.&#160;<br/>(Processors that do&#160;not support CPUID&#160;function&#160;80000001H do&#160;not allow IA32_EFER.LME to&#160;be&#160;set&#160;to 1.)</p>
<p style="position:absolute;top:919px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:919px;left:95px;white-space:nowrap" class="ft05">CPUID.80000008H:EAX[7:0] reports the&#160;physical-address width&#160;supported&#160;by the&#160;processor.&#160;(For processors&#160;<br/>that do&#160;not support CPUID&#160;function&#160;80000008H,&#160;the&#160;width is&#160;generally 36 if CPUID.01H:EDX.PAE&#160;[bit&#160;6]&#160;=&#160;1&#160;<br/>and&#160;32&#160;otherwise.)&#160;This width is&#160;referred to&#160;as MAXPHYADDR.&#160;MAXPHYADDR&#160;is at&#160;most&#160;52.</p>
<p style="position:absolute;top:974px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:975px;left:95px;white-space:nowrap" class="ft05">CPUID.80000008H:EAX[15:8] reports the&#160;linear-address&#160;width&#160;supported by the&#160;processor.&#160;Generally,&#160;this&#160;<br/>value is 48&#160;if CPUID.80000001H:EDX.LM&#160;[bit&#160;29]&#160;= 1&#160;and&#160;32&#160;otherwise.&#160;(Processors&#160;that do&#160;not support CPUID&#160;<br/>function 80000008H,&#160;support&#160;a linear-address&#160;width of 32.)</p>
</div>
</body>
</html>
