================================================================================ 
Commit: a8726f0ded17c5a601610428b57da31ae81b992f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:43:04 2021 +0530 
-------------------------------------------------------------------------------- 
Updated files:
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
ClientOneSiliconPkg/SiPkg.dec

Removed :
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d6bf339ccf6816989b45d66d4187f5be153073cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:59 2021 +0530 
-------------------------------------------------------------------------------- 
Updating Minor version of Bios_ID for Dot build

Hsd-es-id: N/A
Original commit date: Wed Sep 1 12:18:14 2021 +0530
Change-Id: I3668e3ccd0ad66ee2e87e726d652cef17ec3c07d
Original commit hash: 45bdd377692df754f098deeedf4cbcf1f8b2b6fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07aab285bc89aedafb60f29a9f93988fc12f2278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP_Wrapper_SLE build fix.

Hsd-es-id: N/A
Original commit date: Mon Aug 30 21:30:33 2021 +0530
Change-Id: I5dba9f62f871c847239dc6b96def500f5f948b15
Original commit hash: a432ae40e3ff4ff2ff29c1515e15a2c41620b172

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c

================================================================================ 
Commit: 79ae53884f47e8e2edd120b2889ddd6e09df775f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:54 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ADL] GGMS and GMS register program correction.""
Reverting this commit to get the b721151312d605a813c199c7efc606d908824d4a commit back as this issue got fix in another commit
This reverts commit 4aadbbb53e92e0f06f4f8f27e1cfe51401095657.

(cherry picked from commit d50899dc242633e38b43037616a26e7b5ea5f0a3)

Tue Aug 31 12:00:42 2021 +0530
Original commit date: Tue Aug 31 12:00:42 2021 +0530
Original commit hash: 0c05d17b18a9c9e4bb6ca127cf619a6a356839f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: aa28297fa83102ebce618419ffcf3dd81031c6ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:53 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TEST]: Skip TME configuration and locking"

This reverts commit 766b05602a4e265797fdf767502fa7ae2793369e.

Mon Aug 30 10:41:26 2021 -0700
Original commit date: Mon Aug 30 10:41:26 2021 -0700
Original commit hash: 211b2af6bc9a8084b073a1f470569e04bc562084

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 35b20ee812891fe4af3faeac059ec107f4c09b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TEST]: Skip TME configuration and locking
Original commit date: Mon Aug 30 10:09:41 2021 -0700
Original commit hash: 766b05602a4e265797fdf767502fa7ae2793369e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cb6df8284f864f14f5ce2a3462c8534428b65b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:50 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] GGMS and GMS register program correction."
Reverting this commit from the PB as it is giving SLE build failure.
This reverts commit b721151312d605a813c199c7efc606d908824d4a.

Adding below sync point to PB
(cherry picked from commit d50899dc242633e38b43037616a26e7b5ea5f0a3)

Mon Aug 30 18:50:22 2021 +0530
Original commit date: Mon Aug 30 18:50:22 2021 +0530
Original commit hash: 4aadbbb53e92e0f06f4f8f27e1cfe51401095657

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 3dd843f819ece94836a135837cb04b02d588eb82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:48 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Root port 08 wake capability.

Breif description
Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
from the device connected to X4 pcie slot with rework enabled on board.

Changes.
1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport to expose wake related rework/D3Cold capability for
Root port 08 in setup menu.

Hsd-es-id: 16014540133
Original commit date: Mon Aug 30 15:40:01 2021 +0530
Change-Id: Iefe28bdf5ef19497a17a26d0d32d817236fbc345
Original commit hash: bacb45d81b840ee2a6255b3084d82907921c0477

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: db93b5980cdf85407d17b3015507a038b2006f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] correct TPM interrupt config

Fix APIC IRQ#41 conflict. GPP_E3 is used as TPM APIC interrupt on IRQ#41,
which conflict with using IRQ in ITSS, change IRQ#41 in ITSS to IRQ#43.
Change TPM interrupt to GpioIntApic in GPIO config.

Hsd-es-id: 16014477694
Original commit date: Thu Aug 26 15:36:48 2021 +0800
Change-Id: Ic704de298d8237f25cebb557c004b30793e9e78a
Original commit hash: 2b16591e38efcea7ce2a3e33d44a1cfabb67d403

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: 4766893638b2a1ec17e5ba0c62d5381fac7dd1e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.171

(cherry picked from commit 937506d9177031b01b0cf8b0b9dac1204600ac61)

Mon Aug 30 10:33:30 2021 +0000
Original commit date: Mon Aug 30 10:33:30 2021 +0000
Original commit hash: 120ad279047c4726aef86f035eeb941b8c39d66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 177ae2c4adacfbc059fc020b19afee4e049dc635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:42 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014546377][ADL-P | DDR5] Enable LP Mode"

Changes:
  This change is having dependency on another patch.
  Hence Reverting this change.

[Impacted Area]:
  ADL-P | DDR5

Register Impacted: None

Original commit date: Mon Aug 30 15:38:33 2021 +0530
Change-Id: Ic06906c475cf1ff64a83594297e6a5c104abfbbc
Original commit hash: c1337cab209e0a1da8e284728f69ced7bef63134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 365248fa77780deb222af5c50fbc80ac23a78409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:40 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH][ADLP] Root port 08 wake capability."

This reverts commit 116dd379f4137389e54f4146b45a5214a1ab4ce6.

Hsd-es-id: 16014540133
Original commit date: Mon Aug 30 02:04:14 2021 -0700
Change-Id: I48c1ef52a759a2ec2fcdea36f320dee887b75214
Original commit hash: 1d6b8c5747af465258b98b228ba5dd5e90d90fc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b47101bb1b03526f4310f08b63b86467e489c6c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 30 01:31:08 2021 -0700
Change-Id: I7edda4ba4eb4afd82fae792868b6337e7008a1e2
Original commit hash: 30c5161fdc498b2f9e6a1b8f45ea5833151bdef8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0d77cd59f5c986f934d7f6f666f70c14ac979995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.170

(cherry picked from commit d10f993cfe1ef006013ab9ac720c587c309abd7c)

Mon Aug 30 07:20:45 2021 +0000
Original commit date: Mon Aug 30 07:20:45 2021 +0000
Original commit hash: 3fa670acfc714319a96b534828995607dd6e1fcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cdecdb679a86cb5fc4be1532c5680ad8c3e8d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] GGMS and GMS register program correction.

Hsd-es-id: 1509633807
Original commit date: Tue Aug 24 23:31:37 2021 +0530
Change-Id: I1c4b7071ba1132dcea1e55d13fc85e21f4657eaf
Original commit hash: b721151312d605a813c199c7efc606d908824d4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: b291e86b14cbc589caae7701df97a5eedc398090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:33 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Root port 08 wake capability.

Breif description
Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
from the device connected to X4 pcie slot with rework enabled on board.

Changes.
1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport to expose wake related rework/D3Cold capability for
Root port 08 in setup menu.
5.Changed name from SdCardD3ColdDisable -> Rp08D3ColdDisable to hold generic name to disable/enable D3 cold capability on Rootport 08

Hsd-es-id: 16014540133
Original commit date: Mon Aug 23 11:08:54 2021 +0530
Change-Id: I4ed4b8a417786cd22170a58ecac3baaae914123b
Original commit hash: 1d8666e5e2ed4d2d9931209b855810384c69fc8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 713d5709fe3c66210120385688a4e6b648bd0a6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014546377][ADL-P | DDR5] Enable LP Mode

[Issue Description]
  Memory Corruption during LP mode in DDR5 is root caused.

[Resolution]
  Enabling the LPMode for DDR5.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014546377
Original commit date: Mon Aug 30 09:18:04 2021 +0530
Change-Id: I869f8d580f0e84edc27530cebd880772d06a7039
Original commit hash: 277a7b049a4964256e2d8a6848a5985b8c12892a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: af57cf4325a9d8ee86ad4901cb7bb5032de7f064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M][Security][RPE] :Event logs are not getting generated for triggering erase actions

 -BiosRpeBootParameter was initialize as NULL which was breaking the RPE flow
 -Required Allocate Zeropool before passing parameter BiosRpeBootParamete instead of NULL

Hsd-es-id: 16014469896
Original commit date: Fri Aug 27 23:07:18 2021 +0530
Change-Id: Ib3b95d6948d793e2e4f007191b9399f886cb2700
Original commit hash: 096bfdec69ff0ec855b67c0b78e2b7b95e461561

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: d2186d439205f0a3c4d46e2502257d66c314e2b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:27 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS][FSP][API] Pre-Mem GPIO is not being programmed

1. In API mode, AlderLakeFspPkg to add a library with constructor installing callback of gPeiBeforeGraphicsDetectionPpiGuid and do the second phase GPIO programming when callback notified.
2. AlderLakeFspPkg.dsc to hook new lib to SiInitPreMemFsp.inf.
3. In API mode, Pre-Mem Gpio table was stored in Upd.

Hsd-es-id: 22012269391
Original commit date: Tue Apr 20 15:28:47 2021 +0800
Change-Id: I8c6b434ae4e7492be79a7173a1803daaffabe655
Original commit hash: fb6258114e62cf148ff809c813af4b0e919bd085

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspBinPkg/Include/GpioSampleDef.h
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PciePinInitPreMemLib/PciePinInitPreMemLib.c
AlderLakeFspPkg/Library/PciePinInitPreMemLib/PciePinInitPreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 173f7f9700bc366c9a9530606f6ede20194d0010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] PS2 Keyboard option must be disabled by default

Hsd-es-id: 22013741455
Original commit date: Sun Aug 29 19:38:32 2021 -0700
Change-Id: Ifc93a0dfe88983b4876ef7131404ad5b2d19b939
Original commit hash: e5725896de9ffc7d513c5fdbf63a068e040c7d4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c85017fd989da265ce595743633356769505f299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.169

(cherry picked from commit 2e9fd36c9a6c73d8152b60366ac9558522686635)

Mon Aug 30 02:21:04 2021 +0000
Original commit date: Mon Aug 30 02:21:04 2021 +0000
Original commit hash: 984bacf2e1fc4ba856588402c935328cea385acc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8f40b49796ed9403d688ac49c7a19db45f43a85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509828546][ADL-S | DDR5] Not run PerBit1DCentering before ReadVoltageCentering2D

[Feature Description]
1. Not run PerBit1DCentering in ReadVoltageCentering2D

[Resolution]
1. Don't run PerBit1DCentering in MrcReadVoltageCentering2D before ReadVoltageCentering2D.
2. It's to fix one issue that system will assert in BIOS phase after MRC with 2DPC full population 3600.

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509828546
Original commit date: Mon Aug 30 07:59:27 2021 +0800
Change-Id: I4e91e392a3339faddbd416230d8548f7634918c2
Original commit hash: b48b5fe57c808505b453bce0bd42574792b91be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 1f46ba094b1b7439b5a72e6deba1709cb5edd5d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2357_00

Hsd-es-id: N/A
Original commit date: Sun Aug 29 08:48:35 2021 -0700
Change-Id: I1d3ae23ad1b7385e72af7c2dcf3f0d3bd8d1e203
Original commit hash: b68c9f81e70bbe9abe9f7f850ae25c45d5c3e745

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 110aa248e8a29ff754ae46ff122c77506b22237a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.168

(cherry picked from commit 16f10c33fd10aeb4078fabdbef26886f654151b2)

Sun Aug 29 10:41:23 2021 +0000
Original commit date: Sun Aug 29 10:41:23 2021 +0000
Original commit hash: b2f15988f19dcf0895b3305f389733bfcab467aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fed0a9d6473bbaa119ec5951f41aa55ca3474575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509833255][ADL-S ADL-P ADL-M| DDR5] Enable Tx DQS DCC training for all vendors.

[Feature Description]
1. Enable Tx DQS DCC training for all vendors.
2. Average the EW when choosing the Tx DQS DCC value.

[Resolution]
1. Disable the RunTxDqsDcc check in function MrcTxDqsDccTraining.
2. Average the EW when choosing the Tx DQS DCC value.
3. Run PerBit1DCentering before ReadVoltageCentering2D

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509833255
Original commit date: Wed Aug 25 22:42:29 2021 +0800
Change-Id: I3521849adc676bb8ce4846192e669314730fa5ab
Original commit hash: f33d40f54339201a8b2a74284ea7f360e7d436e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 662de0c9088b88f77bc871809a86f15a527460fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 29 01:24:04 2021 -0700
Change-Id: Ia048f31f22b63eb1cbaaa9ba2a9759be9c2ee734
Original commit hash: dd3083afb6be028bb23d04a51cbec24b5ea41a6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bff5fb0d59f16709367d2177437ba99f0cda1031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Game Compatibility Mode
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013736422
Original commit date: Mon Aug 23 12:03:23 2021 -0700
Change-Id: I053b68292fe63ecc1cdbad4abd430c9035242043
Original commit hash: 6ad9d5c8cf4043c0083706f8922290f5cd8d95ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: fd09e3c0aa2b861315922cf5a17788d39def23a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.167

(cherry picked from commit 7839cde42d1fe79c1d674857ed784162f6b2ddf0)

Sat Aug 28 16:30:08 2021 +0000
Original commit date: Sat Aug 28 16:30:08 2021 +0000
Original commit hash: 3714dd8066e53b4e2e5122ae0cb034d4155370db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22125c652053f3a2e60cb96487e5243b6a52edcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn

[Resolution]
-> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
-> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
-> Set InternalClocksOn to 0 at the end of before moving to NormalMode

[Impacted Platform]
ADL-P ADL-M DDR-5 DDR-4 LP5 LP4

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16014537175
Original commit date: Thu Aug 26 22:23:00 2021 +0530
Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
Original commit hash: 932cb2f03353872a3094eef6ca5311ce144de623

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6e2aa63474d699d8362f43e6e89c2f8dbcacb6a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2356_00

Hsd-es-id: N/A
Original commit date: Sat Aug 28 08:49:42 2021 -0700
Change-Id: Icf15bc85c6279c64965e8e6d6870f0c3bffee1c8
Original commit hash: 64c820789fb28ad6c65ee42306dd307f803a8982

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92a6eeaa039c0eb8a24919bc274324e6c4a1bd36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 28 01:23:15 2021 -0700
Change-Id: Ibbaca76630bfb20476f92cb4e7351864083e7e92
Original commit hash: 8ad511ae599e34f8d4e76e54a8ac8afab8ae77e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ac29142246f0fb241112633b46eccb87157e7fc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:37:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2355_00

Hsd-es-id: N/A
Original commit date: Fri Aug 27 08:47:47 2021 -0700
Change-Id: Idd8cda91f533c7c13863a7574ae5fb0e348e6648
Original commit hash: f1fc405c4449d527c2dcd88cb7bf816766d6a6dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 65493066726fa3585c3d2498965bc933c5ebf46a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:58 2021 +0530 
-------------------------------------------------------------------------------- 
[1509684735] BIOS option to configure CSE data resilience on/off

Creat BIOS option to configure CSE data resilience on/off.

Hsd-es-id: 1509684735
Original commit date: Thu Aug 19 09:35:48 2021 +0800
Change-Id: I93cdf52b5f4d5f360068fab2a1848a16b2d25ac7
Original commit hash: b3ed4106a3803b22ce357e21bd64b340c654ccc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 3d2cfd4f456c5e94a4baf65491432520a9af8ae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 27 01:38:06 2021 -0700
Change-Id: Ib031821289418b4573d48a5100dbf7db324f3188
Original commit hash: 2f510d18856dab3cd043c0b43dc686ca12e48899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 80c840942980c5635c9fc07221dfa78a37806b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:55 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage

Hsd-es-id: 16014513415
Original commit date: Fri Aug 27 13:34:27 2021 +0800
Change-Id: I5430c1a59a9e218df94e6fe35c11a3ecb48a770d
Original commit hash: 183705ca288410e6d29b5207c1a576bc1a08ea40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: be8f5ae7893e1d66be052136e5e7fc2d282b2c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Responsiveness cold boot delay due to PlatformVoltageInit Module

Hsd-es-id: 14014850166
Original commit date: Wed Aug 4 16:07:24 2021 -0700
Change-Id: Idfaa2ee2bb2116df44f02fe30dac787c903ce1e1
Original commit hash: 9e97bec2e2e0d9feb3b4dc259fdc397e7b928d64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: c08686c7b02c37401e1ad5c2a7a1174c51228abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:51 2021 +0530 
-------------------------------------------------------------------------------- 
Platform VR POR update for WW33_2021

Updated Iccmax, TDC, Loadlines.
Device id2 check is added.

Hsd-es-id: 16014428591
Original commit date: Thu Aug 26 11:10:22 2021 +0530
Change-Id: I5daa5c6e76d8ff56ef6ff32e9ea3a86dc0eab704
Original commit hash: 9a706659bb5c04f0e6380a0ac62c9c1938849710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a5bdac38aa2e98577270064b55fc4a2c0a8bd3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:50 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: KW issue:Array 'RootPort' of size 28 may use index value(s) 28..255

Adding check to avoid out of bound access

Hsd-es-id: N/A
Original commit date: Wed Aug 25 17:35:18 2021 +0530
Change-Id: I4ae067be9d6b794d994ff5e60c4cd3a63fff83e2
Original commit hash: b93524644a053548a403e96101f4a0c8e5920c8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 61c029f7a3914b693b4c7d38f3f77dc4d9a2b4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2354_00

Hsd-es-id: N/A
Original commit date: Thu Aug 26 08:48:44 2021 -0700
Change-Id: I824699fbfb1af35f970204adc8e557f9f7f486da
Original commit hash: 5ba47856594aeda9a60ae9d82e5f97437e335191

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40af94863e64ab94a17ebf4b88ecf4f66f6795fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Incorrect text in AlderLakeBoardPkg\bld.bat

Corrected the text from Tigerlake to Alderlake in bld.bat file

Hsd-es-id: NA
Original commit date: Thu Aug 26 16:25:20 2021 +0530
Change-Id: I42bc709d56eadbf28239cfe6d0a4734f2607125b
Original commit hash: 3fe58c0e1a08d84659f6570bda0d703104b6e652

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: 36e8360f7551b860ee75ec0b8ea02953bf357d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:43 2021 +0530 
-------------------------------------------------------------------------------- 
Pkg C-state hung at transient state: in C0 towards C2, verifying PM_RSP EA=1 received from PCH on last PkgC-exit

Hsd-es-id: 16014448956
Original commit date: Thu Aug 26 15:15:39 2021 +0530
Change-Id: I8f5e22e95121c0bfae711852bc08a2b4bec1e401
Original commit hash: 9519c0a8117270b97c2d69dfad364663efeafc91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: 9dd03308f1535361049b74f0f8834d5d2db2f697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:41 2021 +0530 
-------------------------------------------------------------------------------- 
After switch CPU PCIE M.2 port to disable, SUT can't boot

Hsd-es-id: 1509797831
Original commit date: Tue Aug 24 18:26:51 2021 +0530
Change-Id: I2d23eb0e3402fb448fa559d3bf54957a8ddf54b1
Original commit hash: f4a2eff69ba0c0255e0ef5e0288407bf0a97ba3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 63859bd4f854398a4b9efb6b94872d5143c27f84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:39 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 26 01:48:58 2021 -0700
Change-Id: Id8f6d4d26e0a188eee6bc244e966bf1c09a10a8c
Original commit hash: a58c9ba098b3890ec3140eb0f1abca4d79f7ae36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 547d963d160d1f50882b18c213efe130c9902aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:38 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA][DDR4 CRB]change GPP_F_22 to PlatformReset

As PERST pin of PCIe X4 Slot, change PadRstCfg from Default to PlatformReset.

Hsd-es-id: 1509757523
Original commit date: Mon Aug 16 11:29:10 2021 +0800
Change-Id: I71bc5d50a022db968fda0cdbd4f46a52e1d4164f
Original commit hash: 126552c44716c6c2cf78eefeae6af510d2020b4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: c271277873122997f8448833ede531183c7b57be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:36 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI][RPL] WGDS Rev3

Added new elements for WGDS Rev3 configuration.

Hsd-es-id: 16014090858
Original commit date: Mon Aug 9 17:28:12 2021 +0800
Change-Id: I163b80f3dbb0c2436e18a08e80127edb734081fa
Original commit hash: 47082a3532dff0d3e440469d63f394fc738b0e7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 1dda3857268f65a8caca4b3b91e533339474b5b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Sync between Capsule SDK for retimer capsule update in SW-CM issue

Hsd-es-id: 1509798508
Original commit date: Mon Aug 23 16:53:59 2021 +0800
Change-Id: Ie0eb4b302276fbc8048534f0a15ec44a8e35a0e3
Original commit hash: a16464f12d0bb3171a77f882e5c457e8a3cfb153

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: 115d776ef6fae90b8a16b63e3d85a556ab978620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.166

(cherry picked from commit 471a9336c0440ca33ffb6d0e1ec8ba9516cf7cf5)

Thu Aug 26 04:02:44 2021 +0000
Original commit date: Thu Aug 26 04:02:44 2021 +0000
Original commit hash: a62395d41ec74b14faf5b6ab5139c28933d9659d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af33e5792fa83bc60944a996725a30f213e10209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:28 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"

Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Original commit date: Wed Aug 25 10:57:16 2021 +0530
Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
Original commit hash: ffa48578ebc97235bfd6ef3a64b50329996119d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a5057b17f67d17e6ad782f4235d3f55fcc961d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:26 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH][ADLS] Request to Override PCH PS_ON with any Type-C devices connected to dTBT USB port"

Hsd-es-id: 22013378293
Original commit date: Thu Aug 19 15:42:49 2021 -0700
Change-Id: Ib3e7748eb68c962d2b612380a26fcf5b6b77e5fb
Original commit hash: fd8651645234b2122ea443088a3736226be0b759

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/EcLessPd.asl

================================================================================ 
Commit: cc0723dc4e869ad152e93017ed1de052db2408b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2353_00

Hsd-es-id: N/A
Original commit date: Wed Aug 25 08:49:47 2021 -0700
Change-Id: Ia07dd77f795790cb4dd8ff39cb805776c547eb61
Original commit hash: a5abd0760bccbeecf1521dba57ca2be396d91284

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 257d73352627160b7f8e446b67e4057fcb0f2825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.165

(cherry picked from commit edfbbd12858de0903ce9e2ecb01bbc3fbf46ffc7)

Wed Aug 25 13:45:20 2021 +0000
Original commit date: Wed Aug 25 13:45:20 2021 +0000
Original commit hash: 74c2f5f63108b57de1972c3e811b253544833d96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d017821173969950712c90e74c239d9d6261ea35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509818718][ADL | DDR4 DDR5] Don't check VccddqLimit if memory overclock is supported

[Feature Description]
McFrequencySet uses the smaller value of Outputs->VccddqLimit and
FinalVddq before sending command MC_BIOS_REQ_PCU_REG to PCU to change
freq and voltage.

As for OC case, by default, VccddqLimit is 1.2V and it blocks the OC
enabling at high freq.

[Resolution]
If memory overclock is supported, don't check VccddqLimit.

[Impacted Platform]
ADL DDR5 DDR4 OC.

Hsd-es-id: 1509818718
Original commit date: Thu Jul 22 22:33:40 2021 +0800
Change-Id: I37a67ce2580ee4c7b6863847f8401b68c0ab4976
Original commit hash: 0249cedb3fa2deaa2601edb4414320f963548b37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9923bdc76961c249ffd93b6838dd23bcc5b0cd84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Adding the missed data for Adln Lp5 gpio porting

Hsd-es-id: 16014419991
Original commit date: Tue Aug 17 12:44:12 2021 +0530
Change-Id: I1730060ea69bc5eca4e14b1bcc960e0524c72607
Original commit hash: ff685439f90a3625e4cae3dd1af76cb736d4bfdc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: f4c547adb55b7dddad2796edac5368a106e9290b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:17 2021 +0530 
-------------------------------------------------------------------------------- 
AlderlakePlatPkg/Pmax: YB for Intel Dynamic Device Pak Power Manager

Updated the code to set enable as 1 and disable as 0.

Hsd-es-id: 1509802385
Original commit date: Wed Aug 25 14:43:43 2021 +0530
Change-Id: I7c01544f16380c4449ec035b53de0ea0afa44be3
Original commit hash: 6af24e84377bc2e5d4c460d20830cbbb8d0e7a83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 3e118e5e8fa2e7c5bd3e15bc3c1df81083c698de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 25 01:34:45 2021 -0700
Change-Id: Ia329f830ce23dcd3eae702604b112b79fa04cd7c
Original commit hash: 5e9b91b4bca798021afb93e01804ca4deabf12ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 92c14d81a02678fcd6ccabf8d19ea149efcc1807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS to send right Timer Mode to EC
BIOS is supposed to send 4 counters(Timer Modes) as:
0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11

Hsd-es-id: 16014089391
Original commit date: Tue Aug 24 17:09:55 2021 +0530
Change-Id: Iae2c2299347bea9d87238fe498deb92a11496b70
Original commit hash: b231179be2214f8b270aa0f83f90cdaecdbe4fc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: bd483836994babdae90e4b1eeb3d17bd144b46a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:12 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Remote Platform Erase - Added support for RPLP

 -Added rplp support for RPE feature

Hsd-es-id: 22012119780,1509784279,1509784250
Original commit date: Mon Aug 23 11:06:05 2021 +0530
Change-Id: I02614ad85d30256ef6a11caa9a68cc951ff3581b
Original commit hash: 9e18740c19bea1561a1bc23bee1e3244c9c8266d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: a3834fafa7e8ab066a1a24e12fcc3810baca9008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.164

(cherry picked from commit 468c9ad09213e1f9b6653a0726c48d89954f4b1c)

Wed Aug 25 04:07:25 2021 +0000
Original commit date: Wed Aug 25 04:07:25 2021 +0000
Original commit hash: cbd2e269b6c4435974ecf3b021571dc74e55ae32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0c342028c1a049a070309eb423e2a4b8b02e911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:08 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage

Hsd-es-id: 16014513415
Original commit date: Tue Aug 24 13:27:45 2021 +0800
Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
Original commit hash: 2325b0f006a02234a37d46f62376574758272ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc

================================================================================ 
Commit: f3e7945bf199f55b614cec7ad1718c6d9ee1e104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:06 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] SW Drips falls to ZERO when Wake On Touch Feature is Enabled

- Fixed by changing GPIO setting to become owned by the HOST thus allowing GPIO driver to reconfigure it

Hsd-es-id: 16014210556
Original commit date: Tue Aug 24 12:51:16 2021 -0700
Change-Id: Iae3ba117e7d4279b7e28b045964d057f31ba1883
Original commit hash: ac8dc50199c5bf3d43784f5c2f980b0b0e647475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 97c748c834f919c35909a593b3cca8a25cec9aa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2352_00

Hsd-es-id: N/A
Original commit date: Tue Aug 24 08:48:17 2021 -0700
Change-Id: I2e551022ec11425f7256b03df04e0bc7799b6336
Original commit hash: bd04215887bd054b49bb9138845b539a985165d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b45506c4698db237682247e47cb208b84aca6cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 24 01:28:40 2021 -0700
Change-Id: I6fc00f948822f48f38273abb346c6e16f2548840
Original commit hash: 75f2d6b0862978afb98dd8281fe957cdeb6abd1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 87cc2e4c333f153d8c34a223dfe78d310fc612d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:36:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove SGOM revision 0 form Intel Sample code

Removed SGOM sample code.

Hsd-es-id: 22013468258
Original commit date: Mon Jul 26 15:17:17 2021 +0800
Change-Id: Id75f1d458dcd6e7442893c37ff88f9f00100de6c
Original commit hash: 6e5f28aae21bfacda1fb2252cce05b7980a8620f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: c28edab9e27aebf3bc57d650f0f87872e9467311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP][AEP] CVF - Adding USB Port 8 for CVF on AEP boards

USB port 8 is used for CVF on ADLP AEP boards  - ADLP DG128 , ADLP DG384 and ADLP Marble Beach.
USB port 8 enumeration for CVF verified on DG 128.

Hsd-es-id: 16014054629
Original commit date: Fri Jul 9 21:38:41 2021 +0530
Change-Id: Ia96b42d6754432a63fdf4bb0862183bfad4fbc9e
Original commit hash: 5b15033c972874db4017a9bc25b6997625d6b10c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: bec59c6f3a1f3ae4203cf5a0b0d8b65fd40f312e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS] System assert with debug BIOS when Primary Display is HG mode and without dGPU inserted.

It should check dGPU present or not before doing hybrid graphics initiate in DXE phase.

Hsd-es-id: 1509753751
Original commit date: Tue Aug 17 16:16:58 2021 +0800
Change-Id: I7fd551e23f33a3738f1a079622d6d5a54742c27f
Original commit hash: 3c16c964e4d7d331ec3ceccc94f5e11b15f021b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: b92c4020f3162eb8ad554d41b03e783a59366859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2351_00

Hsd-es-id: N/A
Original commit date: Mon Aug 23 08:50:00 2021 -0700
Change-Id: I4424db111801cd9e65bcdf16abc1edc44ed2fefe
Original commit hash: fda041a34379fdaca9736840253b581b08e95209

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b7c71ad42132b8703d6fc8ee5ff5b594bec1722 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.163

(cherry picked from commit 4c03fd27a860d44c11ffc513a41eb009881c9152)

Mon Aug 23 10:29:23 2021 +0000
Original commit date: Mon Aug 23 10:29:23 2021 +0000
Original commit hash: b0f4696594ef779e34a48a7bc71c088690141f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e916f7ec5bb07b3315d7cf27adfa8ec1a5ae605e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:50 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1308996970][ADL-S ADL-P ADL-M| DDR4 DDR5] tCKSRX not satisfied

[Issue Description]
1. tCKSRX not satisfied

[Resolution]
1. Change tCKCKEH value to meet DDR4 spec that requires tCKSRX = MAX(5tCK, 10ns)
2. Change tCKCKEH value to meet DDR5 spec that requires tCKSRX = max(3.5ns, 8tCK)

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 Self Refresh

[Register Impacted]
MC

Hsd-es-id: 1308996970
Original commit date: Fri Aug 13 15:10:02 2021 +0800
Change-Id: I05a8592a17029c0ba24b0d75453fdc392de14a63
Original commit hash: 98dec89d4559ad0467a5812ae3431a8fd3489b94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 99032494d54558ee427f2b1caea3ceb4a6a46d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:48 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Aug 30 03:19:16 2021 -0700
Original commit date: Mon Aug 30 03:19:16 2021 -0700
Original commit hash: ecfa775d36af2f8f919388f29ec13d9a036380d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 4e1adb43ff17c47250698f4e9a01ec9346f461ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 8 10:35:47 2021 +0530 
-------------------------------------------------------------------------------- 
AlderlakePlatPkg/Pmax: YB for Intel Dynamic Device Pak Power Manager

Updated the code to set enable as 1 and disable as 0.

Hsd-es-id: 1509802385
Original commit date: Wed Aug 25 14:43:43 2021 +0530
Change-Id: I7c01544f16380c4449ec035b53de0ea0afa44be3
Original commit hash: 06ddc07009dd36f13dae83ed5b340791160c3bba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
