INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Assignment/Lab Assignment 3/project.srcs/sources_1/new/JK_FF_Pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_FF_Pos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Assignment/Lab Assignment 3/project.srcs/sources_1/new/T_FF_pos_rst_n_by_JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF_pos_rst_n_by_JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Assignment/Lab Assignment 3/project.srcs/sim_1/new/T_FF_pos_rst_n_by_JKFF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_T_FF_pos_rst_n
