[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15440       tick       2279297       1032699        988518       2279297 
      2  15440       tick       4320099       2104250       2087195       4320099 
      3  15440       tick       4270567       2080404       2059581       4270567 
      4  15440       tick       4280856       2085413       2066699       4280856 
      5  15440       tick       4282932       2086780       2064649       4282932 
      6  15440       tick       4275239       2083920       2068671       4275239 
      7  15440       tick       4205670       2048879       2025887       4205670 
      8  15440       tick       4361134       2124563       2107149       4361134 
      9  15440       tick       4280997       2085362       2070208       4280997 
     10  15440       tick       4282753       2086765       2067900       4282753 
     11  15440       tick       4285147       2087588       2069144       4285147 
     12  15440       tick       4282255       2085840       2070501       4282255 
     13  15440       tick       4283433       2087050       2068811       4283433 
     14  15440       tick       4280463       2086305       2066272       4280463 
     15  15440       tick       4282389       2086083       2065201       4282389 
     16  15440       tick       4283029       2087262       2067969       4283029 
     17  15440       tick       4282702       2087467       2065502       4282702 
     18  15440       tick       4280590       2085488       2069263       4280590 
     19  15440       tick       4290102       2089144       2069694       4290102 
     20  15440       exit       2734319       1332268       1320608       2734319 
