Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 27 21:51:04 2023
| Host         : DESKTOP-4OQQII8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.270        0.000                      0                36800        0.020        0.000                      0                36800        3.750        0.000                       0                 13808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.270        0.000                      0                36704        0.020        0.000                      0                36704        3.750        0.000                       0                 13808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.417        0.000                      0                   96        0.534        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 4.342ns (45.922%)  route 5.113ns (54.078%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.348    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_0[0]
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.682 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.682    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__5[127]
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.718    12.897    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[127]/C
                         clock pessimism              0.147    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.062    12.952    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 4.321ns (45.802%)  route 5.113ns (54.198%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.348    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_0[0]
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.661    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__5[129]
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.718    12.897    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]/C
                         clock pessimism              0.147    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.062    12.952    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 4.247ns (45.374%)  route 5.113ns (54.626%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.348    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_0[0]
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.587 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.587    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__5[128]
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.718    12.897    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[128]/C
                         clock pessimism              0.147    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.062    12.952    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 4.231ns (45.280%)  route 5.113ns (54.720%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.348    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_0[0]
    SLICE_X89Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.571 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.571    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__5[126]
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.718    12.897    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y109        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[126]/C
                         clock pessimism              0.147    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.062    12.952    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[126]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 4.228ns (45.262%)  route 5.113ns (54.737%))
  Logic Levels:           17  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.568 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.568    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_0[55]
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.719    12.898    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[123]/C
                         clock pessimism              0.147    13.045    
                         clock uncertainty           -0.154    12.891    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)        0.062    12.953    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[123]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 4.207ns (45.139%)  route 5.113ns (54.861%))
  Logic Levels:           17  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.547 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.547    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_0[57]
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.719    12.898    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]/C
                         clock pessimism              0.147    13.045    
                         clock uncertainty           -0.154    12.891    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)        0.062    12.953    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 5.471ns (58.755%)  route 3.841ns (41.245%))
  Logic Levels:           31  (CARRY4=28 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.865     3.159    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    DSP48_X3Y33          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.593 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__4/P[17]
                         net (fo=2, routed)           2.354     5.946    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__4_0[1]
    SLICE_X37Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.070 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_96__0/O
                         net (fo=1, routed)           0.000     6.070    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2415
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.620 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_89__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_89__0_n_2
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_84__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_84__0_n_2
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_79__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_79__0_n_2
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_65__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_65__0_n_2
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_55__0_n_2
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_56__0_n_2
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0_n_2
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     7.418    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0_n_2
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     7.532    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0_n_2
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.646    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0_n_2
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.760    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_10__0_n_2
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.874    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_10__0_n_2
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.988    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_10__0_n_2
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.102    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_10__0_n_2
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.216    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_10__0_n_2
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/i___186_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[101]_i_5__0_0[0]
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.558 f  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/i___186_i_1/CO[2]
                         net (fo=110, routed)         0.778     9.336    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/CO[0]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.342     9.678 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[101]_i_2__0/O
                         net (fo=2, routed)           0.708    10.386    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__0_1[3]
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.331    10.717 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[101]_i_6__0/O
                         net (fo=1, routed)           0.000    10.717    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2498
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.093 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0_n_2
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.210    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0_n_2
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.327 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.327    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0_n_2
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.444 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0_n_2
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.561    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0_n_2
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.678    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0_n_2
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.796    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0_n_2
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.913    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0_n_2
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.030 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0_n_2
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_0[0]
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.470 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.470    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__5[139]
    SLICE_X36Y103        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.653    12.832    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    SLICE_X36Y103        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)        0.109    12.916    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 4.133ns (44.700%)  route 5.113ns (55.300%))
  Logic Levels:           17  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.473 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.473    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_0[56]
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.719    12.898    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[124]/C
                         clock pessimism              0.147    13.045    
                         clock uncertainty           -0.154    12.891    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)        0.062    12.953    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[124]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 4.117ns (44.604%)  route 5.113ns (55.396%))
  Logic Levels:           17  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.692     9.645    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.313     9.958 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1/O
                         net (fo=2, routed)           0.857    10.815    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_10__1_n_2
    SLICE_X88Y106        LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[121]_i_5__1/O
                         net (fo=2, routed)           0.539    11.506    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2105
    SLICE_X89Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.234 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0_n_2
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.457 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.457    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_0[54]
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.719    12.898    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y108        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[122]/C
                         clock pessimism              0.147    13.045    
                         clock uncertainty           -0.154    12.891    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)        0.062    12.953    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[122]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 4.421ns (48.008%)  route 4.788ns (51.992%))
  Logic Levels:           20  (CARRY4=17 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.933     3.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     3.661 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2/P[5]
                         net (fo=2, routed)           2.205     5.865    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_n_102
    SLICE_X88Y94         LUT3 (Prop_lut3_I0_O)        0.149     6.014 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_46__0/O
                         net (fo=2, routed)           0.820     6.834    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff1_reg__2_4[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[69]_i_50__0/O
                         net (fo=1, routed)           0.000     7.166    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2129
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_30__0_n_2
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_19__0_n_2
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[69]_i_13__0_n_2
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.040    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[73]_i_10__0_n_2
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     8.155    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[77]_i_10__0_n_2
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[81]_i_10__0_n_2
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[85]_i_10__0_n_2
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.497    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[89]_i_10__0_n_2
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[93]_i_10__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[97]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.725    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_5__0_0[0]
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.953 f  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0/CO[2]
                         net (fo=87, routed)          0.985     9.938    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[129]_i_9__0_n_3
    SLICE_X89Y102        LUT3 (Prop_lut3_I0_O)        0.342    10.280 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2[101]_i_2__0/O
                         net (fo=2, routed)           0.777    11.057    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264_n_2078
    SLICE_X89Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.645 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[101]_i_1__0_n_2
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[105]_i_1__0_n_2
    SLICE_X89Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[109]_i_1__0_n_2
    SLICE_X89Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.987 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.987    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[113]_i_1__0_n_2
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.101    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[117]_i_1__0_n_2
    SLICE_X89Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.435 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[121]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.435    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[125]_0[51]
    SLICE_X89Y107        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.719    12.898    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/ap_clk
    SLICE_X89Y107        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[119]/C
                         clock pessimism              0.147    13.045    
                         clock uncertainty           -0.154    12.891    
    SLICE_X89Y107        FDRE (Setup_fdre_C_D)        0.062    12.953    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff2_reg[119]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  0.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff1_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff2_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.077%)  route 0.170ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.557     0.893    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/ap_clk
    SLICE_X46Y33         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff1_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff1_reg[2]__0/Q
                         net (fo=1, routed)           0.170     1.227    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff1_reg[2]__0_n_2
    SLICE_X50Y32         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff2_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.817     1.183    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/ap_clk
    SLICE_X50Y32         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff2_reg[2]__0/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.059     1.207    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_7s_83ns_88_5_1_U10/buff2_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.133    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y43         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y43         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y43         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.113    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.543     0.879    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y74         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.226    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y74         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.808     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y74         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.282     0.892    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.202    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y17   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_32ns_8ns_40_2_1_U34/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y15   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y12   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y12   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y22   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y18   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y37   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y43  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.718ns (24.186%)  route 2.251ns (75.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.578     5.942    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y76         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.464    12.643    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y76         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X39Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    12.359    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.361    12.355    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.361    12.355    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.369%)  route 2.112ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.679     2.973    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.065    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.299     4.364 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.440     5.803    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X38Y75         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.462    12.641    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y75         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X38Y75         FDCE (Recov_fdce_C_CLR)     -0.361    12.355    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  6.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.510%)  route 0.297ns (61.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.380    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y44         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y44         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X36Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.510%)  route 0.297ns (61.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.380    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y44         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y44         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X36Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.517%)  route 0.323ns (63.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.213     1.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X34Y44         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y44         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.517%)  route 0.323ns (63.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.213     1.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X34Y44         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y44         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.632%)  route 0.308ns (62.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.426    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.632%)  route 0.308ns (62.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.426    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.517%)  route 0.323ns (63.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.213     1.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X34Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.517%)  route 0.323ns (63.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.149    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.194 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.213     1.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X34Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.632%)  route 0.308ns (62.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.426    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.632%)  route 0.308ns (62.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.426    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.549    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.371ns  (logic 0.124ns (9.042%)  route 1.247ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.247     1.247    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.124     1.371 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.475     2.654    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.045ns (8.297%)  route 0.497ns (91.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.497     0.497    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.542 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.542    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.820     1.186    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 0.642ns (12.833%)  route 4.361ns (87.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.163     5.622    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.746 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         2.198     7.944    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 0.642ns (12.833%)  route 4.361ns (87.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.163     5.622    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.746 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         2.198     7.944    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 0.642ns (15.050%)  route 3.624ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.163     5.622    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.746 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.461     7.207    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 0.642ns (15.050%)  route 3.624ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.163     5.622    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.746 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.461     7.207    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.642ns (26.246%)  route 1.804ns (73.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.453     4.912    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.036 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.351     5.387    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.508     2.687    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.642ns (26.246%)  route 1.804ns (73.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.453     4.912    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.036 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.351     5.387    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.508     2.687    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.518ns (27.829%)  route 1.343ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.343     4.802    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.459     2.638    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.335ns  (logic 0.518ns (38.799%)  route 0.817ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.817     4.276    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       1.479     2.658    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.151%)  route 0.346ns (67.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.346     1.398    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.824     1.190    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.164ns (23.119%)  route 0.545ns (76.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.545     1.597    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.813     1.179    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.209ns (21.109%)  route 0.781ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.655     1.706    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.126     1.878    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.209ns (21.109%)  route 0.781ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.655     1.706    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.126     1.878    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.209ns (11.711%)  route 1.576ns (88.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.948     1.999    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.628     2.672    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.209ns (11.711%)  route 1.576ns (88.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.948     1.999    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.628     2.672    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.209ns (9.496%)  route 1.992ns (90.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.948     1.999    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.044     3.089    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.209ns (9.496%)  route 1.992ns (90.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.948     1.999    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.044 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.044     3.089    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13814, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





