#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed May  8 10:06:41 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Analyzing module voice_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Analyzing module fir_guide (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Analyzing module mult_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Analyzing module mult_man (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Analyzing module audio_fir (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v successfully.
I: Module "audio_fir" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.399s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Elaborating module audio_fir
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 59)] Elaborating instance voice_loop_test_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Elaborating module voice_loop
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 64)] Elaborating instance the_instance_name
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 122)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 130)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 169)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v(line number: 5)] Elaborating module pgr_i2s_rx
I: Module instance {audio_fir.voice_loop_test_inst.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 196)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v(line number: 5)] Elaborating module pgr_i2s_tx
I: Module instance {audio_fir.voice_loop_test_inst.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 211)] Elaborating instance i2s_loop
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v(line number: 5)] Elaborating module i2s_loop
I: Module instance {audio_fir.voice_loop_test_inst.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 102)] Elaborating instance fir_guide_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Elaborating module fir_guide
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 23)] Elaborating instance u_mult_step0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step0} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 79)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {audio_fir.fir_guide_inst.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
W: Verilog-2019: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 109)] Width mismatch between port yout and signal bound to it for instantiated module fir_guide
Executing : rtl-elaborate successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (101.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.191s wall, 0.141s user + 0.062s system = 0.203s CPU (106.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
I: FSM config_step_fsm[1:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.000s user + 0.016s system = 0.016s CPU (117.7%)

Start sdm2adm.
I: Constant propagation done on N24 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (107.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed May  8 10:06:44 2024
Action compile: Peak memory pool usage is 140 MB
