/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
Log Time   : Tue Jul 16 06:10:36 2024 GMT
#Timing report of worst 16 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[1].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.342     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[1].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.218     1.539
dly_tap_val[1].out[0] (.names at (11,2))                                          0.000     1.539
| (intra 'clb' routing)                                                           0.085     1.624
dly_tap_val_inv_buf[1].in[0] (.names at (11,2))                                       0.000     1.624
| (primitive '.names' combinational delay)                                        0.218     1.842
dly_tap_val_inv_buf[1].out[0] (.names at (11,2))                                      0.000     1.842
| (intra 'clb' routing)                                                           0.000     1.842
| (inter-block routing)                                                           0.342     2.184
| (intra 'io' routing)                                                            0.733     2.917
out:dly_tap_val_inv_buf[1].outpad[0] (.output at (11,1))                              0.000     2.917
data arrival time                                                                           2.917

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.917
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.917


#Path 2
Startpoint: $f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[2].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.342     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[2].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.218     1.539
dly_tap_val[2].out[0] (.names at (11,2))                                          0.000     1.539
| (intra 'clb' routing)                                                           0.085     1.624
dly_tap_val_inv_buf[2].in[0] (.names at (11,2))                                       0.000     1.624
| (primitive '.names' combinational delay)                                        0.197     1.821
dly_tap_val_inv_buf[2].out[0] (.names at (11,2))                                      0.000     1.821
| (intra 'clb' routing)                                                           0.000     1.821
| (inter-block routing)                                                           0.342     2.163
| (intra 'io' routing)                                                            0.733     2.895
out:dly_tap_val_inv_buf[2].outpad[0] (.output at (11,1))                              0.000     2.895
data arrival time                                                                           2.895

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.895
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.895


#Path 3
Startpoint: dly_incdec_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_inc_dly_incdec_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
dly_incdec_buf.inpad[0] (.input at (1,2))                                                  0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.220     1.114
| (intra 'clb' routing)                                                                0.085     1.199
dly_incdec_buf_inv.in[0] (.names at (4,2))                                                 0.000     1.199
| (primitive '.names' combinational delay)                                             0.136     1.335
dly_incdec_buf_inv.out[0] (.names at (4,2))                                                0.000     1.335
| (intra 'clb' routing)                                                                0.000     1.335
| (inter-block routing)                                                                0.162     1.496
| (intra 'clb' routing)                                                                0.085     1.581
$f2g_trx_dly_inc_dly_incdec_buf_inv.in[0] (.names at (4,2))                               -0.000     1.581
| (primitive '.names' combinational delay)                                             0.197     1.778
$f2g_trx_dly_inc_dly_incdec_buf_inv.out[0] (.names at (4,2))                               0.000     1.778
| (intra 'clb' routing)                                                                0.000     1.778
| (inter-block routing)                                                                0.342     2.120
| (intra 'io' routing)                                                                 0.733     2.853
out:$f2g_trx_dly_inc_dly_incdec_buf_inv.outpad[0] (.output at (4,1))                       0.000     2.853
data arrival time                                                                                2.853

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -2.853
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.853


#Path 4
Startpoint: $f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[3].outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (inter-block routing)                                                          0.342     1.236
| (intra 'clb' routing)                                                          0.085     1.321
dly_tap_val[3].in[0] (.names at (4,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                       0.218     1.539
dly_tap_val[3].out[0] (.names at (4,2))                                          0.000     1.539
| (intra 'clb' routing)                                                          0.085     1.624
dly_tap_val_inv_buf[3].in[0] (.names at (4,2))                                       0.000     1.624
| (primitive '.names' combinational delay)                                       0.135     1.760
dly_tap_val_inv_buf[3].out[0] (.names at (4,2))                                      0.000     1.760
| (intra 'clb' routing)                                                          0.000     1.760
| (inter-block routing)                                                          0.342     2.101
| (intra 'io' routing)                                                           0.733     2.834
out:dly_tap_val_inv_buf[3].outpad[0] (.output at (4,1))                              0.000     2.834
data arrival time                                                                          2.834

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.834
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.834


#Path 5
Startpoint: $f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[0].outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1))                       0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.342     1.236
| (intra 'clb' routing)                                                           0.085     1.321
dly_tap_val[0].in[0] (.names at (11,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                        0.197     1.518
dly_tap_val[0].out[0] (.names at (11,2))                                          0.000     1.518
| (intra 'clb' routing)                                                           0.085     1.603
dly_tap_val_inv_buf[0].in[0] (.names at (11,2))                                       0.000     1.603
| (primitive '.names' combinational delay)                                        0.148     1.751
dly_tap_val_inv_buf[0].out[0] (.names at (11,2))                                      0.000     1.751
| (intra 'clb' routing)                                                           0.000     1.751
| (inter-block routing)                                                           0.342     2.092
| (intra 'io' routing)                                                            0.733     2.825
out:dly_tap_val_inv_buf[0].outpad[0] (.output at (11,1))                              0.000     2.825
data arrival time                                                                           2.825

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.825
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.825


#Path 6
Startpoint: dly_ld_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_ld_buf_dly_ld_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
dly_ld_buf.inpad[0] (.input at (1,2))                                                 0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.220     1.114
| (intra 'clb' routing)                                                           0.085     1.199
dly_ld_buf_inv.in[0] (.names at (4,2))                                                0.000     1.199
| (primitive '.names' combinational delay)                                        0.197     1.396
dly_ld_buf_inv.out[0] (.names at (4,2))                                               0.000     1.396
| (intra 'clb' routing)                                                           0.085     1.481
$f2g_trx_dly_ld_buf_dly_ld_buf_inv.in[0] (.names at (4,2))                                0.000     1.481
| (primitive '.names' combinational delay)                                        0.218     1.699
$f2g_trx_dly_ld_buf_dly_ld_buf_inv.out[0] (.names at (4,2))                               0.000     1.699
| (intra 'clb' routing)                                                           0.000     1.699
| (inter-block routing)                                                           0.342     2.041
| (intra 'io' routing)                                                            0.733     2.774
out:$f2g_trx_dly_ld_buf_dly_ld_buf_inv.outpad[0] (.output at (4,1))                       0.000     2.774
data arrival time                                                                           2.774

clock virtual_io_clock (rise edge)                                                0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -2.774
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.774


#Path 7
Startpoint: $f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[4].outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (inter-block routing)                                                          0.342     1.236
| (intra 'clb' routing)                                                          0.085     1.321
dly_tap_val[4].in[0] (.names at (4,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                       0.099     1.420
dly_tap_val[4].out[0] (.names at (4,2))                                          0.000     1.420
| (intra 'clb' routing)                                                          0.085     1.505
dly_tap_val_inv_buf[4].in[0] (.names at (4,2))                                       0.000     1.505
| (primitive '.names' combinational delay)                                       0.148     1.653
dly_tap_val_inv_buf[4].out[0] (.names at (4,2))                                      0.000     1.653
| (intra 'clb' routing)                                                          0.000     1.653
| (inter-block routing)                                                          0.342     1.995
| (intra 'io' routing)                                                           0.733     2.727
out:dly_tap_val_inv_buf[4].outpad[0] (.output at (4,1))                              0.000     2.727
data arrival time                                                                          2.727

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.727
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.727


#Path 8
Startpoint: $f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:dly_tap_val_inv_buf[5].outpad[0] (.output at (1,2) clocked by virtual_io_clock)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                                           0.894     0.894
| (inter-block routing)                                                          0.342     1.236
| (intra 'clb' routing)                                                          0.085     1.321
dly_tap_val[5].in[0] (.names at (4,2))                                           0.000     1.321
| (primitive '.names' combinational delay)                                       0.136     1.457
dly_tap_val[5].out[0] (.names at (4,2))                                          0.000     1.457
| (intra 'clb' routing)                                                          0.085     1.542
dly_tap_val_inv_buf[5].in[0] (.names at (4,2))                                       0.000     1.542
| (primitive '.names' combinational delay)                                       0.197     1.739
dly_tap_val_inv_buf[5].out[0] (.names at (4,2))                                      0.000     1.739
| (intra 'clb' routing)                                                          0.000     1.739
| (inter-block routing)                                                          0.220     1.958
| (intra 'io' routing)                                                           0.733     2.691
out:dly_tap_val_inv_buf[5].outpad[0] (.output at (1,2))                              0.000     2.691
data arrival time                                                                          2.691

clock virtual_io_clock (rise edge)                                               0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                         -2.691
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -2.691


#Path 9
Startpoint: dly_adj_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:$f2g_trx_dly_adj_buf_dly_adj_buf_inv.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
dly_adj_buf.inpad[0] (.input at (1,2))                                                  0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.220     1.114
| (intra 'clb' routing)                                                             0.085     1.199
dly_adj_buf_inv.in[0] (.names at (4,2))                                                 0.000     1.199
| (primitive '.names' combinational delay)                                          0.218     1.417
dly_adj_buf_inv.out[0] (.names at (4,2))                                                0.000     1.417
| (intra 'clb' routing)                                                             0.085     1.502
$f2g_trx_dly_adj_buf_dly_adj_buf_inv.in[0] (.names at (4,2))                                0.000     1.502
| (primitive '.names' combinational delay)                                          0.099     1.602
$f2g_trx_dly_adj_buf_dly_adj_buf_inv.out[0] (.names at (4,2))                               0.000     1.602
| (intra 'clb' routing)                                                             0.000     1.602
| (inter-block routing)                                                             0.342     1.943
| (intra 'io' routing)                                                              0.733     2.676
out:$f2g_trx_dly_adj_buf_dly_adj_buf_inv.outpad[0] (.output at (4,1))                       0.000     2.676
data arrival time                                                                             2.676

clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.676
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.676


#Path 10
Startpoint: $f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[1].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (inter-block routing)                                                                                      0.342     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$510.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.218     1.539
$auto$rs_design_edit.cc:498:handle_dangling_outs$510.out[0] (.names at (11,2))                               0.000     1.539
| (intra 'clb' routing)                                                                                      0.000     1.539
| (inter-block routing)                                                                                      0.342     1.881
| (intra 'io' routing)                                                                                       0.733     2.613
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510.outpad[0] (.output at (11,1))                       0.000     2.613
data arrival time                                                                                                      2.613

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.613
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.613


#Path 11
Startpoint: $f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[3].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$508.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.218     1.539
$auto$rs_design_edit.cc:498:handle_dangling_outs$508.out[0] (.names at (4,2))                               0.000     1.539
| (intra 'clb' routing)                                                                                     0.000     1.539
| (inter-block routing)                                                                                     0.342     1.881
| (intra 'io' routing)                                                                                      0.733     2.613
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508.outpad[0] (.output at (4,1))                       0.000     2.613
data arrival time                                                                                                     2.613

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.613
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.613


#Path 12
Startpoint: $f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[0].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (inter-block routing)                                                                                      0.342     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$511.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.197     1.518
$auto$rs_design_edit.cc:498:handle_dangling_outs$511.out[0] (.names at (11,2))                               0.000     1.518
| (intra 'clb' routing)                                                                                      0.000     1.518
| (inter-block routing)                                                                                      0.342     1.859
| (intra 'io' routing)                                                                                       0.733     2.592
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511.outpad[0] (.output at (11,1))                       0.000     2.592
data arrival time                                                                                                      2.592

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.592
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.592


#Path 13
Startpoint: $f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[5].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$506.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.136     1.457
$auto$rs_design_edit.cc:498:handle_dangling_outs$506.out[0] (.names at (4,2))                               0.000     1.457
| (intra 'clb' routing)                                                                                     0.000     1.457
| (inter-block routing)                                                                                     0.342     1.798
| (intra 'io' routing)                                                                                      0.733     2.531
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506.outpad[0] (.output at (4,1))                       0.000     2.531
data arrival time                                                                                                     2.531

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.531
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.531


#Path 14
Startpoint: data_i.inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:data_i_inv_delayed.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
data_i.inpad[0] (.input at (4,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.342     1.236
| (intra 'clb' routing)                                                   0.085     1.321
data_i_inv_delayed.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                0.136     1.457
data_i_inv_delayed.out[0] (.names at (4,2))                               0.000     1.457
| (intra 'clb' routing)                                                   0.000     1.457
| (inter-block routing)                                                   0.342     1.798
| (intra 'io' routing)                                                    0.733     2.531
out:data_i_inv_delayed.outpad[0] (.output at (4,1))                       0.000     2.531
data arrival time                                                                   2.531

clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -2.531
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.531


#Path 15
Startpoint: $f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509.outpad[0] (.output at (11,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[2].inpad[0] (.input at (11,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (inter-block routing)                                                                                      0.342     1.236
| (intra 'clb' routing)                                                                                      0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$509.in[0] (.names at (11,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                   0.099     1.420
$auto$rs_design_edit.cc:498:handle_dangling_outs$509.out[0] (.names at (11,2))                               0.000     1.420
| (intra 'clb' routing)                                                                                      0.000     1.420
| (inter-block routing)                                                                                      0.342     1.762
| (intra 'io' routing)                                                                                       0.733     2.494
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509.outpad[0] (.output at (11,1))                       0.000     2.494
data arrival time                                                                                                      2.494

clock virtual_io_clock (rise edge)                                                                           0.000     0.000
clock source latency                                                                                         0.000     0.000
clock uncertainty                                                                                            0.000     0.000
output external delay                                                                                        0.000     0.000
data required time                                                                                                     0.000
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.000
data arrival time                                                                                                     -2.494
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.494


#Path 16
Startpoint: $f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507.outpad[0] (.output at (4,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
$f2g_trx_dly_tap_dly_tap_val[4].inpad[0] (.input at (4,1))                                                  0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:498:handle_dangling_outs$507.in[0] (.names at (4,2))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.099     1.420
$auto$rs_design_edit.cc:498:handle_dangling_outs$507.out[0] (.names at (4,2))                               0.000     1.420
| (intra 'clb' routing)                                                                                     0.000     1.420
| (inter-block routing)                                                                                     0.342     1.762
| (intra 'io' routing)                                                                                      0.733     2.494
out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507.outpad[0] (.output at (4,1))                       0.000     2.494
data arrival time                                                                                                     2.494

clock virtual_io_clock (rise edge)                                                                          0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.494
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.494


#End of timing report
