
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001421                       # Number of seconds simulated
sim_ticks                                  1420791500                       # Number of ticks simulated
final_tick                                 1420791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125116                       # Simulator instruction rate (inst/s)
host_op_rate                                   125757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4807922                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736548                       # Number of bytes of host memory used
host_seconds                                   295.51                       # Real time elapsed on the host
sim_insts                                    36972971                       # Number of instructions simulated
sim_ops                                      37162389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         33984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         25664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             456000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         23919062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         18063171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           540544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5991027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           675680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          6081117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5991027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            45045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5991027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5991027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           315317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5991027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            45045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5945982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            90091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          6081117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     187568690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320947866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     23919062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       540544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       675680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        45045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       315317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        45045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        90091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25630784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          765770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               765770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          765770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        23919062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        18063171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          540544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5991027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          675680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         6081117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5991027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           45045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5991027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5991027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          315317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5991027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           45045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5945982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           90091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         6081117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    187568690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321713636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 455488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  456000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1420752500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   17                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.498462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.372443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.297545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2192     84.31%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73      2.81%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      1.15%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      0.42%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.54%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      0.42%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.19%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.04%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          263     10.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2600                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     99994907                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               233438657                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14050.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32800.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       320.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     198929.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10636920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5803875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30092400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             92557920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            539869230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            376865250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1055825595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            744.907657                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    622638198                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      47320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     747446052                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8973720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4896375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25006800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             92557920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            465852735                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            441763500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1039051050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            733.097423                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    731003153                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      47320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     639323847                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                176030                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          173430                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            2628                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             170147                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                169317                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.512187                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   919                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               5821                       # Number of system calls
system.cpu00.numCycles                        2841584                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            16806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      2396490                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    176030                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           170236                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2779030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  5381                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                395                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          646                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  654132                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 371                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2799676                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.859356                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.194454                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                1677172     59.91%     59.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 383663     13.70%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 194267      6.94%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 544574     19.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2799676                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.061948                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.843364                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 361901                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             1600772                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  262310                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              572344                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 2349                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1024                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 357                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              2358591                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7465                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 2349                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 506070                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1061278                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        12390                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  601268                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              616321                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              2349720                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                3412                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents              478954                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  183                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                15843                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           2973811                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            11538166                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        3872920                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             2954437                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  19374                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              131                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          129                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  878086                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             535638                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             74008                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             252                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            118                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  2344934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               266                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 2343293                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             488                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         13133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        32272                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2799676                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.836987                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.958554                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1222918     43.68%     43.68% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1112868     39.75%     83.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            187258      6.69%     90.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            250640      8.95%     99.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             25971      0.93%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                21      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2799676                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                 13571      6.75%      6.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4612      2.30%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%      9.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               180012     89.58%     98.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                2762      1.37%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1306186     55.74%     55.74% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             426287     18.19%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.93% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             537292     22.93%     96.86% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             73525      3.14%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              2343293                       # Type of FU issued
system.cpu00.iq.rate                         0.824643                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                    200957                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.085758                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          7687628                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         2358324                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2336908                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                79                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              2544199                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    51                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             73                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3468                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          921                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         2412                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 2349                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  1944                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                  51                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           2345215                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              535638                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              74008                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                  13                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1324                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         1022                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               2346                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             2340427                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              536098                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2866                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          15                       # number of nop insts executed
system.cpu00.iew.exec_refs                     609448                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 169463                       # Number of branches executed
system.cpu00.iew.exec_stores                    73350                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.823635                       # Inst execution rate
system.cpu00.iew.wb_sent                      2337074                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     2336936                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 1418555                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 1913019                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.822406                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.741527                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         10608                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           217                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            2287                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2796832                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.833824                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.469386                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      1794835     64.17%     64.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       390833     13.97%     78.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       312139     11.16%     89.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       124481      4.45%     93.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         2188      0.08%     93.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       125709      4.49%     98.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        32350      1.16%     99.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2260      0.08%     99.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        12037      0.43%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2796832                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            2326714                       # Number of instructions committed
system.cpu00.commit.committedOps              2332067                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       605257                       # Number of memory references committed
system.cpu00.commit.loads                      532170                       # Number of loads committed
system.cpu00.commit.membars                       113                       # Number of memory barriers committed
system.cpu00.commit.branches                   168865                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 2163839                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                357                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        1300778     55.78%     55.78% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        426029     18.27%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        532170     22.82%     96.87% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        73087      3.13%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         2332067                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               12037                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    5126845                       # The number of ROB reads
system.cpu00.rob.rob_writes                   4688197                       # The number of ROB writes
system.cpu00.timesIdled                           440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   2326714                       # Number of Instructions Simulated
system.cpu00.committedOps                     2332067                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.221286                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.221286                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.818809                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.818809                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                3857891                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2057861                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 8619571                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 901587                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                623363                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          136906                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         997.772578                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            306702                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          137930                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            2.223606                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        54573500                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   997.772578                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.974387                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.974387                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          845                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1351499                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1351499                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       264371                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        264371                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        42207                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        42207                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       306578                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         306578                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       306580                       # number of overall hits
system.cpu00.dcache.overall_hits::total        306580                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       269324                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       269324                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        30762                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        30762                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       300086                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       300086                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       300086                       # number of overall misses
system.cpu00.dcache.overall_misses::total       300086                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6368188870                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6368188870                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    351084302                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    351084302                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       172500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   6719273172                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   6719273172                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   6719273172                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   6719273172                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       533695                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       533695                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72969                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72969                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       606664                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       606664                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       606666                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       606666                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.504640                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.504640                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.421576                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.421576                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.494649                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.494649                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.494648                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.494648                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 23645.084991                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 23645.084991                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 11412.921852                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 11412.921852                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        34500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        34500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 22391.158441                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 22391.158441                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 22391.158441                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 22391.158441                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets        19541                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets          2031                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     9.621369                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        33668                       # number of writebacks
system.cpu00.dcache.writebacks::total           33668                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       136706                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       136706                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        25427                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        25427                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       162133                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       162133                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       162133                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       162133                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       132618                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       132618                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         5335                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         5335                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       137953                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       137953                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       137953                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       137953                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2922405688                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2922405688                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     81437016                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     81437016                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   3003842704                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   3003842704                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   3003842704                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   3003842704                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.248490                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.248490                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.073113                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.073113                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.227396                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.227396                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.227395                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.227395                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 22036.267234                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 22036.267234                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 15264.670291                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 15264.670291                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        32800                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32800                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 21774.392032                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 21774.392032                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 21774.392032                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 21774.392032                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             278                       # number of replacements
system.cpu00.icache.tags.tagsinuse         353.234713                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            653316                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             663                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          985.393665                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   353.234713                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.689912                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.689912                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1308919                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1308919                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       653316                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        653316                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       653316                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         653316                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       653316                       # number of overall hits
system.cpu00.icache.overall_hits::total        653316                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          812                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          812                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          812                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          812                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          812                       # number of overall misses
system.cpu00.icache.overall_misses::total          812                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     46335733                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     46335733                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     46335733                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     46335733                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     46335733                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     46335733                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       654128                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       654128                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       654128                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       654128                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       654128                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       654128                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.001241                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001241                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.001241                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001241                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.001241                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001241                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57063.710591                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57063.710591                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57063.710591                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57063.710591                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57063.710591                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57063.710591                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        14640                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             185                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    79.135135                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets    32.500000                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          147                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          147                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          147                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          665                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          665                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          665                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     38875740                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     38875740                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     38875740                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     38875740                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     38875740                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     38875740                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.001017                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.001017                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.001017                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.001017                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.001017                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.001017                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58459.759398                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58459.759398                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58459.759398                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58459.759398                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58459.759398                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58459.759398                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                222659                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          218827                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1593                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             179708                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                179577                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           99.927104                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2028                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2602352                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      2382954                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    222659                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           181605                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2593829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3973                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  636631                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2598886                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.923946                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.210508                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                1467193     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 405418     15.60%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 183012      7.04%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 543263     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2598886                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.085561                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.915692                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 379366                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             1379271                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  219717                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              618573                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1959                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1651                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              2345797                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2858                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1959                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 524092                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                819101                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        12251                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  604282                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              637201                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              2337016                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                2176                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents              508057                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  195                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.RenamedOperands           3267488                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11500724                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        3777555                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             3252922                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  14562                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              399                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          398                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  878787                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             578242                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10466                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2756                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1961                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  2333308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               803                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 2333302                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          7927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        19619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2598886                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.897809                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.907586                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0            967349     37.22%     37.22% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1175273     45.22%     82.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            214640      8.26%     90.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            237748      9.15%     99.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3875      0.15%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2598886                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 57747     21.82%     21.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                   41      0.02%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     21.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               201212     76.03%     97.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                5653      2.14%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1349983     57.86%     57.86% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             393219     16.85%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             579751     24.85%     99.56% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             10349      0.44%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              2333302                       # Type of FU issued
system.cpu01.iq.rate                         0.896613                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    264653                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.113424                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads          7530215                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2342042                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2328758                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2597955                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2211                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          389                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1959                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  1746                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                  44                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           2334114                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              578242                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10466                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              398                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1422                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1571                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             2331346                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts              578716                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1954                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                     589019                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 214831                       # Number of branches executed
system.cpu01.iew.exec_stores                    10303                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.895861                       # Inst execution rate
system.cpu01.iew.wb_sent                      2329160                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     2328758                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 1484702                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 2073354                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.894867                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.716087                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          6264                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1566                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2596843                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.895774                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.435427                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1520307     58.54%     58.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       508861     19.60%     78.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       261498     10.07%     88.21% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       130441      5.02%     93.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2343      0.09%     93.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       160844      6.19%     99.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         4277      0.16%     99.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         2426      0.09%     99.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         5846      0.23%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2596843                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            2313786                       # Number of instructions committed
system.cpu01.commit.committedOps              2326184                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       586221                       # Number of memory references committed
system.cpu01.commit.loads                      576031                       # Number of loads committed
system.cpu01.commit.membars                       399                       # Number of memory barriers committed
system.cpu01.commit.branches                   214741                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 2113406                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1181                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1346744     57.89%     57.89% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        393219     16.90%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        576031     24.76%     99.56% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        10190      0.44%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         2326184                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                5846                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    4918388                       # The number of ROB reads
system.cpu01.rob.rob_writes                   4666953                       # The number of ROB writes
system.cpu01.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     239231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   2313786                       # Number of Instructions Simulated
system.cpu01.committedOps                     2326184                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.124716                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.124716                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.889113                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.889113                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3766387                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1988173                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 8723640                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                1268210                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                609624                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          132400                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         887.044733                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            315707                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.366229                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       264735000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   887.044733                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.866255                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.866255                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1308097                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1308097                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       307588                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        307588                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8111                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8111                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data       315699                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         315699                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       315700                       # number of overall hits
system.cpu01.dcache.overall_hits::total        315700                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       269548                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       269548                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2067                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            6                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       271615                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       271615                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       271616                       # number of overall misses
system.cpu01.dcache.overall_misses::total       271616                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   5872331049                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   5872331049                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     81708498                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     81708498                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        33498                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        33498                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   5954039547                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   5954039547                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   5954039547                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   5954039547                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       577136                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       577136                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        10178                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        10178                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       587314                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       587314                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       587316                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       587316                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.467044                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.467044                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.203085                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.203085                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.462470                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.462470                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.462470                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.462470                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 21785.845374                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 21785.845374                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 39529.994194                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 39529.994194                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5583                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5583                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8400.200000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8400.200000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 21920.878990                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 21920.878990                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 21920.798285                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 21920.798285                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          502                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          502                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         4997                       # number of writebacks
system.cpu01.dcache.writebacks::total            4997                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       137150                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       137150                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       138186                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       138186                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       138186                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       138186                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       132398                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            5                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       133429                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       133430                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2662485206                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2662485206                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     38732498                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     38732498                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        23502                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        23502                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   2701217704                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   2701217704                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   2701225204                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   2701225204                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.229405                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.229405                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.101297                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.101297                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.227185                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.227185                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.227186                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.227186                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 20109.708651                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 20109.708651                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 37567.893307                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 37567.893307                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         3917                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3917                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7499.800000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7499.800000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 20244.607274                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 20244.607274                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 20244.511759                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 20244.511759                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          40.760288                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            636568                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        12010.716981                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    40.760288                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.079610                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.079610                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1273315                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1273315                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       636568                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        636568                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       636568                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         636568                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       636568                       # number of overall hits
system.cpu01.icache.overall_hits::total        636568                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           63                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           63                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           63                       # number of overall misses
system.cpu01.icache.overall_misses::total           63                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      3599952                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      3599952                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      3599952                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      3599952                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      3599952                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      3599952                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       636631                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       636631                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       636631                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       636631                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       636631                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       636631                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000099                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000099                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 57142.095238                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 57142.095238                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 57142.095238                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 57142.095238                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 57142.095238                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 57142.095238                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1249                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    89.214286                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           10                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           10                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           10                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           53                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      2979785                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      2979785                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      2979785                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      2979785                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      2979785                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      2979785                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 56222.358491                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 56222.358491                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 56222.358491                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 56222.358491                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 56222.358491                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 56222.358491                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                222932                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          219067                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1594                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             179853                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                179727                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           99.929943                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2045                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2601884                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      2384091                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    222932                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           181772                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2593726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3977                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          284                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  636958                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2598915                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.924401                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.210808                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                1466503     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 406621     15.65%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 181554      6.99%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 544237     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2598915                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.085681                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.916294                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 379033                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             1379155                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  220566                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              618200                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1961                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1663                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              2346794                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2826                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1961                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 523925                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                818550                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        12394                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  605270                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              636815                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              2337989                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                2189                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents              507673                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  206                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.RenamedOperands           3269203                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11505443                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        3778861                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             3254629                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  14571                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              400                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          400                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  876841                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             578405                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             10494                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2768                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1971                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  2334309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               807                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 2334203                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              67                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          7958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        19761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2598915                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.898145                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.907979                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0            967753     37.24%     37.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1173674     45.16%     82.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            215770      8.30%     90.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            237885      9.15%     99.85% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3831      0.15%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2598915                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 57995     21.92%     21.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                   40      0.02%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     21.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               200906     75.92%     97.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                5683      2.15%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1350784     57.87%     57.87% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             393219     16.85%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead             579817     24.84%     99.56% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             10383      0.44%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              2334203                       # Type of FU issued
system.cpu02.iq.rate                         0.897120                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    264624                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.113368                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads          7532011                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2343077                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2329735                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2598827                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2238                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          273                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          391                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1961                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1818                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                  55                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           2335119                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              578405                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              10494                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              400                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1425                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1570                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             2332235                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts              578765                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1967                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                     589105                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 215054                       # Number of branches executed
system.cpu02.iew.exec_stores                    10340                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.896364                       # Inst execution rate
system.cpu02.iew.wb_sent                      2330138                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     2329735                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 1486622                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 2075960                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.895403                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.716113                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          6291                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           800                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1567                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2596871                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.896139                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.435821                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1519983     58.53%     58.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       509088     19.60%     78.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       261504     10.07%     88.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       130404      5.02%     93.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2359      0.09%     93.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       160950      6.20%     99.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4287      0.17%     99.68% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2426      0.09%     99.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         5870      0.23%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2596871                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            2314711                       # Number of instructions committed
system.cpu02.commit.committedOps              2327158                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       586388                       # Number of memory references committed
system.cpu02.commit.loads                      576167                       # Number of loads committed
system.cpu02.commit.membars                       400                       # Number of memory barriers committed
system.cpu02.commit.branches                   214967                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 2114163                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1186                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1347551     57.91%     57.91% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        393219     16.90%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        576167     24.76%     99.56% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        10221      0.44%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         2327158                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                5870                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    4919367                       # The number of ROB reads
system.cpu02.rob.rob_writes                   4668956                       # The number of ROB writes
system.cpu02.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     239699                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   2314711                       # Number of Instructions Simulated
system.cpu02.committedOps                     2327158                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.124064                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.124064                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.889629                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.889629                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3767603                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1988599                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 8726724                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                1269477                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                609803                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          132402                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         886.880095                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            315859                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.367333                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       264655500                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   886.880095                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.866094                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.866094                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1308455                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1308455                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       307711                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        307711                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         8142                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         8142                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data            1                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data       315853                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         315853                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       315854                       # number of overall hits
system.cpu02.dcache.overall_hits::total        315854                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       269573                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       269573                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         2067                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       271640                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       271640                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       271641                       # number of overall misses
system.cpu02.dcache.overall_misses::total       271641                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   5873577921                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   5873577921                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     81751750                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     81751750                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        48000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        48000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data         8000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   5955329671                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   5955329671                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   5955329671                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   5955329671                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       577284                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       577284                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        10209                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        10209                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       587493                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       587493                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       587495                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       587495                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.466968                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.466968                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.202468                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.202468                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.462371                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.462371                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.462372                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.462372                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 21788.450331                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 21788.450331                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 39550.919207                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 39550.919207                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  2666.666667                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 21923.610923                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 21923.610923                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 21923.530215                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 21923.530215                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          310                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          310                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         4900                       # number of writebacks
system.cpu02.dcache.writebacks::total            4900                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       137174                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       137174                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         1036                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         1036                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       138210                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       138210                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       138210                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       138210                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       132399                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       133430                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       133431                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2661636915                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2661636915                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     38674750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     38674750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   2700311665                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   2700311665                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   2700316165                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   2700316165                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.229348                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.229348                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.100989                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.100989                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.227118                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.227118                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.227119                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.227119                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 20103.149684                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 20103.149684                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 37511.881668                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 37511.881668                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         4500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         4500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 20237.665180                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 20237.665180                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 20237.547234                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 20237.547234                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          41.392855                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            636899                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs        12016.962264                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    41.392855                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.080845                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.080845                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1273969                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1273969                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       636899                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        636899                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       636899                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         636899                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       636899                       # number of overall hits
system.cpu02.icache.overall_hits::total        636899                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           59                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           59                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           59                       # number of overall misses
system.cpu02.icache.overall_misses::total           59                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      3555483                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      3555483                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      3555483                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      3555483                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      3555483                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      3555483                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       636958                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       636958                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       636958                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       636958                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       636958                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       636958                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000093                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000093                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 60262.423729                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 60262.423729                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 60262.423729                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 60262.423729                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 60262.423729                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 60262.423729                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          946                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    67.571429                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst            6                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst            6                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst            6                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           53                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           53                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3152011                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3152011                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3152011                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3152011                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3152011                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3152011                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 59471.905660                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 59471.905660                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 59471.905660                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 59471.905660                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 59471.905660                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 59471.905660                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                222700                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          218845                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1598                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             179712                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                179574                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           99.923210                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2032                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2601198                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      2383036                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    222700                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           181606                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2594084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3981                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  636655                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2599083                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.923927                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.209155                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                1467136     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 401777     15.46%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 190924      7.35%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 539246     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2599083                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.085614                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.916130                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 379462                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             1379316                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  219503                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              618839                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1963                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1656                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              2345957                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                3107                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1963                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 523958                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                822394                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12459                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  600632                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              637677                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              2337313                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                2027                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents              508421                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  205                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                  208                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           3267945                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11502220                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        3778002                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             3253290                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  14655                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              404                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          403                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  897507                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             578250                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             10466                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2747                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1956                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  2333517                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               812                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 2333402                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          7956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        19653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2599083                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.897779                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.912521                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0            971431     37.38%     37.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1175288     45.22%     82.60% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            202697      7.80%     90.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            245953      9.46%     99.86% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3709      0.14%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 5      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2599083                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 57800     22.63%     22.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                   32      0.01%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     22.64% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               191916     75.14%     97.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                5647      2.21%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1350175     57.86%     57.86% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             393219     16.85%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead             579661     24.84%     99.56% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             10347      0.44%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              2333402                       # Type of FU issued
system.cpu03.iq.rate                         0.897049                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    255395                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.109452                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads          7521355                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2342288                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2328966                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2588797                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2204                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          389                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1080                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1963                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1717                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                  49                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           2334332                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              578250                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              10466                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              403                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1422                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1576                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             2331525                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts              578695                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1877                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                     588999                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 214881                       # Number of branches executed
system.cpu03.iew.exec_stores                    10304                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.896327                       # Inst execution rate
system.cpu03.iew.wb_sent                      2329366                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     2328966                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 1473494                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 2061755                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.895344                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.714679                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          6319                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           801                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1571                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2597037                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.895780                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.435589                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1520466     58.55%     58.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       508957     19.60%     78.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       261418     10.07%     88.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130382      5.02%     93.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2345      0.09%     93.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       160915      6.20%     99.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4282      0.16%     99.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         2389      0.09%     99.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5883      0.23%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2597037                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            2313987                       # Number of instructions committed
system.cpu03.commit.committedOps              2326373                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       586236                       # Number of memory references committed
system.cpu03.commit.loads                      576046                       # Number of loads committed
system.cpu03.commit.membars                       398                       # Number of memory barriers committed
system.cpu03.commit.branches                   214791                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 2113543                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1180                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1346918     57.90%     57.90% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        393219     16.90%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        576046     24.76%     99.56% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        10190      0.44%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         2326373                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5883                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    4918800                       # The number of ROB reads
system.cpu03.rob.rob_writes                   4667431                       # The number of ROB writes
system.cpu03.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     240385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   2313987                       # Number of Instructions Simulated
system.cpu03.committedOps                     2326373                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.124120                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.124120                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.889585                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.889585                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3766665                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1988248                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 8724216                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                1268525                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                609635                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          132401                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         886.993815                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            315746                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.366504                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       264705500                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   886.993815                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.866205                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.866205                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1308237                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1308237                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       307634                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        307634                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         8104                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8104                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            1                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data       315738                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         315738                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       315739                       # number of overall hits
system.cpu03.dcache.overall_hits::total        315739                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       269569                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       269569                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         2069                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           12                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       271638                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       271638                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       271639                       # number of overall misses
system.cpu03.dcache.overall_misses::total       271639                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   5882731597                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   5882731597                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     80461249                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     80461249                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        63000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        63000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        14500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   5963192846                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   5963192846                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   5963192846                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   5963192846                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       577203                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       577203                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data        10173                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        10173                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       587376                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       587376                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       587378                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       587378                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.467026                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.467026                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.203382                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.203382                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.462460                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.462460                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.462460                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.462460                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 21822.730347                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 21822.730347                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 38888.955534                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 38888.955534                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         5250                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         5250                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         3625                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         3625                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 21952.719597                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 21952.719597                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 21952.638782                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 21952.638782                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          403                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          403                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         4991                       # number of writebacks
system.cpu03.dcache.writebacks::total            4991                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       137171                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       137171                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         1038                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       138209                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       138209                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       138209                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       138209                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       132398                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       133429                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       133430                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2667207942                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2667207942                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     38132249                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     38132249                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        45000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        45000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   2705340191                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   2705340191                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   2705342691                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   2705342691                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.229379                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.229379                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.101347                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.101347                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.227161                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.227161                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.227162                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.227162                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 20145.379402                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 20145.379402                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 36985.692532                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 36985.692532                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         3750                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3750                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         2875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         2875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 20275.503759                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 20275.503759                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 20275.370539                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 20275.370539                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          41.390049                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            636592                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        12011.169811                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    41.390049                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.080840                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.080840                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1273363                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1273363                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       636592                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        636592                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       636592                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         636592                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       636592                       # number of overall hits
system.cpu03.icache.overall_hits::total        636592                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           63                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           63                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           63                       # number of overall misses
system.cpu03.icache.overall_misses::total           63                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      2583936                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      2583936                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      2583936                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      2583936                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      2583936                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      2583936                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       636655                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       636655                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       636655                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       636655                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       636655                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       636655                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000099                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000099                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 41014.857143                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 41014.857143                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 41014.857143                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 41014.857143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 41014.857143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 41014.857143                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           10                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           10                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           10                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           53                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           53                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2040545                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2040545                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2040545                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2040545                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2040545                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2040545                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 38500.849057                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 38500.849057                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 38500.849057                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 38500.849057                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 38500.849057                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 38500.849057                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                222633                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          218792                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1592                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             179681                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                179545                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           99.924310                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2029                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2600522                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      2382742                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    222633                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           181574                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2593965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3969                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  636560                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2598845                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.923878                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.209280                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                1467131     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 401944     15.47%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 190237      7.32%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 539533     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2598845                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.085611                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.916255                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 379474                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             1379165                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  219326                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              618923                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1957                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1653                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              2345793                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                3072                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1957                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 524040                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                822193                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12204                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  600704                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              637747                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              2337067                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                2100                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents              508253                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  200                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                  235                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           3267536                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11501022                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        3777668                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             3252901                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  14631                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              398                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          397                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  893782                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             578217                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             10466                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2756                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1961                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  2333291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               802                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 2333105                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              75                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          7922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        19618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2598845                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.897747                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.909856                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0            968434     37.26%     37.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1177766     45.32%     82.58% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            206278      7.94%     90.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            242687      9.34%     99.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              3678      0.14%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2598845                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 57747     22.28%     22.28% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                   37      0.01%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     22.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               195746     75.53%     97.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                5649      2.18%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1349969     57.86%     57.86% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             393219     16.85%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead             579572     24.84%     99.56% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             10345      0.44%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              2333105                       # Type of FU issued
system.cpu04.iq.rate                         0.897168                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    259179                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.111088                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads          7524307                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2342018                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2328744                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2592284                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2188                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          277                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          389                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1022                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1957                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1707                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                  50                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           2334096                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              578217                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              10466                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              397                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1422                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1570                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             2331219                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts              578596                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1884                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                     588898                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 214829                       # Number of branches executed
system.cpu04.iew.exec_stores                    10302                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.896443                       # Inst execution rate
system.cpu04.iew.wb_sent                      2329144                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     2328744                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 1476129                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 2064435                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.895491                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.715028                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          6270                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           796                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1565                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2596805                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.895782                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.435239                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1520154     58.54%     58.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       508993     19.60%     78.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       261483     10.07%     88.21% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       130437      5.02%     93.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2347      0.09%     93.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       160860      6.19%     99.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         4280      0.16%     99.68% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         2475      0.10%     99.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5776      0.22%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2596805                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            2313773                       # Number of instructions committed
system.cpu04.commit.committedOps              2326171                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       586218                       # Number of memory references committed
system.cpu04.commit.loads                      576029                       # Number of loads committed
system.cpu04.commit.membars                       399                       # Number of memory barriers committed
system.cpu04.commit.branches                   214738                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 2113396                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1181                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1346734     57.89%     57.89% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        393219     16.90%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        576029     24.76%     99.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite        10189      0.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         2326171                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5776                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    4918413                       # The number of ROB reads
system.cpu04.rob.rob_writes                   4666936                       # The number of ROB writes
system.cpu04.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     241061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   2313773                       # Number of Instructions Simulated
system.cpu04.committedOps                     2326171                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.123931                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.123931                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.889734                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.889734                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                3766235                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1988164                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 8723235                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                1268198                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                609613                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          132401                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         887.028986                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            315736                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.366429                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       264768000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   887.028986                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.866239                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.866239                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1308167                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1308167                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       307621                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        307621                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         8109                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         8109                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data       315730                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         315730                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       315731                       # number of overall hits
system.cpu04.dcache.overall_hits::total        315731                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       269552                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       269552                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         2069                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            7                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       271621                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       271621                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       271622                       # number of overall misses
system.cpu04.dcache.overall_misses::total       271622                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   5878755458                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   5878755458                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     79266996                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     79266996                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        33500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        33500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        17500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        17500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   5958022454                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   5958022454                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   5958022454                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   5958022454                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       577173                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       577173                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        10178                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        10178                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       587351                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       587351                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       587353                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       587353                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.467021                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.467021                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.203282                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.203282                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.462451                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.462451                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.462451                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.462451                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 21809.355738                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 21809.355738                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 38311.742871                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 38311.742871                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4785.714286                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4785.714286                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         4375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         4375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 21935.058239                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 21935.058239                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 21934.977483                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 21934.977483                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          597                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          597                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         5002                       # number of writebacks
system.cpu04.dcache.writebacks::total            5002                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       137154                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       137154                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         1038                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       138192                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       138192                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       138192                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       138192                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       132398                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       133429                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       133430                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2665407003                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2665407003                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     37378496                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     37378496                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   2702785499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   2702785499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   2702787999                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   2702787999                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.229390                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.229390                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.101297                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.101297                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.227171                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.227171                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.227172                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.227172                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 20131.776938                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 20131.776938                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 36254.603298                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 36254.603298                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         3250                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 20256.357306                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 20256.357306                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 20256.224230                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 20256.224230                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          41.602996                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            636499                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        12009.415094                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    41.602996                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.081256                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.081256                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1273173                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1273173                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       636499                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        636499                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       636499                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         636499                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       636499                       # number of overall hits
system.cpu04.icache.overall_hits::total        636499                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           61                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           61                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           61                       # number of overall misses
system.cpu04.icache.overall_misses::total           61                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      1804204                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      1804204                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      1804204                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      1804204                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      1804204                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      1804204                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       636560                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       636560                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       636560                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       636560                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       636560                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       636560                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000096                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000096                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 29577.114754                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 29577.114754                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 29577.114754                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 29577.114754                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 29577.114754                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 29577.114754                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    32.916667                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst            8                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst            8                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst            8                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1514533                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1514533                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1514533                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1514533                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1514533                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1514533                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 28576.094340                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 28576.094340                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 28576.094340                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 28576.094340                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 28576.094340                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 28576.094340                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                222395                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          218565                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1587                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             179558                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                179418                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           99.922031                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2022                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2599908                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      2381773                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    222395                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           181440                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2594000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3959                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  636295                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  24                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2598808                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.923509                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.208700                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                1467624     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 400086     15.39%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 193357      7.44%     79.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 537741     20.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2598808                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.085540                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.916099                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 379459                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             1379651                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  218696                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              619050                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1952                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1645                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              2344812                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                3126                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1952                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 523864                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                823609                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        12096                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  599003                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              638284                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              2336167                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                2053                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents              508698                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  182                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.SQFullEvents                  511                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           3265905                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11496624                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        3776441                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             3251261                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  14640                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              393                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          392                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  898943                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             578089                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             10450                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2747                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1956                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  2332370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               792                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 2332367                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              75                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          7912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        19555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2598808                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.897476                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.910431                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0            968725     37.28%     37.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1179245     45.38%     82.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            203153      7.82%     90.47% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            243926      9.39%     99.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              3757      0.14%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2598808                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 57499     22.33%     22.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                   44      0.02%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     22.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               194331     75.46%     97.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                5641      2.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1349197     57.85%     57.85% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             393219     16.86%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead             579622     24.85%     99.56% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             10329      0.44%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              2332367                       # Type of FU issued
system.cpu05.iq.rate                         0.897096                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    257515                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.110409                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads          7521130                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2341078                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2327821                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2589882                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2188                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          283                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          389                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1952                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1658                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  33                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           2333165                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              578089                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              10450                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              392                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1421                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1565                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             2330486                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts              578662                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1879                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                     588945                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 214611                       # Number of branches executed
system.cpu05.iew.exec_stores                    10283                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.896372                       # Inst execution rate
system.cpu05.iew.wb_sent                      2328221                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     2327821                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 1473196                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 2060842                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.895347                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.714852                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          6274                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1560                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2596770                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.895439                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.435237                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1520633     58.56%     58.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       508649     19.59%     78.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       261426     10.07%     88.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       130456      5.02%     93.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2350      0.09%     93.33% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       160710      6.19%     99.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4262      0.16%     99.68% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         2413      0.09%     99.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5871      0.23%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2596770                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            2312881                       # Number of instructions committed
system.cpu05.commit.committedOps              2325250                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       586068                       # Number of memory references committed
system.cpu05.commit.loads                      575901                       # Number of loads committed
system.cpu05.commit.membars                       398                       # Number of memory barriers committed
system.cpu05.commit.branches                   214519                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 2112689                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1178                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1345963     57.88%     57.88% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        393219     16.91%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        575901     24.77%     99.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        10167      0.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         2325250                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5871                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    4917379                       # The number of ROB reads
system.cpu05.rob.rob_writes                   4665100                       # The number of ROB writes
system.cpu05.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     241675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   2312881                       # Number of Instructions Simulated
system.cpu05.committedOps                     2325250                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.124099                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.124099                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.889601                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.889601                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3765228                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1987780                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 8720649                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                1266935                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                609448                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          132402                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         887.015358                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            315595                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.365354                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       264642500                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   887.015358                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.866226                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.866226                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1307894                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1307894                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       307498                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        307498                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8091                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8091                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data       315589                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         315589                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       315590                       # number of overall hits
system.cpu05.dcache.overall_hits::total        315590                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       269563                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       269563                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         2069                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       271632                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       271632                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       271633                       # number of overall misses
system.cpu05.dcache.overall_misses::total       271633                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   5880713243                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   5880713243                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     81080248                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     81080248                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        22999                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        22999                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        15000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   5961793491                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   5961793491                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   5961793491                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   5961793491                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       577061                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       577061                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        10160                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        10160                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       587221                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       587221                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       587223                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       587223                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.467131                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.467131                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.203642                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.203642                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.462572                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.462572                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.462572                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.462572                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 21815.728579                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 21815.728579                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 39188.133398                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 39188.133398                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  5749.750000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  5749.750000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 21948.052847                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 21948.052847                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 21947.972047                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 21947.972047                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         5009                       # number of writebacks
system.cpu05.dcache.writebacks::total            5009                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       137164                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       137164                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         1038                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       138202                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       138202                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       138202                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       138202                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       132399                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       133430                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       133431                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2666158625                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2666158625                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     38420998                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     38420998                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        16001                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        16001                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   2704579623                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   2704579623                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   2704582123                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   2704582123                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.229437                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.229437                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.101476                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.101476                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.227223                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.227223                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.227224                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.227224                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 20137.301830                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 20137.301830                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 37265.759457                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 37265.759457                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  4000.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4000.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         3500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 20269.651675                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 20269.651675                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 20269.518500                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 20269.518500                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          42.929224                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            636235                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        11782.129630                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    42.929224                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.083846                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.083846                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1272644                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1272644                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       636235                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        636235                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       636235                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         636235                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       636235                       # number of overall hits
system.cpu05.icache.overall_hits::total        636235                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           60                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           60                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           60                       # number of overall misses
system.cpu05.icache.overall_misses::total           60                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1166707                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1166707                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1166707                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1166707                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1166707                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1166707                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       636295                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       636295                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       636295                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       636295                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       636295                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       636295                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000094                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000094                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 19445.116667                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 19445.116667                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 19445.116667                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 19445.116667                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 19445.116667                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 19445.116667                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs     8.666667                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst            6                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst            6                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst            6                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst       968780                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total       968780                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst       968780                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total       968780                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst       968780                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total       968780                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 17940.370370                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 17940.370370                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 17940.370370                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 17940.370370                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 17940.370370                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 17940.370370                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                222160                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          218333                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1589                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             179452                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                179310                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           99.920870                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2018                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2599316                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      2380876                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    222160                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           181328                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2593003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3959                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          589                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  636078                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2598248                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.923355                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.209599                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                1467430     56.48%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 403089     15.51%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 187170      7.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 540559     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2598248                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.085469                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.915963                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 379121                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             1379905                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  218776                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              618494                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1952                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1644                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              2343753                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2911                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1952                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 523777                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                821548                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12534                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  601292                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              637145                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              2335016                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                2148                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents              507831                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  202                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                   94                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           3263910                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11491027                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        3774870                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             3249397                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  14502                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              395                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          394                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  885572                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             577948                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10432                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2738                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1951                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  2331301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               796                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 2331159                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              72                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          7871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        19521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2598248                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.897204                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.907899                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0            967623     37.24%     37.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1176841     45.29%     82.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            210774      8.11%     90.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            239271      9.21%     99.86% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3738      0.14%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2598248                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 57738     22.01%     22.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                   31      0.01%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     22.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               198925     75.83%     97.86% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                5625      2.14%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1348300     57.84%     57.84% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             393219     16.87%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             579330     24.85%     99.56% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10310      0.44%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              2331159                       # Type of FU issued
system.cpu06.iq.rate                         0.896836                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    262319                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.112527                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads          7522954                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2339970                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2326774                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2593478                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2186                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          280                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          388                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1952                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1774                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  58                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           2332100                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              577948                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10432                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         1420                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1567                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             2329245                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts              578325                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1911                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                     588592                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 214364                       # Number of branches executed
system.cpu06.iew.exec_stores                    10267                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.896099                       # Inst execution rate
system.cpu06.iew.wb_sent                      2327172                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     2326774                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 1480752                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 2068337                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.895149                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.715914                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          6217                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           791                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1562                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2596212                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.895237                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.435089                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1520655     58.57%     58.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       508197     19.57%     78.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       261428     10.07%     88.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       130374      5.02%     93.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2339      0.09%     93.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       160695      6.19%     99.52% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         4276      0.16%     99.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2420      0.09%     99.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         5828      0.22%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2596212                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            2311886                       # Number of instructions committed
system.cpu06.commit.committedOps              2324226                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       585914                       # Number of memory references committed
system.cpu06.commit.loads                      575762                       # Number of loads committed
system.cpu06.commit.membars                       397                       # Number of memory barriers committed
system.cpu06.commit.branches                   214272                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 2111907                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1175                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1345093     57.87%     57.87% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        393219     16.92%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        575762     24.77%     99.56% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        10152      0.44%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         2324226                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                5828                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    4915796                       # The number of ROB reads
system.cpu06.rob.rob_writes                   4662934                       # The number of ROB writes
system.cpu06.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     242267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   2311886                       # Number of Instructions Simulated
system.cpu06.committedOps                     2324226                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.124327                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.124327                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.889421                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.889421                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3763576                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1987346                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 8716503                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                1265486                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                609284                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          132401                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         887.097466                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            315398                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.363895                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       264885000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   887.097466                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.866306                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.866306                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1307498                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1307498                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       307319                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        307319                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         8073                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         8073                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            2                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data       315392                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         315392                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       315393                       # number of overall hits
system.cpu06.dcache.overall_hits::total        315393                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       269556                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       269556                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         2069                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       271625                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       271625                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       271626                       # number of overall misses
system.cpu06.dcache.overall_misses::total       271626                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   5876098001                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   5876098001                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     80819750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     80819750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        20500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        18000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   5956917751                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   5956917751                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   5956917751                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   5956917751                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       576875                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       576875                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        10142                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        10142                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       587017                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       587017                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       587019                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       587019                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.467269                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.467269                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.204003                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.204003                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.462721                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.462721                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.462721                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.462721                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 21799.173459                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 21799.173459                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 39062.228130                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 39062.228130                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         4100                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         3600                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         3600                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 21930.668204                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 21930.668204                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 21930.587466                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 21930.587466                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          243                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          243                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         5018                       # number of writebacks
system.cpu06.dcache.writebacks::total            5018                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       137158                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       137158                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         1038                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       138196                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       138196                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       138196                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       138196                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       132398                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       133429                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       133430                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2664158238                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2664158238                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     38235000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     38235000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   2702393238                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   2702393238                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   2702395738                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   2702395738                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.229509                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.229509                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.101656                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.101656                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.227300                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.227300                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.227301                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.227301                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 20122.345035                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 20122.345035                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 37085.354025                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 37085.354025                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2700                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2700                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 20253.417458                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 20253.417458                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 20253.284404                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 20253.284404                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          42.501447                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            636017                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        11778.092593                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    42.501447                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.083011                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.083011                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1272210                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1272210                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       636017                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        636017                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       636017                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         636017                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       636017                       # number of overall hits
system.cpu06.icache.overall_hits::total        636017                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           61                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           61                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           61                       # number of overall misses
system.cpu06.icache.overall_misses::total           61                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1182215                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1182215                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1182215                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1182215                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1182215                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1182215                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       636078                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       636078                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       636078                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       636078                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       636078                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       636078                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000096                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000096                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 19380.573770                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 19380.573770                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 19380.573770                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 19380.573770                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 19380.573770                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 19380.573770                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs     9.222222                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst            7                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst            7                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst            7                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst       971276                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total       971276                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst       971276                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total       971276                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst       971276                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total       971276                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 17986.592593                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 17986.592593                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 17986.592593                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 17986.592593                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 17986.592593                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 17986.592593                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                221801                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          217959                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1593                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             179272                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                179127                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           99.919117                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2021                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2598632                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      2379481                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    221801                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           181148                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2592697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3965                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  635743                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2597503                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.923092                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.209759                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                1467458     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 403209     15.52%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 185983      7.16%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 540853     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2597503                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.085353                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.915667                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 379015                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             1379980                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  218080                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              618473                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1955                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1645                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              2342195                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2883                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1955                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 523887                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                820893                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12258                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  600905                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              637605                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              2333433                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                2173                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents              507751                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  219                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                  243                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           3260977                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11483309                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        3772688                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             3246471                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  14506                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              399                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          398                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                  883299                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             577749                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             10418                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2729                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1946                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  2329708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               804                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 2329567                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              69                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          7895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        19589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2597503                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.896849                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.907041                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0            967100     37.23%     37.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1176672     45.30%     82.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            212063      8.16%     90.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            237904      9.16%     99.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3763      0.14%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2597503                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 57239     21.73%     21.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                   39      0.01%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     21.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               200499     76.12%     97.87% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                5607      2.13%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1346932     57.82%     57.82% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             393219     16.88%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead             579121     24.86%     99.56% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             10295      0.44%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              2329567                       # Type of FU issued
system.cpu07.iq.rate                         0.896459                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    263384                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.113061                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads          7520088                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2338410                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2325171                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2592951                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2203                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          284                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          387                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1043                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1955                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1731                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                  49                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           2330515                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              577749                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              10418                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              398                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         1419                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1571                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             2327636                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts              578104                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1929                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                     588353                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 213973                       # Number of branches executed
system.cpu07.iew.exec_stores                    10249                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.895716                       # Inst execution rate
system.cpu07.iew.wb_sent                      2325569                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     2325171                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 1480709                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 2067468                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.894767                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.716194                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          6221                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1566                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2595464                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.894875                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.434669                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1520589     58.59%     58.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       507659     19.56%     78.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       261498     10.08%     88.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       130410      5.02%     93.25% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2336      0.09%     93.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       160511      6.18%     99.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         4228      0.16%     99.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         2399      0.09%     99.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         5834      0.22%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2595464                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            2310311                       # Number of instructions committed
system.cpu07.commit.committedOps              2322617                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       585680                       # Number of memory references committed
system.cpu07.commit.loads                      575546                       # Number of loads committed
system.cpu07.commit.membars                       395                       # Number of memory barriers committed
system.cpu07.commit.branches                   213883                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 2110682                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1171                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1343718     57.85%     57.85% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        393219     16.93%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        575546     24.78%     99.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        10134      0.44%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         2322617                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                5834                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    4913450                       # The number of ROB reads
system.cpu07.rob.rob_writes                   4659742                       # The number of ROB writes
system.cpu07.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     242951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   2310311                       # Number of Instructions Simulated
system.cpu07.committedOps                     2322617                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.124797                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.124797                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.889049                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.889049                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3761402                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1986717                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 8711043                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                1263182                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                609053                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          132401                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         887.003385                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            315155                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.362074                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       264750500                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   887.003385                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.866214                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.866214                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1307021                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1307021                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       307099                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        307099                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8050                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8050                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data       315149                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         315149                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       315150                       # number of overall hits
system.cpu07.dcache.overall_hits::total        315150                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       269554                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       269554                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         2069                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           11                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       271623                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       271623                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       271624                       # number of overall misses
system.cpu07.dcache.overall_misses::total       271624                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   5874966525                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   5874966525                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     79956999                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     79956999                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        50000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        50000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        14500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   5954923524                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   5954923524                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   5954923524                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   5954923524                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       576653                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       576653                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        10119                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        10119                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       586772                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       586772                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       586774                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       586774                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.467446                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.467446                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.204467                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.204467                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.462911                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.462911                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.462911                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.462911                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 21795.137616                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 21795.137616                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 38645.238763                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 38645.238763                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4545.454545                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4545.454545                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         3625                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         3625                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 21923.487790                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 21923.487790                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 21923.407077                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 21923.407077                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          243                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          243                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         5015                       # number of writebacks
system.cpu07.dcache.writebacks::total            5015                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       137156                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       137156                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1038                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       138194                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       138194                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       138194                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       138194                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       132398                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       133429                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       133430                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2663400592                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2663400592                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     37858999                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     37858999                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        33500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        33500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   2701259591                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   2701259591                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   2701262091                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   2701262091                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.229597                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.229597                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.101888                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.101888                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.227395                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.227395                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.227396                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.227396                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 20116.622547                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 20116.622547                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 36720.658584                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 36720.658584                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  3045.454545                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3045.454545                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 20244.921202                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 20244.921202                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 20244.788211                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 20244.788211                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          42.494520                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            635683                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        11771.907407                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    42.494520                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.082997                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.082997                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1271540                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1271540                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       635683                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        635683                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       635683                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         635683                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       635683                       # number of overall hits
system.cpu07.icache.overall_hits::total        635683                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           60                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           60                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           60                       # number of overall misses
system.cpu07.icache.overall_misses::total           60                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1183723                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1183723                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1183723                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1183723                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1183723                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1183723                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       635743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       635743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       635743                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       635743                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       635743                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       635743                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000094                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000094                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 19728.716667                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 19728.716667                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 19728.716667                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 19728.716667                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 19728.716667                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 19728.716667                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs     9.125000                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst            6                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst            6                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst            6                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst       961769                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total       961769                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst       961769                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total       961769                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst       961769                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total       961769                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 17810.537037                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 17810.537037                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 17810.537037                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 17810.537037                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 17810.537037                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 17810.537037                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                221752                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          217925                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1594                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             179232                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                179091                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           99.921331                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2015                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2598012                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      2379267                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    221752                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           181106                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2591937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3967                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          346                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  635669                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2596970                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.923182                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.208364                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                1467006     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 398826     15.36%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 194763      7.50%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 536375     20.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2596970                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.085354                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.915803                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 379856                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             1378717                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  216756                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              619686                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1955                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1646                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              2342225                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                3010                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1955                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 523901                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                823972                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12401                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  597198                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              637543                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              2333506                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                2106                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents              508482                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  201                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   93                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           3261085                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11483670                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        3772795                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             3246522                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  14551                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              398                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          398                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                  897819                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             577694                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             10414                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2726                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1946                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  2329659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               804                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 2329516                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          7799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        19114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2596970                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.897013                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.907516                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0            964693     37.15%     37.15% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1183529     45.57%     82.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            203983      7.85%     90.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            241040      9.28%     99.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3724      0.14%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2596970                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 57179     22.03%     22.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                   32      0.01%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     22.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               196707     75.80%     97.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                5606      2.16%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1346951     57.82%     57.82% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             393219     16.88%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead             579045     24.86%     99.56% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             10301      0.44%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              2329516                       # Type of FU issued
system.cpu08.iq.rate                         0.896653                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    259524                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.111407                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads          7515597                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2338265                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2325210                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2589040                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2137                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          275                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          387                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1955                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1770                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                  47                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           2330466                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              577694                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              10414                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              398                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1419                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1571                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             2327662                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts              578106                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1851                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                     588361                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 213981                       # Number of branches executed
system.cpu08.iew.exec_stores                    10255                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.895940                       # Inst execution rate
system.cpu08.iew.wb_sent                      2325608                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     2325210                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 1472830                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 2058927                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.894996                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.715339                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          6187                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1566                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2594931                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.895077                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.434803                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1519998     58.58%     58.58% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       507773     19.57%     78.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       261432     10.07%     88.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       130423      5.03%     93.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2341      0.09%     93.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       160478      6.18%     99.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         4242      0.16%     99.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         2400      0.09%     99.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5844      0.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2594931                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            2310353                       # Number of instructions committed
system.cpu08.commit.committedOps              2322664                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       585696                       # Number of memory references committed
system.cpu08.commit.loads                      575557                       # Number of loads committed
system.cpu08.commit.membars                       396                       # Number of memory barriers committed
system.cpu08.commit.branches                   213891                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 2110721                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1172                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1343749     57.85%     57.85% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        393219     16.93%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        575557     24.78%     99.56% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        10139      0.44%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         2322664                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5844                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    4912920                       # The number of ROB reads
system.cpu08.rob.rob_writes                   4659753                       # The number of ROB writes
system.cpu08.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     243571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   2310353                       # Number of Instructions Simulated
system.cpu08.committedOps                     2322664                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.124509                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.124509                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.889277                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.889277                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                3761402                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1986725                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 8711166                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                1263240                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                609079                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          132401                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         887.031994                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            315168                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.362171                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       264612000                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   887.031994                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.866242                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.866242                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1307073                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1307073                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       307107                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        307107                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8055                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8055                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            2                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data            1                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data       315162                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         315162                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       315163                       # number of overall hits
system.cpu08.dcache.overall_hits::total        315163                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       269566                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       269566                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         2069                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           10                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       271635                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       271635                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       271636                       # number of overall misses
system.cpu08.dcache.overall_misses::total       271636                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   5876028009                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   5876028009                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     79938999                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     79938999                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        51500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        51500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         8000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   5955967008                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   5955967008                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   5955967008                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   5955967008                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       576673                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       576673                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        10124                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        10124                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       586797                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       586797                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       586799                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       586799                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.467450                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.467450                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.204366                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.204366                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.462911                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.462911                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.462911                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.462911                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 21798.105136                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 21798.105136                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 38636.538908                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 38636.538908                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         5150                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         5150                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         2000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 21926.360771                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 21926.360771                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 21926.280051                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 21926.280051                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          224                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         4978                       # number of writebacks
system.cpu08.dcache.writebacks::total            4978                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       137168                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       137168                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         1038                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       138206                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       138206                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       138206                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       138206                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       132398                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       133429                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       133430                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2664164486                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2664164486                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     37899249                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     37899249                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        36500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        36500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   2702063735                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   2702063735                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   2702066735                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   2702066735                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.229589                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.229589                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.101837                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.101837                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.227385                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.227385                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.227386                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.227386                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 20122.392226                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 20122.392226                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 36759.698351                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 36759.698351                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         3000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         3650                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3650                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1250                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 20250.947957                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 20250.947957                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 20250.818669                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 20250.818669                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          42.840948                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            635607                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        11992.584906                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    42.840948                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.083674                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.083674                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1271391                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1271391                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       635607                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        635607                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       635607                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         635607                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       635607                       # number of overall hits
system.cpu08.icache.overall_hits::total        635607                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           62                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           62                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           62                       # number of overall misses
system.cpu08.icache.overall_misses::total           62                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1312450                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1312450                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1312450                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1312450                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1312450                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1312450                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       635669                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       635669                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       635669                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       635669                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       635669                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       635669                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000098                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000098                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 21168.548387                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 21168.548387                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 21168.548387                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 21168.548387                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 21168.548387                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 21168.548387                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs     9.125000                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst            9                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst            9                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst            9                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1032785                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1032785                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1032785                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1032785                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1032785                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1032785                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 19486.509434                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 19486.509434                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 19486.509434                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 19486.509434                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 19486.509434                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 19486.509434                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                221562                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          217749                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1592                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             179150                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                179007                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           99.920179                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2006                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2597574                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      2378515                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    221562                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           181013                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2591653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3959                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  635493                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2596469                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.923035                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.209591                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                1467086     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 402116     15.49%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 187284      7.21%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 539983     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2596469                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.085296                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.915668                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 379730                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             1378680                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  216615                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              619491                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1953                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1637                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              2341224                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2945                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1953                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 524328                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                820229                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        12220                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  600028                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              637711                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              2332555                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                2103                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents              508169                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  183                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                  225                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           3259443                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11479075                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        3771542                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             3244967                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  14472                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              401                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          400                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                  888116                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             577624                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             10369                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2706                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1935                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  2328814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               806                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 2328709                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          7880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        19586                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2596469                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.896875                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.908923                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0            968227     37.29%     37.29% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1176030     45.29%     82.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            207685      8.00%     90.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            240799      9.27%     99.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              3728      0.14%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2596469                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 57033     21.94%     21.94% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                   41      0.02%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     21.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               197294     75.90%     97.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                5560      2.14%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1346207     57.81%     57.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             393219     16.89%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             579027     24.86%     99.56% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             10256      0.44%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              2328709                       # Type of FU issued
system.cpu09.iq.rate                         0.896494                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    259928                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.111619                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads          7513879                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2337502                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2324279                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2588637                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2211                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          268                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          385                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1953                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1610                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                  35                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           2329623                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              577624                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              10369                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              400                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1419                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          151                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1570                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             2326793                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts              578017                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1914                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                     588232                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 213766                       # Number of branches executed
system.cpu09.iew.exec_stores                    10215                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.895756                       # Inst execution rate
system.cpu09.iew.wb_sent                      2324674                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     2324279                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 1475946                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 2062056                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.894788                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.715764                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          6224                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1566                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2594437                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.894892                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.434188                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1519789     58.58%     58.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       507492     19.56%     78.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       261544     10.08%     88.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       130379      5.03%     93.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2344      0.09%     93.34% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       160540      6.19%     99.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4224      0.16%     99.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2397      0.09%     99.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         5728      0.22%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2594437                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            2309496                       # Number of instructions committed
system.cpu09.commit.committedOps              2321740                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       585514                       # Number of memory references committed
system.cpu09.commit.loads                      575413                       # Number of loads committed
system.cpu09.commit.membars                       393                       # Number of memory barriers committed
system.cpu09.commit.branches                   213683                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 2109994                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1165                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1343007     57.84%     57.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        393219     16.94%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        575413     24.78%     99.56% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        10101      0.44%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         2321740                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                5728                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    4911681                       # The number of ROB reads
system.cpu09.rob.rob_writes                   4657974                       # The number of ROB writes
system.cpu09.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     244009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   2309496                       # Number of Instructions Simulated
system.cpu09.committedOps                     2321740                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.124736                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.124736                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.889097                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.889097                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3760293                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1986322                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 8708109                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                1262042                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                608864                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          132402                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         887.063345                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            315010                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.360970                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       264935000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   887.063345                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.866273                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.866273                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1306722                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1306722                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       306990                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        306990                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8014                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8014                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data       315004                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         315004                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       315005                       # number of overall hits
system.cpu09.dcache.overall_hits::total        315005                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       269544                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       269544                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         2069                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           16                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       271613                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       271613                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       271614                       # number of overall misses
system.cpu09.dcache.overall_misses::total       271614                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   5876406811                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   5876406811                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     78366248                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     78366248                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        81999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        81999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        13000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   5954773059                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   5954773059                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   5954773059                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   5954773059                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       576534                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       576534                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        10083                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        10083                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       586617                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       586617                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       586619                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       586619                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.467525                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.467525                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.205197                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.205197                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.463016                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.463016                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.463016                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.463016                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 21801.289626                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 21801.289626                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 37876.388594                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 37876.388594                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  5124.937500                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  5124.937500                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  4333.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 21923.740981                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 21923.740981                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 21923.660264                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 21923.660264                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         4984                       # number of writebacks
system.cpu09.dcache.writebacks::total            4984                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       137145                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       137145                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         1038                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       138183                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       138183                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       138183                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       138183                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       132399                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           16                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       133430                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       133431                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2664713967                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2664713967                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     37336998                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     37336998                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        57001                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        57001                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   2702050965                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   2702050965                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   2702053465                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   2702053465                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.229646                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.229646                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.102251                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.102251                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.227457                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.227457                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.227458                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.227458                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 20126.390433                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 20126.390433                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 36214.353055                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 36214.353055                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3562.562500                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3562.562500                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 20250.700480                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 20250.700480                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 20250.567447                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 20250.567447                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          43.220803                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            635435                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        11989.339623                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    43.220803                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.084416                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.084416                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1271039                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1271039                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       635435                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        635435                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       635435                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         635435                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       635435                       # number of overall hits
system.cpu09.icache.overall_hits::total        635435                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           58                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           58                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           58                       # number of overall misses
system.cpu09.icache.overall_misses::total           58                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1152497                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1152497                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1152497                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1152497                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1152497                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1152497                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       635493                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       635493                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       635493                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       635493                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       635493                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       635493                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000091                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000091                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 19870.637931                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 19870.637931                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 19870.637931                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 19870.637931                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 19870.637931                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 19870.637931                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs    10.111111                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            5                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            5                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            5                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst       994753                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total       994753                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst       994753                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total       994753                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst       994753                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total       994753                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 18768.924528                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 18768.924528                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 18768.924528                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 18768.924528                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 18768.924528                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 18768.924528                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                221307                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          217504                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1590                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             178992                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                178851                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           99.921226                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2005                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2596972                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      2377353                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    221307                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           180856                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2590907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3955                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  635159                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2595758                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.922845                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.207917                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                1466767     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 397283     15.31%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 196925      7.59%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 534783     20.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2595758                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.085217                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.915433                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 379582                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             1378604                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  216374                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              619249                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1949                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1635                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              2340524                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                3138                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1949                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 523790                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                824505                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        12121                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  595461                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              637932                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              2331797                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                2057                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents              508947                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  212                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.SQFullEvents                  219                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           3258025                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11475369                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        3770491                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             3243492                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  14522                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              394                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          394                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                  902686                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             577468                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             10370                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2709                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1929                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  2327952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               796                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 2327703                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          7783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        19084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2595758                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.896733                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.908377                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0            965250     37.19%     37.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1183159     45.58%     82.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            201216      7.75%     90.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            242421      9.34%     99.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3711      0.14%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2595758                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 56811     22.08%     22.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                   53      0.02%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     22.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               194828     75.73%     97.84% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                5564      2.16%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1345518     57.80%     57.80% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             393219     16.89%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             578708     24.86%     99.56% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10258      0.44%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              2327703                       # Type of FU issued
system.cpu10.iq.rate                         0.896314                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    257256                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.110519                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads          7508491                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2336534                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2323502                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2584959                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2147                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          269                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          385                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1949                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1890                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                  54                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           2328751                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              577468                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              10370                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         1417                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1567                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             2325867                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts              577784                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1833                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                     587997                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 213576                       # Number of branches executed
system.cpu10.iew.exec_stores                    10213                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.895607                       # Inst execution rate
system.cpu10.iew.wb_sent                      2323899                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     2323502                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 1468679                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 2053799                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.894697                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.715104                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          6151                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1562                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2593728                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.894837                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.434595                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1519633     58.59%     58.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       507177     19.55%     78.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       261404     10.08%     88.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       130382      5.03%     93.25% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2347      0.09%     93.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       160327      6.18%     99.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         4234      0.16%     99.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2385      0.09%     99.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         5839      0.23%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2593728                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            2308712                       # Number of instructions committed
system.cpu10.commit.committedOps              2320965                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       585422                       # Number of memory references committed
system.cpu10.commit.loads                      575321                       # Number of loads committed
system.cpu10.commit.membars                       394                       # Number of memory barriers committed
system.cpu10.commit.branches                   213487                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 2109416                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1166                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1342324     57.83%     57.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        393219     16.94%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        575321     24.79%     99.56% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        10101      0.44%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         2320965                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                5839                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    4910013                       # The number of ROB reads
system.cpu10.rob.rob_writes                   4656282                       # The number of ROB writes
system.cpu10.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     244611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   2308712                       # Number of Instructions Simulated
system.cpu10.committedOps                     2320965                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.124857                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.124857                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.889001                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.889001                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3759018                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1986021                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 8705067                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                1260906                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                608777                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          132402                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         887.117501                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            314917                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.360273                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       264850500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   887.117501                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.866326                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.866326                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1306580                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1306580                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       306892                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        306892                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         8019                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         8019                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data       314911                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         314911                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       314912                       # number of overall hits
system.cpu10.dcache.overall_hits::total        314912                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       269574                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       269574                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         2069                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       271643                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       271643                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       271644                       # number of overall misses
system.cpu10.dcache.overall_misses::total       271644                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   5878951137                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   5878951137                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     79753496                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     79753496                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        45500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        45500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        13500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   5958704633                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   5958704633                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   5958704633                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   5958704633                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       576466                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       576466                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        10088                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        10088                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       586554                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       586554                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       586556                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       586556                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.467632                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.467632                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.205095                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.205095                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.463117                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.463117                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.463117                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.463117                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 21808.301754                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 21808.301754                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 38546.880619                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 38546.880619                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  5055.555556                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  5055.555556                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         3375                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         3375                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 21935.793056                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 21935.793056                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 21935.712304                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 21935.712304                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          226                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         4947                       # number of writebacks
system.cpu10.dcache.writebacks::total            4947                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       137175                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       137175                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         1038                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       138213                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       138213                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       138213                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       138213                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       132399                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       133430                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       133431                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2664428676                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2664428676                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     37755246                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     37755246                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   2702183922                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   2702183922                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   2702186422                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   2702186422                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.229674                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.229674                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.102201                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.102201                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.227481                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.227481                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.227482                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.227482                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 20124.235651                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 20124.235651                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 36620.025218                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 36620.025218                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3555.555556                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3555.555556                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         2250                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         2250                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20251.696935                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20251.696935                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20251.563894                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20251.563894                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          42.478167                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            635097                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        11341.017857                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    42.478167                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.082965                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.082965                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1270374                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1270374                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       635097                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        635097                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       635097                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         635097                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       635097                       # number of overall hits
system.cpu10.icache.overall_hits::total        635097                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           62                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           62                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           62                       # number of overall misses
system.cpu10.icache.overall_misses::total           62                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1373989                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1373989                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1373989                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1373989                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1373989                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1373989                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       635159                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       635159                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       635159                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       635159                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       635159                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       635159                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000098                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000098                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22161.112903                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22161.112903                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22161.112903                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22161.112903                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22161.112903                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22161.112903                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst            6                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst            6                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst            6                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1256260                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1256260                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1256260                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1256260                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1256260                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1256260                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 22433.214286                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 22433.214286                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 22433.214286                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 22433.214286                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 22433.214286                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 22433.214286                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                220617                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          216832                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1587                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             178662                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                178517                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           99.918841                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  1990                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2596372                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      2374619                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    220617                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           180507                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2590368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3939                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          329                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  634473                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2595293                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.921900                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.208356                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                1467731     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 398778     15.37%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 192530      7.42%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 536254     20.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2595293                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.084971                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.914591                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 379380                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             1379849                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  215143                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              618979                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1942                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               1618                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              2337334                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2956                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1942                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 523825                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                823355                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12250                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  595789                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              638132                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              2328639                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                2114                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents              508528                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  216                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.SQFullEvents                  327                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           3252561                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11460033                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        3766236                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             3238280                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  14278                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              397                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          397                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                  894611                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             577027                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             10269                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2677                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1898                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  2324858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               799                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 2324890                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          7639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        18714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2595293                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.895810                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.906923                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0            965933     37.22%     37.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1180837     45.50%     82.72% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            205189      7.91%     90.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            239663      9.23%     99.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3669      0.14%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2595293                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 56429     21.74%     21.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                   36      0.01%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     21.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               197629     76.13%     97.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                5485      2.11%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1343005     57.77%     57.77% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             393219     16.91%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.68% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             578498     24.88%     99.56% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             10168      0.44%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              2324890                       # Type of FU issued
system.cpu11.iq.rate                         0.895438                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    259579                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.111652                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads          7504708                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2333298                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2320499                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2584469                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2124                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          239                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          381                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1942                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  1970                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                  62                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           2325660                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              577027                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              10269                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              397                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         1415                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1564                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             2323042                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts              577540                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1847                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                     587671                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 212869                       # Number of branches executed
system.cpu11.iew.exec_stores                    10131                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.894726                       # Inst execution rate
system.cpu11.iew.wb_sent                      2320893                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     2320499                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 1471967                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 2055992                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.893747                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.715940                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          6035                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           785                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1560                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2593277                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.893857                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.433737                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1520543     58.63%     58.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       506134     19.52%     78.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       261457     10.08%     88.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       130369      5.03%     93.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2329      0.09%     93.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       160087      6.17%     99.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         4181      0.16%     99.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         2390      0.09%     99.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         5787      0.22%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2593277                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            2305890                       # Number of instructions committed
system.cpu11.commit.committedOps              2318018                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       584933                       # Number of memory references committed
system.cpu11.commit.loads                      574903                       # Number of loads committed
system.cpu11.commit.membars                       389                       # Number of memory barriers committed
system.cpu11.commit.branches                   212793                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 2107142                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1153                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1339866     57.80%     57.80% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        393219     16.96%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        574903     24.80%     99.57% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10030      0.43%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         2318018                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                5787                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    4906603                       # The number of ROB reads
system.cpu11.rob.rob_writes                   4650136                       # The number of ROB writes
system.cpu11.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     245211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   2305890                       # Number of Instructions Simulated
system.cpu11.committedOps                     2318018                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.125974                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.125974                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.888120                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.888120                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3755262                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1984745                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 8695335                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                1256908                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                608229                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   73                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          132404                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         886.866767                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            314393                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.356310                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       264820500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   886.866767                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.866081                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.866081                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1305540                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1305540                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       306445                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        306445                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7942                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7942                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            1                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            2                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data       314387                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         314387                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       314388                       # number of overall hits
system.cpu11.dcache.overall_hits::total        314388                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       269567                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       269567                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2069                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           15                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       271636                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       271636                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       271637                       # number of overall misses
system.cpu11.dcache.overall_misses::total       271637                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   5876778265                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   5876778265                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     81600502                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     81600502                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        74500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   5958378767                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   5958378767                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   5958378767                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   5958378767                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       576012                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       576012                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10011                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10011                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       586023                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       586023                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       586025                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       586025                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.467989                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.467989                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.206673                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.206673                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.463524                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.463524                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.463525                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.463525                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 21800.807462                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 21800.807462                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 39439.585307                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 39439.585307                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  4966.666667                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  4966.666667                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         3125                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 21935.158694                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 21935.158694                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 21935.077942                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 21935.077942                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          338                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          338                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         4948                       # number of writebacks
system.cpu11.dcache.writebacks::total            4948                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       137166                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       137166                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         1038                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       138204                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       138204                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       138204                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       138204                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       132401                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           15                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       133432                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       133433                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2663671371                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2663671371                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     38328498                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     38328498                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   2701999869                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   2701999869                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   2702002369                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   2702002369                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.229858                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.229858                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.102987                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.102987                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.227691                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.227691                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.227692                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.227692                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 20118.211879                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 20118.211879                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 37176.040737                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 37176.040737                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  3466.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3466.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         2000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 20250.014007                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 20250.014007                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 20249.880981                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 20249.880981                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          42.076978                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            634416                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        11748.444444                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    42.076978                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.082182                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.082182                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1269000                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1269000                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       634416                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        634416                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       634416                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         634416                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       634416                       # number of overall hits
system.cpu11.icache.overall_hits::total        634416                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           57                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           57                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           57                       # number of overall misses
system.cpu11.icache.overall_misses::total           57                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1190247                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1190247                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1190247                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1190247                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1190247                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1190247                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       634473                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       634473                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       634473                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       634473                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       634473                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       634473                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000090                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000090                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 20881.526316                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 20881.526316                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 20881.526316                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 20881.526316                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 20881.526316                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 20881.526316                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          339                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            3                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1121253                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1121253                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1121253                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1121253                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1121253                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1121253                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 20763.944444                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 20763.944444                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 20763.944444                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 20763.944444                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 20763.944444                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 20763.944444                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                220344                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          216551                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1589                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             178493                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                178341                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           99.914843                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1990                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2595952                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      2373346                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    220344                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           180331                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2589829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3939                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          425                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  634135                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2594868                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.921558                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.207330                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                1467857     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 395799     15.25%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 198113      7.63%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 533099     20.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2594868                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.084880                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.914249                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 379417                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             1379871                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  214651                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              618987                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1942                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1617                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              2336356                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                3170                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1942                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 523829                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                826270                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        12260                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  592583                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              637984                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              2327743                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                2031                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents              508539                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  190                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                  344                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           3250780                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11455743                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        3765053                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             3236287                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  14489                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              394                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          394                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                  906762                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             576891                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10283                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2668                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1887                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  2323878                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               795                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 2323781                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              58                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          7782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        19184                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2594868                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.895530                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.909207                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0            967488     37.28%     37.28% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1182102     45.56%     82.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            197781      7.62%     90.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            243871      9.40%     99.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3626      0.14%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2594868                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 56371     22.11%     22.11% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                   29      0.01%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     22.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               193040     75.73%     97.86% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                5460      2.14%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1342101     57.76%     57.76% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             393219     16.92%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.68% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             578302     24.89%     99.56% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             10159      0.44%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              2323781                       # Type of FU issued
system.cpu12.iq.rate                         0.895156                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    254900                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.109692                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads          7497386                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2332457                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2319423                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2578681                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2144                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          285                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          379                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         1088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1942                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  1826                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                  37                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           2324676                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              576891                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10283                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1412                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1567                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             2321974                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts              577396                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1805                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                     587506                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 212613                       # Number of branches executed
system.cpu12.iew.exec_stores                    10110                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.894460                       # Inst execution rate
system.cpu12.iew.wb_sent                      2319822                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     2319423                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 1464064                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 2047274                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.893477                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.715129                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          6184                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1562                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2592839                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.893573                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.433563                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1520652     58.65%     58.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       505795     19.51%     78.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       261394     10.08%     88.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       130322      5.03%     93.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2323      0.09%     93.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       160016      6.17%     99.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         4171      0.16%     99.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2384      0.09%     99.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5782      0.22%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2592839                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            2304812                       # Number of instructions committed
system.cpu12.commit.committedOps              2316891                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       584745                       # Number of memory references committed
system.cpu12.commit.loads                      574747                       # Number of loads committed
system.cpu12.commit.membars                       388                       # Number of memory barriers committed
system.cpu12.commit.branches                   212529                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 2106270                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1148                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1338927     57.79%     57.79% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        393219     16.97%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        574747     24.81%     99.57% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         9998      0.43%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         2316891                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5782                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    4905218                       # The number of ROB reads
system.cpu12.rob.rob_writes                   4648193                       # The number of ROB writes
system.cpu12.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     245631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   2304812                       # Number of Instructions Simulated
system.cpu12.committedOps                     2316891                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.126318                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.126318                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.887848                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.887848                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                3753821                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1984324                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 8691687                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                1255393                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                608089                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          132400                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         886.718528                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            314257                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.355344                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       264941000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   886.718528                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.865936                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.865936                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1305256                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1305256                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       306335                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        306335                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         7911                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         7911                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            1                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data       314246                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         314246                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       314247                       # number of overall hits
system.cpu12.dcache.overall_hits::total        314247                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       269568                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       269568                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         2069                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           14                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       271637                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       271637                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       271638                       # number of overall misses
system.cpu12.dcache.overall_misses::total       271638                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   5879767893                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   5879767893                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     81956250                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     81956250                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        63000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        63000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   5961724143                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   5961724143                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   5961724143                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   5961724143                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       575903                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       575903                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         9980                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9980                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       585883                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       585883                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       585885                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       585885                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.468079                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.468079                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.207315                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.207315                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.463637                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.463637                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.463637                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.463637                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 21811.817029                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 21811.817029                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 39611.527308                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 39611.527308                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         4500                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         4500                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         2400                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 21947.393555                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 21947.393555                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 21947.312758                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 21947.312758                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          321                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          321                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         4918                       # number of writebacks
system.cpu12.dcache.writebacks::total            4918                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       137171                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       137171                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         1038                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       138209                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       138209                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       138209                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       138209                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       132397                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       132397                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           14                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       133428                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       133429                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2665495417                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2665495417                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     38442250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     38442250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   2703937667                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   2703937667                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   2703940167                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   2703940167                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.229895                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.229895                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.103307                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.103307                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.227738                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.227738                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.227739                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.227739                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 20132.596788                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 20132.596788                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 37286.372454                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 37286.372454                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         1500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 20265.144250                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 20265.144250                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 20265.011107                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 20265.011107                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          39.919691                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            634075                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        11124.122807                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    39.919691                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.077968                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.077968                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1268327                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1268327                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       634075                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        634075                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       634075                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         634075                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       634075                       # number of overall hits
system.cpu12.icache.overall_hits::total        634075                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           60                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           60                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           60                       # number of overall misses
system.cpu12.icache.overall_misses::total           60                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1102997                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1102997                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1102997                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1102997                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1102997                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1102997                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       634135                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       634135                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       634135                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       634135                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       634135                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       634135                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000095                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000095                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 18383.283333                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 18383.283333                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 18383.283333                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 18383.283333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 18383.283333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 18383.283333                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst            3                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst            3                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst            3                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1031503                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1031503                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1031503                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1031503                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1031503                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1031503                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 18096.543860                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 18096.543860                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 18096.543860                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 18096.543860                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 18096.543860                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 18096.543860                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                220670                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          216904                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1577                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             178659                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                178536                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           99.931154                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  1994                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2595532                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      2374617                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    220670                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           180530                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2589455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3921                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          344                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  634472                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2594448                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.922161                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.207622                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                1466961     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 396153     15.27%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 197655      7.62%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 533679     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2594448                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.085019                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.914886                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 379625                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             1378616                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  214953                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              619321                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1933                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1615                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              2337727                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                3148                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1933                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 523950                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                824294                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12040                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  593682                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              638549                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              2329191                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                1987                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents              509421                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  193                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.SQFullEvents                  334                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           3253430                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11462724                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        3767007                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             3238956                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  14463                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              384                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          384                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                  907353                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             577133                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             10303                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2689                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1906                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  2325413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               774                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 2325116                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              51                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          7788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        19328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples      2594448                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.896189                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.910060                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0            967158     37.28%     37.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1181657     45.55%     82.82% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            197105      7.60%     90.42% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            244865      9.44%     99.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3661      0.14%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2594448                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 56226     22.14%     22.14% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                   48      0.02%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     22.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               192172     75.67%     97.83% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                5498      2.17%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1343348     57.78%     57.78% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             393219     16.91%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.69% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             578361     24.87%     99.56% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10188      0.44%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              2325116                       # Type of FU issued
system.cpu13.iq.rate                         0.895815                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    253944                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.109218                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads          7498672                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2333977                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2320914                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2579060                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2177                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          268                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          382                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1933                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1791                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                  44                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           2326190                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              577133                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              10303                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              384                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1415                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1554                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             2323289                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts              577430                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1824                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                     587575                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 212962                       # Number of branches executed
system.cpu13.iew.exec_stores                    10145                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.895111                       # Inst execution rate
system.cpu13.iew.wb_sent                      2321316                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     2320914                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 1464045                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 2047709                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.894196                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.714967                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          6194                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           774                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1550                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2592429                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.894296                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.434037                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1519498     58.61%     58.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       506364     19.53%     78.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       261369     10.08%     88.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       130359      5.03%     93.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2334      0.09%     93.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       160130      6.18%     99.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         4194      0.16%     99.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2378      0.09%     99.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         5803      0.22%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2592429                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            2306242                       # Number of instructions committed
system.cpu13.commit.committedOps              2318399                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       584991                       # Number of memory references committed
system.cpu13.commit.loads                      574956                       # Number of loads committed
system.cpu13.commit.membars                       390                       # Number of memory barriers committed
system.cpu13.commit.branches                   212881                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 2107440                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1156                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1340189     57.81%     57.81% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        393219     16.96%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        574956     24.80%     99.57% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        10035      0.43%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         2318399                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                5803                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    4906266                       # The number of ROB reads
system.cpu13.rob.rob_writes                   4651217                       # The number of ROB writes
system.cpu13.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     246051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   2306242                       # Number of Instructions Simulated
system.cpu13.committedOps                     2318399                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.125438                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.125438                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.888543                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.888543                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3755588                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1984968                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 8696235                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                1257377                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                608310                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          132400                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         886.660229                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            314540                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.357482                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       264838500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   886.660229                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.865879                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.865879                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1305771                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1305771                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       306574                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        306574                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         7960                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         7960                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data       314534                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         314534                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       314535                       # number of overall hits
system.cpu13.dcache.overall_hits::total        314535                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       269559                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       269559                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         2069                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       271628                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       271628                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       271629                       # number of overall misses
system.cpu13.dcache.overall_misses::total       271629                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   5879501640                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   5879501640                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     81396999                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     81396999                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        23000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        23000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        24999                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   5960898639                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   5960898639                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   5960898639                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   5960898639                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       576133                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       576133                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        10029                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        10029                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       586162                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       586162                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       586164                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       586164                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.467876                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.467876                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.206302                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.206302                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.463401                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.463401                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.463401                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.463401                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21811.557544                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21811.557544                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 39341.227163                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 39341.227163                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  7666.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  7666.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         8333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         8333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 21945.081652                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 21945.081652                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 21945.000861                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 21945.000861                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          195                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         4874                       # number of writebacks
system.cpu13.dcache.writebacks::total            4874                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       137162                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       137162                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         1038                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       138200                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       138200                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       138200                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       138200                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       132397                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       132397                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       133428                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       133429                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2664891682                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2664891682                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     38278499                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     38278499                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        19501                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        19501                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   2703170181                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   2703170181                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   2703172681                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   2703172681                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.229803                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.229803                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.102802                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.102802                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.227630                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.227630                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.227631                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.227631                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 20128.036753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 20128.036753                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 37127.545102                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 37127.545102                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  6500.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  6500.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 20259.392189                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 20259.392189                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 20259.259089                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 20259.259089                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          40.659242                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            634411                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        11130.017544                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    40.659242                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.079413                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.079413                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1269001                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1269001                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       634411                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        634411                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       634411                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         634411                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       634411                       # number of overall hits
system.cpu13.icache.overall_hits::total        634411                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           61                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           61                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           61                       # number of overall misses
system.cpu13.icache.overall_misses::total           61                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1248236                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1248236                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1248236                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1248236                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1248236                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1248236                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       634472                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       634472                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       634472                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       634472                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       634472                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       634472                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000096                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000096                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 20462.885246                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 20462.885246                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 20462.885246                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 20462.885246                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 20462.885246                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 20462.885246                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst            4                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst            4                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst            4                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1117264                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1117264                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1117264                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1117264                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1117264                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1117264                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 19601.122807                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 19601.122807                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 19601.122807                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 19601.122807                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 19601.122807                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 19601.122807                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                220254                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          216478                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1580                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             178454                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                178310                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           99.919307                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1989                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2595098                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      2372982                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    220254                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           180299                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2588939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3923                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          433                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  634020                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2594004                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.921705                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.208033                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                1467203     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 397763     15.33%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 193971      7.48%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 535067     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2594004                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.084873                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.914409                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 379727                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             1378869                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  213665                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              619810                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1933                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1612                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              2336071                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2909                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1933                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 523866                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                824130                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        12076                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  594507                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              637492                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              2327304                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                2212                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents              508038                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  200                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                  203                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           3250067                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11453588                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        3764442                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             3235761                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  14303                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              385                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          385                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  891968                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             576839                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10301                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2678                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1893                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  2323525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               778                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 2323385                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          7670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        19074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2594004                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.895675                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.903333                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0            960980     37.05%     37.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1185869     45.72%     82.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            207554      8.00%     90.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            235998      9.10%     99.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3601      0.14%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2594004                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 56539     21.47%     21.47% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                   53      0.02%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     21.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               201231     76.43%     97.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                5477      2.08%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1341785     57.75%     57.75% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             393219     16.92%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.68% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             578211     24.89%     99.56% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             10170      0.44%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              2323385                       # Type of FU issued
system.cpu14.iq.rate                         0.895298                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    263300                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.113326                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads          7504129                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2331975                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2319090                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2586685                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2117                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          294                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          380                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1933                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1873                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                  50                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           2324306                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              576839                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10301                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              385                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1412                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1556                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             2321535                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts              577266                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1848                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                     587382                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 212539                       # Number of branches executed
system.cpu14.iew.exec_stores                    10116                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.894585                       # Inst execution rate
system.cpu14.iew.wb_sent                      2319496                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     2319090                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 1474424                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 2057760                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.893643                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.716519                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          6055                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           774                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1552                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2591985                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.893768                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.433324                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1519765     58.63%     58.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       505762     19.51%     78.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       261487     10.09%     88.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       130385      5.03%     93.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2335      0.09%     93.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       159942      6.17%     99.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         4194      0.16%     99.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2392      0.09%     99.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         5723      0.22%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2591985                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            2304525                       # Number of instructions committed
system.cpu14.commit.committedOps              2316633                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       584729                       # Number of memory references committed
system.cpu14.commit.loads                      574722                       # Number of loads committed
system.cpu14.commit.membars                       389                       # Number of memory barriers committed
system.cpu14.commit.branches                   212456                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 2106090                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1151                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1338685     57.79%     57.79% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        393219     16.97%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        574722     24.81%     99.57% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        10007      0.43%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         2316633                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                5723                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    4904023                       # The number of ROB reads
system.cpu14.rob.rob_writes                   4647412                       # The number of ROB writes
system.cpu14.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     246485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   2304525                       # Number of Instructions Simulated
system.cpu14.committedOps                     2316633                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.126088                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.126088                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.888030                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.888030                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3753173                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1984207                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 8690292                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                1254895                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                608180                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          132403                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         886.736211                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            314202                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.354896                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       264965500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   886.736211                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.865953                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.865953                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1305107                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1305107                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       306267                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        306267                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         7929                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         7929                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            1                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            1                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data       314196                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         314196                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       314197                       # number of overall hits
system.cpu14.dcache.overall_hits::total        314197                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       269558                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       269558                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         2069                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       271627                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       271627                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       271628                       # number of overall misses
system.cpu14.dcache.overall_misses::total       271628                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   5873834574                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   5873834574                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     81513500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     81513500                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        24500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   5955348074                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   5955348074                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   5955348074                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   5955348074                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       575825                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       575825                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         9998                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         9998                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       585823                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       585823                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       585825                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       585825                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.468125                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.468125                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.206941                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.206941                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.463667                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.463667                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.463667                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.463667                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 21790.614910                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 21790.614910                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 39397.535041                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 39397.535041                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         4900                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         4900                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 21924.727932                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 21924.727932                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 21924.647216                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 21924.647216                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         4915                       # number of writebacks
system.cpu14.dcache.writebacks::total            4915                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       137158                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       137158                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         1038                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       138196                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       138196                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       138196                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       138196                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       132400                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       133431                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       133432                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2661955335                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2661955335                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     38432000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     38432000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   2700387335                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   2700387335                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   2700389835                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   2700389835                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.229931                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.229931                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.103121                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.103121                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.227767                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.227767                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.227768                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.227768                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 20105.402832                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 20105.402832                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 37276.430650                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 37276.430650                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         3400                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3400                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20238.080618                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20238.080618                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20237.947681                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20237.947681                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          39.913589                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            633958                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        10930.310345                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    39.913589                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.077956                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.077956                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1268098                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1268098                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       633958                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        633958                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       633958                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         633958                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       633958                       # number of overall hits
system.cpu14.icache.overall_hits::total        633958                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           62                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           62                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           62                       # number of overall misses
system.cpu14.icache.overall_misses::total           62                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1276494                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1276494                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1276494                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1276494                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1276494                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1276494                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       634020                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       634020                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       634020                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       634020                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       634020                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       634020                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000098                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000098                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 20588.612903                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 20588.612903                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 20588.612903                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 20588.612903                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 20588.612903                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 20588.612903                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          391                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    39.100000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            4                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            4                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            4                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           58                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           58                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1169505                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1169505                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1169505                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1169505                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1169505                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1169505                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 20163.879310                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 20163.879310                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 20163.879310                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 20163.879310                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 20163.879310                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 20163.879310                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                220351                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          216583                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1579                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             178512                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                178373                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           99.922134                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1993                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2594670                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      2373397                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    220351                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           180366                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2588656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3927                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  634140                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2593719                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.921969                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.209082                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                1466690     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 400982     15.46%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 187795      7.24%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 538252     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2593719                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.084924                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.914720                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 379126                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             1378926                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  215103                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              618631                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1933                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1612                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              2336390                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                3046                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1933                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 523823                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                820475                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        12329                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  597509                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              637650                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              2327745                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                2076                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents              508557                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  186                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.SQFullEvents                  150                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           3250806                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11455746                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        3765057                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             3236429                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  14372                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              386                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          386                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  889708                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             576989                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             10294                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2684                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1899                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  2324055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               779                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 2323656                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              61                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          7801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        19590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2593719                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.895878                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.909048                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0            968611     37.34%     37.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1175037     45.30%     82.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            205281      7.91%     90.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            241103      9.30%     99.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3687      0.14%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2593719                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 56393     21.87%     21.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                   38      0.01%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     21.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               195918     75.99%     97.88% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                5477      2.12%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1342159     57.76%     57.76% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             393219     16.92%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.68% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             578108     24.88%     99.56% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             10170      0.44%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              2323656                       # Type of FU issued
system.cpu15.iq.rate                         0.895550                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    257826                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.110957                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads          7498916                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2332638                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2319507                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2581482                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2211                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          265                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          379                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1933                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1778                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                  44                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           2324837                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              576989                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              10294                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              386                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1413                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1552                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             2321754                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts              577118                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1900                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                     587239                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 212617                       # Number of branches executed
system.cpu15.iew.exec_stores                    10121                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.894817                       # Inst execution rate
system.cpu15.iew.wb_sent                      2319913                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     2319507                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 1471628                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 2055167                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.893951                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.716062                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          6129                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1549                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2591708                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.894018                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.433622                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1519368     58.62%     58.62% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       505826     19.52%     78.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       261493     10.09%     88.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       130410      5.03%     93.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2326      0.09%     93.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       159954      6.17%     99.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         4180      0.16%     99.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         2371      0.09%     99.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         5780      0.22%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2591708                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            2304892                       # Number of instructions committed
system.cpu15.commit.committedOps              2317033                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       584807                       # Number of memory references committed
system.cpu15.commit.loads                      574778                       # Number of loads committed
system.cpu15.commit.membars                       390                       # Number of memory barriers committed
system.cpu15.commit.branches                   212542                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 2106409                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1154                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1339007     57.79%     57.79% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        393219     16.97%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        574778     24.81%     99.57% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        10029      0.43%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         2317033                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                5780                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    4904137                       # The number of ROB reads
system.cpu15.rob.rob_writes                   4648361                       # The number of ROB writes
system.cpu15.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     246913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   2304892                       # Number of Instructions Simulated
system.cpu15.committedOps                     2317033                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.125723                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.125723                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.888318                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.888318                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                3753540                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1984426                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 8691096                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                1255367                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                623354                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          132403                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         886.659141                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            314318                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.355765                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       264886000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   886.659141                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.865878                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.865878                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1305322                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1305322                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       306359                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        306359                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         7952                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         7952                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            1                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data       314311                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         314311                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       314312                       # number of overall hits
system.cpu15.dcache.overall_hits::total        314312                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       269555                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       269555                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         2069                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2069                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            5                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       271624                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       271624                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       271625                       # number of overall misses
system.cpu15.dcache.overall_misses::total       271625                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   5874368317                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   5874368317                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     80256496                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     80256496                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        30997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        30997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        18500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        18500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   5954624813                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   5954624813                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   5954624813                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   5954624813                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       575914                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       575914                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        10021                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        10021                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       585935                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       585935                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       585937                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       585937                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.468047                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.468047                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.206466                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.206466                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.463574                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.463574                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.463574                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.463574                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 21792.837517                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 21792.837517                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 38789.993233                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 38789.993233                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  6199.400000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  6199.400000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  6166.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6166.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 21922.307355                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 21922.307355                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 21922.226647                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 21922.226647                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         4872                       # number of writebacks
system.cpu15.dcache.writebacks::total            4872                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       137159                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       137159                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         1037                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         1037                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       138196                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       138196                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       138196                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       138196                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132396                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133428                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133429                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2663081583                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2663081583                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     37981496                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     37981496                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        22503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        22503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   2701063079                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   2701063079                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   2701065579                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   2701065579                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.229888                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.229888                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.102984                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.102984                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.227718                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.227718                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.227719                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.227719                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 20114.516926                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 20114.516926                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 36803.775194                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 36803.775194                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  4500.600000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4500.600000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20243.600136                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20243.600136                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20243.467155                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20243.467155                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          40.582212                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            634082                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        11322.892857                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    40.582212                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.079262                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.079262                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1268336                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1268336                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       634082                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        634082                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       634082                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         634082                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       634082                       # number of overall hits
system.cpu15.icache.overall_hits::total        634082                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           58                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           58                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           58                       # number of overall misses
system.cpu15.icache.overall_misses::total           58                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1292247                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1292247                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1292247                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1292247                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1292247                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1292247                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       634140                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       634140                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       634140                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       634140                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       634140                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       634140                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000091                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000091                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 22280.120690                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 22280.120690                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 22280.120690                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 22280.120690                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 22280.120690                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 22280.120690                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            2                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            2                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            2                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           56                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           56                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1225753                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1225753                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1225753                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1225753                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1225753                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1225753                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 21888.446429                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 21888.446429                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 21888.446429                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 21888.446429                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 21888.446429                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 21888.446429                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued          1415314                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1841209                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               295315                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                404                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8385847                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                        74                       # number of replacements
system.l2.tags.tagsinuse                  5391.115783                       # Cycle average of tags in use
system.l2.tags.total_refs                     1404702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    203.167776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4652.286521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      480.665073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       96.118264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       10.983894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.107230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       10.320631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        0.980148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        0.065780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.914821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.065617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        0.786437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.387918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        0.000831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.001981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.719180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.590741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   129.120718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.141977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.014669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.003940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.164524                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004395                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.204346                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11468019                       # Number of tag accesses
system.l2.tags.data_accesses                 11468019                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                132                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data             102669                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              79365                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              79731                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              79702                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              79977                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              79709                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              79787                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              79763                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              80136                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              79695                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              79596                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              80108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              79474                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              79760                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              80002                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              80151                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1300448                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           108036                       # number of Writeback hits
system.l2.Writeback_hits::total                108036                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             5024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18463                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              107693                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               80261                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               80627                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               80598                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               80873                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               80605                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               80683                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               80659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               81032                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               80591                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               80492                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               81004                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               80370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               80656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               80898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               81046                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1318911                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                132                       # number of overall hits
system.l2.overall_hits::cpu00.data             107693                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 28                       # number of overall hits
system.l2.overall_hits::cpu01.data              80261                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 29                       # number of overall hits
system.l2.overall_hits::cpu02.data              80627                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 34                       # number of overall hits
system.l2.overall_hits::cpu03.data              80598                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu04.data              80873                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu05.data              80605                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu06.data              80683                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu07.data              80659                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu08.data              81032                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu09.data              80591                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu10.data              80492                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu11.data              81004                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu12.data              80370                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu13.data              80656                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu14.data              80898                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu15.data              81046                       # number of overall hits
system.l2.overall_hits::total                 1318911                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              533                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   802                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2286                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               428                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               136                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               136                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3088                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              533                       # number of overall misses
system.l2.overall_misses::cpu00.data              428                       # number of overall misses
system.l2.overall_misses::cpu01.inst               25                       # number of overall misses
system.l2.overall_misses::cpu01.data              134                       # number of overall misses
system.l2.overall_misses::cpu02.inst               24                       # number of overall misses
system.l2.overall_misses::cpu02.data              136                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data              134                       # number of overall misses
system.l2.overall_misses::cpu04.inst               11                       # number of overall misses
system.l2.overall_misses::cpu04.data              133                       # number of overall misses
system.l2.overall_misses::cpu05.inst                7                       # number of overall misses
system.l2.overall_misses::cpu05.data              132                       # number of overall misses
system.l2.overall_misses::cpu06.inst                6                       # number of overall misses
system.l2.overall_misses::cpu06.data              132                       # number of overall misses
system.l2.overall_misses::cpu07.inst                7                       # number of overall misses
system.l2.overall_misses::cpu07.data              134                       # number of overall misses
system.l2.overall_misses::cpu08.inst                9                       # number of overall misses
system.l2.overall_misses::cpu08.data              134                       # number of overall misses
system.l2.overall_misses::cpu09.inst                8                       # number of overall misses
system.l2.overall_misses::cpu09.data              132                       # number of overall misses
system.l2.overall_misses::cpu10.inst                4                       # number of overall misses
system.l2.overall_misses::cpu10.data              133                       # number of overall misses
system.l2.overall_misses::cpu11.inst                1                       # number of overall misses
system.l2.overall_misses::cpu11.data              133                       # number of overall misses
system.l2.overall_misses::cpu12.data              132                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data              133                       # number of overall misses
system.l2.overall_misses::cpu14.inst                1                       # number of overall misses
system.l2.overall_misses::cpu14.data              132                       # number of overall misses
system.l2.overall_misses::cpu15.inst                3                       # number of overall misses
system.l2.overall_misses::cpu15.data              136                       # number of overall misses
system.l2.overall_misses::total                  3088                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     37133750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      9573500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2710750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       130500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2326500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       189500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1726500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1156000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data        47000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       587750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       498750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       599750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        41500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       669750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        85000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       632250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       240750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data        63000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst        52750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data        32000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst        97250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        19500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst        51000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       177250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data        75500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59048750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        45998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        45998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     26150526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11167250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10743750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10550000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11413500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10913500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     10718750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10249250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10584750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11148498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11252250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11166750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10803500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     190233274                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     37133750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     35724026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2710750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     11532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     11356750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     10874750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     10597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       587750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     11413500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       498750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     10913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       599750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     10827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       669750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     10803750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       632250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     10249250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       240750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     10647750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst        52750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     11180498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     11252250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst        97250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     11186250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst        51000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     11184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       177250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     10879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249282024                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     37133750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     35724026                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2710750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     11532000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2326500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     11356750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1726500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     10874750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1156000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     10597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       587750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     11413500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       498750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     10913500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       599750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     10827000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       669750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     10803750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       632250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     10249250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       240750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     10647750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst        52750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     11180498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     11252250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst        97250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     11186250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst        51000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     11184000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       177250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     10879000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249282024                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data         102793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          79367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          79734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          79704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          79978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          79709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          79787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          79765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          80138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          79695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          79597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          80109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          79474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          79761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          80002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          80154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1301250                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       108036                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            108036                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         5328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20749                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             665                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          108121                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           80395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           80763                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           80732                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           81006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           80737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           80815                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           80793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           81166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           80723                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           80625                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           81137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           80502                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           80789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           81030                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           81182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1321999                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            665                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         108121                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          80395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          80763                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          80732                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          81006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          80737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          80815                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          80793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          81166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          80723                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          80625                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          81137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          80502                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          80789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          81030                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          81182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1321999                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.801504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.001206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.471698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.452830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.358491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.207547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.000013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.169811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.000013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.000012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.035088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.000013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.017241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.053571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.000037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000616                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.057057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.129252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.129377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110174                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.801504                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.003959                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.471698                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.001667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.001684                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.358491                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.001660                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.207547                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.001642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.001635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.001633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.001659                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.169811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.001651                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.001635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.071429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.001650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.001639                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.001640                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.001646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.017241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.001629                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.053571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.001675                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002336                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.801504                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.003959                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.471698                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.001667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.001684                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.358491                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.001660                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.207547                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.001642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.001635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.001633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.001659                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.169811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.001651                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.001635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.071429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.001650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.001639                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.001640                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.001646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.017241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.001629                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.053571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.001675                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002336                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 69669.324578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 77205.645161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst       108430                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        65250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 96937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 63166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 90868.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        65500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 105090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        47000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 83964.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst        83125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 85678.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        20750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 74416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        42500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 79031.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 60187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data        63000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        52750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        32000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst        48625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        19500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        51000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 59083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 25166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73626.870324                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  7666.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7666.333333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 86021.467105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data        86375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 83964.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 81392.045455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 79924.242424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 86465.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 82678.030303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 81708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 81202.651515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 77645.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 80187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 84458.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 85244.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 84596.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 84727.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 81229.323308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83216.655293                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 69669.324578                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 83467.350467                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst       108430                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 86059.701493                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 96937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 83505.514706                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 90868.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 81154.850746                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 105090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 79676.691729                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 83964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 86465.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst        83125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 82678.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 85678.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 80798.507463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 74416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data        80625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 79031.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 77645.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 60187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 80058.270677                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        52750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 84063.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 85244.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst        48625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 84107.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        51000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 84727.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 59083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 79992.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80726.044041                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 69669.324578                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 83467.350467                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst       108430                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 86059.701493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 96937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 83505.514706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 90868.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 81154.850746                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 105090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 79676.691729                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 83964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 86465.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst        83125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 82678.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 85678.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 80798.507463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 74416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data        80625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 79031.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 77645.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 60187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 80058.270677                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        52750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 84063.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 85244.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst        48625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 84107.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        51000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 84727.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 59083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 79992.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80726.044041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1041                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       7                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   148.714286                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                112                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu00.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 125                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                125                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          532                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              690                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         5024                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5024                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2273                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         5024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7987                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32602000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7868750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1225000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data        24000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1347250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data       158000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data        24000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        79500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        23500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data        23500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       554250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data        24000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst        66500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       149250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data        47500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44217000                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    236111119                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    236111119                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        83006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        83006                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     21656251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10046250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      9626250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10294500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      9799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9666500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      9604750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9133250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      9474250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10033500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10137250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10049750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    168991001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     29525001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     10310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1347250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     10204250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      9650250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        79500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      9433500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     10294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data      9799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      9690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data      9628250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       554250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data      9133250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data      9474250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     10057500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     10137250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst        66500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     10049750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     10071000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       149250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      9726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    213208001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     29525001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     10310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1347250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     10204250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      9650250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        79500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      9433500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     10294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data      9799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      9690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data      9628250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       554250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data      9133250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data      9474250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     10057500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     10137250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst        66500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     10049750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     10071000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       149250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      9726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    236111119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    449319120                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.001080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.226415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.283019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.000012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.132075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.000012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.035714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000530                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.054617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.129252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.129377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.109547                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.800000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.003718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.226415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.001654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.283019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.001672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.001647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.001630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.001635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.001633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.001646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.001639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.132075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.001635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.001637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.001639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.001640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.001634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.001629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.035714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.001663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.800000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.003718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.226415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.001654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.283019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.001672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.001647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.001630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.001635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.001633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.001646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.001639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.132075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.001635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.001637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.001639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.001640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.001634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.001629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.035714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.001663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006042                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 61281.954887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 70889.639640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 102083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        24000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 89816.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data        79000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        24000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        79500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        23500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data        23500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 79178.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data        24000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        74625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data        23750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64082.608696                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 46996.639928                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 46996.639928                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 74420.106529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 77928.030303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 75535.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 72926.136364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 71465.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 77988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 74234.848485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 73231.060606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 72763.257576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 69191.287879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 71774.621212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 76011.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 76797.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 76134.469697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 76295.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 72770.676692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74347.118786                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 61281.954887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 73445.276119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 102083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 77522.556391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 89816.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 75587.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 72558.270677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 71465.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 77988.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 74234.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 72857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 72392.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 79178.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 69191.287879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 71774.621212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 75620.300752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 76797.348485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        66500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 76134.469697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 76295.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        74625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 72044.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71956.800877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 61281.954887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 73445.276119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 102083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 77522.556391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 89816.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 75587.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 72558.270677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 71465.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 77988.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 74234.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 72857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 72392.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 79178.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 69191.287879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 71774.621212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 75620.300752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 76797.348485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        66500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 76134.469697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 76295.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        74625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 72044.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 46996.639928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56256.306498                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4853                       # Transaction distribution
system.membus.trans_dist::ReadResp               4852                       # Transaction distribution
system.membus.trans_dist::Writeback                17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             43                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       457024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  457024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               58                       # Total snoops (count)
system.membus.snoop_fanout::samples              7208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7208                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10054780                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37695077                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2120225                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2120223                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           108036                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             67                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       279855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       218834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       219105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       219169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       219449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       219184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       219273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       219253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       219588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       219157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       219016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       219537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       218868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       219099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       219386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       219491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3571228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        42432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      9080832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      5465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      5482432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      5486272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      5504512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      5487744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      5493312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      5491712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      5513216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      5485248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      5476608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      5509440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      5466880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      5482432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      5500480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      5507456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               91528448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          824717                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2254669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           31.002457                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049504                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31               2249130     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::32                  5539      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             32                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2254669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1232603743                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             86.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           152492                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1099249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207140291                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85713                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         200324293                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            14.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             86987                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         200344335                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            14.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            86954                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        200331308                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83467                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        200347997                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            83720                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        200317374                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            83224                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        200396262                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83731                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        200384908                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            82715                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        200318764                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            81247                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        200382532                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            85240                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        200425074                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            82247                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        200319630                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            86497                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        200355333                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            87236                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        200317817                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            87995                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        200311665                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            85247                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        200405914                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization           14.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
