- name: MSRC001_1036
  long_name: "IBS Op Data 2"
  purpose: |
       "
       MSRC001_1036 [IBS Op Data 2] (Core::X86::Msr::IBS_OP_DATA2)

        Data is only valid for load operations that miss both the L1 data cache and the L2 cache. If a load operation crosses a 
        cache line boundary, the data returned in this register is the data for the access to the lower cache line.
       "
  size: 64
  arch: amd64
  
  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0011036

      - name: wrmsr
        is_write: True
        address: 0xC0011036 

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: DataSrc
              long_name: "northbridge IBS request data source"
              lsb: 0
              msb: 2
              readable: True 
              writable: True

            - name: RmtNode
              long_name: "IBS request destination node"
              lsb: 4
              msb: 4
              readable: True 
              writable: True

            - name: CacheHitSt
              long_name: "IBS cache hit state"
              lsb: 5
              msb: 5
              readable: True 
              writable: True
