<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="lab1tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1top.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516839543" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516839543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843154" xil_pn:in_ck="6738349766371502957" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516843154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1tb.vhd"/>
      <outfile xil_pn:name="lab1top.vhd"/>
      <outfile xil_pn:name="nBitLeftShift.vhd"/>
      <outfile xil_pn:name="nBitOr.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516843154" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8528216832818779276" xil_pn:start_ts="1516843154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843154" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2454321394004492022" xil_pn:start_ts="1516843154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516839543" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4201985719871291583" xil_pn:start_ts="1516839543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843154" xil_pn:in_ck="6738349766371502957" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516843154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1tb.vhd"/>
      <outfile xil_pn:name="lab1top.vhd"/>
      <outfile xil_pn:name="nBitLeftShift.vhd"/>
      <outfile xil_pn:name="nBitOr.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516849289" xil_pn:in_ck="6738349766371502957" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1516849269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1tb.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2071915748249332144" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4201985719871291583" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1752428688215310606" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843034" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-12478501466882551" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843041" xil_pn:in_ck="1402039075028946183" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7968535052941908120" xil_pn:start_ts="1516843034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1top.lso"/>
      <outfile xil_pn:name="lab1top.ngc"/>
      <outfile xil_pn:name="lab1top.ngr"/>
      <outfile xil_pn:name="lab1top.prj"/>
      <outfile xil_pn:name="lab1top.stx"/>
      <outfile xil_pn:name="lab1top.syr"/>
      <outfile xil_pn:name="lab1top.xst"/>
      <outfile xil_pn:name="lab1top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516843041" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4276140992530309863" xil_pn:start_ts="1516843041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516843046" xil_pn:in_ck="170052515032755993" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6918783609570430518" xil_pn:start_ts="1516843041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1top.bld"/>
      <outfile xil_pn:name="lab1top.ngd"/>
      <outfile xil_pn:name="lab1top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516843137" xil_pn:in_ck="170052515032755994" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1516843135">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1top_map.map"/>
      <outfile xil_pn:name="lab1top_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
