# Half Adder (Verilog)

This module implements a Half Adder using Verilog HDL.

### Files included:
- `half_adder_dut.v` — RTL design
- `half_adder_tb.v` — Testbench

### Function:
The half adder performs binary addition of two 1-bit inputs:
- Sum = A XOR B
- Carry = A AND B

### Simulation:
Testbench simulates all input combinations and verifies output using QuestaSim.


