$version Generated by VerilatedVcd $end
$date Sat Jan 16 20:53:20 2021
 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  8 % io_out [7:0] $end
  $var wire  1 $ reset $end
  $scope module Hello $end
   $var wire  1 # clock $end
   $var wire  8 % io_out [7:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00101010 %
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
