"","model","Value","Std.Error","DF","t-value","p-value","int_boot","p_val_boot","ConfInt.Boot.2.5%","ConfInt.Boot.97.5%","icc","Ranef.Var","Ranef.StdDev"
"1","mod_notpu_v",1.254,0.477,14,2.629,0.02,1.533,0.108,0.31,2.974,1,1.675,1.294
"2","mod_notpu_j",7.874,1.779,14,4.426,0.001,8.75,0.012,4.248,13.804,NA,32.261,5.68
"3","mod_tpu_v",0.751,0.454,14,1.653,0.12,0.792,0.196,-0.415,1.837,0.616,1.966,1.402
"4","mod_tpu_j",6.883,0.36,14,19.141,0,4.995,0,3.153,7.354,0,0,0
"5","tpu_only_mod",1.934,0.299,4,6.472,0.003,1.943,0,1.47,2.464,0.419,0.18,0.424
"6","mod_notpu_nol6_v",1.204,0.476,13,2.53,0.025,1.415,0.112,0.002,2.919,1,1.66,1.289
"7","mod_notpu_nol6_j",7.756,1.743,13,4.451,0.001,8.271,0.004,4.266,13.362,NA,31.094,5.576
"8","mod_tpu_nol6_v",0.677,0.447,13,1.516,0.153,0.71,0.208,-0.392,1.693,0.661,1.941,1.393
"9","mod_tpu_nol6_j",6.92,0.35,13,19.769,0,5.021,0,3.265,7.363,0,0,0
"10","mod_nd_notpu_v",1.543,0.568,10,2.717,0.022,1.517,0.048,0.242,2.827,0.953,1.864,1.365
"11","mod_nd_notpu_j",4.172,0.835,10,4.999,0.001,4.196,0,1.864,6.664,NA,2.81,1.676
"12","mod_nd_tpu_v",1.084,0.459,10,2.363,0.04,1.031,0.048,-0.096,2.08,0.926,1.388,1.178
"13","mod_nd_tpu_j",4.898,0.822,10,5.959,0,4.364,0,2.115,6.384,NA,2.912,1.707
