# do sim_2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:16 on Mar 27,2020
# vcom -reportprogress 300 -2008 -work work ../../Src/Lab_5_Servo_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Lab_5_Servo_Controller
# -- Compiling architecture Behave of Lab_5_Servo_Controller
# End time: 18:46:16 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:16 on Mar 27,2020
# vcom -reportprogress 300 -2008 -work work ../src/Lab_5_Servo_Controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lab_5_Servo_Controller_tb
# -- Compiling architecture test of Lab_5_Servo_Controller_tb
# End time: 18:46:16 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Lab_5_Servo_Controller_tb 
# Start time: 18:46:18 on Mar 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lab_5_servo_controller_tb(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab_5_servo_controller(behave)
# ** Note: Simulation complete. This is not a self-checking testbench. You must verify your results manually.
#    Time: 640200690 ns  Iteration: 0  Instance: /lab_5_servo_controller_tb
