verilog xil_defaultlib --include "../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../thermostat.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/sim/PmodOLED_pmod_bridge_0_0.v" \
"../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/c48e/src/PmodOLED.v" \
"../../../bd/design_1/ip/design_1_PmodOLED_0_0/sim/design_1_PmodOLED_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodRTCC_0_0/src/PmodRTCC_pmod_bridge_0_0/sim/PmodRTCC_pmod_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodRTCC_0_0/src/PmodRTCC_xlconstant_0_0/sim/PmodRTCC_xlconstant_0_0.v" \
"../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/3b04/src/PmodRTCC.v" \
"../../../bd/design_1/ip/design_1_PmodRTCC_0_0/sim/design_1_PmodRTCC_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/sim/PmodTMP3_pmod_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodTMP3_0_0/src/PmodTMP3_xlconstant_0_0/sim/PmodTMP3_xlconstant_0_0.v" \
"../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/2ce6/src/PmodTMP3.v" \
"../../../bd/design_1/ip/design_1_PmodTMP3_0_0/sim/design_1_PmodTMP3_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodBT2_0_0/src/PmodBT2_pmod_bridge_0_0/sim/PmodBT2_pmod_bridge_0_0.v" \
"../../../../thermostat.srcs/sources_1/bd/design_1/ipshared/c096/src/PmodBT2.v" \
"../../../bd/design_1/ip/design_1_PmodBT2_0_0/sim/design_1_PmodBT2_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
