<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p85" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_85{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_85{left:450px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t3_85{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t4_85{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t5_85{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6_85{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_85{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_85{left:726px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_85{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_85{left:204px;bottom:932px;letter-spacing:0.11px;word-spacing:0.01px;}
#tb_85{left:138px;bottom:888px;letter-spacing:0.09px;}
#tc_85{left:138px;bottom:854px;letter-spacing:0.11px;}
#td_85{left:222px;bottom:855px;letter-spacing:-0.24px;}
#te_85{left:247px;bottom:854px;}
#tf_85{left:270px;bottom:855px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tg_85{left:369px;bottom:854px;}
#th_85{left:388px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#ti_85{left:138px;bottom:828px;letter-spacing:0.1px;}
#tj_85{left:138px;bottom:792px;}
#tk_85{left:165px;bottom:792px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tl_85{left:434px;bottom:792px;letter-spacing:0.12px;}
#tm_85{left:446px;bottom:792px;letter-spacing:0.11px;}
#tn_85{left:538px;bottom:792px;letter-spacing:0.03px;}
#to_85{left:553px;bottom:792px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tp_85{left:165px;bottom:773px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tq_85{left:165px;bottom:755px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tr_85{left:137px;bottom:729px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_85{left:137px;bottom:692px;}
#tt_85{left:165px;bottom:692px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tu_85{left:433px;bottom:692px;letter-spacing:0.12px;}
#tv_85{left:445px;bottom:692px;letter-spacing:0.11px;word-spacing:-0.15px;}
#tw_85{left:709px;bottom:692px;letter-spacing:0.12px;}
#tx_85{left:725px;bottom:692px;letter-spacing:0.09px;word-spacing:-0.14px;}
#ty_85{left:165px;bottom:674px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_85{left:165px;bottom:656px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t10_85{left:138px;bottom:630px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t11_85{left:198px;bottom:630px;letter-spacing:0.13px;}
#t12_85{left:265px;bottom:630px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t13_85{left:138px;bottom:611px;letter-spacing:0.11px;word-spacing:0.66px;}
#t14_85{left:247px;bottom:611px;letter-spacing:0.11px;}
#t15_85{left:267px;bottom:611px;letter-spacing:0.11px;word-spacing:0.65px;}
#t16_85{left:700px;bottom:611px;letter-spacing:0.11px;}
#t17_85{left:715px;bottom:611px;letter-spacing:0.12px;word-spacing:0.66px;}
#t18_85{left:138px;bottom:593px;letter-spacing:0.11px;word-spacing:0.02px;}
#t19_85{left:538px;bottom:593px;letter-spacing:0.11px;}
#t1a_85{left:553px;bottom:593px;}
#t1b_85{left:138px;bottom:567px;letter-spacing:0.11px;word-spacing:2.04px;}
#t1c_85{left:138px;bottom:549px;letter-spacing:0.1px;}
#t1d_85{left:138px;bottom:523px;letter-spacing:0.11px;}
#t1e_85{left:138px;bottom:489px;letter-spacing:0.11px;}
#t1f_85{left:138px;bottom:463px;letter-spacing:0.11px;word-spacing:1.79px;}
#t1g_85{left:138px;bottom:445px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1h_85{left:138px;bottom:427px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1i_85{left:648px;bottom:427px;letter-spacing:0.11px;}
#t1j_85{left:138px;bottom:400px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1k_85{left:810px;bottom:400px;}
#t1l_85{left:826px;bottom:400px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1m_85{left:138px;bottom:382px;letter-spacing:0.12px;word-spacing:2.05px;}
#t1n_85{left:138px;bottom:364px;letter-spacing:0.1px;}
#t1o_85{left:138px;bottom:338px;letter-spacing:0.11px;word-spacing:1.04px;}
#t1p_85{left:826px;bottom:338px;letter-spacing:0.12px;}
#t1q_85{left:842px;bottom:338px;letter-spacing:0.06px;}
#t1r_85{left:138px;bottom:320px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1s_85{left:138px;bottom:283px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1t_85{left:185px;bottom:283px;letter-spacing:0.11px;}
#t1u_85{left:204px;bottom:283px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1v_85{left:137px;bottom:265px;letter-spacing:0.08px;}
#t1w_85{left:269px;bottom:265px;}
#t1x_85{left:137px;bottom:239px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t1y_85{left:137px;bottom:220px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1z_85{left:137px;bottom:187px;letter-spacing:0.13px;}
#t20_85{left:193px;bottom:162px;letter-spacing:-0.1px;}
#t21_85{left:217px;bottom:162px;}
#t22_85{left:241px;bottom:162px;letter-spacing:-0.17px;}
#t23_85{left:298px;bottom:160px;letter-spacing:-0.01px;}
#t24_85{left:379px;bottom:162px;letter-spacing:-0.15px;}
#t25_85{left:193px;bottom:146px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t26_85{left:291px;bottom:143px;}
#t27_85{left:319px;bottom:146px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t28_85{left:220px;bottom:129px;letter-spacing:-0.15px;}
#t29_85{left:286px;bottom:128px;}
#t2a_85{left:309px;bottom:129px;letter-spacing:-0.17px;}
#t2b_85{left:367px;bottom:127px;}
#t2c_85{left:296px;bottom:1053px;letter-spacing:-0.16px;}
#t2d_85{left:405px;bottom:1053px;letter-spacing:-0.26px;}
#t2e_85{left:430px;bottom:1053px;}
#t2f_85{left:517px;bottom:1053px;}
#t2g_85{left:540px;bottom:1053px;}
#t2h_85{left:629px;bottom:1053px;}
#t2i_85{left:327px;bottom:1025px;letter-spacing:-0.16px;}
#t2j_85{left:336px;bottom:1008px;letter-spacing:-0.13px;}
#t2k_85{left:448px;bottom:1017px;letter-spacing:-0.12px;}
#t2l_85{left:546px;bottom:1025px;letter-spacing:-0.16px;}
#t2m_85{left:571px;bottom:1008px;letter-spacing:-0.26px;}
#t2n_85{left:354px;bottom:989px;}
#t2o_85{left:474px;bottom:987px;}
#t2p_85{left:585px;bottom:987px;}

.s1_85{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_85{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_85{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_85{font-size:14px;font-family:Courier_rz;color:#000;}
.s5_85{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_85{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s7_85{font-size:15px;font-family:SymbolMT_s0;color:#000;}
.s8_85{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_85{font-size:11px;font-family:Courier_rz;color:#000;}
.sa_85{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sb_85{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts85" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_s0;
	src: url("fonts/SymbolMT_s0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg85Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg85" style="-webkit-user-select: none;"><object width="935" height="1210" data="85/85.svg" type="image/svg+xml" id="pdf85" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_85" class="t s1_85">JRCADDIUSP </span><span id="t2_85" class="t s1_85">Jump Register Compact, Adjust Stack Pointer (16-bit) </span>
<span id="t3_85" class="t s2_85">85 </span><span id="t4_85" class="t s2_85">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_85" class="t s2_85">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t6_85" class="t s3_85">Format: </span><span id="t7_85" class="t s4_85">JRCADDIUSP decoded_immediate </span><span id="t8_85" class="t s5_85">microMIPS Release 6 </span>
<span id="t9_85" class="t s3_85">Purpose: </span><span id="ta_85" class="t s6_85">Jump Register Compact, Adjust Stack Pointer (16-bit) </span>
<span id="tb_85" class="t s6_85">To execute a branch to an instruction address in a register and adjust stack pointer </span>
<span id="tc_85" class="t s3_85">Description: </span><span id="td_85" class="t s4_85">PC </span><span id="te_85" class="t s7_85"> </span><span id="tf_85" class="t s4_85">GPR[ra]; SP </span><span id="tg_85" class="t s7_85"> </span><span id="th_85" class="t s4_85">SP + zero_extend(Immediate &lt;&lt; 2) </span>
<span id="ti_85" class="t s8_85">For processors that do not implement the MIPS64 ISA: </span>
<span id="tj_85" class="t s6_85">• </span><span id="tk_85" class="t s6_85">Jump to the effective target address in GPR </span><span id="tl_85" class="t s8_85">rs</span><span id="tm_85" class="t s6_85">. Bit 0 of GPR </span><span id="tn_85" class="t s8_85">rs </span><span id="to_85" class="t s6_85">is interpreted as the target ISA Mode: if this bit </span>
<span id="tp_85" class="t s6_85">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tq_85" class="t s6_85">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tr_85" class="t s8_85">For processors that do implement the MIPS64 ISA: </span>
<span id="ts_85" class="t s6_85">• </span><span id="tt_85" class="t s6_85">Jump to the effective target address in GPR </span><span id="tu_85" class="t s8_85">rs</span><span id="tv_85" class="t s6_85">. Set the ISA Mode bit to the value in GPR </span><span id="tw_85" class="t s8_85">rs </span><span id="tx_85" class="t s6_85">bit 0. Set bit 0 of the </span>
<span id="ty_85" class="t s6_85">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="tz_85" class="t s6_85">Error exception will occur when the target instruction is fetched. </span>
<span id="t10_85" class="t s6_85">The 5-bit </span><span id="t11_85" class="t s8_85">immediate </span><span id="t12_85" class="t s6_85">field is first shifted left by two bits and then zero-extended. This amount is then added to the 32- </span>
<span id="t13_85" class="t s6_85">bit value of GPR </span><span id="t14_85" class="t s8_85">29 </span><span id="t15_85" class="t s6_85">and the 32-bit arithmetic result is sign-extended and placed into GPR </span><span id="t16_85" class="t s8_85">29</span><span id="t17_85" class="t s6_85">. No Integer Overflow </span>
<span id="t18_85" class="t s6_85">exception occurs under any circumstances for the update of GPR </span><span id="t19_85" class="t s8_85">29</span><span id="t1a_85" class="t s6_85">. </span>
<span id="t1b_85" class="t s6_85">It is implementation-specific whether interrupts are disabled during the sequence of operations generated by this </span>
<span id="t1c_85" class="t s6_85">instruction. </span>
<span id="t1d_85" class="t s6_85">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t1e_85" class="t s3_85">Restrictions: </span>
<span id="t1f_85" class="t s6_85">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t1g_85" class="t s6_85">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t1h_85" class="t s6_85">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t1i_85" class="t s8_85">rs. </span>
<span id="t1j_85" class="t s6_85">For processors which implement MIPS64 and the ISAMode bit of the target address is MIPS64 (bit 0 of GPR </span><span id="t1k_85" class="t s8_85">rs </span><span id="t1l_85" class="t s6_85">is 0) </span>
<span id="t1m_85" class="t s6_85">and address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an </span>
<span id="t1n_85" class="t s6_85">instruction. </span>
<span id="t1o_85" class="t s6_85">For processors that do not implement MIPS64 ISA, if the intended target ISAMode is MIPS64 (bit 0 of GPR </span><span id="t1p_85" class="t s8_85">rs </span><span id="t1q_85" class="t s6_85">is </span>
<span id="t1r_85" class="t s6_85">zero), an Address Error exception occurs when the jump target is fetched as an instruction. </span>
<span id="t1s_85" class="t s6_85">If GPR </span><span id="t1t_85" class="t s8_85">29 </span><span id="t1u_85" class="t s6_85">does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is </span>
<span id="t1v_85" class="t s3_85">UNPREDICTABLE</span><span id="t1w_85" class="t s6_85">. </span>
<span id="t1x_85" class="t s6_85">Any instruction, including a branch or jump, may immediately follow a branch or jump, that is, delay slot restrictions </span>
<span id="t1y_85" class="t s6_85">do not apply in Release 6. </span>
<span id="t1z_85" class="t s3_85">Operation: </span>
<span id="t20_85" class="t s4_85">PC </span><span id="t21_85" class="t s7_85"> </span><span id="t22_85" class="t s4_85">GPR[31] </span>
<span id="t23_85" class="t s9_85">GPRLEN-1..1 </span>
<span id="t24_85" class="t s4_85">|| 0 </span>
<span id="t25_85" class="t s4_85">if ( Config3 </span>
<span id="t26_85" class="t s9_85">ISA </span>
<span id="t27_85" class="t s4_85">&gt; 1 ) </span>
<span id="t28_85" class="t s4_85">ISAMode </span><span id="t29_85" class="t s7_85"> </span><span id="t2a_85" class="t s4_85">GPR[31] </span>
<span id="t2b_85" class="t s9_85">0 </span>
<span id="t2c_85" class="t sa_85">15 </span><span id="t2d_85" class="t sa_85">10 </span><span id="t2e_85" class="t sa_85">9 </span><span id="t2f_85" class="t sa_85">5 </span><span id="t2g_85" class="t sa_85">4 </span><span id="t2h_85" class="t sa_85">0 </span>
<span id="t2i_85" class="t sb_85">POOL16C </span>
<span id="t2j_85" class="t sb_85">010001 </span>
<span id="t2k_85" class="t sb_85">immediate </span>
<span id="t2l_85" class="t sb_85">JRCADDIUSP </span>
<span id="t2m_85" class="t sb_85">10011 </span>
<span id="t2n_85" class="t sa_85">6 </span>
<span id="t2o_85" class="t sa_85">5 </span><span id="t2p_85" class="t sa_85">5 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
