<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>PRFW (scalar plus vector)</h2> 
  <p>Gather prefetch words (scalar plus vector)</p> 
  <p>Gather prefetch of words from the active memory addresses generated by a 64-bit scalar base plus vector index. The index values are optionally first sign or zero-extended from 32 to 64 bits and then multiplied by 4. Inactive addresses are not prefetched from memory.</p> 
  <p>The &lt;prfop&gt; symbol specifies the prefetch hint as a combination of three options: access type PLD for load or PST for store; target cache level L1, L2 or L3; temporality (KEEP for temporal or STRM for non-temporal).</p> 
  <p>This instruction is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.</p> 
  <p> It has encodings from 3 classes: <a class="document-topic">32-bit scaled offset</a> , <a class="document-topic">32-bit unpacked scaled offset</a> and <a class="document-topic">64-bit scaled offset</a> </p> 
  <h3><a id="iclass_off_s_x32_scaled"></a>32-bit scaled offset</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>xs</td> 
      <td>1</td> 
      <td colspan="5">Zm</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td>0</td> 
      <td colspan="4">prfop</td> 
     </tr> 
     <tr> 
      <td colspan="9"></td> 
      <td></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td>msz&lt;1&gt;</td> 
      <td>msz&lt;0&gt;</td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td colspan="4"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="prfw_i_p_bz_s_x32_scaled"></a> 
   <p>PRFW <a title="Prefetch operation specifier (field &quot;prfop&quot;) [#uimm4,PLDL1KEEP,PLDL1STRM,PLDL2KEEP,PLDL2STRM,PLDL3KEEP,PLDL3STRM,PSTL1KEEP,PSTL1STRM,PSTL2KEEP,PSTL2STRM,PSTL3KEEP,PSTL3STRM]" class="document-topic">&lt;prfop&gt;</a>, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="Offset scalable vector register (field &quot;Zm&quot;)" class="document-topic">&lt;Zm&gt;</a>.S, <a title="Index extend and shift specifier (field &quot;xs&quot;) [SXTW,UXTW]" class="document-topic">&lt;mod&gt;</a> #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() then UNDEFINED;
constant integer esize = 32;
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zm);
integer level = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(prfop&lt;2:1&gt;);
boolean stream = (prfop&lt;0&gt; == '1');
pref_hint = if prfop&lt;3&gt; == '0' then <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_READ</a> else <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_WRITE</a>;
constant integer offs_size = 32;
boolean offs_unsigned = (xs == '0');
integer scale = 2;</pre> 
  <h3><a id="iclass_off_d_x32_scaled"></a>32-bit unpacked scaled offset</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>xs</td> 
      <td>1</td> 
      <td colspan="5">Zm</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td>0</td> 
      <td colspan="4">prfop</td> 
     </tr> 
     <tr> 
      <td colspan="9"></td> 
      <td></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td>msz&lt;1&gt;</td> 
      <td>msz&lt;0&gt;</td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td colspan="4"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="prfw_i_p_bz_d_x32_scaled"></a> 
   <p>PRFW <a title="Prefetch operation specifier (field &quot;prfop&quot;) [#uimm4,PLDL1KEEP,PLDL1STRM,PLDL2KEEP,PLDL2STRM,PLDL3KEEP,PLDL3STRM,PSTL1KEEP,PSTL1STRM,PSTL2KEEP,PSTL2STRM,PSTL3KEEP,PSTL3STRM]" class="document-topic">&lt;prfop&gt;</a>, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="Offset scalable vector register (field &quot;Zm&quot;)" class="document-topic">&lt;Zm&gt;</a>.D, <a title="Index extend and shift specifier (field &quot;xs&quot;) [SXTW,UXTW]" class="document-topic">&lt;mod&gt;</a> #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() then UNDEFINED;
constant integer esize = 64;
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zm);
integer level = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(prfop&lt;2:1&gt;);
boolean stream = (prfop&lt;0&gt; == '1');
pref_hint = if prfop&lt;3&gt; == '0' then <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_READ</a> else <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_WRITE</a>;
constant integer offs_size = 32;
boolean offs_unsigned = (xs == '0');
integer scale = 2;</pre> 
  <h3><a id="iclass_off_d_64_scaled"></a>64-bit scaled offset</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Zm</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td>0</td> 
      <td colspan="4">prfop</td> 
     </tr> 
     <tr> 
      <td colspan="11"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td>msz&lt;1&gt;</td> 
      <td>msz&lt;0&gt;</td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td colspan="4"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="prfw_i_p_bz_d_64_scaled"></a> 
   <p>PRFW <a title="Prefetch operation specifier (field &quot;prfop&quot;) [#uimm4,PLDL1KEEP,PLDL1STRM,PLDL2KEEP,PLDL2STRM,PLDL3KEEP,PLDL3STRM,PSTL1KEEP,PSTL1STRM,PSTL2KEEP,PSTL2STRM,PSTL3KEEP,PSTL3STRM]" class="document-topic">&lt;prfop&gt;</a>, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="Offset scalable vector register (field &quot;Zm&quot;)" class="document-topic">&lt;Zm&gt;</a>.D, LSL #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() then UNDEFINED;
constant integer esize = 64;
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zm);
integer level = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(prfop&lt;2:1&gt;);
boolean stream = (prfop&lt;0&gt; == '1');
pref_hint = if prfop&lt;3&gt; == '0' then <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_READ</a> else <a title="enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC}" class="document-topic">Prefetch_WRITE</a>;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 2;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;prfop&gt;</td> 
      <td><a id="sa_prfop"></a> <p>Is the prefetch operation specifier, encoded in <q>prfop</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>prfop</th> 
          <th>&lt;prfop&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>PLDL1KEEP</td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>PLDL1STRM</td> 
         </tr> 
         <tr> 
          <td>0010</td> 
          <td>PLDL2KEEP</td> 
         </tr> 
         <tr> 
          <td>0011</td> 
          <td>PLDL2STRM</td> 
         </tr> 
         <tr> 
          <td>0100</td> 
          <td>PLDL3KEEP</td> 
         </tr> 
         <tr> 
          <td>0101</td> 
          <td>PLDL3STRM</td> 
         </tr> 
         <tr> 
          <td>x11x</td> 
          <td>#uimm4</td> 
         </tr> 
         <tr> 
          <td>1000</td> 
          <td>PSTL1KEEP</td> 
         </tr> 
         <tr> 
          <td>1001</td> 
          <td>PSTL1STRM</td> 
         </tr> 
         <tr> 
          <td>1010</td> 
          <td>PSTL2KEEP</td> 
         </tr> 
         <tr> 
          <td>1011</td> 
          <td>PSTL2STRM</td> 
         </tr> 
         <tr> 
          <td>1100</td> 
          <td>PSTL3KEEP</td> 
         </tr> 
         <tr> 
          <td>1101</td> 
          <td>PSTL3STRM</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pg&gt;</td> 
      <td><a id="sa_pg"></a> <p>Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xn|SP&gt;</td> 
      <td><a id="sa_xn_sp"></a> <p>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zm&gt;</td> 
      <td><a id="sa_zm"></a> <p>Is the name of the offset scalable vector register, encoded in the "Zm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;mod&gt;</td> 
      <td><a id="sa_mod"></a> <p>Is the index extend and shift specifier, encoded in <q>xs</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>xs</th> 
          <th>&lt;mod&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>UXTW</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>SXTW</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckNonStreamingSVEEnabled()" class="document-topic">CheckNonStreamingSVEEnabled</a>();
constant integer VL = <a title="accessor: integer CurrentVL" class="document-topic">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[g, PL];
bits(64) base;
bits(VL) offset;

if <a title="function: boolean AnyActiveElement(bits(N) mask, integer esize)" class="document-topic">AnyActiveElement</a>(mask, esize) then
    base = if n == 31 then <a title="accessor: bits(64) SP[]" class="document-topic">SP</a>[] else <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[n, 64];
    offset = <a title="accessor: bits(width) Z[integer n, integer width]" class="document-topic">Z</a>[m, VL];

for e = 0 to elements-1
    if <a title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)" class="document-topic">ActivePredicateElement</a>(mask, e, esize) then
        integer off = <a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[offset, e, esize]&lt;offs_size-1:0&gt;, offs_unsigned);
        bits(64) addr = base + (off &lt;&lt; scale);
        <a title="function: Hint_Prefetch(bits(64) address, PrefetchHint hint, integer target, boolean stream)" class="document-topic">Hint_Prefetch</a>(addr, pref_hint, level, stream);</pre> 
  </div>  
 </body>
</html>