-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ts_s30xl_pileupstagged_trigger_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    timestamp_in : IN STD_LOGIC_VECTOR (127 downto 0);
    timestamp_out : OUT STD_LOGIC_VECTOR (69 downto 0);
    timestamp_out_ap_vld : OUT STD_LOGIC;
    dataReady_in : IN STD_LOGIC_VECTOR (7 downto 0);
    dataReady_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    dataReady_out_ap_vld : OUT STD_LOGIC;
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of ts_s30xl_pileupstagged_trigger_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ts_s30xl_pileupstagged_trigger_hw_ts_s30xl_pileupstagged_trigger_hw,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgc2104-1-e,HLS_INPUT_CLOCK=5.384000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.341542,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14592,HLS_SYN_LUT=12039,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv14_24 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ready_fu_1143_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ready_reg_6179_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6179_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v1_fu_1147_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_reg_6208 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_1_fu_1228_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_1_reg_6228 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_2_fu_1309_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_2_reg_6248 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_3_fu_1390_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_3_reg_6268 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_4_fu_1471_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_4_reg_6288 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_5_fu_1552_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_5_reg_6308 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_6_fu_1633_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_6_reg_6328 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_7_fu_1714_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_7_reg_6348 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_8_fu_1795_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_8_reg_6368 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_9_fu_1876_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_9_reg_6388 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_10_fu_1957_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_10_reg_6408 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_11_fu_2038_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_11_reg_6428 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln97_fu_2119_p1 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter1_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter2_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter3_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter4_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter5_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter6_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter7_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter8_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter9_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter10_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter11_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter12_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter13_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter14_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln97_reg_6448_pp0_iter15_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_6463 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_6463_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_6468 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6468_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6468_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_6483 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_6483_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_1_reg_6488 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_1_reg_6488_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_1_reg_6488_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_6503 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_6503_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_2_reg_6508 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_2_reg_6508_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_2_reg_6508_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_6523 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_6523_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_3_reg_6528 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_3_reg_6528_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_3_reg_6528_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_6543 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_6543_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_4_reg_6548 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_4_reg_6548_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_4_reg_6548_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_6563 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_6563_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_5_reg_6568 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_5_reg_6568_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_5_reg_6568_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_6583 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_6583_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_6_reg_6588 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_6_reg_6588_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_6_reg_6588_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_6603 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_6603_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_7_reg_6608 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_7_reg_6608_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_7_reg_6608_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_6623 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_6623_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_8_reg_6628 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_8_reg_6628_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_8_reg_6628_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_6643 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_6643_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_9_reg_6648 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_9_reg_6648_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_9_reg_6648_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_6663 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_6663_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_s_reg_6668 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_s_reg_6668_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_s_reg_6668_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_6683 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_6683_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln85_10_reg_6688 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_10_reg_6688_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln85_10_reg_6688_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln87_fu_2417_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_reg_6693 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_fu_2434_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_reg_6698 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_1_fu_2458_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_1_reg_6703 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_1_fu_2475_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_1_reg_6708 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_2_fu_2499_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_2_reg_6713 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_2_fu_2516_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_2_reg_6718 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_3_fu_2540_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_3_reg_6723 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_3_fu_2557_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_3_reg_6728 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_4_fu_2581_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_4_reg_6733 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_4_fu_2598_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_4_reg_6738 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_5_fu_2622_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_5_reg_6743 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_5_fu_2639_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_5_reg_6748 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_6_fu_2663_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_6_reg_6753 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_6_fu_2680_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_6_reg_6758 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_7_fu_2704_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_7_reg_6763 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_7_fu_2721_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_7_reg_6768 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_8_fu_2745_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_8_reg_6773 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_8_fu_2762_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_8_reg_6778 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_9_fu_2786_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_9_reg_6783 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_9_fu_2803_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_9_reg_6788 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_10_fu_2827_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_10_reg_6793 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_10_fu_2844_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_10_reg_6798 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_11_fu_2868_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln87_11_reg_6803 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_11_fu_2885_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln95_11_reg_6808 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_6933 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_6938 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_1_reg_6943 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_1_reg_6948 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_2_reg_6953 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_2_reg_6958 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_3_reg_6963 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_3_reg_6968 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_4_reg_6973 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_4_reg_6978 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_5_reg_6983 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1104_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_5_reg_6988 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_6_reg_6993 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_6_reg_6998 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_7_reg_7003 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_7_reg_7008 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_8_reg_7013 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1122_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_8_reg_7018 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_9_reg_7023 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_9_reg_7028 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_s_reg_7033 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_s_reg_7038 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_10_reg_7043 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1140_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_10_reg_7048 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_891_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i1_reg_7053 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_896_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_7059 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_901_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_1_reg_7064 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_906_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_7070 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_2_reg_7075 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_916_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_7081 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_921_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_3_reg_7086 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_926_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_7092 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_931_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_4_reg_7097 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_936_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_7103 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_5_reg_7108 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_946_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_7114 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_951_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_6_reg_7119 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_956_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_7125 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_961_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_7_reg_7130 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_966_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_7136 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_971_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_8_reg_7141 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_976_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_7147 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_981_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_9_reg_7152 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_986_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_7158 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_991_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_s_reg_7163 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_996_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_7169 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_10_reg_7174 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_7180 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln87_fu_3004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_7185 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_1_fu_3010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_1_reg_7190 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_7195 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_14_fu_3209_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_14_reg_7200 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_2_fu_3234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_2_reg_7206 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_3_fu_3240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_3_reg_7211 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_7216 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_17_fu_3439_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_17_reg_7221 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_4_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_4_reg_7227 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_5_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_5_reg_7232 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_7237 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_20_fu_3669_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_20_reg_7242 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_6_fu_3694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_6_reg_7248 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_7_fu_3700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_7_reg_7253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_7258 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_23_fu_3899_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_23_reg_7263 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_8_fu_3924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_8_reg_7269 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_9_fu_3930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_9_reg_7274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_7279 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_26_fu_4129_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_26_reg_7284 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_10_fu_4154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_10_reg_7290 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_11_fu_4160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_11_reg_7295 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_7300 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_29_fu_4359_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_29_reg_7305 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_12_fu_4384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_12_reg_7311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_13_fu_4390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_13_reg_7316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_7321 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_32_fu_4589_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_32_reg_7326 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_14_fu_4614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_14_reg_7332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_15_fu_4620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_15_reg_7337 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_7342 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_35_fu_4819_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_35_reg_7347 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_16_fu_4844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_16_reg_7353 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_17_fu_4850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_17_reg_7358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_7363 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_38_fu_5049_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_38_reg_7368 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_18_fu_5074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_18_reg_7374 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_19_fu_5080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_19_reg_7379 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_7384 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_41_fu_5279_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_41_reg_7389 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_20_fu_5304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_20_reg_7395 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_21_fu_5310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_21_reg_7400 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_7405 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_44_fu_5509_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_44_reg_7410 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_22_fu_5534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_22_reg_7416 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_23_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_23_reg_7421 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_7426 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_47_fu_5739_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_47_reg_7431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln85_1_fu_1223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln85_fu_1217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_3_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_2_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_5_fu_1385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_4_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_7_fu_1466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_6_fu_1460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_9_fu_1547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_8_fu_1541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_11_fu_1628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_10_fu_1622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_13_fu_1709_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_12_fu_1703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_15_fu_1790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_14_fu_1784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_17_fu_1871_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_16_fu_1865_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_19_fu_1952_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_18_fu_1946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_21_fu_2033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_20_fu_2027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_23_fu_2114_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_22_fu_2108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1071_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1074_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1077_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1080_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1083_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1086_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1089_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1092_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1095_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1098_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1101_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1104_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1107_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1110_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1113_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1116_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1122_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1125_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1128_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1131_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1134_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1137_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1140_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln84_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_1_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_2_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_fu_1163_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_1_fu_1173_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_fu_1187_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_2_fu_1183_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1199_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_fu_1193_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln_fu_1209_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_3_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_4_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_5_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_3_fu_1244_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_4_fu_1254_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_2_fu_1268_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_5_fu_1264_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_1_fu_1280_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_1_fu_1274_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_4_fu_1290_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_6_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_7_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_8_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_6_fu_1325_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_7_fu_1335_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_4_fu_1349_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_8_fu_1345_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_2_fu_1361_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_2_fu_1355_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_8_fu_1371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_9_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_10_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_11_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_9_fu_1406_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_10_fu_1416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_6_fu_1430_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_11_fu_1426_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_3_fu_1442_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_3_fu_1436_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_s_fu_1452_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_12_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_13_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_14_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_12_fu_1487_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_13_fu_1497_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_8_fu_1511_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_14_fu_1507_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_4_fu_1523_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_4_fu_1517_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_2_fu_1533_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_15_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_16_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_17_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_15_fu_1568_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_16_fu_1578_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_10_fu_1592_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_17_fu_1588_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_5_fu_1604_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_5_fu_1598_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_6_fu_1614_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_18_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_19_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_20_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_18_fu_1649_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_19_fu_1659_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_12_fu_1673_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_20_fu_1669_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_6_fu_1685_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_6_fu_1679_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_10_fu_1695_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_21_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_22_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_23_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_21_fu_1730_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_22_fu_1740_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_14_fu_1754_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_23_fu_1750_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_7_fu_1766_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_7_fu_1760_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_13_fu_1776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_24_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_25_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_26_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_24_fu_1811_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_25_fu_1821_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_16_fu_1835_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_26_fu_1831_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_8_fu_1847_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_8_fu_1841_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_16_fu_1857_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_27_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_28_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_29_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_27_fu_1892_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_28_fu_1902_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_18_fu_1916_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_29_fu_1912_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_9_fu_1928_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_9_fu_1922_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_19_fu_1938_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_30_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_31_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_32_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_30_fu_1973_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_31_fu_1983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_20_fu_1997_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_32_fu_1993_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_s_fu_2009_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_10_fu_2003_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_22_fu_2019_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_33_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_34_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_35_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_33_fu_2054_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_34_fu_2064_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln84_22_fu_2078_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_35_fu_2074_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_10_fu_2090_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_11_fu_2084_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln85_25_fu_2100_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln83_fu_2123_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_fu_2126_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_2136_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_1_fu_2146_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_1_fu_2149_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_1_fu_2159_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_2_fu_2169_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_2_fu_2172_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_2_fu_2182_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_3_fu_2192_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_3_fu_2195_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_3_fu_2205_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_4_fu_2215_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_4_fu_2218_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_4_fu_2228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_5_fu_2238_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_5_fu_2241_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_5_fu_2251_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_6_fu_2261_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_6_fu_2264_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_6_fu_2274_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_7_fu_2284_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_7_fu_2287_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_7_fu_2297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_8_fu_2307_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_8_fu_2310_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_8_fu_2320_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_9_fu_2330_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_9_fu_2333_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_9_fu_2343_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_10_fu_2353_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_10_fu_2356_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_s_fu_2366_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln83_11_fu_2376_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln85_11_fu_2379_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln85_10_fu_2389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln85_24_fu_2399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_1_fu_2402_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_fu_2408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6083_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_fu_2408_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_fu_2408_p2 : signal is "no";
    signal zext_ln87_fu_2413_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_1_fu_2423_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_fu_2430_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_25_fu_2440_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_5_fu_2443_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_2_fu_2449_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6091_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_2_fu_2449_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_2_fu_2449_p2 : signal is "no";
    signal zext_ln87_1_fu_2454_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_3_fu_2464_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_1_fu_2471_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_26_fu_2481_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_9_fu_2484_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_4_fu_2490_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6099_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_4_fu_2490_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_4_fu_2490_p2 : signal is "no";
    signal zext_ln87_2_fu_2495_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_5_fu_2505_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_2_fu_2512_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_27_fu_2522_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_12_fu_2525_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_6_fu_2531_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6107_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_6_fu_2531_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_6_fu_2531_p2 : signal is "no";
    signal zext_ln87_3_fu_2536_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_7_fu_2546_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_3_fu_2553_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_28_fu_2563_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_15_fu_2566_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_8_fu_2572_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6115_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_8_fu_2572_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_8_fu_2572_p2 : signal is "no";
    signal zext_ln87_4_fu_2577_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_9_fu_2587_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_4_fu_2594_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_29_fu_2604_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_18_fu_2607_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_10_fu_2613_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6123_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_10_fu_2613_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_10_fu_2613_p2 : signal is "no";
    signal zext_ln87_5_fu_2618_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_11_fu_2628_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_5_fu_2635_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_30_fu_2645_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_21_fu_2648_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_12_fu_2654_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6131_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_12_fu_2654_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_12_fu_2654_p2 : signal is "no";
    signal zext_ln87_6_fu_2659_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_13_fu_2669_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_6_fu_2676_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_31_fu_2686_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_24_fu_2689_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_14_fu_2695_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6139_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_14_fu_2695_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_14_fu_2695_p2 : signal is "no";
    signal zext_ln87_7_fu_2700_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_15_fu_2710_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_7_fu_2717_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_32_fu_2727_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_27_fu_2730_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_16_fu_2736_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6147_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_16_fu_2736_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_16_fu_2736_p2 : signal is "no";
    signal zext_ln87_8_fu_2741_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_17_fu_2751_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_8_fu_2758_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_33_fu_2768_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_30_fu_2771_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_18_fu_2777_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6155_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_18_fu_2777_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_18_fu_2777_p2 : signal is "no";
    signal zext_ln87_9_fu_2782_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_19_fu_2792_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_9_fu_2799_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_34_fu_2809_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_33_fu_2812_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_20_fu_2818_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6163_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_20_fu_2818_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_20_fu_2818_p2 : signal is "no";
    signal zext_ln87_10_fu_2823_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_21_fu_2833_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_10_fu_2840_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_35_fu_2850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_36_fu_2853_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_22_fu_2859_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6171_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_22_fu_2859_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_22_fu_2859_p2 : signal is "no";
    signal zext_ln87_11_fu_2864_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_23_fu_2874_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln95_11_fu_2881_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bitcast_ln87_fu_2987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_2990_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_fu_3000_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_fu_3016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp4_fu_3031_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_1_fu_3045_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_1_cast_fu_3053_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_fu_3019_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_fu_3041_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_fu_3071_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_1_fu_3095_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_1_fu_3111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_1_fu_3061_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_2_fu_3115_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_fu_3119_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_fu_3101_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_2_fu_3049_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294cast_fu_3129_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_fu_3065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_1_fu_3077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_fu_3139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_fu_3145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_fu_3159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_3_fu_3089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_1_fu_3165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_1_fu_3171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_2_fu_3083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_2_fu_3177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_3_fu_3125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_12_fu_3151_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_1_fu_3191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_4_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_2_fu_3197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_3_fu_3203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_fu_3133_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_13_fu_3183_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_1_fu_3217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_3220_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_1_fu_3230_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_1_fu_3246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_3261_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_6_fu_3275_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_5_cast_fu_3283_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_5_fu_3249_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_4_fu_3271_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_3_fu_3301_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_4_fu_3325_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_3_fu_3341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_5_fu_3291_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_6_fu_3345_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_1_fu_3349_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_2_fu_3331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_7_fu_3279_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_2cast_fu_3359_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_5_fu_3295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_6_fu_3307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_3_fu_3369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_4_fu_3375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_2_fu_3389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_8_fu_3319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_4_fu_3395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_5_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_7_fu_3313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_6_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_8_fu_3355_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_15_fu_3381_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_3_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_9_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_5_fu_3427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_7_fu_3433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_1_fu_3363_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_16_fu_3413_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_2_fu_3447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_3450_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_2_fu_3460_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_2_fu_3476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_3491_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_11_fu_3505_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_9_cast_fu_3513_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_10_fu_3479_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_8_fu_3501_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_6_fu_3531_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_7_fu_3555_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_5_fu_3571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_9_fu_3521_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_10_fu_3575_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_2_fu_3579_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_4_fu_3561_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_12_fu_3509_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_4cast_fu_3589_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_10_fu_3525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_11_fu_3537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_6_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_8_fu_3605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_4_fu_3619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_13_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_7_fu_3625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_9_fu_3631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_12_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_10_fu_3637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_13_fu_3585_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_18_fu_3611_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_5_fu_3651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_14_fu_3565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_8_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_11_fu_3663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_2_fu_3593_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_19_fu_3643_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_3_fu_3677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_3680_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_3_fu_3690_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_3_fu_3706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_3721_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_16_fu_3735_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_13_cast_fu_3743_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_15_fu_3709_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_12_fu_3731_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_9_fu_3761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_10_fu_3785_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_7_fu_3801_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_13_fu_3751_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_14_fu_3805_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_3_fu_3809_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_6_fu_3791_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_17_fu_3739_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_6cast_fu_3819_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_15_fu_3755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_16_fu_3767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_9_fu_3829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_12_fu_3835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_6_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_18_fu_3779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_10_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_13_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_17_fu_3773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_14_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_18_fu_3815_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_21_fu_3841_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_7_fu_3881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_19_fu_3795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_11_fu_3887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_15_fu_3893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_3_fu_3823_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_22_fu_3873_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_4_fu_3907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_3910_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_4_fu_3920_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_4_fu_3936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_3951_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_21_fu_3965_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_17_cast_fu_3973_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_20_fu_3939_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_16_fu_3961_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_12_fu_3991_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_13_fu_4015_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_9_fu_4031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_17_fu_3981_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_18_fu_4035_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_4_fu_4039_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_8_fu_4021_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_22_fu_3969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_8cast_fu_4049_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_20_fu_3985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_21_fu_3997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_12_fu_4059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_16_fu_4065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_8_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_23_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_13_fu_4085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_17_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_22_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_18_fu_4097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_23_fu_4045_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_24_fu_4071_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_9_fu_4111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_24_fu_4025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_14_fu_4117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_19_fu_4123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_4_fu_4053_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_25_fu_4103_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_5_fu_4137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_4140_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_5_fu_4150_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_5_fu_4166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_4181_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_26_fu_4195_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_21_cast_fu_4203_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_25_fu_4169_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_20_fu_4191_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_15_fu_4221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_16_fu_4245_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_11_fu_4261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_21_fu_4211_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_22_fu_4265_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_5_fu_4269_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_10_fu_4251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_27_fu_4199_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_10cast_fu_4279_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_25_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_26_fu_4227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_15_fu_4289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_20_fu_4295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_10_fu_4309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_28_fu_4239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_16_fu_4315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_21_fu_4321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_27_fu_4233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_22_fu_4327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_28_fu_4275_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_27_fu_4301_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_11_fu_4341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_29_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_17_fu_4347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_23_fu_4353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_5_fu_4283_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_28_fu_4333_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_6_fu_4367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_4370_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_6_fu_4380_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_6_fu_4396_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_4411_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_31_fu_4425_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_25_cast_fu_4433_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_30_fu_4399_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_24_fu_4421_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_18_fu_4451_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_19_fu_4475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_13_fu_4491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_25_fu_4441_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_26_fu_4495_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_6_fu_4499_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_12_fu_4481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_32_fu_4429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_12cast_fu_4509_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_30_fu_4445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_31_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_18_fu_4519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_24_fu_4525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_12_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_33_fu_4469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_19_fu_4545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_25_fu_4551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_32_fu_4463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_26_fu_4557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_33_fu_4505_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_30_fu_4531_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_13_fu_4571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_34_fu_4485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_20_fu_4577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_27_fu_4583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_6_fu_4513_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_31_fu_4563_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_7_fu_4597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_4600_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_7_fu_4610_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_7_fu_4626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_4641_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_36_fu_4655_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_29_cast_fu_4663_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_35_fu_4629_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_28_fu_4651_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_21_fu_4681_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_22_fu_4705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_15_fu_4721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_29_fu_4671_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_30_fu_4725_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_7_fu_4729_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_14_fu_4711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_37_fu_4659_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_14cast_fu_4739_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_35_fu_4675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_36_fu_4687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_21_fu_4749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_28_fu_4755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_14_fu_4769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_38_fu_4699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_22_fu_4775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_29_fu_4781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_37_fu_4693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_30_fu_4787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_38_fu_4735_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_33_fu_4761_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_15_fu_4801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_39_fu_4715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_23_fu_4807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_31_fu_4813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_7_fu_4743_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_34_fu_4793_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_8_fu_4827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_4830_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_8_fu_4840_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_8_fu_4856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_4871_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_41_fu_4885_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_33_cast_fu_4893_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_40_fu_4859_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_32_fu_4881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_24_fu_4911_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_25_fu_4935_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_17_fu_4951_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_33_fu_4901_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_34_fu_4955_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_8_fu_4959_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_16_fu_4941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_42_fu_4889_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_16cast_fu_4969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_40_fu_4905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_41_fu_4917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_24_fu_4979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_32_fu_4985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_16_fu_4999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_43_fu_4929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_25_fu_5005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_33_fu_5011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_42_fu_4923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_34_fu_5017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_43_fu_4965_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_36_fu_4991_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_17_fu_5031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_44_fu_4945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_26_fu_5037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_35_fu_5043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_8_fu_4973_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_37_fu_5023_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_9_fu_5057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_5060_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_9_fu_5070_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_9_fu_5086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_5101_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_46_fu_5115_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_37_cast_fu_5123_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_45_fu_5089_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_36_fu_5111_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_27_fu_5141_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_28_fu_5165_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_19_fu_5181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_37_fu_5131_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_38_fu_5185_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_9_fu_5189_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_18_fu_5171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_47_fu_5119_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_18cast_fu_5199_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_45_fu_5135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_46_fu_5147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_27_fu_5209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_36_fu_5215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_18_fu_5229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_48_fu_5159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_28_fu_5235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_37_fu_5241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_47_fu_5153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_38_fu_5247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_48_fu_5195_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_39_fu_5221_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_19_fu_5261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_49_fu_5175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_29_fu_5267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_39_fu_5273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_9_fu_5203_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_40_fu_5253_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_10_fu_5287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_5290_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_10_fu_5300_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_10_fu_5316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_fu_5331_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_51_fu_5345_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_41_cast_fu_5353_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_50_fu_5319_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_40_fu_5341_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_30_fu_5371_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_31_fu_5395_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_21_fu_5411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_41_fu_5361_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_42_fu_5415_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_10_fu_5419_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_20_fu_5401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_52_fu_5349_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_20cast_fu_5429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_50_fu_5365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_51_fu_5377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_30_fu_5439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_40_fu_5445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_20_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_53_fu_5389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_31_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_41_fu_5471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_52_fu_5383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_42_fu_5477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_53_fu_5425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_42_fu_5451_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_21_fu_5491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_54_fu_5405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_32_fu_5497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_43_fu_5503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_10_fu_5433_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_43_fu_5483_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_11_fu_5517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_fu_5520_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_11_fu_5530_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bitcast_ln724_11_fu_5546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_fu_5561_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_56_fu_5575_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_45_cast_fu_5583_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_55_fu_5549_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_44_fu_5571_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_33_fu_5601_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_34_fu_5625_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_23_fu_5641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_45_fu_5591_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_46_fu_5645_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_11_fu_5649_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_22_fu_5631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_57_fu_5579_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_22cast_fu_5659_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_55_fu_5595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_56_fu_5607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_33_fu_5669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_44_fu_5675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_22_fu_5689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_58_fu_5619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_34_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_45_fu_5701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_57_fu_5613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_46_fu_5707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_58_fu_5655_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_45_fu_5681_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_23_fu_5721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_59_fu_5635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_35_fu_5727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_47_fu_5733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_11_fu_5663_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_46_fu_5713_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_fu_5747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_fu_5751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_2_fu_5763_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_1_fu_5775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_2_fu_5779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_5_fu_5791_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_2_fu_5803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_4_fu_5807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_8_fu_5819_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_3_fu_5831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_6_fu_5835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_11_fu_5847_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_4_fu_5859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_8_fu_5863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_14_fu_5875_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_5_fu_5887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_10_fu_5891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_17_fu_5903_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_6_fu_5915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_12_fu_5919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_20_fu_5931_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_7_fu_5943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_14_fu_5947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_23_fu_5959_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_8_fu_5971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_16_fu_5975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_26_fu_5987_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_9_fu_5999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_18_fu_6003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_29_fu_6015_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_10_fu_6027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_20_fu_6031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_32_fu_6043_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_11_fu_6055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_22_fu_6059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_35_fu_6071_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupstagged_trigger_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component ts_s30xl_pileupstagged_trigger_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component ts_s30xl_pileupstagged_trigger_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component ts_s30xl_pileupstagged_trigger_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i1_reg_6933,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_891_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_6938,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_896_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_1_reg_6943,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_901_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_1_reg_6948,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_906_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_2_reg_6953,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_911_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_2_reg_6958,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_916_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_3_reg_6963,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_921_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_3_reg_6968,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_926_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_4_reg_6973,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_931_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_4_reg_6978,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_936_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_5_reg_6983,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_941_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_5_reg_6988,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_946_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U13 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_6_reg_6993,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_951_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U14 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_6_reg_6998,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_956_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U15 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_7_reg_7003,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_961_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U16 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_7_reg_7008,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_966_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U17 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_8_reg_7013,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_971_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U18 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_8_reg_7018,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_976_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U19 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_9_reg_7023,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_981_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U20 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_9_reg_7028,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_986_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U21 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_s_reg_7033,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_991_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U22 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_s_reg_7038,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_996_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U23 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_10_reg_7043,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1001_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U24 : component ts_s30xl_pileupstagged_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_10_reg_7048,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1006_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U25 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7053,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1011_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U26 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_1_reg_7064,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1016_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U27 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_2_reg_7075,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1021_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U28 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_3_reg_7086,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1026_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U29 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_4_reg_7097,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1031_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U30 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_5_reg_7108,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1036_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U31 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_6_reg_7119,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1041_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U32 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_7_reg_7130,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1046_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U33 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_8_reg_7141,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1051_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U34 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_9_reg_7152,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1056_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U35 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_s_reg_7163,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1061_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U36 : component ts_s30xl_pileupstagged_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_10_reg_7174,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1066_p2);

    sitodp_32s_64_4_no_dsp_1_U37 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1071_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1071_p1);

    sitodp_32s_64_4_no_dsp_1_U38 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1074_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1074_p1);

    sitodp_32s_64_4_no_dsp_1_U39 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1077_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1077_p1);

    sitodp_32s_64_4_no_dsp_1_U40 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1080_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1080_p1);

    sitodp_32s_64_4_no_dsp_1_U41 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1083_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1083_p1);

    sitodp_32s_64_4_no_dsp_1_U42 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1086_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1086_p1);

    sitodp_32s_64_4_no_dsp_1_U43 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1089_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1089_p1);

    sitodp_32s_64_4_no_dsp_1_U44 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1092_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1092_p1);

    sitodp_32s_64_4_no_dsp_1_U45 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1095_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1095_p1);

    sitodp_32s_64_4_no_dsp_1_U46 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1098_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1098_p1);

    sitodp_32s_64_4_no_dsp_1_U47 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1101_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1101_p1);

    sitodp_32s_64_4_no_dsp_1_U48 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1104_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1104_p1);

    sitodp_32s_64_4_no_dsp_1_U49 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1107_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1107_p1);

    sitodp_32s_64_4_no_dsp_1_U50 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1110_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1110_p1);

    sitodp_32s_64_4_no_dsp_1_U51 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1113_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1113_p1);

    sitodp_32s_64_4_no_dsp_1_U52 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1116_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1116_p1);

    sitodp_32s_64_4_no_dsp_1_U53 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1119_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1119_p1);

    sitodp_32s_64_4_no_dsp_1_U54 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1122_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1122_p1);

    sitodp_32s_64_4_no_dsp_1_U55 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1125_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1125_p1);

    sitodp_32s_64_4_no_dsp_1_U56 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1128_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1128_p1);

    sitodp_32s_64_4_no_dsp_1_U57 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1131_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1131_p1);

    sitodp_32s_64_4_no_dsp_1_U58 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1134_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1134_p1);

    sitodp_32s_64_4_no_dsp_1_U59 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1137_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1137_p1);

    sitodp_32s_64_4_no_dsp_1_U60 : component ts_s30xl_pileupstagged_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1140_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1140_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U61 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln85_fu_2126_p2,
        din2 => edges_load_reg_6463_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6083_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U62 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln85_1_fu_2149_p2,
        din2 => edges_load_1_reg_6483_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6091_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U63 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln85_2_fu_2172_p2,
        din2 => edges_load_2_reg_6503_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6099_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U64 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln85_3_fu_2195_p2,
        din2 => edges_load_3_reg_6523_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6107_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U65 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln85_4_fu_2218_p2,
        din2 => edges_load_4_reg_6543_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6115_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U66 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln85_5_fu_2241_p2,
        din2 => edges_load_5_reg_6563_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6123_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U67 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln85_6_fu_2264_p2,
        din2 => edges_load_6_reg_6583_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6131_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U68 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln85_7_fu_2287_p2,
        din2 => edges_load_7_reg_6603_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6139_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U69 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln85_8_fu_2310_p2,
        din2 => edges_load_8_reg_6623_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6147_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U70 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln85_9_fu_2333_p2,
        din2 => edges_load_9_reg_6643_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6155_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U71 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln85_10_fu_2356_p2,
        din2 => edges_load_10_reg_6663_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6163_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U72 : component ts_s30xl_pileupstagged_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln85_11_fu_2379_p2,
        din2 => edges_load_11_reg_6683_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6171_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln87_10_reg_6793 <= add_ln87_10_fu_2827_p2;
                add_ln87_11_reg_6803 <= add_ln87_11_fu_2868_p2;
                add_ln87_1_reg_6703 <= add_ln87_1_fu_2458_p2;
                add_ln87_2_reg_6713 <= add_ln87_2_fu_2499_p2;
                add_ln87_3_reg_6723 <= add_ln87_3_fu_2540_p2;
                add_ln87_4_reg_6733 <= add_ln87_4_fu_2581_p2;
                add_ln87_5_reg_6743 <= add_ln87_5_fu_2622_p2;
                add_ln87_6_reg_6753 <= add_ln87_6_fu_2663_p2;
                add_ln87_7_reg_6763 <= add_ln87_7_fu_2704_p2;
                add_ln87_8_reg_6773 <= add_ln87_8_fu_2745_p2;
                add_ln87_9_reg_6783 <= add_ln87_9_fu_2786_p2;
                add_ln87_reg_6693 <= add_ln87_fu_2417_p2;
                add_ln95_10_reg_6798 <= add_ln95_10_fu_2844_p2;
                add_ln95_11_reg_6808 <= add_ln95_11_fu_2885_p2;
                add_ln95_1_reg_6708 <= add_ln95_1_fu_2475_p2;
                add_ln95_2_reg_6718 <= add_ln95_2_fu_2516_p2;
                add_ln95_3_reg_6728 <= add_ln95_3_fu_2557_p2;
                add_ln95_4_reg_6738 <= add_ln95_4_fu_2598_p2;
                add_ln95_5_reg_6748 <= add_ln95_5_fu_2639_p2;
                add_ln95_6_reg_6758 <= add_ln95_6_fu_2680_p2;
                add_ln95_7_reg_6768 <= add_ln95_7_fu_2721_p2;
                add_ln95_8_reg_6778 <= add_ln95_8_fu_2762_p2;
                add_ln95_9_reg_6788 <= add_ln95_9_fu_2803_p2;
                add_ln95_reg_6698 <= add_ln95_fu_2434_p2;
                conv_i1_reg_6933 <= grp_fu_1071_p1;
                conv_i61_10_reg_7043 <= grp_fu_1137_p1;
                conv_i61_1_reg_6943 <= grp_fu_1077_p1;
                conv_i61_2_reg_6953 <= grp_fu_1083_p1;
                conv_i61_3_reg_6963 <= grp_fu_1089_p1;
                conv_i61_4_reg_6973 <= grp_fu_1095_p1;
                conv_i61_5_reg_6983 <= grp_fu_1101_p1;
                conv_i61_6_reg_6993 <= grp_fu_1107_p1;
                conv_i61_7_reg_7003 <= grp_fu_1113_p1;
                conv_i61_8_reg_7013 <= grp_fu_1119_p1;
                conv_i61_9_reg_7023 <= grp_fu_1125_p1;
                conv_i61_s_reg_7033 <= grp_fu_1131_p1;
                conv_i_10_reg_7048 <= grp_fu_1140_p1;
                conv_i_1_reg_6948 <= grp_fu_1080_p1;
                conv_i_2_reg_6958 <= grp_fu_1086_p1;
                conv_i_3_reg_6968 <= grp_fu_1092_p1;
                conv_i_4_reg_6978 <= grp_fu_1098_p1;
                conv_i_5_reg_6988 <= grp_fu_1104_p1;
                conv_i_6_reg_6998 <= grp_fu_1110_p1;
                conv_i_7_reg_7008 <= grp_fu_1116_p1;
                conv_i_8_reg_7018 <= grp_fu_1122_p1;
                conv_i_9_reg_7028 <= grp_fu_1128_p1;
                conv_i_reg_6938 <= grp_fu_1074_p1;
                conv_i_s_reg_7038 <= grp_fu_1134_p1;
                edges_load_10_reg_6663_pp0_iter2_reg <= edges_load_10_reg_6663;
                edges_load_11_reg_6683_pp0_iter2_reg <= edges_load_11_reg_6683;
                edges_load_1_reg_6483_pp0_iter2_reg <= edges_load_1_reg_6483;
                edges_load_2_reg_6503_pp0_iter2_reg <= edges_load_2_reg_6503;
                edges_load_3_reg_6523_pp0_iter2_reg <= edges_load_3_reg_6523;
                edges_load_4_reg_6543_pp0_iter2_reg <= edges_load_4_reg_6543;
                edges_load_5_reg_6563_pp0_iter2_reg <= edges_load_5_reg_6563;
                edges_load_6_reg_6583_pp0_iter2_reg <= edges_load_6_reg_6583;
                edges_load_7_reg_6603_pp0_iter2_reg <= edges_load_7_reg_6603;
                edges_load_8_reg_6623_pp0_iter2_reg <= edges_load_8_reg_6623;
                edges_load_9_reg_6643_pp0_iter2_reg <= edges_load_9_reg_6643;
                edges_load_reg_6463_pp0_iter2_reg <= edges_load_reg_6463;
                icmp_ln87_10_reg_7290 <= icmp_ln87_10_fu_4154_p2;
                icmp_ln87_11_reg_7295 <= icmp_ln87_11_fu_4160_p2;
                icmp_ln87_12_reg_7311 <= icmp_ln87_12_fu_4384_p2;
                icmp_ln87_13_reg_7316 <= icmp_ln87_13_fu_4390_p2;
                icmp_ln87_14_reg_7332 <= icmp_ln87_14_fu_4614_p2;
                icmp_ln87_15_reg_7337 <= icmp_ln87_15_fu_4620_p2;
                icmp_ln87_16_reg_7353 <= icmp_ln87_16_fu_4844_p2;
                icmp_ln87_17_reg_7358 <= icmp_ln87_17_fu_4850_p2;
                icmp_ln87_18_reg_7374 <= icmp_ln87_18_fu_5074_p2;
                icmp_ln87_19_reg_7379 <= icmp_ln87_19_fu_5080_p2;
                icmp_ln87_1_reg_7190 <= icmp_ln87_1_fu_3010_p2;
                icmp_ln87_20_reg_7395 <= icmp_ln87_20_fu_5304_p2;
                icmp_ln87_21_reg_7400 <= icmp_ln87_21_fu_5310_p2;
                icmp_ln87_22_reg_7416 <= icmp_ln87_22_fu_5534_p2;
                icmp_ln87_23_reg_7421 <= icmp_ln87_23_fu_5540_p2;
                icmp_ln87_2_reg_7206 <= icmp_ln87_2_fu_3234_p2;
                icmp_ln87_3_reg_7211 <= icmp_ln87_3_fu_3240_p2;
                icmp_ln87_4_reg_7227 <= icmp_ln87_4_fu_3464_p2;
                icmp_ln87_5_reg_7232 <= icmp_ln87_5_fu_3470_p2;
                icmp_ln87_6_reg_7248 <= icmp_ln87_6_fu_3694_p2;
                icmp_ln87_7_reg_7253 <= icmp_ln87_7_fu_3700_p2;
                icmp_ln87_8_reg_7269 <= icmp_ln87_8_fu_3924_p2;
                icmp_ln87_9_reg_7274 <= icmp_ln87_9_fu_3930_p2;
                icmp_ln87_reg_7185 <= icmp_ln87_fu_3004_p2;
                lshr_ln85_10_reg_6688_pp0_iter2_reg <= lshr_ln85_10_reg_6688;
                lshr_ln85_10_reg_6688_pp0_iter3_reg <= lshr_ln85_10_reg_6688_pp0_iter2_reg;
                lshr_ln85_1_reg_6488_pp0_iter2_reg <= lshr_ln85_1_reg_6488;
                lshr_ln85_1_reg_6488_pp0_iter3_reg <= lshr_ln85_1_reg_6488_pp0_iter2_reg;
                lshr_ln85_2_reg_6508_pp0_iter2_reg <= lshr_ln85_2_reg_6508;
                lshr_ln85_2_reg_6508_pp0_iter3_reg <= lshr_ln85_2_reg_6508_pp0_iter2_reg;
                lshr_ln85_3_reg_6528_pp0_iter2_reg <= lshr_ln85_3_reg_6528;
                lshr_ln85_3_reg_6528_pp0_iter3_reg <= lshr_ln85_3_reg_6528_pp0_iter2_reg;
                lshr_ln85_4_reg_6548_pp0_iter2_reg <= lshr_ln85_4_reg_6548;
                lshr_ln85_4_reg_6548_pp0_iter3_reg <= lshr_ln85_4_reg_6548_pp0_iter2_reg;
                lshr_ln85_5_reg_6568_pp0_iter2_reg <= lshr_ln85_5_reg_6568;
                lshr_ln85_5_reg_6568_pp0_iter3_reg <= lshr_ln85_5_reg_6568_pp0_iter2_reg;
                lshr_ln85_6_reg_6588_pp0_iter2_reg <= lshr_ln85_6_reg_6588;
                lshr_ln85_6_reg_6588_pp0_iter3_reg <= lshr_ln85_6_reg_6588_pp0_iter2_reg;
                lshr_ln85_7_reg_6608_pp0_iter2_reg <= lshr_ln85_7_reg_6608;
                lshr_ln85_7_reg_6608_pp0_iter3_reg <= lshr_ln85_7_reg_6608_pp0_iter2_reg;
                lshr_ln85_8_reg_6628_pp0_iter2_reg <= lshr_ln85_8_reg_6628;
                lshr_ln85_8_reg_6628_pp0_iter3_reg <= lshr_ln85_8_reg_6628_pp0_iter2_reg;
                lshr_ln85_9_reg_6648_pp0_iter2_reg <= lshr_ln85_9_reg_6648;
                lshr_ln85_9_reg_6648_pp0_iter3_reg <= lshr_ln85_9_reg_6648_pp0_iter2_reg;
                lshr_ln85_s_reg_6668_pp0_iter2_reg <= lshr_ln85_s_reg_6668;
                lshr_ln85_s_reg_6668_pp0_iter3_reg <= lshr_ln85_s_reg_6668_pp0_iter2_reg;
                lshr_ln_reg_6468_pp0_iter2_reg <= lshr_ln_reg_6468;
                lshr_ln_reg_6468_pp0_iter3_reg <= lshr_ln_reg_6468_pp0_iter2_reg;
                mul_i1_reg_7053 <= grp_fu_891_p2;
                mul_i62_10_reg_7174 <= grp_fu_1001_p2;
                mul_i62_1_reg_7064 <= grp_fu_901_p2;
                mul_i62_2_reg_7075 <= grp_fu_911_p2;
                mul_i62_3_reg_7086 <= grp_fu_921_p2;
                mul_i62_4_reg_7097 <= grp_fu_931_p2;
                mul_i62_5_reg_7108 <= grp_fu_941_p2;
                mul_i62_6_reg_7119 <= grp_fu_951_p2;
                mul_i62_7_reg_7130 <= grp_fu_961_p2;
                mul_i62_8_reg_7141 <= grp_fu_971_p2;
                mul_i62_9_reg_7152 <= grp_fu_981_p2;
                mul_i62_s_reg_7163 <= grp_fu_991_p2;
                ready_reg_6179_pp0_iter10_reg <= ready_reg_6179_pp0_iter9_reg;
                ready_reg_6179_pp0_iter11_reg <= ready_reg_6179_pp0_iter10_reg;
                ready_reg_6179_pp0_iter12_reg <= ready_reg_6179_pp0_iter11_reg;
                ready_reg_6179_pp0_iter13_reg <= ready_reg_6179_pp0_iter12_reg;
                ready_reg_6179_pp0_iter14_reg <= ready_reg_6179_pp0_iter13_reg;
                ready_reg_6179_pp0_iter15_reg <= ready_reg_6179_pp0_iter14_reg;
                ready_reg_6179_pp0_iter2_reg <= ready_reg_6179_pp0_iter1_reg;
                ready_reg_6179_pp0_iter3_reg <= ready_reg_6179_pp0_iter2_reg;
                ready_reg_6179_pp0_iter4_reg <= ready_reg_6179_pp0_iter3_reg;
                ready_reg_6179_pp0_iter5_reg <= ready_reg_6179_pp0_iter4_reg;
                ready_reg_6179_pp0_iter6_reg <= ready_reg_6179_pp0_iter5_reg;
                ready_reg_6179_pp0_iter7_reg <= ready_reg_6179_pp0_iter6_reg;
                ready_reg_6179_pp0_iter8_reg <= ready_reg_6179_pp0_iter7_reg;
                ready_reg_6179_pp0_iter9_reg <= ready_reg_6179_pp0_iter8_reg;
                select_ln294_14_reg_7200 <= select_ln294_14_fu_3209_p3;
                select_ln294_17_reg_7221 <= select_ln294_17_fu_3439_p3;
                select_ln294_20_reg_7242 <= select_ln294_20_fu_3669_p3;
                select_ln294_23_reg_7263 <= select_ln294_23_fu_3899_p3;
                select_ln294_26_reg_7284 <= select_ln294_26_fu_4129_p3;
                select_ln294_29_reg_7305 <= select_ln294_29_fu_4359_p3;
                select_ln294_32_reg_7326 <= select_ln294_32_fu_4589_p3;
                select_ln294_35_reg_7347 <= select_ln294_35_fu_4819_p3;
                select_ln294_38_reg_7368 <= select_ln294_38_fu_5049_p3;
                select_ln294_41_reg_7389 <= select_ln294_41_fu_5279_p3;
                select_ln294_44_reg_7410 <= select_ln294_44_fu_5509_p3;
                select_ln294_47_reg_7431 <= select_ln294_47_fu_5739_p3;
                tmp_12_reg_7258 <= bitcast_ln724_3_fu_3706_p1(63 downto 63);
                tmp_16_reg_7279 <= bitcast_ln724_4_fu_3936_p1(63 downto 63);
                tmp_20_reg_7300 <= bitcast_ln724_5_fu_4166_p1(63 downto 63);
                tmp_24_reg_7321 <= bitcast_ln724_6_fu_4396_p1(63 downto 63);
                tmp_28_reg_7342 <= bitcast_ln724_7_fu_4626_p1(63 downto 63);
                tmp_32_reg_7363 <= bitcast_ln724_8_fu_4856_p1(63 downto 63);
                tmp_36_reg_7384 <= bitcast_ln724_9_fu_5086_p1(63 downto 63);
                tmp_40_reg_7405 <= bitcast_ln724_10_fu_5316_p1(63 downto 63);
                tmp_44_reg_7426 <= bitcast_ln724_11_fu_5546_p1(63 downto 63);
                tmp_4_reg_7216 <= bitcast_ln724_1_fu_3246_p1(63 downto 63);
                tmp_8_reg_7237 <= bitcast_ln724_2_fu_3476_p1(63 downto 63);
                tmp_reg_7195 <= bitcast_ln724_fu_3016_p1(63 downto 63);
                trunc_ln97_reg_6448_pp0_iter10_reg <= trunc_ln97_reg_6448_pp0_iter9_reg;
                trunc_ln97_reg_6448_pp0_iter11_reg <= trunc_ln97_reg_6448_pp0_iter10_reg;
                trunc_ln97_reg_6448_pp0_iter12_reg <= trunc_ln97_reg_6448_pp0_iter11_reg;
                trunc_ln97_reg_6448_pp0_iter13_reg <= trunc_ln97_reg_6448_pp0_iter12_reg;
                trunc_ln97_reg_6448_pp0_iter14_reg <= trunc_ln97_reg_6448_pp0_iter13_reg;
                trunc_ln97_reg_6448_pp0_iter15_reg <= trunc_ln97_reg_6448_pp0_iter14_reg;
                trunc_ln97_reg_6448_pp0_iter2_reg <= trunc_ln97_reg_6448_pp0_iter1_reg;
                trunc_ln97_reg_6448_pp0_iter3_reg <= trunc_ln97_reg_6448_pp0_iter2_reg;
                trunc_ln97_reg_6448_pp0_iter4_reg <= trunc_ln97_reg_6448_pp0_iter3_reg;
                trunc_ln97_reg_6448_pp0_iter5_reg <= trunc_ln97_reg_6448_pp0_iter4_reg;
                trunc_ln97_reg_6448_pp0_iter6_reg <= trunc_ln97_reg_6448_pp0_iter5_reg;
                trunc_ln97_reg_6448_pp0_iter7_reg <= trunc_ln97_reg_6448_pp0_iter6_reg;
                trunc_ln97_reg_6448_pp0_iter8_reg <= trunc_ln97_reg_6448_pp0_iter7_reg;
                trunc_ln97_reg_6448_pp0_iter9_reg <= trunc_ln97_reg_6448_pp0_iter8_reg;
                val_10_reg_7169 <= grp_fu_996_p2;
                val_11_reg_7180 <= grp_fu_1006_p2;
                val_1_reg_7070 <= grp_fu_906_p2;
                val_2_reg_7081 <= grp_fu_916_p2;
                val_3_reg_7092 <= grp_fu_926_p2;
                val_4_reg_7103 <= grp_fu_936_p2;
                val_5_reg_7114 <= grp_fu_946_p2;
                val_6_reg_7125 <= grp_fu_956_p2;
                val_7_reg_7136 <= grp_fu_966_p2;
                val_8_reg_7147 <= grp_fu_976_p2;
                val_9_reg_7158 <= grp_fu_986_p2;
                val_reg_7059 <= grp_fu_896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_6663 <= edges_s_q1;
                edges_load_11_reg_6683 <= edges_s_q0;
                edges_load_1_reg_6483 <= edges_s_q10;
                edges_load_2_reg_6503 <= edges_s_q9;
                edges_load_3_reg_6523 <= edges_s_q8;
                edges_load_4_reg_6543 <= edges_s_q7;
                edges_load_5_reg_6563 <= edges_s_q6;
                edges_load_6_reg_6583 <= edges_s_q5;
                edges_load_7_reg_6603 <= edges_s_q4;
                edges_load_8_reg_6623 <= edges_s_q3;
                edges_load_9_reg_6643 <= edges_s_q2;
                edges_load_reg_6463 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln85_10_reg_6688 <= lshr_ln85_10_fu_2389_p1(13 downto 1);
                lshr_ln85_1_reg_6488 <= lshr_ln85_1_fu_2159_p1(13 downto 1);
                lshr_ln85_2_reg_6508 <= lshr_ln85_2_fu_2182_p1(13 downto 1);
                lshr_ln85_3_reg_6528 <= lshr_ln85_3_fu_2205_p1(13 downto 1);
                lshr_ln85_4_reg_6548 <= lshr_ln85_4_fu_2228_p1(13 downto 1);
                lshr_ln85_5_reg_6568 <= lshr_ln85_5_fu_2251_p1(13 downto 1);
                lshr_ln85_6_reg_6588 <= lshr_ln85_6_fu_2274_p1(13 downto 1);
                lshr_ln85_7_reg_6608 <= lshr_ln85_7_fu_2297_p1(13 downto 1);
                lshr_ln85_8_reg_6628 <= lshr_ln85_8_fu_2320_p1(13 downto 1);
                lshr_ln85_9_reg_6648 <= lshr_ln85_9_fu_2343_p1(13 downto 1);
                lshr_ln85_s_reg_6668 <= lshr_ln85_s_fu_2366_p1(13 downto 1);
                lshr_ln_reg_6468 <= lshr_ln_fu_2136_p1(13 downto 1);
                ready_reg_6179 <= ready_fu_1143_p1;
                ready_reg_6179_pp0_iter1_reg <= ready_reg_6179;
                trunc_ln97_reg_6448 <= trunc_ln97_fu_2119_p1;
                trunc_ln97_reg_6448_pp0_iter1_reg <= trunc_ln97_reg_6448;
                v1_10_reg_6408 <= FIFO_10(11 downto 6);
                v1_11_reg_6428 <= FIFO_11(11 downto 6);
                v1_1_reg_6228 <= FIFO_1(11 downto 6);
                v1_2_reg_6248 <= FIFO_2(11 downto 6);
                v1_3_reg_6268 <= FIFO_3(11 downto 6);
                v1_4_reg_6288 <= FIFO_4(11 downto 6);
                v1_5_reg_6308 <= FIFO_5(11 downto 6);
                v1_6_reg_6328 <= FIFO_6(11 downto 6);
                v1_7_reg_6348 <= FIFO_7(11 downto 6);
                v1_8_reg_6368 <= FIFO_8(11 downto 6);
                v1_9_reg_6388 <= FIFO_9(11 downto 6);
                v1_reg_6208 <= FIFO_0(11 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln84_10_fu_1592_p2 <= std_logic_vector(unsigned(zext_ln84_15_fu_1568_p1) + unsigned(zext_ln84_16_fu_1578_p1));
    add_ln84_12_fu_1673_p2 <= std_logic_vector(unsigned(zext_ln84_18_fu_1649_p1) + unsigned(zext_ln84_19_fu_1659_p1));
    add_ln84_14_fu_1754_p2 <= std_logic_vector(unsigned(zext_ln84_21_fu_1730_p1) + unsigned(zext_ln84_22_fu_1740_p1));
    add_ln84_16_fu_1835_p2 <= std_logic_vector(unsigned(zext_ln84_24_fu_1811_p1) + unsigned(zext_ln84_25_fu_1821_p1));
    add_ln84_18_fu_1916_p2 <= std_logic_vector(unsigned(zext_ln84_27_fu_1892_p1) + unsigned(zext_ln84_28_fu_1902_p1));
    add_ln84_20_fu_1997_p2 <= std_logic_vector(unsigned(zext_ln84_30_fu_1973_p1) + unsigned(zext_ln84_31_fu_1983_p1));
    add_ln84_22_fu_2078_p2 <= std_logic_vector(unsigned(zext_ln84_33_fu_2054_p1) + unsigned(zext_ln84_34_fu_2064_p1));
    add_ln84_2_fu_1268_p2 <= std_logic_vector(unsigned(zext_ln84_3_fu_1244_p1) + unsigned(zext_ln84_4_fu_1254_p1));
    add_ln84_4_fu_1349_p2 <= std_logic_vector(unsigned(zext_ln84_6_fu_1325_p1) + unsigned(zext_ln84_7_fu_1335_p1));
    add_ln84_6_fu_1430_p2 <= std_logic_vector(unsigned(zext_ln84_9_fu_1406_p1) + unsigned(zext_ln84_10_fu_1416_p1));
    add_ln84_8_fu_1511_p2 <= std_logic_vector(unsigned(zext_ln84_12_fu_1487_p1) + unsigned(zext_ln84_13_fu_1497_p1));
    add_ln84_fu_1187_p2 <= std_logic_vector(unsigned(zext_ln84_fu_1163_p1) + unsigned(zext_ln84_1_fu_1173_p1));
    add_ln85_10_fu_1695_p3 <= (trunc_ln85_6_fu_1685_p4 & ss_6_fu_1679_p2);
    add_ln85_12_fu_2525_p2 <= std_logic_vector(unsigned(zext_ln85_27_fu_2522_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_13_fu_1776_p3 <= (trunc_ln85_7_fu_1766_p4 & ss_7_fu_1760_p2);
    add_ln85_15_fu_2566_p2 <= std_logic_vector(unsigned(zext_ln85_28_fu_2563_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_16_fu_1857_p3 <= (trunc_ln85_8_fu_1847_p4 & ss_8_fu_1841_p2);
    add_ln85_18_fu_2607_p2 <= std_logic_vector(unsigned(zext_ln85_29_fu_2604_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_19_fu_1938_p3 <= (trunc_ln85_9_fu_1928_p4 & ss_9_fu_1922_p2);
    add_ln85_1_fu_2402_p2 <= std_logic_vector(unsigned(zext_ln85_24_fu_2399_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_21_fu_2648_p2 <= std_logic_vector(unsigned(zext_ln85_30_fu_2645_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_22_fu_2019_p3 <= (trunc_ln85_s_fu_2009_p4 & ss_10_fu_2003_p2);
    add_ln85_24_fu_2689_p2 <= std_logic_vector(unsigned(zext_ln85_31_fu_2686_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_25_fu_2100_p3 <= (trunc_ln85_10_fu_2090_p4 & ss_11_fu_2084_p2);
    add_ln85_27_fu_2730_p2 <= std_logic_vector(unsigned(zext_ln85_32_fu_2727_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_2_fu_1533_p3 <= (trunc_ln85_4_fu_1523_p4 & ss_4_fu_1517_p2);
    add_ln85_30_fu_2771_p2 <= std_logic_vector(unsigned(zext_ln85_33_fu_2768_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_33_fu_2812_p2 <= std_logic_vector(unsigned(zext_ln85_34_fu_2809_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_36_fu_2853_p2 <= std_logic_vector(unsigned(zext_ln85_35_fu_2850_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_4_fu_1290_p3 <= (trunc_ln85_1_fu_1280_p4 & ss_1_fu_1274_p2);
    add_ln85_5_fu_2443_p2 <= std_logic_vector(unsigned(zext_ln85_25_fu_2440_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_6_fu_1614_p3 <= (trunc_ln85_5_fu_1604_p4 & ss_5_fu_1598_p2);
    add_ln85_8_fu_1371_p3 <= (trunc_ln85_2_fu_1361_p4 & ss_2_fu_1355_p2);
    add_ln85_9_fu_2484_p2 <= std_logic_vector(unsigned(zext_ln85_26_fu_2481_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln85_s_fu_1452_p3 <= (trunc_ln85_3_fu_1442_p4 & ss_3_fu_1436_p2);
    add_ln87_10_fu_2827_p2 <= std_logic_vector(unsigned(zext_ln87_10_fu_2823_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_11_fu_2868_p2 <= std_logic_vector(unsigned(zext_ln87_11_fu_2864_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_1_fu_2458_p2 <= std_logic_vector(unsigned(zext_ln87_1_fu_2454_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_2_fu_2499_p2 <= std_logic_vector(unsigned(zext_ln87_2_fu_2495_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_3_fu_2540_p2 <= std_logic_vector(unsigned(zext_ln87_3_fu_2536_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_4_fu_2581_p2 <= std_logic_vector(unsigned(zext_ln87_4_fu_2577_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_5_fu_2622_p2 <= std_logic_vector(unsigned(zext_ln87_5_fu_2618_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_6_fu_2663_p2 <= std_logic_vector(unsigned(zext_ln87_6_fu_2659_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_7_fu_2704_p2 <= std_logic_vector(unsigned(zext_ln87_7_fu_2700_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_8_fu_2745_p2 <= std_logic_vector(unsigned(zext_ln87_8_fu_2741_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_9_fu_2786_p2 <= std_logic_vector(unsigned(zext_ln87_9_fu_2782_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln87_fu_2417_p2 <= std_logic_vector(unsigned(zext_ln87_fu_2413_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_10_fu_2844_p2 <= std_logic_vector(unsigned(zext_ln95_10_fu_2840_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_11_fu_2885_p2 <= std_logic_vector(unsigned(zext_ln95_11_fu_2881_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_1_fu_2475_p2 <= std_logic_vector(unsigned(zext_ln95_1_fu_2471_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_2_fu_2516_p2 <= std_logic_vector(unsigned(zext_ln95_2_fu_2512_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_3_fu_2557_p2 <= std_logic_vector(unsigned(zext_ln95_3_fu_2553_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_4_fu_2598_p2 <= std_logic_vector(unsigned(zext_ln95_4_fu_2594_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_5_fu_2639_p2 <= std_logic_vector(unsigned(zext_ln95_5_fu_2635_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_6_fu_2680_p2 <= std_logic_vector(unsigned(zext_ln95_6_fu_2676_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_7_fu_2721_p2 <= std_logic_vector(unsigned(zext_ln95_7_fu_2717_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_8_fu_2762_p2 <= std_logic_vector(unsigned(zext_ln95_8_fu_2758_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_9_fu_2803_p2 <= std_logic_vector(unsigned(zext_ln95_9_fu_2799_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln95_fu_2434_p2 <= std_logic_vector(unsigned(zext_ln95_fu_2430_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln_fu_1209_p3 <= (trunc_ln1_fu_1199_p4 & ss_fu_1193_p2);
    amplitude_0 <= 
        sub_ln294_2_fu_5763_p2 when (tmp_reg_7195(0) = '1') else 
        select_ln294_14_reg_7200;
    amplitude_1 <= 
        sub_ln294_5_fu_5791_p2 when (tmp_4_reg_7216(0) = '1') else 
        select_ln294_17_reg_7221;
    amplitude_10 <= 
        sub_ln294_32_fu_6043_p2 when (tmp_40_reg_7405(0) = '1') else 
        select_ln294_44_reg_7410;
    amplitude_11 <= 
        sub_ln294_35_fu_6071_p2 when (tmp_44_reg_7426(0) = '1') else 
        select_ln294_47_reg_7431;
    amplitude_2 <= 
        sub_ln294_8_fu_5819_p2 when (tmp_8_reg_7237(0) = '1') else 
        select_ln294_20_reg_7242;
    amplitude_3 <= 
        sub_ln294_11_fu_5847_p2 when (tmp_12_reg_7258(0) = '1') else 
        select_ln294_23_reg_7263;
    amplitude_4 <= 
        sub_ln294_14_fu_5875_p2 when (tmp_16_reg_7279(0) = '1') else 
        select_ln294_26_reg_7284;
    amplitude_5 <= 
        sub_ln294_17_fu_5903_p2 when (tmp_20_reg_7300(0) = '1') else 
        select_ln294_29_reg_7305;
    amplitude_6 <= 
        sub_ln294_20_fu_5931_p2 when (tmp_24_reg_7321(0) = '1') else 
        select_ln294_32_reg_7326;
    amplitude_7 <= 
        sub_ln294_23_fu_5959_p2 when (tmp_28_reg_7342(0) = '1') else 
        select_ln294_35_reg_7347;
    amplitude_8 <= 
        sub_ln294_26_fu_5987_p2 when (tmp_32_reg_7363(0) = '1') else 
        select_ln294_38_reg_7368;
    amplitude_9 <= 
        sub_ln294_29_fu_6015_p2 when (tmp_36_reg_7384(0) = '1') else 
        select_ln294_41_reg_7389;
    and_ln294_10_fu_3637_p2 <= (icmp_ln294_12_fu_3543_p2 and and_ln294_9_fu_3631_p2);
    and_ln294_11_fu_3663_p2 <= (xor_ln294_8_fu_3657_p2 and icmp_ln294_14_fu_3565_p2);
    and_ln294_12_fu_3835_p2 <= (xor_ln294_9_fu_3829_p2 and icmp_ln294_16_fu_3767_p2);
    and_ln294_13_fu_3861_p2 <= (xor_ln294_10_fu_3855_p2 and icmp_ln294_18_fu_3779_p2);
    and_ln294_14_fu_3867_p2 <= (icmp_ln294_17_fu_3773_p2 and and_ln294_13_fu_3861_p2);
    and_ln294_15_fu_3893_p2 <= (xor_ln294_11_fu_3887_p2 and icmp_ln294_19_fu_3795_p2);
    and_ln294_16_fu_4065_p2 <= (xor_ln294_12_fu_4059_p2 and icmp_ln294_21_fu_3997_p2);
    and_ln294_17_fu_4091_p2 <= (xor_ln294_13_fu_4085_p2 and icmp_ln294_23_fu_4009_p2);
    and_ln294_18_fu_4097_p2 <= (icmp_ln294_22_fu_4003_p2 and and_ln294_17_fu_4091_p2);
    and_ln294_19_fu_4123_p2 <= (xor_ln294_14_fu_4117_p2 and icmp_ln294_24_fu_4025_p2);
    and_ln294_1_fu_3171_p2 <= (xor_ln294_1_fu_3165_p2 and icmp_ln294_3_fu_3089_p2);
    and_ln294_20_fu_4295_p2 <= (xor_ln294_15_fu_4289_p2 and icmp_ln294_26_fu_4227_p2);
    and_ln294_21_fu_4321_p2 <= (xor_ln294_16_fu_4315_p2 and icmp_ln294_28_fu_4239_p2);
    and_ln294_22_fu_4327_p2 <= (icmp_ln294_27_fu_4233_p2 and and_ln294_21_fu_4321_p2);
    and_ln294_23_fu_4353_p2 <= (xor_ln294_17_fu_4347_p2 and icmp_ln294_29_fu_4255_p2);
    and_ln294_24_fu_4525_p2 <= (xor_ln294_18_fu_4519_p2 and icmp_ln294_31_fu_4457_p2);
    and_ln294_25_fu_4551_p2 <= (xor_ln294_19_fu_4545_p2 and icmp_ln294_33_fu_4469_p2);
    and_ln294_26_fu_4557_p2 <= (icmp_ln294_32_fu_4463_p2 and and_ln294_25_fu_4551_p2);
    and_ln294_27_fu_4583_p2 <= (xor_ln294_20_fu_4577_p2 and icmp_ln294_34_fu_4485_p2);
    and_ln294_28_fu_4755_p2 <= (xor_ln294_21_fu_4749_p2 and icmp_ln294_36_fu_4687_p2);
    and_ln294_29_fu_4781_p2 <= (xor_ln294_22_fu_4775_p2 and icmp_ln294_38_fu_4699_p2);
    and_ln294_2_fu_3177_p2 <= (icmp_ln294_2_fu_3083_p2 and and_ln294_1_fu_3171_p2);
    and_ln294_30_fu_4787_p2 <= (icmp_ln294_37_fu_4693_p2 and and_ln294_29_fu_4781_p2);
    and_ln294_31_fu_4813_p2 <= (xor_ln294_23_fu_4807_p2 and icmp_ln294_39_fu_4715_p2);
    and_ln294_32_fu_4985_p2 <= (xor_ln294_24_fu_4979_p2 and icmp_ln294_41_fu_4917_p2);
    and_ln294_33_fu_5011_p2 <= (xor_ln294_25_fu_5005_p2 and icmp_ln294_43_fu_4929_p2);
    and_ln294_34_fu_5017_p2 <= (icmp_ln294_42_fu_4923_p2 and and_ln294_33_fu_5011_p2);
    and_ln294_35_fu_5043_p2 <= (xor_ln294_26_fu_5037_p2 and icmp_ln294_44_fu_4945_p2);
    and_ln294_36_fu_5215_p2 <= (xor_ln294_27_fu_5209_p2 and icmp_ln294_46_fu_5147_p2);
    and_ln294_37_fu_5241_p2 <= (xor_ln294_28_fu_5235_p2 and icmp_ln294_48_fu_5159_p2);
    and_ln294_38_fu_5247_p2 <= (icmp_ln294_47_fu_5153_p2 and and_ln294_37_fu_5241_p2);
    and_ln294_39_fu_5273_p2 <= (xor_ln294_29_fu_5267_p2 and icmp_ln294_49_fu_5175_p2);
    and_ln294_3_fu_3203_p2 <= (xor_ln294_2_fu_3197_p2 and icmp_ln294_4_fu_3105_p2);
    and_ln294_40_fu_5445_p2 <= (xor_ln294_30_fu_5439_p2 and icmp_ln294_51_fu_5377_p2);
    and_ln294_41_fu_5471_p2 <= (xor_ln294_31_fu_5465_p2 and icmp_ln294_53_fu_5389_p2);
    and_ln294_42_fu_5477_p2 <= (icmp_ln294_52_fu_5383_p2 and and_ln294_41_fu_5471_p2);
    and_ln294_43_fu_5503_p2 <= (xor_ln294_32_fu_5497_p2 and icmp_ln294_54_fu_5405_p2);
    and_ln294_44_fu_5675_p2 <= (xor_ln294_33_fu_5669_p2 and icmp_ln294_56_fu_5607_p2);
    and_ln294_45_fu_5701_p2 <= (xor_ln294_34_fu_5695_p2 and icmp_ln294_58_fu_5619_p2);
    and_ln294_46_fu_5707_p2 <= (icmp_ln294_57_fu_5613_p2 and and_ln294_45_fu_5701_p2);
    and_ln294_47_fu_5733_p2 <= (xor_ln294_35_fu_5727_p2 and icmp_ln294_59_fu_5635_p2);
    and_ln294_4_fu_3375_p2 <= (xor_ln294_3_fu_3369_p2 and icmp_ln294_6_fu_3307_p2);
    and_ln294_5_fu_3401_p2 <= (xor_ln294_4_fu_3395_p2 and icmp_ln294_8_fu_3319_p2);
    and_ln294_6_fu_3407_p2 <= (icmp_ln294_7_fu_3313_p2 and and_ln294_5_fu_3401_p2);
    and_ln294_7_fu_3433_p2 <= (xor_ln294_5_fu_3427_p2 and icmp_ln294_9_fu_3335_p2);
    and_ln294_8_fu_3605_p2 <= (xor_ln294_6_fu_3599_p2 and icmp_ln294_11_fu_3537_p2);
    and_ln294_9_fu_3631_p2 <= (xor_ln294_7_fu_3625_p2 and icmp_ln294_13_fu_3549_p2);
    and_ln294_fu_3145_p2 <= (xor_ln294_fu_3139_p2 and icmp_ln294_1_fu_3077_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    bitcast_ln724_10_fu_5316_p1 <= val_10_reg_7169;
    bitcast_ln724_11_fu_5546_p1 <= val_11_reg_7180;
    bitcast_ln724_1_fu_3246_p1 <= val_1_reg_7070;
    bitcast_ln724_2_fu_3476_p1 <= val_2_reg_7081;
    bitcast_ln724_3_fu_3706_p1 <= val_3_reg_7092;
    bitcast_ln724_4_fu_3936_p1 <= val_4_reg_7103;
    bitcast_ln724_5_fu_4166_p1 <= val_5_reg_7114;
    bitcast_ln724_6_fu_4396_p1 <= val_6_reg_7125;
    bitcast_ln724_7_fu_4626_p1 <= val_7_reg_7136;
    bitcast_ln724_8_fu_4856_p1 <= val_8_reg_7147;
    bitcast_ln724_9_fu_5086_p1 <= val_9_reg_7158;
    bitcast_ln724_fu_3016_p1 <= val_reg_7059;
    bitcast_ln87_10_fu_5287_p1 <= mul_i62_s_reg_7163;
    bitcast_ln87_11_fu_5517_p1 <= mul_i62_10_reg_7174;
    bitcast_ln87_1_fu_3217_p1 <= mul_i62_1_reg_7064;
    bitcast_ln87_2_fu_3447_p1 <= mul_i62_2_reg_7075;
    bitcast_ln87_3_fu_3677_p1 <= mul_i62_3_reg_7086;
    bitcast_ln87_4_fu_3907_p1 <= mul_i62_4_reg_7097;
    bitcast_ln87_5_fu_4137_p1 <= mul_i62_5_reg_7108;
    bitcast_ln87_6_fu_4367_p1 <= mul_i62_6_reg_7119;
    bitcast_ln87_7_fu_4597_p1 <= mul_i62_7_reg_7130;
    bitcast_ln87_8_fu_4827_p1 <= mul_i62_8_reg_7141;
    bitcast_ln87_9_fu_5057_p1 <= mul_i62_9_reg_7152;
    bitcast_ln87_fu_2987_p1 <= mul_i1_reg_7053;
    charge1_10_fu_2613_p1 <= grp_fu_6123_p3;
    charge1_10_fu_2613_p2 <= std_logic_vector(unsigned(add_ln85_18_fu_2607_p2) + unsigned(charge1_10_fu_2613_p1));
    charge1_11_fu_2628_p3 <= 
        charge1_10_fu_2613_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_12_fu_2654_p1 <= grp_fu_6131_p3;
    charge1_12_fu_2654_p2 <= std_logic_vector(unsigned(add_ln85_21_fu_2648_p2) + unsigned(charge1_12_fu_2654_p1));
    charge1_13_fu_2669_p3 <= 
        charge1_12_fu_2654_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_14_fu_2695_p1 <= grp_fu_6139_p3;
    charge1_14_fu_2695_p2 <= std_logic_vector(unsigned(add_ln85_24_fu_2689_p2) + unsigned(charge1_14_fu_2695_p1));
    charge1_15_fu_2710_p3 <= 
        charge1_14_fu_2695_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_16_fu_2736_p1 <= grp_fu_6147_p3;
    charge1_16_fu_2736_p2 <= std_logic_vector(unsigned(add_ln85_27_fu_2730_p2) + unsigned(charge1_16_fu_2736_p1));
    charge1_17_fu_2751_p3 <= 
        charge1_16_fu_2736_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_18_fu_2777_p1 <= grp_fu_6155_p3;
    charge1_18_fu_2777_p2 <= std_logic_vector(unsigned(add_ln85_30_fu_2771_p2) + unsigned(charge1_18_fu_2777_p1));
    charge1_19_fu_2792_p3 <= 
        charge1_18_fu_2777_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_1_fu_2423_p3 <= 
        charge1_fu_2408_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_20_fu_2818_p1 <= grp_fu_6163_p3;
    charge1_20_fu_2818_p2 <= std_logic_vector(unsigned(add_ln85_33_fu_2812_p2) + unsigned(charge1_20_fu_2818_p1));
    charge1_21_fu_2833_p3 <= 
        charge1_20_fu_2818_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_22_fu_2859_p1 <= grp_fu_6171_p3;
    charge1_22_fu_2859_p2 <= std_logic_vector(unsigned(add_ln85_36_fu_2853_p2) + unsigned(charge1_22_fu_2859_p1));
    charge1_23_fu_2874_p3 <= 
        charge1_22_fu_2859_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_2_fu_2449_p1 <= grp_fu_6091_p3;
    charge1_2_fu_2449_p2 <= std_logic_vector(unsigned(add_ln85_5_fu_2443_p2) + unsigned(charge1_2_fu_2449_p1));
    charge1_3_fu_2464_p3 <= 
        charge1_2_fu_2449_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_4_fu_2490_p1 <= grp_fu_6099_p3;
    charge1_4_fu_2490_p2 <= std_logic_vector(unsigned(add_ln85_9_fu_2484_p2) + unsigned(charge1_4_fu_2490_p1));
    charge1_5_fu_2505_p3 <= 
        charge1_4_fu_2490_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_6_fu_2531_p1 <= grp_fu_6107_p3;
    charge1_6_fu_2531_p2 <= std_logic_vector(unsigned(add_ln85_12_fu_2525_p2) + unsigned(charge1_6_fu_2531_p1));
    charge1_7_fu_2546_p3 <= 
        charge1_6_fu_2531_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_8_fu_2572_p1 <= grp_fu_6115_p3;
    charge1_8_fu_2572_p2 <= std_logic_vector(unsigned(add_ln85_15_fu_2566_p2) + unsigned(charge1_8_fu_2572_p1));
    charge1_9_fu_2587_p3 <= 
        charge1_8_fu_2572_p2 when (ready_reg_6179_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_fu_2408_p1 <= grp_fu_6083_p3;
    charge1_fu_2408_p2 <= std_logic_vector(unsigned(add_ln85_1_fu_2402_p2) + unsigned(charge1_fu_2408_p1));
    dataReady_out <= ready_reg_6179_pp0_iter15_reg;

    dataReady_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            dataReady_out_ap_vld <= ap_const_logic_1;
        else 
            dataReady_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    edges_s_address0 <= zext_ln85_22_fu_2108_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln85_20_fu_2027_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln85_2_fu_1298_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln85_fu_1217_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln85_18_fu_1946_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln85_16_fu_1865_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln85_14_fu_1784_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln85_12_fu_1703_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln85_10_fu_1622_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln85_8_fu_1541_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln85_6_fu_1460_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln85_4_fu_1379_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_1071_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_reg_6693),32));

        grp_fu_1074_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_reg_6698),32));

        grp_fu_1077_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_1_reg_6703),32));

        grp_fu_1080_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_1_reg_6708),32));

        grp_fu_1083_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_2_reg_6713),32));

        grp_fu_1086_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_2_reg_6718),32));

        grp_fu_1089_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_3_reg_6723),32));

        grp_fu_1092_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_3_reg_6728),32));

        grp_fu_1095_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_4_reg_6733),32));

        grp_fu_1098_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_4_reg_6738),32));

        grp_fu_1101_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_5_reg_6743),32));

        grp_fu_1104_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_5_reg_6748),32));

        grp_fu_1107_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_6_reg_6753),32));

        grp_fu_1110_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_6_reg_6758),32));

        grp_fu_1113_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_7_reg_6763),32));

        grp_fu_1116_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_7_reg_6768),32));

        grp_fu_1119_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_8_reg_6773),32));

        grp_fu_1122_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_8_reg_6778),32));

        grp_fu_1125_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_9_reg_6783),32));

        grp_fu_1128_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_9_reg_6788),32));

        grp_fu_1131_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_10_reg_6793),32));

        grp_fu_1134_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_10_reg_6798),32));

        grp_fu_1137_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln87_11_reg_6803),32));

        grp_fu_1140_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln95_11_reg_6808),32));

    helper_10_fu_5891_p2 <= (or_ln87_5_fu_5887_p2 and grp_fu_1036_p2);
    helper_12_fu_5919_p2 <= (or_ln87_6_fu_5915_p2 and grp_fu_1041_p2);
    helper_14_fu_5947_p2 <= (or_ln87_7_fu_5943_p2 and grp_fu_1046_p2);
    helper_16_fu_5975_p2 <= (or_ln87_8_fu_5971_p2 and grp_fu_1051_p2);
    helper_18_fu_6003_p2 <= (or_ln87_9_fu_5999_p2 and grp_fu_1056_p2);
    helper_20_fu_6031_p2 <= (or_ln87_10_fu_6027_p2 and grp_fu_1061_p2);
    helper_22_fu_6059_p2 <= (or_ln87_11_fu_6055_p2 and grp_fu_1066_p2);
    helper_2_fu_5779_p2 <= (or_ln87_1_fu_5775_p2 and grp_fu_1016_p2);
    helper_4_fu_5807_p2 <= (or_ln87_2_fu_5803_p2 and grp_fu_1021_p2);
    helper_6_fu_5835_p2 <= (or_ln87_3_fu_5831_p2 and grp_fu_1026_p2);
    helper_8_fu_5863_p2 <= (or_ln87_4_fu_5859_p2 and grp_fu_1031_p2);
    helper_fu_5751_p2 <= (or_ln87_fu_5747_p2 and grp_fu_1011_p2);
    icmp_ln294_10_fu_3525_p2 <= "1" when (trunc_ln294_10_fu_3479_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_11_fu_3537_p2 <= "1" when (tmp_9_fu_3491_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_12_fu_3543_p2 <= "1" when (signed(sub_ln294_6_fu_3531_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_13_fu_3549_p2 <= "1" when (signed(sub_ln294_6_fu_3531_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_14_fu_3565_p2 <= "1" when (signed(sub_ln294_7_fu_3555_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_15_fu_3755_p2 <= "1" when (trunc_ln294_15_fu_3709_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_16_fu_3767_p2 <= "1" when (tmp_13_fu_3721_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_17_fu_3773_p2 <= "1" when (signed(sub_ln294_9_fu_3761_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_18_fu_3779_p2 <= "1" when (signed(sub_ln294_9_fu_3761_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_19_fu_3795_p2 <= "1" when (signed(sub_ln294_10_fu_3785_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_1_fu_3077_p2 <= "1" when (tmp4_fu_3031_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_20_fu_3985_p2 <= "1" when (trunc_ln294_20_fu_3939_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_21_fu_3997_p2 <= "1" when (tmp_17_fu_3951_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_22_fu_4003_p2 <= "1" when (signed(sub_ln294_12_fu_3991_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_23_fu_4009_p2 <= "1" when (signed(sub_ln294_12_fu_3991_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_24_fu_4025_p2 <= "1" when (signed(sub_ln294_13_fu_4015_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_25_fu_4215_p2 <= "1" when (trunc_ln294_25_fu_4169_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_26_fu_4227_p2 <= "1" when (tmp_21_fu_4181_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_27_fu_4233_p2 <= "1" when (signed(sub_ln294_15_fu_4221_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_28_fu_4239_p2 <= "1" when (signed(sub_ln294_15_fu_4221_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_29_fu_4255_p2 <= "1" when (signed(sub_ln294_16_fu_4245_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_2_fu_3083_p2 <= "1" when (signed(sub_ln294_fu_3071_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_30_fu_4445_p2 <= "1" when (trunc_ln294_30_fu_4399_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_31_fu_4457_p2 <= "1" when (tmp_25_fu_4411_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_32_fu_4463_p2 <= "1" when (signed(sub_ln294_18_fu_4451_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_33_fu_4469_p2 <= "1" when (signed(sub_ln294_18_fu_4451_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_34_fu_4485_p2 <= "1" when (signed(sub_ln294_19_fu_4475_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_35_fu_4675_p2 <= "1" when (trunc_ln294_35_fu_4629_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_36_fu_4687_p2 <= "1" when (tmp_29_fu_4641_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_37_fu_4693_p2 <= "1" when (signed(sub_ln294_21_fu_4681_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_38_fu_4699_p2 <= "1" when (signed(sub_ln294_21_fu_4681_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_39_fu_4715_p2 <= "1" when (signed(sub_ln294_22_fu_4705_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_3_fu_3089_p2 <= "1" when (signed(sub_ln294_fu_3071_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_40_fu_4905_p2 <= "1" when (trunc_ln294_40_fu_4859_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_41_fu_4917_p2 <= "1" when (tmp_33_fu_4871_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_42_fu_4923_p2 <= "1" when (signed(sub_ln294_24_fu_4911_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_43_fu_4929_p2 <= "1" when (signed(sub_ln294_24_fu_4911_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_44_fu_4945_p2 <= "1" when (signed(sub_ln294_25_fu_4935_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_45_fu_5135_p2 <= "1" when (trunc_ln294_45_fu_5089_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_46_fu_5147_p2 <= "1" when (tmp_37_fu_5101_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_47_fu_5153_p2 <= "1" when (signed(sub_ln294_27_fu_5141_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_48_fu_5159_p2 <= "1" when (signed(sub_ln294_27_fu_5141_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_49_fu_5175_p2 <= "1" when (signed(sub_ln294_28_fu_5165_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_4_fu_3105_p2 <= "1" when (signed(sub_ln294_1_fu_3095_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_50_fu_5365_p2 <= "1" when (trunc_ln294_50_fu_5319_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_51_fu_5377_p2 <= "1" when (tmp_41_fu_5331_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_52_fu_5383_p2 <= "1" when (signed(sub_ln294_30_fu_5371_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_53_fu_5389_p2 <= "1" when (signed(sub_ln294_30_fu_5371_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_54_fu_5405_p2 <= "1" when (signed(sub_ln294_31_fu_5395_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_55_fu_5595_p2 <= "1" when (trunc_ln294_55_fu_5549_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_56_fu_5607_p2 <= "1" when (tmp_45_fu_5561_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_57_fu_5613_p2 <= "1" when (signed(sub_ln294_33_fu_5601_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_58_fu_5619_p2 <= "1" when (signed(sub_ln294_33_fu_5601_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_59_fu_5635_p2 <= "1" when (signed(sub_ln294_34_fu_5625_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_5_fu_3295_p2 <= "1" when (trunc_ln294_5_fu_3249_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_6_fu_3307_p2 <= "1" when (tmp_5_fu_3261_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_7_fu_3313_p2 <= "1" when (signed(sub_ln294_3_fu_3301_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_8_fu_3319_p2 <= "1" when (signed(sub_ln294_3_fu_3301_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_9_fu_3335_p2 <= "1" when (signed(sub_ln294_4_fu_3325_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_fu_3065_p2 <= "1" when (trunc_ln294_fu_3019_p1 = ap_const_lv63_0) else "0";
    icmp_ln84_10_fu_1410_p2 <= "1" when (unsigned(v1_3_fu_1390_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_11_fu_1420_p2 <= "1" when (unsigned(v1_3_fu_1390_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_12_fu_1481_p2 <= "1" when (unsigned(v1_4_fu_1471_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_13_fu_1491_p2 <= "1" when (unsigned(v1_4_fu_1471_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_14_fu_1501_p2 <= "1" when (unsigned(v1_4_fu_1471_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_15_fu_1562_p2 <= "1" when (unsigned(v1_5_fu_1552_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_16_fu_1572_p2 <= "1" when (unsigned(v1_5_fu_1552_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_17_fu_1582_p2 <= "1" when (unsigned(v1_5_fu_1552_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_18_fu_1643_p2 <= "1" when (unsigned(v1_6_fu_1633_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_19_fu_1653_p2 <= "1" when (unsigned(v1_6_fu_1633_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_1_fu_1167_p2 <= "1" when (unsigned(v1_fu_1147_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_20_fu_1663_p2 <= "1" when (unsigned(v1_6_fu_1633_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_21_fu_1724_p2 <= "1" when (unsigned(v1_7_fu_1714_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_22_fu_1734_p2 <= "1" when (unsigned(v1_7_fu_1714_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_23_fu_1744_p2 <= "1" when (unsigned(v1_7_fu_1714_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_24_fu_1805_p2 <= "1" when (unsigned(v1_8_fu_1795_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_25_fu_1815_p2 <= "1" when (unsigned(v1_8_fu_1795_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_26_fu_1825_p2 <= "1" when (unsigned(v1_8_fu_1795_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_27_fu_1886_p2 <= "1" when (unsigned(v1_9_fu_1876_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_28_fu_1896_p2 <= "1" when (unsigned(v1_9_fu_1876_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_29_fu_1906_p2 <= "1" when (unsigned(v1_9_fu_1876_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_2_fu_1177_p2 <= "1" when (unsigned(v1_fu_1147_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_30_fu_1967_p2 <= "1" when (unsigned(v1_10_fu_1957_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_31_fu_1977_p2 <= "1" when (unsigned(v1_10_fu_1957_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_32_fu_1987_p2 <= "1" when (unsigned(v1_10_fu_1957_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_33_fu_2048_p2 <= "1" when (unsigned(v1_11_fu_2038_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_34_fu_2058_p2 <= "1" when (unsigned(v1_11_fu_2038_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_35_fu_2068_p2 <= "1" when (unsigned(v1_11_fu_2038_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_3_fu_1238_p2 <= "1" when (unsigned(v1_1_fu_1228_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_4_fu_1248_p2 <= "1" when (unsigned(v1_1_fu_1228_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_5_fu_1258_p2 <= "1" when (unsigned(v1_1_fu_1228_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_6_fu_1319_p2 <= "1" when (unsigned(v1_2_fu_1309_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_7_fu_1329_p2 <= "1" when (unsigned(v1_2_fu_1309_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln84_8_fu_1339_p2 <= "1" when (unsigned(v1_2_fu_1309_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln84_9_fu_1400_p2 <= "1" when (unsigned(v1_3_fu_1390_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln84_fu_1157_p2 <= "1" when (unsigned(v1_fu_1147_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln87_10_fu_4154_p2 <= "0" when (tmp_18_fu_4140_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_11_fu_4160_p2 <= "1" when (trunc_ln87_5_fu_4150_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_12_fu_4384_p2 <= "0" when (tmp_22_fu_4370_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_13_fu_4390_p2 <= "1" when (trunc_ln87_6_fu_4380_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_14_fu_4614_p2 <= "0" when (tmp_26_fu_4600_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_15_fu_4620_p2 <= "1" when (trunc_ln87_7_fu_4610_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_16_fu_4844_p2 <= "0" when (tmp_30_fu_4830_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_17_fu_4850_p2 <= "1" when (trunc_ln87_8_fu_4840_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_18_fu_5074_p2 <= "0" when (tmp_34_fu_5060_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_19_fu_5080_p2 <= "1" when (trunc_ln87_9_fu_5070_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_1_fu_3010_p2 <= "1" when (trunc_ln87_fu_3000_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_20_fu_5304_p2 <= "0" when (tmp_38_fu_5290_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_21_fu_5310_p2 <= "1" when (trunc_ln87_10_fu_5300_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_22_fu_5534_p2 <= "0" when (tmp_42_fu_5520_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_23_fu_5540_p2 <= "1" when (trunc_ln87_11_fu_5530_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_2_fu_3234_p2 <= "0" when (tmp_2_fu_3220_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_3_fu_3240_p2 <= "1" when (trunc_ln87_1_fu_3230_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_4_fu_3464_p2 <= "0" when (tmp_6_fu_3450_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_5_fu_3470_p2 <= "1" when (trunc_ln87_2_fu_3460_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_6_fu_3694_p2 <= "0" when (tmp_10_fu_3680_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_7_fu_3700_p2 <= "1" when (trunc_ln87_3_fu_3690_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_8_fu_3924_p2 <= "0" when (tmp_14_fu_3910_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_9_fu_3930_p2 <= "1" when (trunc_ln87_4_fu_3920_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_fu_3004_p2 <= "0" when (tmp_s_fu_2990_p4 = ap_const_lv11_7FF) else "1";
    lshr_ln294_10_fu_5419_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_41_fu_5361_p1),to_integer(unsigned('0' & zext_ln294_42_fu_5415_p1(31-1 downto 0)))));
    lshr_ln294_11_fu_5649_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_45_fu_5591_p1),to_integer(unsigned('0' & zext_ln294_46_fu_5645_p1(31-1 downto 0)))));
    lshr_ln294_1_fu_3349_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_5_fu_3291_p1),to_integer(unsigned('0' & zext_ln294_6_fu_3345_p1(31-1 downto 0)))));
    lshr_ln294_2_fu_3579_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_9_fu_3521_p1),to_integer(unsigned('0' & zext_ln294_10_fu_3575_p1(31-1 downto 0)))));
    lshr_ln294_3_fu_3809_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_13_fu_3751_p1),to_integer(unsigned('0' & zext_ln294_14_fu_3805_p1(31-1 downto 0)))));
    lshr_ln294_4_fu_4039_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_17_fu_3981_p1),to_integer(unsigned('0' & zext_ln294_18_fu_4035_p1(31-1 downto 0)))));
    lshr_ln294_5_fu_4269_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_21_fu_4211_p1),to_integer(unsigned('0' & zext_ln294_22_fu_4265_p1(31-1 downto 0)))));
    lshr_ln294_6_fu_4499_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_25_fu_4441_p1),to_integer(unsigned('0' & zext_ln294_26_fu_4495_p1(31-1 downto 0)))));
    lshr_ln294_7_fu_4729_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_29_fu_4671_p1),to_integer(unsigned('0' & zext_ln294_30_fu_4725_p1(31-1 downto 0)))));
    lshr_ln294_8_fu_4959_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_33_fu_4901_p1),to_integer(unsigned('0' & zext_ln294_34_fu_4955_p1(31-1 downto 0)))));
    lshr_ln294_9_fu_5189_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_37_fu_5131_p1),to_integer(unsigned('0' & zext_ln294_38_fu_5185_p1(31-1 downto 0)))));
    lshr_ln294_fu_3119_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_1_fu_3061_p1),to_integer(unsigned('0' & zext_ln294_2_fu_3115_p1(31-1 downto 0)))));
    lshr_ln85_10_fu_2389_p1 <= sense_s_q0;
    lshr_ln85_1_fu_2159_p1 <= sense_s_q10;
    lshr_ln85_2_fu_2182_p1 <= sense_s_q9;
    lshr_ln85_3_fu_2205_p1 <= sense_s_q8;
    lshr_ln85_4_fu_2228_p1 <= sense_s_q7;
    lshr_ln85_5_fu_2251_p1 <= sense_s_q6;
    lshr_ln85_6_fu_2274_p1 <= sense_s_q5;
    lshr_ln85_7_fu_2297_p1 <= sense_s_q4;
    lshr_ln85_8_fu_2320_p1 <= sense_s_q3;
    lshr_ln85_9_fu_2343_p1 <= sense_s_q2;
    lshr_ln85_s_fu_2366_p1 <= sense_s_q1;
    lshr_ln_fu_2136_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln85_23_fu_2114_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln85_21_fu_2033_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln85_3_fu_1304_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln85_1_fu_1223_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln85_19_fu_1952_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln85_17_fu_1871_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln85_15_fu_1790_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln85_13_fu_1709_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln85_11_fu_1628_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln85_9_fu_1547_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln85_7_fu_1466_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln85_5_fu_1385_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= (ready_reg_6179_pp0_iter15_reg and helper_fu_5751_p2);
    onflag_1 <= (ready_reg_6179_pp0_iter15_reg and helper_2_fu_5779_p2);
    onflag_10 <= (ready_reg_6179_pp0_iter15_reg and helper_20_fu_6031_p2);
    onflag_11 <= (ready_reg_6179_pp0_iter15_reg and helper_22_fu_6059_p2);
    onflag_2 <= (ready_reg_6179_pp0_iter15_reg and helper_4_fu_5807_p2);
    onflag_3 <= (ready_reg_6179_pp0_iter15_reg and helper_6_fu_5835_p2);
    onflag_4 <= (ready_reg_6179_pp0_iter15_reg and helper_8_fu_5863_p2);
    onflag_5 <= (ready_reg_6179_pp0_iter15_reg and helper_10_fu_5891_p2);
    onflag_6 <= (ready_reg_6179_pp0_iter15_reg and helper_12_fu_5919_p2);
    onflag_7 <= (ready_reg_6179_pp0_iter15_reg and helper_14_fu_5947_p2);
    onflag_8 <= (ready_reg_6179_pp0_iter15_reg and helper_16_fu_5975_p2);
    onflag_9 <= (ready_reg_6179_pp0_iter15_reg and helper_18_fu_6003_p2);
    or_ln294_10_fu_4309_p2 <= (icmp_ln294_26_fu_4227_p2 or icmp_ln294_25_fu_4215_p2);
    or_ln294_11_fu_4341_p2 <= (or_ln294_10_fu_4309_p2 or icmp_ln294_27_fu_4233_p2);
    or_ln294_12_fu_4539_p2 <= (icmp_ln294_31_fu_4457_p2 or icmp_ln294_30_fu_4445_p2);
    or_ln294_13_fu_4571_p2 <= (or_ln294_12_fu_4539_p2 or icmp_ln294_32_fu_4463_p2);
    or_ln294_14_fu_4769_p2 <= (icmp_ln294_36_fu_4687_p2 or icmp_ln294_35_fu_4675_p2);
    or_ln294_15_fu_4801_p2 <= (or_ln294_14_fu_4769_p2 or icmp_ln294_37_fu_4693_p2);
    or_ln294_16_fu_4999_p2 <= (icmp_ln294_41_fu_4917_p2 or icmp_ln294_40_fu_4905_p2);
    or_ln294_17_fu_5031_p2 <= (or_ln294_16_fu_4999_p2 or icmp_ln294_42_fu_4923_p2);
    or_ln294_18_fu_5229_p2 <= (icmp_ln294_46_fu_5147_p2 or icmp_ln294_45_fu_5135_p2);
    or_ln294_19_fu_5261_p2 <= (or_ln294_18_fu_5229_p2 or icmp_ln294_47_fu_5153_p2);
    or_ln294_1_fu_3191_p2 <= (or_ln294_fu_3159_p2 or icmp_ln294_2_fu_3083_p2);
    or_ln294_20_fu_5459_p2 <= (icmp_ln294_51_fu_5377_p2 or icmp_ln294_50_fu_5365_p2);
    or_ln294_21_fu_5491_p2 <= (or_ln294_20_fu_5459_p2 or icmp_ln294_52_fu_5383_p2);
    or_ln294_22_fu_5689_p2 <= (icmp_ln294_56_fu_5607_p2 or icmp_ln294_55_fu_5595_p2);
    or_ln294_23_fu_5721_p2 <= (or_ln294_22_fu_5689_p2 or icmp_ln294_57_fu_5613_p2);
    or_ln294_2_fu_3389_p2 <= (icmp_ln294_6_fu_3307_p2 or icmp_ln294_5_fu_3295_p2);
    or_ln294_3_fu_3421_p2 <= (or_ln294_2_fu_3389_p2 or icmp_ln294_7_fu_3313_p2);
    or_ln294_4_fu_3619_p2 <= (icmp_ln294_11_fu_3537_p2 or icmp_ln294_10_fu_3525_p2);
    or_ln294_5_fu_3651_p2 <= (or_ln294_4_fu_3619_p2 or icmp_ln294_12_fu_3543_p2);
    or_ln294_6_fu_3849_p2 <= (icmp_ln294_16_fu_3767_p2 or icmp_ln294_15_fu_3755_p2);
    or_ln294_7_fu_3881_p2 <= (or_ln294_6_fu_3849_p2 or icmp_ln294_17_fu_3773_p2);
    or_ln294_8_fu_4079_p2 <= (icmp_ln294_21_fu_3997_p2 or icmp_ln294_20_fu_3985_p2);
    or_ln294_9_fu_4111_p2 <= (or_ln294_8_fu_4079_p2 or icmp_ln294_22_fu_4003_p2);
    or_ln294_fu_3159_p2 <= (icmp_ln294_fu_3065_p2 or icmp_ln294_1_fu_3077_p2);
    or_ln87_10_fu_6027_p2 <= (icmp_ln87_21_reg_7400 or icmp_ln87_20_reg_7395);
    or_ln87_11_fu_6055_p2 <= (icmp_ln87_23_reg_7421 or icmp_ln87_22_reg_7416);
    or_ln87_1_fu_5775_p2 <= (icmp_ln87_3_reg_7211 or icmp_ln87_2_reg_7206);
    or_ln87_2_fu_5803_p2 <= (icmp_ln87_5_reg_7232 or icmp_ln87_4_reg_7227);
    or_ln87_3_fu_5831_p2 <= (icmp_ln87_7_reg_7253 or icmp_ln87_6_reg_7248);
    or_ln87_4_fu_5859_p2 <= (icmp_ln87_9_reg_7274 or icmp_ln87_8_reg_7269);
    or_ln87_5_fu_5887_p2 <= (icmp_ln87_11_reg_7295 or icmp_ln87_10_reg_7290);
    or_ln87_6_fu_5915_p2 <= (icmp_ln87_13_reg_7316 or icmp_ln87_12_reg_7311);
    or_ln87_7_fu_5943_p2 <= (icmp_ln87_15_reg_7337 or icmp_ln87_14_reg_7332);
    or_ln87_8_fu_5971_p2 <= (icmp_ln87_17_reg_7358 or icmp_ln87_16_reg_7353);
    or_ln87_9_fu_5999_p2 <= (icmp_ln87_19_reg_7379 or icmp_ln87_18_reg_7374);
    or_ln87_fu_5747_p2 <= (icmp_ln87_reg_7185 or icmp_ln87_1_reg_7190);
    ready_fu_1143_p1 <= dataReady_in(1 - 1 downto 0);
    select_ln294_12_fu_3151_p3 <= 
        trunc_ln294_2_fu_3049_p1 when (and_ln294_fu_3145_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_13_fu_3183_p3 <= 
        trunc_ln294_3_fu_3125_p1 when (and_ln294_2_fu_3177_p2(0) = '1') else 
        select_ln294_12_fu_3151_p3;
    select_ln294_14_fu_3209_p3 <= 
        shl_ln294_fu_3133_p2 when (and_ln294_3_fu_3203_p2(0) = '1') else 
        select_ln294_13_fu_3183_p3;
    select_ln294_15_fu_3381_p3 <= 
        trunc_ln294_7_fu_3279_p1 when (and_ln294_4_fu_3375_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_16_fu_3413_p3 <= 
        trunc_ln294_8_fu_3355_p1 when (and_ln294_6_fu_3407_p2(0) = '1') else 
        select_ln294_15_fu_3381_p3;
    select_ln294_17_fu_3439_p3 <= 
        shl_ln294_1_fu_3363_p2 when (and_ln294_7_fu_3433_p2(0) = '1') else 
        select_ln294_16_fu_3413_p3;
    select_ln294_18_fu_3611_p3 <= 
        trunc_ln294_12_fu_3509_p1 when (and_ln294_8_fu_3605_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_19_fu_3643_p3 <= 
        trunc_ln294_13_fu_3585_p1 when (and_ln294_10_fu_3637_p2(0) = '1') else 
        select_ln294_18_fu_3611_p3;
    select_ln294_20_fu_3669_p3 <= 
        shl_ln294_2_fu_3593_p2 when (and_ln294_11_fu_3663_p2(0) = '1') else 
        select_ln294_19_fu_3643_p3;
    select_ln294_21_fu_3841_p3 <= 
        trunc_ln294_17_fu_3739_p1 when (and_ln294_12_fu_3835_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_22_fu_3873_p3 <= 
        trunc_ln294_18_fu_3815_p1 when (and_ln294_14_fu_3867_p2(0) = '1') else 
        select_ln294_21_fu_3841_p3;
    select_ln294_23_fu_3899_p3 <= 
        shl_ln294_3_fu_3823_p2 when (and_ln294_15_fu_3893_p2(0) = '1') else 
        select_ln294_22_fu_3873_p3;
    select_ln294_24_fu_4071_p3 <= 
        trunc_ln294_22_fu_3969_p1 when (and_ln294_16_fu_4065_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_25_fu_4103_p3 <= 
        trunc_ln294_23_fu_4045_p1 when (and_ln294_18_fu_4097_p2(0) = '1') else 
        select_ln294_24_fu_4071_p3;
    select_ln294_26_fu_4129_p3 <= 
        shl_ln294_4_fu_4053_p2 when (and_ln294_19_fu_4123_p2(0) = '1') else 
        select_ln294_25_fu_4103_p3;
    select_ln294_27_fu_4301_p3 <= 
        trunc_ln294_27_fu_4199_p1 when (and_ln294_20_fu_4295_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_28_fu_4333_p3 <= 
        trunc_ln294_28_fu_4275_p1 when (and_ln294_22_fu_4327_p2(0) = '1') else 
        select_ln294_27_fu_4301_p3;
    select_ln294_29_fu_4359_p3 <= 
        shl_ln294_5_fu_4283_p2 when (and_ln294_23_fu_4353_p2(0) = '1') else 
        select_ln294_28_fu_4333_p3;
    select_ln294_30_fu_4531_p3 <= 
        trunc_ln294_32_fu_4429_p1 when (and_ln294_24_fu_4525_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_31_fu_4563_p3 <= 
        trunc_ln294_33_fu_4505_p1 when (and_ln294_26_fu_4557_p2(0) = '1') else 
        select_ln294_30_fu_4531_p3;
    select_ln294_32_fu_4589_p3 <= 
        shl_ln294_6_fu_4513_p2 when (and_ln294_27_fu_4583_p2(0) = '1') else 
        select_ln294_31_fu_4563_p3;
    select_ln294_33_fu_4761_p3 <= 
        trunc_ln294_37_fu_4659_p1 when (and_ln294_28_fu_4755_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_34_fu_4793_p3 <= 
        trunc_ln294_38_fu_4735_p1 when (and_ln294_30_fu_4787_p2(0) = '1') else 
        select_ln294_33_fu_4761_p3;
    select_ln294_35_fu_4819_p3 <= 
        shl_ln294_7_fu_4743_p2 when (and_ln294_31_fu_4813_p2(0) = '1') else 
        select_ln294_34_fu_4793_p3;
    select_ln294_36_fu_4991_p3 <= 
        trunc_ln294_42_fu_4889_p1 when (and_ln294_32_fu_4985_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_37_fu_5023_p3 <= 
        trunc_ln294_43_fu_4965_p1 when (and_ln294_34_fu_5017_p2(0) = '1') else 
        select_ln294_36_fu_4991_p3;
    select_ln294_38_fu_5049_p3 <= 
        shl_ln294_8_fu_4973_p2 when (and_ln294_35_fu_5043_p2(0) = '1') else 
        select_ln294_37_fu_5023_p3;
    select_ln294_39_fu_5221_p3 <= 
        trunc_ln294_47_fu_5119_p1 when (and_ln294_36_fu_5215_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_40_fu_5253_p3 <= 
        trunc_ln294_48_fu_5195_p1 when (and_ln294_38_fu_5247_p2(0) = '1') else 
        select_ln294_39_fu_5221_p3;
    select_ln294_41_fu_5279_p3 <= 
        shl_ln294_9_fu_5203_p2 when (and_ln294_39_fu_5273_p2(0) = '1') else 
        select_ln294_40_fu_5253_p3;
    select_ln294_42_fu_5451_p3 <= 
        trunc_ln294_52_fu_5349_p1 when (and_ln294_40_fu_5445_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_43_fu_5483_p3 <= 
        trunc_ln294_53_fu_5425_p1 when (and_ln294_42_fu_5477_p2(0) = '1') else 
        select_ln294_42_fu_5451_p3;
    select_ln294_44_fu_5509_p3 <= 
        shl_ln294_10_fu_5433_p2 when (and_ln294_43_fu_5503_p2(0) = '1') else 
        select_ln294_43_fu_5483_p3;
    select_ln294_45_fu_5681_p3 <= 
        trunc_ln294_57_fu_5579_p1 when (and_ln294_44_fu_5675_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_46_fu_5713_p3 <= 
        trunc_ln294_58_fu_5655_p1 when (and_ln294_46_fu_5707_p2(0) = '1') else 
        select_ln294_45_fu_5681_p3;
    select_ln294_47_fu_5739_p3 <= 
        shl_ln294_11_fu_5663_p2 when (and_ln294_47_fu_5733_p2(0) = '1') else 
        select_ln294_46_fu_5713_p3;
    sense_s_address0 <= zext_ln85_22_fu_2108_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln85_20_fu_2027_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln85_2_fu_1298_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln85_fu_1217_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln85_18_fu_1946_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln85_16_fu_1865_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln85_14_fu_1784_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln85_12_fu_1703_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln85_10_fu_1622_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln85_8_fu_1541_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln85_6_fu_1460_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln85_4_fu_1379_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln294_10_fu_4251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_16_fu_4245_p2),32));

    sext_ln294_10cast_fu_4279_p1 <= sext_ln294_10_fu_4251_p1(17 - 1 downto 0);
        sext_ln294_11_fu_4261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_15_fu_4221_p2),32));

        sext_ln294_12_fu_4481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_19_fu_4475_p2),32));

    sext_ln294_12cast_fu_4509_p1 <= sext_ln294_12_fu_4481_p1(17 - 1 downto 0);
        sext_ln294_13_fu_4491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_18_fu_4451_p2),32));

        sext_ln294_14_fu_4711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_22_fu_4705_p2),32));

    sext_ln294_14cast_fu_4739_p1 <= sext_ln294_14_fu_4711_p1(17 - 1 downto 0);
        sext_ln294_15_fu_4721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_21_fu_4681_p2),32));

        sext_ln294_16_fu_4941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_25_fu_4935_p2),32));

    sext_ln294_16cast_fu_4969_p1 <= sext_ln294_16_fu_4941_p1(17 - 1 downto 0);
        sext_ln294_17_fu_4951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_24_fu_4911_p2),32));

        sext_ln294_18_fu_5171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_28_fu_5165_p2),32));

    sext_ln294_18cast_fu_5199_p1 <= sext_ln294_18_fu_5171_p1(17 - 1 downto 0);
        sext_ln294_19_fu_5181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_27_fu_5141_p2),32));

        sext_ln294_1_fu_3111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_fu_3071_p2),32));

        sext_ln294_20_fu_5401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_31_fu_5395_p2),32));

    sext_ln294_20cast_fu_5429_p1 <= sext_ln294_20_fu_5401_p1(17 - 1 downto 0);
        sext_ln294_21_fu_5411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_30_fu_5371_p2),32));

        sext_ln294_22_fu_5631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_34_fu_5625_p2),32));

    sext_ln294_22cast_fu_5659_p1 <= sext_ln294_22_fu_5631_p1(17 - 1 downto 0);
        sext_ln294_23_fu_5641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_33_fu_5601_p2),32));

        sext_ln294_2_fu_3331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_4_fu_3325_p2),32));

    sext_ln294_2cast_fu_3359_p1 <= sext_ln294_2_fu_3331_p1(17 - 1 downto 0);
        sext_ln294_3_fu_3341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_3_fu_3301_p2),32));

        sext_ln294_4_fu_3561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_7_fu_3555_p2),32));

    sext_ln294_4cast_fu_3589_p1 <= sext_ln294_4_fu_3561_p1(17 - 1 downto 0);
        sext_ln294_5_fu_3571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_6_fu_3531_p2),32));

        sext_ln294_6_fu_3791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_10_fu_3785_p2),32));

    sext_ln294_6cast_fu_3819_p1 <= sext_ln294_6_fu_3791_p1(17 - 1 downto 0);
        sext_ln294_7_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_9_fu_3761_p2),32));

        sext_ln294_8_fu_4021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_13_fu_4015_p2),32));

    sext_ln294_8cast_fu_4049_p1 <= sext_ln294_8_fu_4021_p1(17 - 1 downto 0);
        sext_ln294_9_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_12_fu_3991_p2),32));

        sext_ln294_fu_3101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_1_fu_3095_p2),32));

    sext_ln294cast_fu_3129_p1 <= sext_ln294_fu_3101_p1(17 - 1 downto 0);
    shl_ln294_10_fu_5433_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_52_fu_5349_p1),to_integer(unsigned('0' & sext_ln294_20cast_fu_5429_p1(17-1 downto 0)))));
    shl_ln294_11_fu_5663_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_57_fu_5579_p1),to_integer(unsigned('0' & sext_ln294_22cast_fu_5659_p1(17-1 downto 0)))));
    shl_ln294_1_fu_3363_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_7_fu_3279_p1),to_integer(unsigned('0' & sext_ln294_2cast_fu_3359_p1(17-1 downto 0)))));
    shl_ln294_2_fu_3593_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_12_fu_3509_p1),to_integer(unsigned('0' & sext_ln294_4cast_fu_3589_p1(17-1 downto 0)))));
    shl_ln294_3_fu_3823_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_17_fu_3739_p1),to_integer(unsigned('0' & sext_ln294_6cast_fu_3819_p1(17-1 downto 0)))));
    shl_ln294_4_fu_4053_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_22_fu_3969_p1),to_integer(unsigned('0' & sext_ln294_8cast_fu_4049_p1(17-1 downto 0)))));
    shl_ln294_5_fu_4283_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_27_fu_4199_p1),to_integer(unsigned('0' & sext_ln294_10cast_fu_4279_p1(17-1 downto 0)))));
    shl_ln294_6_fu_4513_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_32_fu_4429_p1),to_integer(unsigned('0' & sext_ln294_12cast_fu_4509_p1(17-1 downto 0)))));
    shl_ln294_7_fu_4743_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_37_fu_4659_p1),to_integer(unsigned('0' & sext_ln294_14cast_fu_4739_p1(17-1 downto 0)))));
    shl_ln294_8_fu_4973_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_42_fu_4889_p1),to_integer(unsigned('0' & sext_ln294_16cast_fu_4969_p1(17-1 downto 0)))));
    shl_ln294_9_fu_5203_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_47_fu_5119_p1),to_integer(unsigned('0' & sext_ln294_18cast_fu_5199_p1(17-1 downto 0)))));
    shl_ln294_fu_3133_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_2_fu_3049_p1),to_integer(unsigned('0' & sext_ln294cast_fu_3129_p1(17-1 downto 0)))));
    ss_10_fu_2003_p2 <= std_logic_vector(unsigned(add_ln84_20_fu_1997_p2) + unsigned(zext_ln84_32_fu_1993_p1));
    ss_11_fu_2084_p2 <= std_logic_vector(unsigned(add_ln84_22_fu_2078_p2) + unsigned(zext_ln84_35_fu_2074_p1));
    ss_1_fu_1274_p2 <= std_logic_vector(unsigned(add_ln84_2_fu_1268_p2) + unsigned(zext_ln84_5_fu_1264_p1));
    ss_2_fu_1355_p2 <= std_logic_vector(unsigned(add_ln84_4_fu_1349_p2) + unsigned(zext_ln84_8_fu_1345_p1));
    ss_3_fu_1436_p2 <= std_logic_vector(unsigned(add_ln84_6_fu_1430_p2) + unsigned(zext_ln84_11_fu_1426_p1));
    ss_4_fu_1517_p2 <= std_logic_vector(unsigned(add_ln84_8_fu_1511_p2) + unsigned(zext_ln84_14_fu_1507_p1));
    ss_5_fu_1598_p2 <= std_logic_vector(unsigned(add_ln84_10_fu_1592_p2) + unsigned(zext_ln84_17_fu_1588_p1));
    ss_6_fu_1679_p2 <= std_logic_vector(unsigned(add_ln84_12_fu_1673_p2) + unsigned(zext_ln84_20_fu_1669_p1));
    ss_7_fu_1760_p2 <= std_logic_vector(unsigned(add_ln84_14_fu_1754_p2) + unsigned(zext_ln84_23_fu_1750_p1));
    ss_8_fu_1841_p2 <= std_logic_vector(unsigned(add_ln84_16_fu_1835_p2) + unsigned(zext_ln84_26_fu_1831_p1));
    ss_9_fu_1922_p2 <= std_logic_vector(unsigned(add_ln84_18_fu_1916_p2) + unsigned(zext_ln84_29_fu_1912_p1));
    ss_fu_1193_p2 <= std_logic_vector(unsigned(add_ln84_fu_1187_p2) + unsigned(zext_ln84_2_fu_1183_p1));
    sub_ln294_10_fu_3785_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_9_fu_3761_p2));
    sub_ln294_11_fu_5847_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_23_reg_7263));
    sub_ln294_12_fu_3991_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_16_fu_3961_p1));
    sub_ln294_13_fu_4015_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_12_fu_3991_p2));
    sub_ln294_14_fu_5875_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_26_reg_7284));
    sub_ln294_15_fu_4221_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_20_fu_4191_p1));
    sub_ln294_16_fu_4245_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_15_fu_4221_p2));
    sub_ln294_17_fu_5903_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_29_reg_7305));
    sub_ln294_18_fu_4451_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_24_fu_4421_p1));
    sub_ln294_19_fu_4475_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_18_fu_4451_p2));
    sub_ln294_1_fu_3095_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_fu_3071_p2));
    sub_ln294_20_fu_5931_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_32_reg_7326));
    sub_ln294_21_fu_4681_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_28_fu_4651_p1));
    sub_ln294_22_fu_4705_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_21_fu_4681_p2));
    sub_ln294_23_fu_5959_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_35_reg_7347));
    sub_ln294_24_fu_4911_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_32_fu_4881_p1));
    sub_ln294_25_fu_4935_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_24_fu_4911_p2));
    sub_ln294_26_fu_5987_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_38_reg_7368));
    sub_ln294_27_fu_5141_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_36_fu_5111_p1));
    sub_ln294_28_fu_5165_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_27_fu_5141_p2));
    sub_ln294_29_fu_6015_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_41_reg_7389));
    sub_ln294_2_fu_5763_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_14_reg_7200));
    sub_ln294_30_fu_5371_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_40_fu_5341_p1));
    sub_ln294_31_fu_5395_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_30_fu_5371_p2));
    sub_ln294_32_fu_6043_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_44_reg_7410));
    sub_ln294_33_fu_5601_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_44_fu_5571_p1));
    sub_ln294_34_fu_5625_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_33_fu_5601_p2));
    sub_ln294_35_fu_6071_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_47_reg_7431));
    sub_ln294_3_fu_3301_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_4_fu_3271_p1));
    sub_ln294_4_fu_3325_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_3_fu_3301_p2));
    sub_ln294_5_fu_5791_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_17_reg_7221));
    sub_ln294_6_fu_3531_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_8_fu_3501_p1));
    sub_ln294_7_fu_3555_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_6_fu_3531_p2));
    sub_ln294_8_fu_5819_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_20_reg_7242));
    sub_ln294_9_fu_3761_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_12_fu_3731_p1));
    sub_ln294_fu_3071_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_fu_3041_p1));
    sub_ln85_10_fu_2356_p2 <= std_logic_vector(unsigned(zext_ln83_10_fu_2353_p1) - unsigned(nbins_s_q1));
    sub_ln85_11_fu_2379_p2 <= std_logic_vector(unsigned(zext_ln83_11_fu_2376_p1) - unsigned(nbins_s_q0));
    sub_ln85_1_fu_2149_p2 <= std_logic_vector(unsigned(zext_ln83_1_fu_2146_p1) - unsigned(nbins_s_q10));
    sub_ln85_2_fu_2172_p2 <= std_logic_vector(unsigned(zext_ln83_2_fu_2169_p1) - unsigned(nbins_s_q9));
    sub_ln85_3_fu_2195_p2 <= std_logic_vector(unsigned(zext_ln83_3_fu_2192_p1) - unsigned(nbins_s_q8));
    sub_ln85_4_fu_2218_p2 <= std_logic_vector(unsigned(zext_ln83_4_fu_2215_p1) - unsigned(nbins_s_q7));
    sub_ln85_5_fu_2241_p2 <= std_logic_vector(unsigned(zext_ln83_5_fu_2238_p1) - unsigned(nbins_s_q6));
    sub_ln85_6_fu_2264_p2 <= std_logic_vector(unsigned(zext_ln83_6_fu_2261_p1) - unsigned(nbins_s_q5));
    sub_ln85_7_fu_2287_p2 <= std_logic_vector(unsigned(zext_ln83_7_fu_2284_p1) - unsigned(nbins_s_q4));
    sub_ln85_8_fu_2310_p2 <= std_logic_vector(unsigned(zext_ln83_8_fu_2307_p1) - unsigned(nbins_s_q3));
    sub_ln85_9_fu_2333_p2 <= std_logic_vector(unsigned(zext_ln83_9_fu_2330_p1) - unsigned(nbins_s_q2));
    sub_ln85_fu_2126_p2 <= std_logic_vector(unsigned(zext_ln83_fu_2123_p1) - unsigned(nbins_s_q11));
    timestamp_out <= trunc_ln97_reg_6448_pp0_iter15_reg;

    timestamp_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            timestamp_out_ap_vld <= ap_const_logic_1;
        else 
            timestamp_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp4_fu_3031_p4 <= bitcast_ln724_fu_3016_p1(62 downto 52);
    tmp_10_fu_3680_p4 <= bitcast_ln87_3_fu_3677_p1(62 downto 52);
    tmp_13_fu_3721_p4 <= bitcast_ln724_3_fu_3706_p1(62 downto 52);
    tmp_14_fu_3910_p4 <= bitcast_ln87_4_fu_3907_p1(62 downto 52);
    tmp_17_fu_3951_p4 <= bitcast_ln724_4_fu_3936_p1(62 downto 52);
    tmp_18_fu_4140_p4 <= bitcast_ln87_5_fu_4137_p1(62 downto 52);
    tmp_21_fu_4181_p4 <= bitcast_ln724_5_fu_4166_p1(62 downto 52);
    tmp_22_fu_4370_p4 <= bitcast_ln87_6_fu_4367_p1(62 downto 52);
    tmp_25_fu_4411_p4 <= bitcast_ln724_6_fu_4396_p1(62 downto 52);
    tmp_26_fu_4600_p4 <= bitcast_ln87_7_fu_4597_p1(62 downto 52);
    tmp_29_fu_4641_p4 <= bitcast_ln724_7_fu_4626_p1(62 downto 52);
    tmp_2_fu_3220_p4 <= bitcast_ln87_1_fu_3217_p1(62 downto 52);
    tmp_30_fu_4830_p4 <= bitcast_ln87_8_fu_4827_p1(62 downto 52);
    tmp_33_fu_4871_p4 <= bitcast_ln724_8_fu_4856_p1(62 downto 52);
    tmp_34_fu_5060_p4 <= bitcast_ln87_9_fu_5057_p1(62 downto 52);
    tmp_37_fu_5101_p4 <= bitcast_ln724_9_fu_5086_p1(62 downto 52);
    tmp_38_fu_5290_p4 <= bitcast_ln87_10_fu_5287_p1(62 downto 52);
    tmp_41_fu_5331_p4 <= bitcast_ln724_10_fu_5316_p1(62 downto 52);
    tmp_42_fu_5520_p4 <= bitcast_ln87_11_fu_5517_p1(62 downto 52);
    tmp_45_fu_5561_p4 <= bitcast_ln724_11_fu_5546_p1(62 downto 52);
    tmp_5_fu_3261_p4 <= bitcast_ln724_1_fu_3246_p1(62 downto 52);
    tmp_6_fu_3450_p4 <= bitcast_ln87_2_fu_3447_p1(62 downto 52);
    tmp_9_fu_3491_p4 <= bitcast_ln724_2_fu_3476_p1(62 downto 52);
    tmp_s_fu_2990_p4 <= bitcast_ln87_fu_2987_p1(62 downto 52);
    trunc_ln1_fu_1199_p4 <= FIFO_0(13 downto 12);
    trunc_ln294_10_fu_3479_p1 <= bitcast_ln724_2_fu_3476_p1(63 - 1 downto 0);
    trunc_ln294_11_fu_3505_p1 <= bitcast_ln724_2_fu_3476_p1(52 - 1 downto 0);
    trunc_ln294_12_fu_3509_p1 <= bitcast_ln724_2_fu_3476_p1(17 - 1 downto 0);
    trunc_ln294_13_fu_3585_p1 <= lshr_ln294_2_fu_3579_p2(17 - 1 downto 0);
    trunc_ln294_15_fu_3709_p1 <= bitcast_ln724_3_fu_3706_p1(63 - 1 downto 0);
    trunc_ln294_16_fu_3735_p1 <= bitcast_ln724_3_fu_3706_p1(52 - 1 downto 0);
    trunc_ln294_17_fu_3739_p1 <= bitcast_ln724_3_fu_3706_p1(17 - 1 downto 0);
    trunc_ln294_18_fu_3815_p1 <= lshr_ln294_3_fu_3809_p2(17 - 1 downto 0);
    trunc_ln294_1_fu_3045_p1 <= bitcast_ln724_fu_3016_p1(52 - 1 downto 0);
    trunc_ln294_20_fu_3939_p1 <= bitcast_ln724_4_fu_3936_p1(63 - 1 downto 0);
    trunc_ln294_21_fu_3965_p1 <= bitcast_ln724_4_fu_3936_p1(52 - 1 downto 0);
    trunc_ln294_22_fu_3969_p1 <= bitcast_ln724_4_fu_3936_p1(17 - 1 downto 0);
    trunc_ln294_23_fu_4045_p1 <= lshr_ln294_4_fu_4039_p2(17 - 1 downto 0);
    trunc_ln294_25_fu_4169_p1 <= bitcast_ln724_5_fu_4166_p1(63 - 1 downto 0);
    trunc_ln294_26_fu_4195_p1 <= bitcast_ln724_5_fu_4166_p1(52 - 1 downto 0);
    trunc_ln294_27_fu_4199_p1 <= bitcast_ln724_5_fu_4166_p1(17 - 1 downto 0);
    trunc_ln294_28_fu_4275_p1 <= lshr_ln294_5_fu_4269_p2(17 - 1 downto 0);
    trunc_ln294_2_fu_3049_p1 <= bitcast_ln724_fu_3016_p1(17 - 1 downto 0);
    trunc_ln294_30_fu_4399_p1 <= bitcast_ln724_6_fu_4396_p1(63 - 1 downto 0);
    trunc_ln294_31_fu_4425_p1 <= bitcast_ln724_6_fu_4396_p1(52 - 1 downto 0);
    trunc_ln294_32_fu_4429_p1 <= bitcast_ln724_6_fu_4396_p1(17 - 1 downto 0);
    trunc_ln294_33_fu_4505_p1 <= lshr_ln294_6_fu_4499_p2(17 - 1 downto 0);
    trunc_ln294_35_fu_4629_p1 <= bitcast_ln724_7_fu_4626_p1(63 - 1 downto 0);
    trunc_ln294_36_fu_4655_p1 <= bitcast_ln724_7_fu_4626_p1(52 - 1 downto 0);
    trunc_ln294_37_fu_4659_p1 <= bitcast_ln724_7_fu_4626_p1(17 - 1 downto 0);
    trunc_ln294_38_fu_4735_p1 <= lshr_ln294_7_fu_4729_p2(17 - 1 downto 0);
    trunc_ln294_3_fu_3125_p1 <= lshr_ln294_fu_3119_p2(17 - 1 downto 0);
    trunc_ln294_40_fu_4859_p1 <= bitcast_ln724_8_fu_4856_p1(63 - 1 downto 0);
    trunc_ln294_41_fu_4885_p1 <= bitcast_ln724_8_fu_4856_p1(52 - 1 downto 0);
    trunc_ln294_42_fu_4889_p1 <= bitcast_ln724_8_fu_4856_p1(17 - 1 downto 0);
    trunc_ln294_43_fu_4965_p1 <= lshr_ln294_8_fu_4959_p2(17 - 1 downto 0);
    trunc_ln294_45_fu_5089_p1 <= bitcast_ln724_9_fu_5086_p1(63 - 1 downto 0);
    trunc_ln294_46_fu_5115_p1 <= bitcast_ln724_9_fu_5086_p1(52 - 1 downto 0);
    trunc_ln294_47_fu_5119_p1 <= bitcast_ln724_9_fu_5086_p1(17 - 1 downto 0);
    trunc_ln294_48_fu_5195_p1 <= lshr_ln294_9_fu_5189_p2(17 - 1 downto 0);
    trunc_ln294_50_fu_5319_p1 <= bitcast_ln724_10_fu_5316_p1(63 - 1 downto 0);
    trunc_ln294_51_fu_5345_p1 <= bitcast_ln724_10_fu_5316_p1(52 - 1 downto 0);
    trunc_ln294_52_fu_5349_p1 <= bitcast_ln724_10_fu_5316_p1(17 - 1 downto 0);
    trunc_ln294_53_fu_5425_p1 <= lshr_ln294_10_fu_5419_p2(17 - 1 downto 0);
    trunc_ln294_55_fu_5549_p1 <= bitcast_ln724_11_fu_5546_p1(63 - 1 downto 0);
    trunc_ln294_56_fu_5575_p1 <= bitcast_ln724_11_fu_5546_p1(52 - 1 downto 0);
    trunc_ln294_57_fu_5579_p1 <= bitcast_ln724_11_fu_5546_p1(17 - 1 downto 0);
    trunc_ln294_58_fu_5655_p1 <= lshr_ln294_11_fu_5649_p2(17 - 1 downto 0);
    trunc_ln294_5_fu_3249_p1 <= bitcast_ln724_1_fu_3246_p1(63 - 1 downto 0);
    trunc_ln294_6_fu_3275_p1 <= bitcast_ln724_1_fu_3246_p1(52 - 1 downto 0);
    trunc_ln294_7_fu_3279_p1 <= bitcast_ln724_1_fu_3246_p1(17 - 1 downto 0);
    trunc_ln294_8_fu_3355_p1 <= lshr_ln294_1_fu_3349_p2(17 - 1 downto 0);
    trunc_ln294_fu_3019_p1 <= bitcast_ln724_fu_3016_p1(63 - 1 downto 0);
    trunc_ln85_10_fu_2090_p4 <= FIFO_11(13 downto 12);
    trunc_ln85_1_fu_1280_p4 <= FIFO_1(13 downto 12);
    trunc_ln85_2_fu_1361_p4 <= FIFO_2(13 downto 12);
    trunc_ln85_3_fu_1442_p4 <= FIFO_3(13 downto 12);
    trunc_ln85_4_fu_1523_p4 <= FIFO_4(13 downto 12);
    trunc_ln85_5_fu_1604_p4 <= FIFO_5(13 downto 12);
    trunc_ln85_6_fu_1685_p4 <= FIFO_6(13 downto 12);
    trunc_ln85_7_fu_1766_p4 <= FIFO_7(13 downto 12);
    trunc_ln85_8_fu_1847_p4 <= FIFO_8(13 downto 12);
    trunc_ln85_9_fu_1928_p4 <= FIFO_9(13 downto 12);
    trunc_ln85_s_fu_2009_p4 <= FIFO_10(13 downto 12);
    trunc_ln87_10_fu_5300_p1 <= bitcast_ln87_10_fu_5287_p1(52 - 1 downto 0);
    trunc_ln87_11_fu_5530_p1 <= bitcast_ln87_11_fu_5517_p1(52 - 1 downto 0);
    trunc_ln87_1_fu_3230_p1 <= bitcast_ln87_1_fu_3217_p1(52 - 1 downto 0);
    trunc_ln87_2_fu_3460_p1 <= bitcast_ln87_2_fu_3447_p1(52 - 1 downto 0);
    trunc_ln87_3_fu_3690_p1 <= bitcast_ln87_3_fu_3677_p1(52 - 1 downto 0);
    trunc_ln87_4_fu_3920_p1 <= bitcast_ln87_4_fu_3907_p1(52 - 1 downto 0);
    trunc_ln87_5_fu_4150_p1 <= bitcast_ln87_5_fu_4137_p1(52 - 1 downto 0);
    trunc_ln87_6_fu_4380_p1 <= bitcast_ln87_6_fu_4367_p1(52 - 1 downto 0);
    trunc_ln87_7_fu_4610_p1 <= bitcast_ln87_7_fu_4597_p1(52 - 1 downto 0);
    trunc_ln87_8_fu_4840_p1 <= bitcast_ln87_8_fu_4827_p1(52 - 1 downto 0);
    trunc_ln87_9_fu_5070_p1 <= bitcast_ln87_9_fu_5057_p1(52 - 1 downto 0);
    trunc_ln87_fu_3000_p1 <= bitcast_ln87_fu_2987_p1(52 - 1 downto 0);
    trunc_ln97_fu_2119_p1 <= timestamp_in(70 - 1 downto 0);
    v1_10_fu_1957_p4 <= FIFO_10(11 downto 6);
    v1_11_fu_2038_p4 <= FIFO_11(11 downto 6);
    v1_1_fu_1228_p4 <= FIFO_1(11 downto 6);
    v1_2_fu_1309_p4 <= FIFO_2(11 downto 6);
    v1_3_fu_1390_p4 <= FIFO_3(11 downto 6);
    v1_4_fu_1471_p4 <= FIFO_4(11 downto 6);
    v1_5_fu_1552_p4 <= FIFO_5(11 downto 6);
    v1_6_fu_1633_p4 <= FIFO_6(11 downto 6);
    v1_7_fu_1714_p4 <= FIFO_7(11 downto 6);
    v1_8_fu_1795_p4 <= FIFO_8(11 downto 6);
    v1_9_fu_1876_p4 <= FIFO_9(11 downto 6);
    v1_fu_1147_p4 <= FIFO_0(11 downto 6);
    xor_ln294_10_fu_3855_p2 <= (or_ln294_6_fu_3849_p2 xor ap_const_lv1_1);
    xor_ln294_11_fu_3887_p2 <= (or_ln294_7_fu_3881_p2 xor ap_const_lv1_1);
    xor_ln294_12_fu_4059_p2 <= (icmp_ln294_20_fu_3985_p2 xor ap_const_lv1_1);
    xor_ln294_13_fu_4085_p2 <= (or_ln294_8_fu_4079_p2 xor ap_const_lv1_1);
    xor_ln294_14_fu_4117_p2 <= (or_ln294_9_fu_4111_p2 xor ap_const_lv1_1);
    xor_ln294_15_fu_4289_p2 <= (icmp_ln294_25_fu_4215_p2 xor ap_const_lv1_1);
    xor_ln294_16_fu_4315_p2 <= (or_ln294_10_fu_4309_p2 xor ap_const_lv1_1);
    xor_ln294_17_fu_4347_p2 <= (or_ln294_11_fu_4341_p2 xor ap_const_lv1_1);
    xor_ln294_18_fu_4519_p2 <= (icmp_ln294_30_fu_4445_p2 xor ap_const_lv1_1);
    xor_ln294_19_fu_4545_p2 <= (or_ln294_12_fu_4539_p2 xor ap_const_lv1_1);
    xor_ln294_1_fu_3165_p2 <= (or_ln294_fu_3159_p2 xor ap_const_lv1_1);
    xor_ln294_20_fu_4577_p2 <= (or_ln294_13_fu_4571_p2 xor ap_const_lv1_1);
    xor_ln294_21_fu_4749_p2 <= (icmp_ln294_35_fu_4675_p2 xor ap_const_lv1_1);
    xor_ln294_22_fu_4775_p2 <= (or_ln294_14_fu_4769_p2 xor ap_const_lv1_1);
    xor_ln294_23_fu_4807_p2 <= (or_ln294_15_fu_4801_p2 xor ap_const_lv1_1);
    xor_ln294_24_fu_4979_p2 <= (icmp_ln294_40_fu_4905_p2 xor ap_const_lv1_1);
    xor_ln294_25_fu_5005_p2 <= (or_ln294_16_fu_4999_p2 xor ap_const_lv1_1);
    xor_ln294_26_fu_5037_p2 <= (or_ln294_17_fu_5031_p2 xor ap_const_lv1_1);
    xor_ln294_27_fu_5209_p2 <= (icmp_ln294_45_fu_5135_p2 xor ap_const_lv1_1);
    xor_ln294_28_fu_5235_p2 <= (or_ln294_18_fu_5229_p2 xor ap_const_lv1_1);
    xor_ln294_29_fu_5267_p2 <= (or_ln294_19_fu_5261_p2 xor ap_const_lv1_1);
    xor_ln294_2_fu_3197_p2 <= (or_ln294_1_fu_3191_p2 xor ap_const_lv1_1);
    xor_ln294_30_fu_5439_p2 <= (icmp_ln294_50_fu_5365_p2 xor ap_const_lv1_1);
    xor_ln294_31_fu_5465_p2 <= (or_ln294_20_fu_5459_p2 xor ap_const_lv1_1);
    xor_ln294_32_fu_5497_p2 <= (or_ln294_21_fu_5491_p2 xor ap_const_lv1_1);
    xor_ln294_33_fu_5669_p2 <= (icmp_ln294_55_fu_5595_p2 xor ap_const_lv1_1);
    xor_ln294_34_fu_5695_p2 <= (or_ln294_22_fu_5689_p2 xor ap_const_lv1_1);
    xor_ln294_35_fu_5727_p2 <= (or_ln294_23_fu_5721_p2 xor ap_const_lv1_1);
    xor_ln294_3_fu_3369_p2 <= (icmp_ln294_5_fu_3295_p2 xor ap_const_lv1_1);
    xor_ln294_4_fu_3395_p2 <= (or_ln294_2_fu_3389_p2 xor ap_const_lv1_1);
    xor_ln294_5_fu_3427_p2 <= (or_ln294_3_fu_3421_p2 xor ap_const_lv1_1);
    xor_ln294_6_fu_3599_p2 <= (icmp_ln294_10_fu_3525_p2 xor ap_const_lv1_1);
    xor_ln294_7_fu_3625_p2 <= (or_ln294_4_fu_3619_p2 xor ap_const_lv1_1);
    xor_ln294_8_fu_3657_p2 <= (or_ln294_5_fu_3651_p2 xor ap_const_lv1_1);
    xor_ln294_9_fu_3829_p2 <= (icmp_ln294_15_fu_3755_p2 xor ap_const_lv1_1);
    xor_ln294_fu_3139_p2 <= (icmp_ln294_fu_3065_p2 xor ap_const_lv1_1);
    zext_ln294_10_fu_3575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_5_fu_3571_p1),54));
    zext_ln294_12_fu_3731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_3721_p4),12));
    zext_ln294_13_cast_fu_3743_p3 <= (ap_const_lv1_1 & trunc_ln294_16_fu_3735_p1);
    zext_ln294_13_fu_3751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_13_cast_fu_3743_p3),54));
    zext_ln294_14_fu_3805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_7_fu_3801_p1),54));
    zext_ln294_16_fu_3961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_3951_p4),12));
    zext_ln294_17_cast_fu_3973_p3 <= (ap_const_lv1_1 & trunc_ln294_21_fu_3965_p1);
    zext_ln294_17_fu_3981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_17_cast_fu_3973_p3),54));
    zext_ln294_18_fu_4035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_9_fu_4031_p1),54));
    zext_ln294_1_cast_fu_3053_p3 <= (ap_const_lv1_1 & trunc_ln294_1_fu_3045_p1);
    zext_ln294_1_fu_3061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_1_cast_fu_3053_p3),54));
    zext_ln294_20_fu_4191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_4181_p4),12));
    zext_ln294_21_cast_fu_4203_p3 <= (ap_const_lv1_1 & trunc_ln294_26_fu_4195_p1);
    zext_ln294_21_fu_4211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_21_cast_fu_4203_p3),54));
    zext_ln294_22_fu_4265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_11_fu_4261_p1),54));
    zext_ln294_24_fu_4421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_4411_p4),12));
    zext_ln294_25_cast_fu_4433_p3 <= (ap_const_lv1_1 & trunc_ln294_31_fu_4425_p1);
    zext_ln294_25_fu_4441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_25_cast_fu_4433_p3),54));
    zext_ln294_26_fu_4495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_13_fu_4491_p1),54));
    zext_ln294_28_fu_4651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_4641_p4),12));
    zext_ln294_29_cast_fu_4663_p3 <= (ap_const_lv1_1 & trunc_ln294_36_fu_4655_p1);
    zext_ln294_29_fu_4671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_29_cast_fu_4663_p3),54));
    zext_ln294_2_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_1_fu_3111_p1),54));
    zext_ln294_30_fu_4725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_15_fu_4721_p1),54));
    zext_ln294_32_fu_4881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_4871_p4),12));
    zext_ln294_33_cast_fu_4893_p3 <= (ap_const_lv1_1 & trunc_ln294_41_fu_4885_p1);
    zext_ln294_33_fu_4901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_33_cast_fu_4893_p3),54));
    zext_ln294_34_fu_4955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_17_fu_4951_p1),54));
    zext_ln294_36_fu_5111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_5101_p4),12));
    zext_ln294_37_cast_fu_5123_p3 <= (ap_const_lv1_1 & trunc_ln294_46_fu_5115_p1);
    zext_ln294_37_fu_5131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_37_cast_fu_5123_p3),54));
    zext_ln294_38_fu_5185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_19_fu_5181_p1),54));
    zext_ln294_40_fu_5341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_5331_p4),12));
    zext_ln294_41_cast_fu_5353_p3 <= (ap_const_lv1_1 & trunc_ln294_51_fu_5345_p1);
    zext_ln294_41_fu_5361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_41_cast_fu_5353_p3),54));
    zext_ln294_42_fu_5415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_21_fu_5411_p1),54));
    zext_ln294_44_fu_5571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_5561_p4),12));
    zext_ln294_45_cast_fu_5583_p3 <= (ap_const_lv1_1 & trunc_ln294_56_fu_5575_p1);
    zext_ln294_45_fu_5591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_45_cast_fu_5583_p3),54));
    zext_ln294_46_fu_5645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_23_fu_5641_p1),54));
    zext_ln294_4_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_3261_p4),12));
    zext_ln294_5_cast_fu_3283_p3 <= (ap_const_lv1_1 & trunc_ln294_6_fu_3275_p1);
    zext_ln294_5_fu_3291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_5_cast_fu_3283_p3),54));
    zext_ln294_6_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_3_fu_3341_p1),54));
    zext_ln294_8_fu_3501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_3491_p4),12));
    zext_ln294_9_cast_fu_3513_p3 <= (ap_const_lv1_1 & trunc_ln294_11_fu_3505_p1);
    zext_ln294_9_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_9_cast_fu_3513_p3),54));
    zext_ln294_fu_3041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp4_fu_3031_p4),12));
    zext_ln83_10_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_10_reg_6408),7));
    zext_ln83_11_fu_2376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_11_reg_6428),7));
    zext_ln83_1_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_1_reg_6228),7));
    zext_ln83_2_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_2_reg_6248),7));
    zext_ln83_3_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_3_reg_6268),7));
    zext_ln83_4_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_4_reg_6288),7));
    zext_ln83_5_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_5_reg_6308),7));
    zext_ln83_6_fu_2261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_6_reg_6328),7));
    zext_ln83_7_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_7_reg_6348),7));
    zext_ln83_8_fu_2307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_8_reg_6368),7));
    zext_ln83_9_fu_2330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_9_reg_6388),7));
    zext_ln83_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_reg_6208),7));
    zext_ln84_10_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_10_fu_1410_p2),2));
    zext_ln84_11_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_11_fu_1420_p2),2));
    zext_ln84_12_fu_1487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_12_fu_1481_p2),2));
    zext_ln84_13_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_13_fu_1491_p2),2));
    zext_ln84_14_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_14_fu_1501_p2),2));
    zext_ln84_15_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_15_fu_1562_p2),2));
    zext_ln84_16_fu_1578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_16_fu_1572_p2),2));
    zext_ln84_17_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_17_fu_1582_p2),2));
    zext_ln84_18_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_18_fu_1643_p2),2));
    zext_ln84_19_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_19_fu_1653_p2),2));
    zext_ln84_1_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_1_fu_1167_p2),2));
    zext_ln84_20_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_20_fu_1663_p2),2));
    zext_ln84_21_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_21_fu_1724_p2),2));
    zext_ln84_22_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_22_fu_1734_p2),2));
    zext_ln84_23_fu_1750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_23_fu_1744_p2),2));
    zext_ln84_24_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_24_fu_1805_p2),2));
    zext_ln84_25_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_25_fu_1815_p2),2));
    zext_ln84_26_fu_1831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_26_fu_1825_p2),2));
    zext_ln84_27_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_27_fu_1886_p2),2));
    zext_ln84_28_fu_1902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_28_fu_1896_p2),2));
    zext_ln84_29_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_29_fu_1906_p2),2));
    zext_ln84_2_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_2_fu_1177_p2),2));
    zext_ln84_30_fu_1973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_30_fu_1967_p2),2));
    zext_ln84_31_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_31_fu_1977_p2),2));
    zext_ln84_32_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_32_fu_1987_p2),2));
    zext_ln84_33_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_33_fu_2048_p2),2));
    zext_ln84_34_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_34_fu_2058_p2),2));
    zext_ln84_35_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_35_fu_2068_p2),2));
    zext_ln84_3_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_3_fu_1238_p2),2));
    zext_ln84_4_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_4_fu_1248_p2),2));
    zext_ln84_5_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_5_fu_1258_p2),2));
    zext_ln84_6_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_6_fu_1319_p2),2));
    zext_ln84_7_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_7_fu_1329_p2),2));
    zext_ln84_8_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_8_fu_1339_p2),2));
    zext_ln84_9_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_9_fu_1400_p2),2));
    zext_ln84_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln84_fu_1157_p2),2));
    zext_ln85_10_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_6_fu_1614_p3),64));
    zext_ln85_11_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_5_fu_1598_p2),64));
    zext_ln85_12_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_10_fu_1695_p3),64));
    zext_ln85_13_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_6_fu_1679_p2),64));
    zext_ln85_14_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_13_fu_1776_p3),64));
    zext_ln85_15_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_7_fu_1760_p2),64));
    zext_ln85_16_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_16_fu_1857_p3),64));
    zext_ln85_17_fu_1871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_8_fu_1841_p2),64));
    zext_ln85_18_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_19_fu_1938_p3),64));
    zext_ln85_19_fu_1952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_9_fu_1922_p2),64));
    zext_ln85_1_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_fu_1193_p2),64));
    zext_ln85_20_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_22_fu_2019_p3),64));
    zext_ln85_21_fu_2033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_10_fu_2003_p2),64));
    zext_ln85_22_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_25_fu_2100_p3),64));
    zext_ln85_23_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_11_fu_2084_p2),64));
    zext_ln85_24_fu_2399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_6468_pp0_iter3_reg),14));
    zext_ln85_25_fu_2440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_1_reg_6488_pp0_iter3_reg),14));
    zext_ln85_26_fu_2481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_2_reg_6508_pp0_iter3_reg),14));
    zext_ln85_27_fu_2522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_3_reg_6528_pp0_iter3_reg),14));
    zext_ln85_28_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_4_reg_6548_pp0_iter3_reg),14));
    zext_ln85_29_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_5_reg_6568_pp0_iter3_reg),14));
    zext_ln85_2_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_4_fu_1290_p3),64));
    zext_ln85_30_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_6_reg_6588_pp0_iter3_reg),14));
    zext_ln85_31_fu_2686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_7_reg_6608_pp0_iter3_reg),14));
    zext_ln85_32_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_8_reg_6628_pp0_iter3_reg),14));
    zext_ln85_33_fu_2768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_9_reg_6648_pp0_iter3_reg),14));
    zext_ln85_34_fu_2809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_s_reg_6668_pp0_iter3_reg),14));
    zext_ln85_35_fu_2850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln85_10_reg_6688_pp0_iter3_reg),14));
    zext_ln85_3_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_1_fu_1274_p2),64));
    zext_ln85_4_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_8_fu_1371_p3),64));
    zext_ln85_5_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_2_fu_1355_p2),64));
    zext_ln85_6_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_s_fu_1452_p3),64));
    zext_ln85_7_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_3_fu_1436_p2),64));
    zext_ln85_8_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_2_fu_1533_p3),64));
    zext_ln85_9_fu_1547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_4_fu_1517_p2),64));
    zext_ln85_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln_fu_1209_p3),64));
    zext_ln87_10_fu_2823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_20_fu_2818_p2),15));
    zext_ln87_11_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_22_fu_2859_p2),15));
    zext_ln87_1_fu_2454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_2_fu_2449_p2),15));
    zext_ln87_2_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_4_fu_2490_p2),15));
    zext_ln87_3_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_6_fu_2531_p2),15));
    zext_ln87_4_fu_2577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_8_fu_2572_p2),15));
    zext_ln87_5_fu_2618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_10_fu_2613_p2),15));
    zext_ln87_6_fu_2659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_12_fu_2654_p2),15));
    zext_ln87_7_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_14_fu_2695_p2),15));
    zext_ln87_8_fu_2741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_16_fu_2736_p2),15));
    zext_ln87_9_fu_2782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_18_fu_2777_p2),15));
    zext_ln87_fu_2413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_fu_2408_p2),15));
    zext_ln95_10_fu_2840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_21_fu_2833_p3),15));
    zext_ln95_11_fu_2881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_23_fu_2874_p3),15));
    zext_ln95_1_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_3_fu_2464_p3),15));
    zext_ln95_2_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_5_fu_2505_p3),15));
    zext_ln95_3_fu_2553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_7_fu_2546_p3),15));
    zext_ln95_4_fu_2594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_9_fu_2587_p3),15));
    zext_ln95_5_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_11_fu_2628_p3),15));
    zext_ln95_6_fu_2676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_13_fu_2669_p3),15));
    zext_ln95_7_fu_2717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_15_fu_2710_p3),15));
    zext_ln95_8_fu_2758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_17_fu_2751_p3),15));
    zext_ln95_9_fu_2799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_19_fu_2792_p3),15));
    zext_ln95_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_1_fu_2423_p3),15));
end behav;
