

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Fri Jul 27 18:14:31 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.40|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   18|   18|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 6, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%period_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %period_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%max_duty_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%min_duty_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i32]* %m_V, i64 0, i64 0" [pwm.cpp:57]
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%m_V_load = load i32* %m_V_addr, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

 <State 2> : 3.40ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %max_duty_V_read to i33" [pwm.cpp:57]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V = zext i32 %min_duty_V_read to i33" [pwm.cpp:57]
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%r_V = sub nsw i33 %lhs_V, %rhs_V" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%m_V_load = load i32* %m_V_addr, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i32]* %m_V, i64 0, i64 1" [pwm.cpp:57]
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_1, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%accumulator_V_load = load i32* @accumulator_V, align 4" [pwm.cpp:60]
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_6 = icmp ult i32 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%tmp_1 = icmp ugt i32 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.47ns)   --->   "%tmp_2 = icmp ult i32 %accumulator_V_load, %period_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%or_cond1 = and i1 %tmp_1, %tmp_2" [pwm.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_3 = icmp ugt i32 %accumulator_V_load, %period_V_read" [pwm.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp2 = or i1 %or_cond1, %tmp_3" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 2.32ns
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%OP1_V = sext i33 %r_V to i65" [pwm.cpp:57]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%OP2_V = zext i32 %m_V_load to i65" [pwm.cpp:57]
ST_3 : Operation 40 [7/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_1, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i32]* %m_V, i64 0, i64 2" [pwm.cpp:57]
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_2, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 44 [6/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%OP2_V_1 = zext i32 %m_V_load_1 to i65" [pwm.cpp:57]
ST_4 : Operation 46 [7/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_2, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i32]* %m_V, i64 0, i64 3" [pwm.cpp:57]
ST_4 : Operation 49 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_3, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 50 [5/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [6/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%OP2_V_2 = zext i32 %m_V_load_2 to i65" [pwm.cpp:57]
ST_5 : Operation 53 [7/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_3, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i32]* %m_V, i64 0, i64 4" [pwm.cpp:57]
ST_5 : Operation 56 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_4, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

 <State 6> : 2.55ns
ST_6 : Operation 57 [4/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [5/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [6/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%OP2_V_3 = zext i32 %m_V_load_3 to i65" [pwm.cpp:57]
ST_6 : Operation 61 [7/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_4, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i32]* %m_V, i64 0, i64 5" [pwm.cpp:57]
ST_6 : Operation 64 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i32* %m_V_addr_5, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 65 [1/1] (2.55ns)   --->   "%accumulator_V_load_o = add i32 1, %accumulator_V_load" [pwm.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.32ns
ST_7 : Operation 66 [3/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [4/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [5/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [6/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_4 = zext i32 %m_V_load_4 to i65" [pwm.cpp:57]
ST_7 : Operation 71 [7/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i32* %m_V_addr_5, align 4" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 73 [1/1] (1.37ns)   --->   "%tmp_7 = select i1 %tmp_3, i32 1, i32 %accumulator_V_load_o" [pwm.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %tmp_7, i32* @accumulator_V, align 4" [pwm.cpp:80]

 <State 8> : 2.12ns
ST_8 : Operation 75 [2/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [3/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [4/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [5/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [6/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%OP2_V_5 = zext i32 %m_V_load_5 to i65" [pwm.cpp:57]
ST_8 : Operation 81 [7/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.12ns
ST_9 : Operation 82 [1/7] (2.11ns)   --->   "%p_Val2_s = mul i65 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i65 %p_Val2_s to i31" [pwm.cpp:57]
ST_9 : Operation 84 [2/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [3/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [4/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [5/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [6/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.40ns
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = sext i65 %p_Val2_s to i66" [pwm.cpp:57]
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %min_duty_V_read, i31 0)" [pwm.cpp:57]
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_cast = zext i63 %tmp_s to i66" [pwm.cpp:57]
ST_10 : Operation 92 [2/2] (2.63ns)   --->   "%r_V_1 = add nsw i66 %tmp_8, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i31 %tmp_35, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/7] (2.11ns)   --->   "%p_Val2_1 = mul i65 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i65 %p_Val2_1 to i31" [pwm.cpp:57]
ST_10 : Operation 96 [2/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [3/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [4/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [5/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (2.47ns)   --->   "%tmp = icmp ult i32 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_4 = icmp ugt i32 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.93ns)   --->   "%or_cond = and i1 %tmp_4, %tmp_6" [pwm.cpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.64ns
ST_11 : Operation 103 [1/2] (2.63ns)   --->   "%r_V_1 = add nsw i66 %tmp_8, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1, i32 31, i32 62)" [pwm.cpp:57]
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8_1 = sext i65 %p_Val2_1 to i66" [pwm.cpp:57]
ST_11 : Operation 106 [2/2] (2.63ns)   --->   "%r_V_1_1 = add nsw i66 %tmp_8_1, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_5_1 = icmp eq i31 %tmp_37, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/7] (2.11ns)   --->   "%p_Val2_2 = mul i65 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i65 %p_Val2_2 to i31" [pwm.cpp:57]
ST_11 : Operation 110 [2/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [3/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [4/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.64ns
ST_12 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_11 = add i32 1, %tmp_9" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/2] (2.63ns)   --->   "%r_V_1_1 = add nsw i66 %tmp_8_1, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1_1, i32 31, i32 62)" [pwm.cpp:57]
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_8_2 = sext i65 %p_Val2_2 to i66" [pwm.cpp:57]
ST_12 : Operation 117 [2/2] (2.63ns)   --->   "%r_V_1_2 = add nsw i66 %tmp_8_2, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (2.47ns)   --->   "%tmp_5_2 = icmp eq i31 %tmp_39, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/7] (2.11ns)   --->   "%p_Val2_3 = mul i65 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i65 %p_Val2_3 to i31" [pwm.cpp:57]
ST_12 : Operation 121 [2/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [3/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.64ns
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1, i32 65)" [pwm.cpp:57]
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_12 = select i1 %tmp_5, i32 %tmp_9, i32 %tmp_11" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_13 = select i1 %tmp_34, i32 %tmp_12, i32 %tmp_9" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (2.55ns)   --->   "%tmp_15 = add i32 1, %tmp_14" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/2] (2.63ns)   --->   "%r_V_1_2 = add nsw i66 %tmp_8_2, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1_2, i32 31, i32 62)" [pwm.cpp:57]
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_8_3 = sext i65 %p_Val2_3 to i66" [pwm.cpp:57]
ST_13 : Operation 130 [2/2] (2.63ns)   --->   "%r_V_1_3 = add nsw i66 %tmp_8_3, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (2.47ns)   --->   "%tmp_5_3 = icmp eq i31 %tmp_41, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/7] (2.11ns)   --->   "%p_Val2_4 = mul i65 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i65 %p_Val2_4 to i31" [pwm.cpp:57]
ST_13 : Operation 134 [2/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10 = icmp ugt i32 %accumulator_V_load, %tmp_13" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.64ns
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1_1, i32 65)" [pwm.cpp:57]
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_16 = select i1 %tmp_5_1, i32 %tmp_14, i32 %tmp_15" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_17 = select i1 %tmp_36, i32 %tmp_16, i32 %tmp_14" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (2.55ns)   --->   "%tmp_19 = add i32 1, %tmp_18" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/2] (2.63ns)   --->   "%r_V_1_3 = add nsw i66 %tmp_8_3, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1_3, i32 31, i32 62)" [pwm.cpp:57]
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8_4 = sext i65 %p_Val2_4 to i66" [pwm.cpp:57]
ST_14 : Operation 143 [2/2] (2.63ns)   --->   "%r_V_1_4 = add nsw i66 %tmp_8_4, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (2.47ns)   --->   "%tmp_5_4 = icmp eq i31 %tmp_43, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/7] (2.11ns)   --->   "%p_Val2_5 = mul i65 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i65 %p_Val2_5 to i31" [pwm.cpp:57]
ST_14 : Operation 147 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10_1 = icmp ugt i32 %accumulator_V_load, %tmp_17" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 2.64ns
ST_15 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1_2, i32 65)" [pwm.cpp:57]
ST_15 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_20 = select i1 %tmp_5_2, i32 %tmp_18, i32 %tmp_19" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_21 = select i1 %tmp_38, i32 %tmp_20, i32 %tmp_18" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (2.55ns)   --->   "%tmp_23 = add i32 1, %tmp_22" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/2] (2.63ns)   --->   "%r_V_1_4 = add nsw i66 %tmp_8_4, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1_4, i32 31, i32 62)" [pwm.cpp:57]
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8_5 = sext i65 %p_Val2_5 to i66" [pwm.cpp:57]
ST_15 : Operation 155 [2/2] (2.63ns)   --->   "%r_V_1_5 = add nsw i66 %tmp_8_5, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (2.47ns)   --->   "%tmp_5_5 = icmp eq i31 %tmp_45, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10_2 = icmp ugt i32 %accumulator_V_load, %tmp_21" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 2.64ns
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1_3, i32 65)" [pwm.cpp:57]
ST_16 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_24 = select i1 %tmp_5_3, i32 %tmp_22, i32 %tmp_23" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_25 = select i1 %tmp_40, i32 %tmp_24, i32 %tmp_22" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (2.55ns)   --->   "%tmp_27 = add i32 1, %tmp_26" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/2] (2.63ns)   --->   "%r_V_1_5 = add nsw i66 %tmp_8_5, %tmp_cast" [pwm.cpp:57]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %r_V_1_5, i32 31, i32 62)" [pwm.cpp:57]
ST_16 : Operation 164 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10_3 = icmp ugt i32 %accumulator_V_load, %tmp_25" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 2.55ns
ST_17 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1_4, i32 65)" [pwm.cpp:57]
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_28 = select i1 %tmp_5_4, i32 %tmp_26, i32 %tmp_27" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_29 = select i1 %tmp_42, i32 %tmp_28, i32 %tmp_26" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (2.55ns)   --->   "%tmp_31 = add i32 1, %tmp_30" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10_4 = icmp ugt i32 %accumulator_V_load, %tmp_29" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 2.47ns
ST_18 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %r_V_1_5, i32 65)" [pwm.cpp:57]
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_32 = select i1 %tmp_5_5, i32 %tmp_30, i32 %tmp_31" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_33 = select i1 %tmp_44, i32 %tmp_32, i32 %tmp_30" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [pwm.cpp:65]
ST_18 : Operation 174 [1/1] (1.37ns)   --->   "%p_out_p_V_load = select i1 %tmp, i6 -1, i6 %out_p_V_load" [pwm.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_10_5 = icmp ugt i32 %accumulator_V_load, %tmp_33" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_flag_1)   --->   "%tmp1 = or i1 %or_cond, %tmp" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_out_p_V_flag_1 = or i1 %tmp2, %tmp1" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %p_out_p_V_flag_1, label %mergeST, label %._crit_edge172.new" [pwm.cpp:73]

 <State 19> : 2.74ns
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_duty_V), !map !103"
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_duty_V), !map !109"
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %period_V), !map !113"
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %m_V), !map !117"
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !123"
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:44]
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:45]
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %period_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:46]
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i32]* %m_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:48]
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:49]
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pwm.cpp:50]
ST_19 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_10_1, i1 false)" [pwm.cpp:65]
ST_19 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1_cast = zext i2 %tmp_12_1 to i6" [pwm.cpp:65]
ST_19 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_14_1 = xor i6 %tmp_12_1_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan = call i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2(i1 %tmp_10_4, i1 %tmp_10_3, i1 %tmp_10_2, i2 0)" [pwm.cpp:65]
ST_19 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan_cast = zext i5 %tmp5_demorgan to i6" [pwm.cpp:65]
ST_19 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5 = xor i6 %tmp5_demorgan_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp8 = and i6 %p_out_p_V_load, %tmp_14_1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9_demorgan = call i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1(i1 %tmp_10_5, i4 0, i1 %tmp_10)" [pwm.cpp:65]
ST_19 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9 = xor i6 %tmp9_demorgan, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp7 = and i6 %tmp8, %tmp9" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (1.09ns) (out node of the LUT)   --->   "%tmp_15_5 = and i6 %tmp7, %tmp5" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_new_1_4)   --->   "%out_p_V_new_1 = select i1 %or_cond, i6 %tmp_15_5, i6 -1" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_loc_1)   --->   "%out_p_V_loc_1 = select i1 %or_cond, i6 %tmp_15_5, i6 %p_out_p_V_load" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (1.37ns)   --->   "%p_out_p_V_new_1 = select i1 %tmp_3, i6 -1, i6 0" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_new_1_4 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_new_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_loc_1 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_loc_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_out_p_V_loc_1)" [pwm.cpp:82]
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "store i6 %p_out_p_V_new_1_4, i6* @out_p_V, align 1" [pwm.cpp:61]
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge172.new"
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "ret void" [pwm.cpp:84]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ period_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accumulator_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
period_V_read        (read          ) [ 00100000000000000000]
max_duty_V_read      (read          ) [ 00100000000000000000]
min_duty_V_read      (read          ) [ 01111111111000000000]
m_V_addr             (getelementptr ) [ 00100000000000000000]
lhs_V                (zext          ) [ 00000000000000000000]
rhs_V                (zext          ) [ 00000000000000000000]
r_V                  (sub           ) [ 00010000000000000000]
m_V_load             (load          ) [ 00010000000000000000]
m_V_addr_1           (getelementptr ) [ 00010000000000000000]
accumulator_V_load   (load          ) [ 01111111111111111110]
tmp_6                (icmp          ) [ 01111111111000000000]
tmp_1                (icmp          ) [ 00000000000000000000]
tmp_2                (icmp          ) [ 00000000000000000000]
or_cond1             (and           ) [ 00000000000000000000]
tmp_3                (icmp          ) [ 01111111111111111111]
tmp2                 (or            ) [ 01111111111111111111]
OP1_V                (sext          ) [ 01111111111111100000]
OP2_V                (zext          ) [ 01111111110000000000]
m_V_load_1           (load          ) [ 00001000000000000000]
m_V_addr_2           (getelementptr ) [ 00001000000000000000]
OP2_V_1              (zext          ) [ 01111111111000000000]
m_V_load_2           (load          ) [ 00000100000000000000]
m_V_addr_3           (getelementptr ) [ 00000100000000000000]
OP2_V_2              (zext          ) [ 01111111111100000000]
m_V_load_3           (load          ) [ 00000010000000000000]
m_V_addr_4           (getelementptr ) [ 00000010000000000000]
OP2_V_3              (zext          ) [ 01111111111110000000]
m_V_load_4           (load          ) [ 01000001000000000000]
m_V_addr_5           (getelementptr ) [ 01000001000000000000]
accumulator_V_load_o (add           ) [ 01000001000000000000]
OP2_V_4              (zext          ) [ 01111110111111000000]
m_V_load_5           (load          ) [ 00100000100000000000]
tmp_7                (select        ) [ 00000000000000000000]
StgValue_74          (store         ) [ 00000000000000000000]
OP2_V_5              (zext          ) [ 01111110011111100000]
p_Val2_s             (mul           ) [ 00001000001000000000]
tmp_35               (trunc         ) [ 00001000001000000000]
tmp_8                (sext          ) [ 00000100000100000000]
tmp_s                (bitconcatenate) [ 00000000000000000000]
tmp_cast             (zext          ) [ 01111110000111111000]
tmp_5                (icmp          ) [ 01000110000111000000]
p_Val2_1             (mul           ) [ 00000100000100000000]
tmp_37               (trunc         ) [ 00000100000100000000]
tmp                  (icmp          ) [ 01111110000111111110]
tmp_4                (icmp          ) [ 00000000000000000000]
or_cond              (and           ) [ 01111110000111111111]
r_V_1                (add           ) [ 01000010000011000000]
tmp_9                (partselect    ) [ 01000010000011000000]
tmp_8_1              (sext          ) [ 00000010000010000000]
tmp_5_1              (icmp          ) [ 01100010000011100000]
p_Val2_2             (mul           ) [ 00000010000010000000]
tmp_39               (trunc         ) [ 00000010000010000000]
tmp_11               (add           ) [ 01000000000001000000]
r_V_1_1              (add           ) [ 01100000000001100000]
tmp_14               (partselect    ) [ 01100000000001100000]
tmp_8_2              (sext          ) [ 01000000000001000000]
tmp_5_2              (icmp          ) [ 01110000000001110000]
p_Val2_3             (mul           ) [ 01000000000001000000]
tmp_41               (trunc         ) [ 01000000000001000000]
tmp_34               (bitselect     ) [ 00000000000000000000]
tmp_12               (select        ) [ 00000000000000000000]
tmp_13               (select        ) [ 00000000000000000000]
tmp_15               (add           ) [ 00100000000000100000]
r_V_1_2              (add           ) [ 00110000000000110000]
tmp_18               (partselect    ) [ 00110000000000110000]
tmp_8_3              (sext          ) [ 00100000000000100000]
tmp_5_3              (icmp          ) [ 00111000000000111000]
p_Val2_4             (mul           ) [ 00100000000000100000]
tmp_43               (trunc         ) [ 00100000000000100000]
tmp_10               (icmp          ) [ 01111110000000111111]
tmp_36               (bitselect     ) [ 00000000000000000000]
tmp_16               (select        ) [ 00000000000000000000]
tmp_17               (select        ) [ 00000000000000000000]
tmp_19               (add           ) [ 00010000000000010000]
r_V_1_3              (add           ) [ 00011000000000011000]
tmp_22               (partselect    ) [ 00011000000000011000]
tmp_8_4              (sext          ) [ 00010000000000010000]
tmp_5_4              (icmp          ) [ 00011100000000011100]
p_Val2_5             (mul           ) [ 00010000000000010000]
tmp_45               (trunc         ) [ 00010000000000010000]
tmp_10_1             (icmp          ) [ 01011110000000011111]
tmp_38               (bitselect     ) [ 00000000000000000000]
tmp_20               (select        ) [ 00000000000000000000]
tmp_21               (select        ) [ 00000000000000000000]
tmp_23               (add           ) [ 00001000000000001000]
r_V_1_4              (add           ) [ 00001100000000001100]
tmp_26               (partselect    ) [ 00001100000000001100]
tmp_8_5              (sext          ) [ 00001000000000001000]
tmp_5_5              (icmp          ) [ 00001110000000001110]
tmp_10_2             (icmp          ) [ 01001110000000001111]
tmp_40               (bitselect     ) [ 00000000000000000000]
tmp_24               (select        ) [ 00000000000000000000]
tmp_25               (select        ) [ 00000000000000000000]
tmp_27               (add           ) [ 00000100000000000100]
r_V_1_5              (add           ) [ 00000110000000000110]
tmp_30               (partselect    ) [ 00000110000000000110]
tmp_10_3             (icmp          ) [ 01000110000000000111]
tmp_42               (bitselect     ) [ 00000000000000000000]
tmp_28               (select        ) [ 00000000000000000000]
tmp_29               (select        ) [ 00000000000000000000]
tmp_31               (add           ) [ 00000010000000000010]
tmp_10_4             (icmp          ) [ 01000010000000000011]
tmp_44               (bitselect     ) [ 00000000000000000000]
tmp_32               (select        ) [ 00000000000000000000]
tmp_33               (select        ) [ 00000000000000000000]
out_p_V_load         (load          ) [ 00000000000000000000]
p_out_p_V_load       (select        ) [ 01000000000000000001]
tmp_10_5             (icmp          ) [ 01000000000000000001]
tmp1                 (or            ) [ 00000000000000000000]
p_out_p_V_flag_1     (or            ) [ 01000000000000000001]
StgValue_178         (br            ) [ 00000000000000000000]
StgValue_179         (specbitsmap   ) [ 00000000000000000000]
StgValue_180         (specbitsmap   ) [ 00000000000000000000]
StgValue_181         (specbitsmap   ) [ 00000000000000000000]
StgValue_182         (specbitsmap   ) [ 00000000000000000000]
StgValue_183         (specbitsmap   ) [ 00000000000000000000]
StgValue_184         (spectopmodule ) [ 00000000000000000000]
StgValue_185         (specinterface ) [ 00000000000000000000]
StgValue_186         (specinterface ) [ 00000000000000000000]
StgValue_187         (specinterface ) [ 00000000000000000000]
empty                (specmemcore   ) [ 00000000000000000000]
StgValue_189         (specinterface ) [ 00000000000000000000]
StgValue_190         (specinterface ) [ 00000000000000000000]
StgValue_191         (specinterface ) [ 00000000000000000000]
StgValue_192         (specpipeline  ) [ 00000000000000000000]
tmp_12_1             (bitconcatenate) [ 00000000000000000000]
tmp_12_1_cast        (zext          ) [ 00000000000000000000]
tmp_14_1             (xor           ) [ 00000000000000000000]
tmp5_demorgan        (bitconcatenate) [ 00000000000000000000]
tmp5_demorgan_cast   (zext          ) [ 00000000000000000000]
tmp5                 (xor           ) [ 00000000000000000000]
tmp8                 (and           ) [ 00000000000000000000]
tmp9_demorgan        (bitconcatenate) [ 00000000000000000000]
tmp9                 (xor           ) [ 00000000000000000000]
tmp7                 (and           ) [ 00000000000000000000]
tmp_15_5             (and           ) [ 00000000000000000000]
out_p_V_new_1        (select        ) [ 00000000000000000000]
out_p_V_loc_1        (select        ) [ 00000000000000000000]
p_out_p_V_new_1      (select        ) [ 00000000000000000000]
p_out_p_V_new_1_4    (select        ) [ 00000000000000000000]
p_out_p_V_loc_1      (select        ) [ 00000000000000000000]
StgValue_209         (write         ) [ 00000000000000000000]
StgValue_210         (store         ) [ 00000000000000000000]
StgValue_211         (br            ) [ 00000000000000000000]
StgValue_212         (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_duty_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_duty_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_duty_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_duty_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="period_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accumulator_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_p_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i32.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="period_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_duty_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_duty_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="min_duty_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_duty_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_209_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_209/19 "/>
</bind>
</comp>

<comp id="115" class="1004" name="m_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 m_V_load_1/2 m_V_load_2/3 m_V_load_3/4 m_V_load_4/5 m_V_load_5/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m_V_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="m_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="m_V_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="m_V_addr_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_V_addr_5_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load m_V_load_1 m_V_load_2 m_V_load_3 m_V_load_4 m_V_load_5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="rhs_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="r_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="accumulator_V_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulator_V_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_6_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_cond1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="OP1_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="33" slack="1"/>
<pin id="227" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="OP2_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="33" slack="0"/>
<pin id="235" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="OP2_V_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="33" slack="1"/>
<pin id="245" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="OP2_V_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="33" slack="2"/>
<pin id="254" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="OP2_V_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="33" slack="3"/>
<pin id="263" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="accumulator_V_load_o_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="4"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulator_V_load_o/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="OP2_V_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_4/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="33" slack="4"/>
<pin id="277" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="5"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_74_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="OP2_V_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_5/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="33" slack="5"/>
<pin id="298" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_35_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="65" slack="0"/>
<pin id="302" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_8_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="65" slack="1"/>
<pin id="306" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="63" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="9"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="63" slack="0"/>
<pin id="316" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="65" slack="0"/>
<pin id="320" dir="0" index="1" bw="63" slack="0"/>
<pin id="321" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="1"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_37_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="65" slack="0"/>
<pin id="331" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="8"/>
<pin id="335" dir="0" index="1" bw="32" slack="9"/>
<pin id="336" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="8"/>
<pin id="339" dir="0" index="1" bw="32" slack="9"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_cond_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="8"/>
<pin id="344" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="66" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_8_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="65" slack="1"/>
<pin id="358" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_1/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="65" slack="0"/>
<pin id="361" dir="0" index="1" bw="63" slack="1"/>
<pin id="362" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_1/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_5_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_1/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_39_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="65" slack="0"/>
<pin id="371" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_14_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="66" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_8_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="65" slack="1"/>
<pin id="390" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_2/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="65" slack="0"/>
<pin id="393" dir="0" index="1" bw="63" slack="2"/>
<pin id="394" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_2/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_2/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_41_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="65" slack="0"/>
<pin id="403" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_34_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="66" slack="2"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="3"/>
<pin id="414" dir="0" index="1" bw="32" slack="2"/>
<pin id="415" dir="0" index="2" bw="32" slack="1"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_13_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="2"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_15_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_18_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="66" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_8_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="65" slack="1"/>
<pin id="441" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_3/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="65" slack="0"/>
<pin id="444" dir="0" index="1" bw="63" slack="3"/>
<pin id="445" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_3/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_5_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="31" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_3/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_43_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="65" slack="0"/>
<pin id="454" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_10_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="11"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_36_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="66" slack="2"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_16_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="3"/>
<pin id="470" dir="0" index="1" bw="32" slack="2"/>
<pin id="471" dir="0" index="2" bw="32" slack="1"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_17_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="2"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_19_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_22_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="66" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="7" slack="0"/>
<pin id="490" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_8_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="65" slack="1"/>
<pin id="497" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_4/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="65" slack="0"/>
<pin id="500" dir="0" index="1" bw="63" slack="4"/>
<pin id="501" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_4/14 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_5_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="1"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_4/14 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_45_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="65" slack="0"/>
<pin id="510" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_10_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="12"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_1/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_38_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="66" slack="2"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_20_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="3"/>
<pin id="526" dir="0" index="1" bw="32" slack="2"/>
<pin id="527" dir="0" index="2" bw="32" slack="1"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_21_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="2"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_23_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_26_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="66" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="7" slack="0"/>
<pin id="546" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_8_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="65" slack="1"/>
<pin id="553" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_5/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="65" slack="0"/>
<pin id="556" dir="0" index="1" bw="63" slack="5"/>
<pin id="557" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_5/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_5_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_5/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_10_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="13"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_2/15 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_40_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="66" slack="2"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/16 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_24_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="3"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="0" index="2" bw="32" slack="1"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_25_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="2"/>
<pin id="585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/16 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_27_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_30_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="66" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="7" slack="0"/>
<pin id="598" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/16 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_10_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="14"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_3/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_42_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="66" slack="2"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_28_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="3"/>
<pin id="617" dir="0" index="1" bw="32" slack="2"/>
<pin id="618" dir="0" index="2" bw="32" slack="1"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_29_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="2"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_31_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="1"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_10_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="15"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_4/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_44_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="66" slack="2"/>
<pin id="640" dir="0" index="2" bw="8" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/18 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_32_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="3"/>
<pin id="646" dir="0" index="1" bw="32" slack="2"/>
<pin id="647" dir="0" index="2" bw="32" slack="1"/>
<pin id="648" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/18 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_33_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="32" slack="2"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/18 "/>
</bind>
</comp>

<comp id="656" class="1004" name="out_p_V_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_out_p_V_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="8"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="6" slack="0"/>
<pin id="664" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_load/18 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_10_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="16"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_5/18 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="8"/>
<pin id="674" dir="0" index="1" bw="1" slack="8"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/18 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_out_p_V_flag_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="16"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_out_p_V_flag_1/18 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_12_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="5"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_1/19 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_12_1_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_1_cast/19 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_14_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14_1/19 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp5_demorgan_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="2"/>
<pin id="701" dir="0" index="2" bw="1" slack="3"/>
<pin id="702" dir="0" index="3" bw="1" slack="4"/>
<pin id="703" dir="0" index="4" bw="1" slack="0"/>
<pin id="704" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5_demorgan/19 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp5_demorgan_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_demorgan_cast/19 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/19 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp8_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="1"/>
<pin id="719" dir="0" index="1" bw="6" slack="0"/>
<pin id="720" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/19 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp9_demorgan_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="1"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="0" index="3" bw="1" slack="6"/>
<pin id="727" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp9_demorgan/19 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp9_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp9/19 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="0" index="1" bw="6" slack="0"/>
<pin id="739" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/19 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_15_5_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="0"/>
<pin id="744" dir="0" index="1" bw="6" slack="0"/>
<pin id="745" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_5/19 "/>
</bind>
</comp>

<comp id="748" class="1004" name="out_p_V_new_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="9"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_p_V_new_1/19 "/>
</bind>
</comp>

<comp id="755" class="1004" name="out_p_V_loc_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="9"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="0" index="2" bw="6" slack="1"/>
<pin id="759" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_p_V_loc_1/19 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_out_p_V_new_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="17"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_new_1/19 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_out_p_V_new_1_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="17"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_new_1_4/19 "/>
</bind>
</comp>

<comp id="775" class="1004" name="p_out_p_V_loc_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="17"/>
<pin id="777" dir="0" index="1" bw="6" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="0"/>
<pin id="779" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_loc_1/19 "/>
</bind>
</comp>

<comp id="783" class="1004" name="StgValue_210_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="0" index="1" bw="6" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/19 "/>
</bind>
</comp>

<comp id="789" class="1005" name="period_V_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="period_V_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="max_duty_V_read_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_duty_V_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="min_duty_V_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_duty_V_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="m_V_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="1"/>
<pin id="812" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="r_V_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="33" slack="1"/>
<pin id="817" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="820" class="1005" name="m_V_addr_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="accumulator_V_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="4"/>
<pin id="827" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="accumulator_V_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_6_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="8"/>
<pin id="840" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_3_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="4"/>
<pin id="845" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="16"/>
<pin id="851" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="856" class="1005" name="OP1_V_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="65" slack="1"/>
<pin id="858" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="866" class="1005" name="OP2_V_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="65" slack="1"/>
<pin id="868" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="871" class="1005" name="m_V_addr_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="1"/>
<pin id="873" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="OP2_V_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="65" slack="1"/>
<pin id="878" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="m_V_addr_3_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="1"/>
<pin id="883" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="OP2_V_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="65" slack="1"/>
<pin id="888" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="m_V_addr_4_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="3" slack="1"/>
<pin id="893" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="896" class="1005" name="OP2_V_3_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="65" slack="1"/>
<pin id="898" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="m_V_addr_5_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="1"/>
<pin id="903" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="906" class="1005" name="accumulator_V_load_o_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_V_load_o "/>
</bind>
</comp>

<comp id="911" class="1005" name="OP2_V_4_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="65" slack="1"/>
<pin id="913" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="916" class="1005" name="OP2_V_5_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="65" slack="1"/>
<pin id="918" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5 "/>
</bind>
</comp>

<comp id="921" class="1005" name="p_Val2_s_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="65" slack="1"/>
<pin id="923" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_35_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="31" slack="1"/>
<pin id="928" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_8_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="66" slack="1"/>
<pin id="933" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_cast_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="66" slack="1"/>
<pin id="938" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_5_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="951" class="1005" name="p_Val2_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="65" slack="1"/>
<pin id="953" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_37_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="31" slack="1"/>
<pin id="958" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="8"/>
<pin id="963" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="967" class="1005" name="or_cond_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="8"/>
<pin id="969" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="974" class="1005" name="r_V_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="66" slack="2"/>
<pin id="976" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_9_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="986" class="1005" name="tmp_8_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="66" slack="1"/>
<pin id="988" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_5_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="2"/>
<pin id="993" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="p_Val2_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="65" slack="1"/>
<pin id="998" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_39_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="31" slack="1"/>
<pin id="1003" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_11_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="r_V_1_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="66" slack="2"/>
<pin id="1013" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_14_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_8_2_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="66" slack="1"/>
<pin id="1025" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_5_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="2"/>
<pin id="1030" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="p_Val2_3_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="65" slack="1"/>
<pin id="1035" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_41_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="31" slack="1"/>
<pin id="1040" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_15_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="r_V_1_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="66" slack="2"/>
<pin id="1050" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_18_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_8_3_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="66" slack="1"/>
<pin id="1062" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_3 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_5_3_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="2"/>
<pin id="1067" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="p_Val2_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="65" slack="1"/>
<pin id="1072" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_43_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="31" slack="1"/>
<pin id="1077" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_10_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="6"/>
<pin id="1082" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_19_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="r_V_1_3_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="66" slack="2"/>
<pin id="1092" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_3 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_22_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_8_4_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="66" slack="1"/>
<pin id="1104" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_4 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_5_4_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="2"/>
<pin id="1109" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="p_Val2_5_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="65" slack="1"/>
<pin id="1114" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_45_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="31" slack="1"/>
<pin id="1119" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_10_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="5"/>
<pin id="1124" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_23_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="r_V_1_4_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="66" slack="2"/>
<pin id="1134" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_4 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_26_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_8_5_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="66" slack="1"/>
<pin id="1146" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_5 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_5_5_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="2"/>
<pin id="1151" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_5 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_10_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="4"/>
<pin id="1156" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_27_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="r_V_1_5_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="66" slack="2"/>
<pin id="1166" dir="1" index="1" bw="66" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_5 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_30_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_10_3_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="3"/>
<pin id="1178" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_10_3 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="tmp_31_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_10_4_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="2"/>
<pin id="1188" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_4 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="p_out_p_V_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="6" slack="1"/>
<pin id="1193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_out_p_V_load "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_10_5_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_5 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="p_out_p_V_flag_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_out_p_V_flag_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="176"><net_src comp="123" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="198" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="189" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="208" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="173" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="173" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="173" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="173" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="173" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="173" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="232" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="304" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="242" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="318" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="251" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="359" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="32" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="260" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="422"><net_src comp="405" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="391" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="274" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="417" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="478"><net_src comp="461" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="28" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="442" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="38" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="295" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="473" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="534"><net_src comp="517" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="28" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="498" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="36" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="32" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="529" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="42" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="586"><net_src comp="569" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="28" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="34" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="554" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="36" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="38" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="607"><net_src comp="581" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="42" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="625"><net_src comp="608" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="28" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="620" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="40" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="42" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="654"><net_src comp="637" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="12" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="649" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="74" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="76" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="44" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="698" pin=4"/></net>

<net id="710"><net_src comp="698" pin="5"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="44" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="692" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="82" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="722" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="44" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="717" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="711" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="44" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="742" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="44" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="86" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="761" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="748" pin="3"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="761" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="755" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="782"><net_src comp="775" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="787"><net_src comp="768" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="12" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="90" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="798"><net_src comp="96" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="805"><net_src comp="102" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="813"><net_src comp="115" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="818"><net_src comp="183" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="823"><net_src comp="128" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="828"><net_src comp="189" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="835"><net_src comp="825" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="836"><net_src comp="825" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="837"><net_src comp="825" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="841"><net_src comp="193" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="846"><net_src comp="214" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="852"><net_src comp="219" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="859"><net_src comp="225" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="869"><net_src comp="228" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="874"><net_src comp="137" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="879"><net_src comp="238" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="884"><net_src comp="146" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="889"><net_src comp="247" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="894"><net_src comp="155" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="899"><net_src comp="256" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="904"><net_src comp="164" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="909"><net_src comp="265" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="914"><net_src comp="270" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="919"><net_src comp="291" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="924"><net_src comp="232" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="929"><net_src comp="300" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="934"><net_src comp="304" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="939"><net_src comp="314" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="949"><net_src comp="324" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="954"><net_src comp="242" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="959"><net_src comp="329" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="964"><net_src comp="333" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="970"><net_src comp="341" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="977"><net_src comp="318" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="982"><net_src comp="346" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="989"><net_src comp="356" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="994"><net_src comp="364" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="999"><net_src comp="251" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1004"><net_src comp="369" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1009"><net_src comp="373" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1014"><net_src comp="359" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1019"><net_src comp="378" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1026"><net_src comp="388" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1031"><net_src comp="396" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1036"><net_src comp="260" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1041"><net_src comp="401" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1046"><net_src comp="424" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1051"><net_src comp="391" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1056"><net_src comp="429" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1063"><net_src comp="439" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1068"><net_src comp="447" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1073"><net_src comp="274" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1078"><net_src comp="452" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1083"><net_src comp="456" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="722" pin=3"/></net>

<net id="1088"><net_src comp="480" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1093"><net_src comp="442" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1098"><net_src comp="485" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1105"><net_src comp="495" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1110"><net_src comp="503" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1115"><net_src comp="295" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1120"><net_src comp="508" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1125"><net_src comp="512" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1130"><net_src comp="536" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1135"><net_src comp="498" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1140"><net_src comp="541" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1147"><net_src comp="551" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1152"><net_src comp="559" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1157"><net_src comp="564" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="1162"><net_src comp="588" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1167"><net_src comp="554" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1172"><net_src comp="593" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1179"><net_src comp="603" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="1184"><net_src comp="627" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1189"><net_src comp="632" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1194"><net_src comp="660" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1200"><net_src comp="667" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1205"><net_src comp="676" pin="2"/><net_sink comp="1202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {19 }
	Port: accumulator_V | {7 }
	Port: out_p_V | {19 }
 - Input state : 
	Port: pwm : min_duty_V | {1 }
	Port: pwm : max_duty_V | {1 }
	Port: pwm : period_V | {1 }
	Port: pwm : m_V | {1 2 3 4 5 6 7 }
	Port: pwm : accumulator_V | {2 }
	Port: pwm : out_p_V | {18 }
  - Chain level:
	State 1
		m_V_load : 1
	State 2
		r_V : 1
		m_V_load_1 : 1
		tmp_6 : 1
		tmp_1 : 1
		tmp_2 : 1
		or_cond1 : 2
		tmp_3 : 1
		tmp2 : 2
	State 3
		p_Val2_s : 1
		m_V_load_2 : 1
	State 4
		p_Val2_1 : 1
		m_V_load_3 : 1
	State 5
		p_Val2_2 : 1
		m_V_load_4 : 1
	State 6
		p_Val2_3 : 1
		m_V_load_5 : 1
	State 7
		p_Val2_4 : 1
		StgValue_74 : 1
	State 8
		p_Val2_5 : 1
	State 9
		tmp_35 : 1
	State 10
		tmp_cast : 1
		r_V_1 : 2
		tmp_37 : 1
		or_cond : 1
	State 11
		tmp_9 : 1
		r_V_1_1 : 1
		tmp_39 : 1
	State 12
		tmp_14 : 1
		r_V_1_2 : 1
		tmp_41 : 1
	State 13
		tmp_13 : 1
		tmp_18 : 1
		r_V_1_3 : 1
		tmp_43 : 1
		tmp_10 : 2
	State 14
		tmp_17 : 1
		tmp_22 : 1
		r_V_1_4 : 1
		tmp_45 : 1
		tmp_10_1 : 2
	State 15
		tmp_21 : 1
		tmp_26 : 1
		r_V_1_5 : 1
		tmp_10_2 : 2
	State 16
		tmp_25 : 1
		tmp_30 : 1
		tmp_10_3 : 2
	State 17
		tmp_29 : 1
		tmp_10_4 : 2
	State 18
		tmp_33 : 1
		p_out_p_V_load : 1
		tmp_10_5 : 2
	State 19
		tmp_12_1_cast : 1
		tmp_14_1 : 2
		tmp5_demorgan_cast : 1
		tmp5 : 2
		tmp8 : 2
		tmp9 : 1
		tmp7 : 2
		tmp_15_5 : 2
		out_p_V_new_1 : 2
		out_p_V_loc_1 : 2
		p_out_p_V_new_1_4 : 3
		p_out_p_V_loc_1 : 3
		StgValue_209 : 4
		StgValue_210 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | accumulator_V_load_o_fu_265 |    0    |    0    |    39   |
|          |          grp_fu_318         |    0    |   299   |    69   |
|          |          grp_fu_359         |    0    |   299   |    69   |
|          |        tmp_11_fu_373        |    0    |    0    |    39   |
|          |          grp_fu_391         |    0    |   299   |    69   |
|          |        tmp_15_fu_424        |    0    |    0    |    39   |
|    add   |          grp_fu_442         |    0    |   299   |    69   |
|          |        tmp_19_fu_480        |    0    |    0    |    39   |
|          |          grp_fu_498         |    0    |   299   |    69   |
|          |        tmp_23_fu_536        |    0    |    0    |    39   |
|          |          grp_fu_554         |    0    |   299   |    69   |
|          |        tmp_27_fu_588        |    0    |    0    |    39   |
|          |        tmp_31_fu_627        |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_232         |    4    |   255   |    19   |
|          |          grp_fu_242         |    4    |   255   |    19   |
|    mul   |          grp_fu_251         |    4    |   255   |    19   |
|          |          grp_fu_260         |    4    |   255   |    19   |
|          |          grp_fu_274         |    4    |   255   |    19   |
|          |          grp_fu_295         |    4    |   255   |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_7_fu_279        |    0    |    0    |    32   |
|          |        tmp_12_fu_412        |    0    |    0    |    32   |
|          |        tmp_13_fu_417        |    0    |    0    |    32   |
|          |        tmp_16_fu_468        |    0    |    0    |    32   |
|          |        tmp_17_fu_473        |    0    |    0    |    32   |
|          |        tmp_20_fu_524        |    0    |    0    |    32   |
|          |        tmp_21_fu_529        |    0    |    0    |    32   |
|          |        tmp_24_fu_576        |    0    |    0    |    32   |
|          |        tmp_25_fu_581        |    0    |    0    |    32   |
|  select  |        tmp_28_fu_615        |    0    |    0    |    32   |
|          |        tmp_29_fu_620        |    0    |    0    |    32   |
|          |        tmp_32_fu_644        |    0    |    0    |    32   |
|          |        tmp_33_fu_649        |    0    |    0    |    32   |
|          |    p_out_p_V_load_fu_660    |    0    |    0    |    6    |
|          |     out_p_V_new_1_fu_748    |    0    |    0    |    6    |
|          |     out_p_V_loc_1_fu_755    |    0    |    0    |    6    |
|          |    p_out_p_V_new_1_fu_761   |    0    |    0    |    2    |
|          |   p_out_p_V_new_1_4_fu_768  |    0    |    0    |    6    |
|          |    p_out_p_V_loc_1_fu_775   |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_193        |    0    |    0    |    18   |
|          |         tmp_1_fu_198        |    0    |    0    |    18   |
|          |         tmp_2_fu_203        |    0    |    0    |    18   |
|          |         tmp_3_fu_214        |    0    |    0    |    18   |
|          |         tmp_5_fu_324        |    0    |    0    |    18   |
|          |          tmp_fu_333         |    0    |    0    |    18   |
|          |         tmp_4_fu_337        |    0    |    0    |    18   |
|          |        tmp_5_1_fu_364       |    0    |    0    |    18   |
|   icmp   |        tmp_5_2_fu_396       |    0    |    0    |    18   |
|          |        tmp_5_3_fu_447       |    0    |    0    |    18   |
|          |        tmp_10_fu_456        |    0    |    0    |    18   |
|          |        tmp_5_4_fu_503       |    0    |    0    |    18   |
|          |       tmp_10_1_fu_512       |    0    |    0    |    18   |
|          |        tmp_5_5_fu_559       |    0    |    0    |    18   |
|          |       tmp_10_2_fu_564       |    0    |    0    |    18   |
|          |       tmp_10_3_fu_603       |    0    |    0    |    18   |
|          |       tmp_10_4_fu_632       |    0    |    0    |    18   |
|          |       tmp_10_5_fu_667       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_cond1_fu_208       |    0    |    0    |    8    |
|          |        or_cond_fu_341       |    0    |    0    |    8    |
|    and   |         tmp8_fu_717         |    0    |    0    |    13   |
|          |         tmp7_fu_736         |    0    |    0    |    13   |
|          |       tmp_15_5_fu_742       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_183         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_14_1_fu_692       |    0    |    0    |    8    |
|    xor   |         tmp5_fu_711         |    0    |    0    |    12   |
|          |         tmp9_fu_730         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_219         |    0    |    0    |    8    |
|    or    |         tmp1_fu_672         |    0    |    0    |    8    |
|          |   p_out_p_V_flag_1_fu_676   |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |   period_V_read_read_fu_90  |    0    |    0    |    0    |
|   read   |  max_duty_V_read_read_fu_96 |    0    |    0    |    0    |
|          | min_duty_V_read_read_fu_102 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_209_write_fu_108  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         lhs_V_fu_177        |    0    |    0    |    0    |
|          |         rhs_V_fu_180        |    0    |    0    |    0    |
|          |         OP2_V_fu_228        |    0    |    0    |    0    |
|          |        OP2_V_1_fu_238       |    0    |    0    |    0    |
|          |        OP2_V_2_fu_247       |    0    |    0    |    0    |
|   zext   |        OP2_V_3_fu_256       |    0    |    0    |    0    |
|          |        OP2_V_4_fu_270       |    0    |    0    |    0    |
|          |        OP2_V_5_fu_291       |    0    |    0    |    0    |
|          |       tmp_cast_fu_314       |    0    |    0    |    0    |
|          |     tmp_12_1_cast_fu_688    |    0    |    0    |    0    |
|          |  tmp5_demorgan_cast_fu_707  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         OP1_V_fu_225        |    0    |    0    |    0    |
|          |         tmp_8_fu_304        |    0    |    0    |    0    |
|          |        tmp_8_1_fu_356       |    0    |    0    |    0    |
|   sext   |        tmp_8_2_fu_388       |    0    |    0    |    0    |
|          |        tmp_8_3_fu_439       |    0    |    0    |    0    |
|          |        tmp_8_4_fu_495       |    0    |    0    |    0    |
|          |        tmp_8_5_fu_551       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_35_fu_300        |    0    |    0    |    0    |
|          |        tmp_37_fu_329        |    0    |    0    |    0    |
|   trunc  |        tmp_39_fu_369        |    0    |    0    |    0    |
|          |        tmp_41_fu_401        |    0    |    0    |    0    |
|          |        tmp_43_fu_452        |    0    |    0    |    0    |
|          |        tmp_45_fu_508        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_307        |    0    |    0    |    0    |
|bitconcatenate|       tmp_12_1_fu_681       |    0    |    0    |    0    |
|          |     tmp5_demorgan_fu_698    |    0    |    0    |    0    |
|          |     tmp9_demorgan_fu_722    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_346        |    0    |    0    |    0    |
|          |        tmp_14_fu_378        |    0    |    0    |    0    |
|partselect|        tmp_18_fu_429        |    0    |    0    |    0    |
|          |        tmp_22_fu_485        |    0    |    0    |    0    |
|          |        tmp_26_fu_541        |    0    |    0    |    0    |
|          |        tmp_30_fu_593        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_34_fu_405        |    0    |    0    |    0    |
|          |        tmp_36_fu_461        |    0    |    0    |    0    |
| bitselect|        tmp_38_fu_517        |    0    |    0    |    0    |
|          |        tmp_40_fu_569        |    0    |    0    |    0    |
|          |        tmp_42_fu_608        |    0    |    0    |    0    |
|          |        tmp_44_fu_637        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    24   |   3324  |   1724  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        OP1_V_reg_856       |   65   |
|       OP2_V_1_reg_876      |   65   |
|       OP2_V_2_reg_886      |   65   |
|       OP2_V_3_reg_896      |   65   |
|       OP2_V_4_reg_911      |   65   |
|       OP2_V_5_reg_916      |   65   |
|        OP2_V_reg_866       |   65   |
|accumulator_V_load_o_reg_906|   32   |
| accumulator_V_load_reg_825 |   32   |
|     m_V_addr_1_reg_820     |    3   |
|     m_V_addr_2_reg_871     |    3   |
|     m_V_addr_3_reg_881     |    3   |
|     m_V_addr_4_reg_891     |    3   |
|     m_V_addr_5_reg_901     |    3   |
|      m_V_addr_reg_810      |    3   |
|   max_duty_V_read_reg_795  |   32   |
|   min_duty_V_read_reg_802  |   32   |
|       or_cond_reg_967      |    1   |
|      p_Val2_1_reg_951      |   65   |
|      p_Val2_2_reg_996      |   65   |
|      p_Val2_3_reg_1033     |   65   |
|      p_Val2_4_reg_1070     |   65   |
|      p_Val2_5_reg_1112     |   65   |
|      p_Val2_s_reg_921      |   65   |
|  p_out_p_V_flag_1_reg_1202 |    1   |
|   p_out_p_V_load_reg_1191  |    6   |
|    period_V_read_reg_789   |   32   |
|      r_V_1_1_reg_1011      |   66   |
|      r_V_1_2_reg_1048      |   66   |
|      r_V_1_3_reg_1090      |   66   |
|      r_V_1_4_reg_1132      |   66   |
|      r_V_1_5_reg_1164      |   66   |
|        r_V_1_reg_974       |   66   |
|         r_V_reg_815        |   33   |
|           reg_173          |   32   |
|        tmp2_reg_849        |    1   |
|      tmp_10_1_reg_1122     |    1   |
|      tmp_10_2_reg_1154     |    1   |
|      tmp_10_3_reg_1176     |    1   |
|      tmp_10_4_reg_1186     |    1   |
|      tmp_10_5_reg_1197     |    1   |
|       tmp_10_reg_1080      |    1   |
|       tmp_11_reg_1006      |   32   |
|       tmp_14_reg_1016      |   32   |
|       tmp_15_reg_1043      |   32   |
|       tmp_18_reg_1053      |   32   |
|       tmp_19_reg_1085      |   32   |
|       tmp_22_reg_1095      |   32   |
|       tmp_23_reg_1127      |   32   |
|       tmp_26_reg_1137      |   32   |
|       tmp_27_reg_1159      |   32   |
|       tmp_30_reg_1169      |   32   |
|       tmp_31_reg_1181      |   32   |
|       tmp_35_reg_926       |   31   |
|       tmp_37_reg_956       |   31   |
|       tmp_39_reg_1001      |   31   |
|        tmp_3_reg_843       |    1   |
|       tmp_41_reg_1038      |   31   |
|       tmp_43_reg_1075      |   31   |
|       tmp_45_reg_1117      |   31   |
|       tmp_5_1_reg_991      |    1   |
|      tmp_5_2_reg_1028      |    1   |
|      tmp_5_3_reg_1065      |    1   |
|      tmp_5_4_reg_1107      |    1   |
|      tmp_5_5_reg_1149      |    1   |
|        tmp_5_reg_946       |    1   |
|        tmp_6_reg_838       |    1   |
|       tmp_8_1_reg_986      |   66   |
|      tmp_8_2_reg_1023      |   66   |
|      tmp_8_3_reg_1060      |   66   |
|      tmp_8_4_reg_1102      |   66   |
|      tmp_8_5_reg_1144      |   66   |
|        tmp_8_reg_931       |   66   |
|        tmp_9_reg_979       |   32   |
|      tmp_cast_reg_936      |   66   |
|         tmp_reg_961        |    1   |
+----------------------------+--------+
|            Total           |  2540  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |  12  |   3  |   36   ||    53   |
|     grp_fu_232    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_242    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_251    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_260    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_274    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_295    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_318    |  p0  |   2  |  65  |   130  ||    9    |
|     grp_fu_318    |  p1  |   2  |  63  |   126  ||    9    |
|     grp_fu_359    |  p0  |   2  |  65  |   130  ||    9    |
|     grp_fu_391    |  p0  |   2  |  65  |   130  ||    9    |
|     grp_fu_442    |  p0  |   2  |  65  |   130  ||    9    |
|     grp_fu_498    |  p0  |   2  |  65  |   130  ||    9    |
|     grp_fu_554    |  p0  |   2  |  65  |   130  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1392  || 26.8662 ||   179   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  3324  |  1724  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   179  |
|  Register |    -   |    -   |  2540  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   26   |  5864  |  1903  |
+-----------+--------+--------+--------+--------+
