// Seed: 2538316674
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  wand id_4
);
  logic id_6;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd44
) (
    output tri1 id_0,
    input supply1 _id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6
);
  assign id_0 = id_4;
  logic [(  id_1  ) : -1 'd0] id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_6 = id_2 == -1'b0;
endmodule
