//! Code for Bandai's FCG boards (iNES mappers 16 + 153 + 159).

mod eeprom;

use crate::bus::cartridge::mappers::bandai::eeprom::{X24C01Chip, X24C02Chip};
use crate::bus::cartridge::mappers::{BankSizeKb, ChrType, NametableMirroring, PpuMapResult};
use crate::bus::cartridge::{HasBasicPpuMapping, MapperImpl};
use bincode::{Decode, Encode};
use jgenesis_common::num::GetBit;

#[allow(clippy::upper_case_acronyms)]
#[derive(Debug, Clone, Copy, PartialEq, Eq, Encode, Decode)]
enum MemoryVariant {
    None,
    RAM,
    X24C01,
    X24C02,
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, Encode, Decode)]
enum Variant {
    Fcg,
    Lz93D50(MemoryVariant),
    Unknown,
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, Encode, Decode)]
enum IrqCounterUpdate {
    LowByte,
    HighByte,
}

#[derive(Debug, Clone, Encode, Decode)]
struct IrqCounter {
    variant: Variant,
    counter: u16,
    latch: u16,
    enabled: bool,
}

impl IrqCounter {
    fn new(variant: Variant) -> Self {
        Self { variant, counter: 0, latch: 0, enabled: false }
    }

    fn handle_control_write(&mut self, value: u8) {
        self.enabled = value.bit(0);

        if matches!(self.variant, Variant::Lz93D50(_) | Variant::Unknown) {
            self.counter = self.latch;
        }
    }

    fn update_counter(&mut self, update: IrqCounterUpdate, value: u8) {
        let field_to_update = match self.variant {
            Variant::Fcg => &mut self.counter,
            Variant::Lz93D50(_) | Variant::Unknown => &mut self.latch,
        };

        *field_to_update = match update {
            IrqCounterUpdate::LowByte => (*field_to_update & 0xFF00) | u16::from(value),
            IrqCounterUpdate::HighByte => (*field_to_update & 0x00FF) | (u16::from(value) << 8),
        };
    }

    fn tick_cpu(&mut self) {
        if self.enabled {
            self.counter = self.counter.saturating_sub(1);
        }
    }

    fn interrupt_flag(&self) -> bool {
        self.enabled && self.counter == 0
    }
}

#[derive(Debug, Clone, Encode, Decode)]
enum Eeprom {
    X24C01(X24C01Chip),
    X24C02(X24C02Chip),
}

#[derive(Debug, Clone, Encode, Decode)]
pub(crate) struct BandaiFcg {
    variant: Variant,
    chr_type: ChrType,
    prg_bank: u8,
    prg_256kb_bank: u8,
    chr_banks: [u8; 8],
    nametable_mirroring: NametableMirroring,
    ram_enabled: bool,
    irq: IrqCounter,
    eeprom: Option<Eeprom>,
}

impl BandaiFcg {
    pub(crate) fn new(
        mapper_number: u16,
        sub_mapper_number: u8,
        chr_type: ChrType,
        prg_ram_len: u32,
        sav_bytes: Option<&Vec<u8>>,
    ) -> Self {
        let variant = match (mapper_number, sub_mapper_number) {
            (16, 4) => Variant::Fcg,
            (16, 5) => {
                let memory_variant =
                    if prg_ram_len > 0 { MemoryVariant::X24C02 } else { MemoryVariant::None };
                Variant::Lz93D50(memory_variant)
            }
            (16, _) => Variant::Unknown,
            (153, _) => Variant::Lz93D50(MemoryVariant::RAM),
            (159, _) => Variant::Lz93D50(MemoryVariant::X24C01),
            _ => panic!("unsupported Bandai mapper number: {mapper_number}"),
        };

        let eeprom = match variant {
            Variant::Lz93D50(MemoryVariant::X24C01) => {
                Some(Eeprom::X24C01(X24C01Chip::new(sav_bytes)))
            }
            Variant::Lz93D50(MemoryVariant::X24C02) | Variant::Unknown => {
                Some(Eeprom::X24C02(X24C02Chip::new(sav_bytes)))
            }
            _ => None,
        };

        log::info!("Bandai FCG variant: {variant:?}");

        Self {
            variant,
            chr_type,
            prg_bank: 0,
            prg_256kb_bank: 0,
            chr_banks: [0; 8],
            nametable_mirroring: NametableMirroring::Vertical,
            ram_enabled: false,
            irq: IrqCounter::new(variant),
            eeprom,
        }
    }
}

fn eeprom_read(data: bool, cpu_open_bus: u8) -> u8 {
    (cpu_open_bus & 0xEF) | (u8::from(data) << 4)
}

impl MapperImpl<BandaiFcg> {
    pub(crate) fn read_cpu_address(&mut self, address: u16, cpu_open_bus: u8) -> u8 {
        match address {
            0x0000..=0x401F => panic!("invalid CPU map address: {address:04X}"),
            0x4020..=0x5FFF => cpu_open_bus,
            0x6000..=0x7FFF => match self.data.variant {
                Variant::Fcg | Variant::Lz93D50(MemoryVariant::None) => cpu_open_bus,
                Variant::Lz93D50(MemoryVariant::RAM) => {
                    if self.data.ram_enabled {
                        self.cartridge.get_prg_ram((address & 0x1FFF).into())
                    } else {
                        cpu_open_bus
                    }
                }
                Variant::Lz93D50(MemoryVariant::X24C01 | MemoryVariant::X24C02)
                | Variant::Unknown => match &self.data.eeprom {
                    Some(Eeprom::X24C01(chip)) => eeprom_read(chip.handle_read(), cpu_open_bus),
                    Some(Eeprom::X24C02(chip)) => eeprom_read(chip.handle_read(), cpu_open_bus),
                    None => cpu_open_bus,
                },
            },
            0x8000..=0xBFFF => {
                let prg_rom_addr =
                    BankSizeKb::Sixteen.to_absolute_address(self.data.prg_bank, address);
                self.cartridge
                    .get_prg_rom(prg_rom_addr | (u32::from(self.data.prg_256kb_bank) << 18))
            }
            0xC000..=0xFFFF => {
                // Gross, but necessary; the one game that uses LZ93D50 w/ SRAM has two 256KB "outer"
                // banks, and this range needs to map into the last inner bank of whichever outer bank
                // is selected
                let prg_rom_len = if self.data.variant == Variant::Lz93D50(MemoryVariant::RAM) {
                    self.cartridge.prg_rom.len() / 2
                } else {
                    self.cartridge.prg_rom.len()
                };
                let prg_rom_addr =
                    BankSizeKb::Sixteen.to_absolute_address_last_bank(prg_rom_len as u32, address);
                self.cartridge
                    .get_prg_rom(prg_rom_addr | (u32::from(self.data.prg_256kb_bank) << 18))
            }
        }
    }

    pub(crate) fn write_cpu_address(&mut self, address: u16, value: u8) {
        log::trace!("Wrote address={address:04X}, value={value:02X}");
        match (self.data.variant, address) {
            (_, 0x0000..=0x401F) => panic!("invalid CPU map address: {address:04X}"),
            (Variant::Fcg | Variant::Unknown, 0x6000..=0x7FFF)
            | (Variant::Lz93D50(_) | Variant::Unknown, 0x8000..=0xFFFF) => {
                match (self.data.variant, address & 0x000F) {
                    (Variant::Lz93D50(MemoryVariant::RAM), 0x0000..=0x0003) => {
                        self.data.prg_256kb_bank = value & 0x01;
                    }
                    (
                        Variant::Fcg
                        | Variant::Lz93D50(
                            MemoryVariant::None | MemoryVariant::X24C02 | MemoryVariant::X24C01,
                        )
                        | Variant::Unknown,
                        0x0000..=0x0007,
                    ) => {
                        let chr_bank_index = address & 0x0007;
                        self.data.chr_banks[chr_bank_index as usize] = value;
                    }
                    (_, 0x0008) => {
                        self.data.prg_bank = value & 0x0F;
                    }
                    (_, 0x0009) => {
                        self.data.nametable_mirroring = match value & 0x03 {
                            0x00 => NametableMirroring::Vertical,
                            0x01 => NametableMirroring::Horizontal,
                            0x02 => NametableMirroring::SingleScreenBank0,
                            0x03 => NametableMirroring::SingleScreenBank1,
                            _ => unreachable!("value & 0x03 should be 0x00/0x01/0x02/0x03"),
                        };
                    }
                    (_, 0x000A) => {
                        self.data.irq.handle_control_write(value);
                    }
                    (_, 0x000B) => {
                        self.data.irq.update_counter(IrqCounterUpdate::LowByte, value);
                    }
                    (_, 0x000C) => {
                        self.data.irq.update_counter(IrqCounterUpdate::HighByte, value);
                    }
                    (
                        Variant::Lz93D50(MemoryVariant::X24C01 | MemoryVariant::X24C02)
                        | Variant::Unknown,
                        0x000D,
                    ) => match &mut self.data.eeprom {
                        Some(Eeprom::X24C01(chip)) => {
                            chip.handle_write(value);
                        }
                        Some(Eeprom::X24C02(chip)) => {
                            chip.handle_write(value);
                        }
                        None => {}
                    },
                    (Variant::Lz93D50(MemoryVariant::RAM), 0x000D) => {
                        self.data.ram_enabled = value.bit(5);
                    }
                    _ => {}
                }
            }
            (Variant::Lz93D50(MemoryVariant::RAM), 0x6000..=0x7FFF) => {
                if self.data.ram_enabled {
                    self.cartridge.set_prg_ram((address & 0x1FFF).into(), value);
                }
            }
            _ => {}
        }
    }

    pub(crate) fn tick_cpu(&mut self) {
        self.data.irq.tick_cpu();
    }

    pub(crate) fn interrupt_flag(&self) -> bool {
        self.data.irq.interrupt_flag()
    }

    pub(crate) fn get_and_clear_eeprom_dirty_bit(&mut self) -> bool {
        self.data.eeprom.as_mut().is_some_and(|eeprom| match eeprom {
            Eeprom::X24C01(chip) => chip.get_and_clear_dirty_bit(),
            Eeprom::X24C02(chip) => chip.get_and_clear_dirty_bit(),
        })
    }

    pub(crate) fn eeprom(&self) -> Option<&[u8]> {
        self.data.eeprom.as_ref().map(|eeprom| match eeprom {
            Eeprom::X24C01(chip) => chip.get_memory(),
            Eeprom::X24C02(chip) => chip.get_memory(),
        })
    }

    pub(crate) fn name(&self) -> &'static str {
        match self.data.variant {
            Variant::Fcg => "Bandai FCG-1 / FCG-2",
            Variant::Lz93D50(_) => "Bandai LZ93D50",
            Variant::Unknown => "Bandai FCG",
        }
    }
}

impl HasBasicPpuMapping for MapperImpl<BandaiFcg> {
    fn map_ppu_address(&self, address: u16) -> PpuMapResult {
        match address {
            0x0000..=0x1FFF => match self.data.variant {
                Variant::Lz93D50(MemoryVariant::RAM) => PpuMapResult::ChrRAM(address.into()),
                _ => {
                    let chr_bank_index = address / 0x0400;
                    let chr_bank_number = self.data.chr_banks[chr_bank_index as usize];
                    let chr_addr = BankSizeKb::One.to_absolute_address(chr_bank_number, address);
                    self.data.chr_type.to_map_result(chr_addr)
                }
            },
            0x2000..=0x3EFF => {
                PpuMapResult::Vram(self.data.nametable_mirroring.map_to_vram(address))
            }
            0x3F00..=0xFFFF => panic!("invalid PPU map address: {address:04X}"),
        }
    }
}
