Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/mtayler/ceng450/processor/PROC_16TB_isim_par.exe -prj /home/mtayler/ceng450/processor/PROC_16TB_par.prj work.PROC_16TB work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/mtayler/ceng450/processor/netgen/par/processor_timesim.v" into library work
Parsing VHDL file "/home/mtayler/ceng450/processor/PROC_16TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 115604 KB
Fuse CPU Usage: 1270 ms
Compiling module glbl
Compiling module X_RAMB16_S18(INIT_00=256'b010101...
Compiling module X_BUF
Compiling module ROM_VHDL
Compiling module mux
Compiling module X_MUX2
Compiling module X_LUT4(INIT=16'b1101100011011000...
Compiling module X_INV(LOC="SLICE_X14Y105")
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_ONE
Compiling module X_ZERO
Compiling module register_file
Compiling module control_unit
Compiling module X_XOR2
Compiling module X_AND2
Compiling module X_MULT18X18SIO(AREG=0,BREG=0,PRE...
Compiling module alu
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module ffsrce
Compiling module X_FF
Compiling module processor
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity proc_16tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 1512 Verilog Units
Built simulation executable /home/mtayler/ceng450/processor/PROC_16TB_isim_par.exe
Fuse Memory Usage: 686928 KB
Fuse CPU Usage: 2610 ms
GCC CPU Usage: 6830 ms
