Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 17:27:35 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[28]:D
  Delay (ns):              0.183
  Slack (ns):              0.041
  Arrival (ns):            3.795
  Required (ns):           3.754

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[30]:D
  Delay (ns):              0.183
  Slack (ns):              0.041
  Arrival (ns):            3.795
  Required (ns):           3.754

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[24]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.799
  Required (ns):           3.754

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[26]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.799
  Required (ns):           3.754

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[46]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[46]:D
  Delay (ns):              0.188
  Slack (ns):              0.054
  Arrival (ns):            3.792
  Required (ns):           3.738

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[51]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.745
  Required (ns):           3.681

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[76]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/lat_n0.resettable.data_shifter_2_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_cs_n_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.751
  Required (ns):           3.686

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][66]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.730
  Required (ns):           3.665

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_26:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_25:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            2.573
  Required (ns):           2.508

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s2_pc_Z[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_4_pc[11]:D
  Delay (ns):              0.178
  Slack (ns):              0.065
  Arrival (ns):            1.942
  Required (ns):           1.877

Path 12
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.747
  Required (ns):           3.681

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[17]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.746
  Required (ns):           3.680

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/o_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_140/s0:D
  Delay (ns):              0.187
  Slack (ns):              0.067
  Arrival (ns):            3.822
  Required (ns):           3.755

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[29].data_shifter[29][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[28].data_shifter[28][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.774
  Required (ns):           3.707

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rf_req_d:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rf_req_d2:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.756
  Required (ns):           3.689

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][12]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.752
  Required (ns):           3.685

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_32/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[9]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.892
  Required (ns):           1.825

Path 22
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.884
  Required (ns):           1.817

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[30]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.736
  Required (ns):           3.668

Path 24
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_DIRECTION:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653

Path 25
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.751
  Required (ns):           3.682

Path 26
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.738
  Required (ns):           3.669

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.764
  Required (ns):           3.695

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[36]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.770
  Required (ns):           3.701

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[41]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.770
  Required (ns):           3.701

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_reset_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_reset_n_r2:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.750
  Required (ns):           3.681

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_129/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.748
  Required (ns):           3.679

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[35]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.757
  Required (ns):           3.688

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.736
  Required (ns):           3.667

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[87]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.762
  Required (ns):           3.693

Path 37
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 38
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.749
  Required (ns):           3.679

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_143/MSC_i_145/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_143/MSC_i_145/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.763
  Required (ns):           3.693

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[120]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.765
  Required (ns):           3.695

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.758
  Required (ns):           3.688

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.769
  Required (ns):           3.699

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[22]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.754
  Required (ns):           3.684

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[31]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.754
  Required (ns):           3.684

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.766
  Required (ns):           3.696

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][54]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.722
  Required (ns):           3.652

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[15]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.769
  Required (ns):           3.699

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[24]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.764
  Required (ns):           3.694

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[33]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.758
  Required (ns):           3.688

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[40]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.749
  Required (ns):           3.679

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/dfi_rddata_w1_r[5]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_13:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[11]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            2.550
  Required (ns):           2.480

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_28:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_27:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            2.578
  Required (ns):           2.508

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            2.574
  Required (ns):           2.504

Path 55
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[67]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.873
  Required (ns):           1.802

Path 56
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.750
  Required (ns):           3.679

Path 57
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.748
  Required (ns):           3.677

Path 58
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.762
  Required (ns):           3.691

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.756
  Required (ns):           3.685

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_bank_r2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.745
  Required (ns):           3.674

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_134/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_134/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.746
  Required (ns):           3.675

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[53]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.765
  Required (ns):           3.694

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[69]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[69]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.751
  Required (ns):           3.680

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[7]:D
  Delay (ns):              0.216
  Slack (ns):              0.071
  Arrival (ns):            3.810
  Required (ns):           3.739

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_20:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_19:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            2.575
  Required (ns):           2.504

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_28:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_27:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            2.579
  Required (ns):           2.508

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_cause[31]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_cause[31]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.894
  Required (ns):           1.823

Path 70
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            1.919
  Required (ns):           1.847

Path 71
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.733
  Required (ns):           3.661

Path 72
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.741
  Required (ns):           3.669

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.766
  Required (ns):           3.694

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[13].data_shifter[13][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[12].data_shifter[12][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.763
  Required (ns):           3.691

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[77]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[77]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.754
  Required (ns):           3.682

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_115/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_115/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.726
  Required (ns):           3.654

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_34/s0:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.747
  Required (ns):           3.675

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[40]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.751
  Required (ns):           3.679

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            1.898
  Required (ns):           1.826

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_0:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_op[0]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            2.581
  Required (ns):           2.509

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_14:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            2.567
  Required (ns):           2.495

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_12:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            2.576
  Required (ns):           2.504

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[18]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[31]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.875
  Required (ns):           1.803

Path 84
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_davailable:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_stxs_txready:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            1.872
  Required (ns):           1.800

Path 85
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.755
  Required (ns):           3.682

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.749
  Required (ns):           3.676

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[10]:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.725
  Required (ns):           3.652

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[26]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.752
  Required (ns):           3.679

Path 89
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]:SLn
  Delay (ns):              0.192
  Slack (ns):              0.073
  Arrival (ns):            3.805
  Required (ns):           3.732

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3]:SLn
  Delay (ns):              0.192
  Slack (ns):              0.073
  Arrival (ns):            3.805
  Required (ns):           3.732

Path 91
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[11]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.743
  Required (ns):           3.670

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.743
  Required (ns):           3.670

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/hold_i_data[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/o_data[12]:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.773
  Required (ns):           3.700

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/write_burst_last_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_186/lat_n0.nonresettable.data_shifter[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.761
  Required (ns):           3.688

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_0_[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[123]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.762
  Required (ns):           3.689

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.751
  Required (ns):           3.678

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.761
  Required (ns):           3.688

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[13]:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.770
  Required (ns):           3.697

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.772
  Required (ns):           3.699

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[33].data_shifter[33][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[32].data_shifter[32][1]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.774
  Required (ns):           3.701

