Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed Jun  5 17:22:20 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {NHJSQ|exCLK} [get_ports {exCLK}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {NHJSQ|exCLK}]


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKen        | inout             | H18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| CLKout       | output            | G16     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| QA           | output            | H16     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| QB           | output            | J16     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| QC           | output            | K18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| QD           | output            | N15     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| exCLK        | input             | J14     | 3.3       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | exCLK_ibuf          | clkbufg_0         | ntclkbufg_0     | 26         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N42          | N42_25              | 25         
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N42          | N42_25             | 1          
+-------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------+
| Net_Name         | Driver           | Fanout     
+---------------------------------------------------+
| ntclkbufg_0      | clkbufg_0        | 26         
| N42              | N42_25           | 26         
| nt_CLKout        | N9               | 5          
| CLKcount[0]      | CLKcount[0]      | 4          
| CLKcount[1]      | CLKcount[1]      | 3          
| nt_QB            | U1/Qtemp[2]      | 3          
| nt_QC            | U1/Qtemp[1]      | 3          
| nt_QA            | U1/Qtemp[3]      | 3          
| CLKcount[8]      | CLKcount[8]      | 2          
| CLKcount[9]      | CLKcount[9]      | 2          
| CLKcount[10]     | CLKcount[10]     | 2          
| CLKcount[11]     | CLKcount[11]     | 2          
| CLKcount[12]     | CLKcount[12]     | 2          
| CLKcount[13]     | CLKcount[13]     | 2          
| CLKcount[14]     | CLKcount[14]     | 2          
| CLKcount[15]     | CLKcount[15]     | 2          
| CLKcount[7]      | CLKcount[7]      | 2          
| CLKcount[17]     | CLKcount[17]     | 2          
| CLKcount[18]     | CLKcount[18]     | 2          
| CLKcount[19]     | CLKcount[19]     | 2          
| CLKcount[20]     | CLKcount[20]     | 2          
| CLKcount[21]     | CLKcount[21]     | 2          
| CLKcount[22]     | CLKcount[22]     | 2          
| CLKcount[23]     | CLKcount[23]     | 2          
| CLKcount[24]     | CLKcount[24]     | 2          
| CLKin            | CLKin            | 2          
| CLKcount[6]      | CLKcount[6]      | 2          
| CLKcount[5]      | CLKcount[5]      | 2          
| CLKcount[16]     | CLKcount[16]     | 2          
| CLKcount[3]      | CLKcount[3]      | 2          
| CLKcount[4]      | CLKcount[4]      | 2          
| nt_QD            | U1/Qtemp[0]      | 2          
| CLKcount[2]      | CLKcount[2]      | 2          
| N45[4]           | N6_0_4           | 1          
| N45[5]           | N6_0_5           | 1          
| N45[6]           | N6_0_6           | 1          
| N45[7]           | N6_0_7           | 1          
| N45[8]           | N6_0_8           | 1          
| N45[9]           | N6_0_9           | 1          
| N45[10]          | N6_0_10          | 1          
| N45[11]          | N6_0_11          | 1          
| N45[12]          | N6_0_12          | 1          
| N45[13]          | N6_0_13          | 1          
| N45[14]          | N6_0_14          | 1          
| N45[15]          | N6_0_15          | 1          
| N45[16]          | N6_0_16          | 1          
| N45[17]          | N6_0_17          | 1          
| N45[18]          | N6_0_18          | 1          
| N45[3]           | N6_0_3           | 1          
| N45[2]           | N6_0_2           | 1          
| N45[21]          | N6_0_21          | 1          
| N45[22]          | N6_0_22          | 1          
| N45[23]          | N6_0_23          | 1          
| N45[24]          | N6_0_24          | 1          
| QA               | QA_obuf          | 1          
| QB               | QB_obuf          | 1          
| QC               | QC_obuf          | 1          
| QD               | QD_obuf          | 1          
| Y1               | U3/N1            | 1          
| _N0              | CLKen            | 1          
| _N4              | N6_0_1           | 1          
| _N5              | N6_0_2           | 1          
| _N6              | N6_0_3           | 1          
| _N7              | N6_0_4           | 1          
| _N8              | N6_0_5           | 1          
| _N9              | N6_0_6           | 1          
| _N10             | N6_0_7           | 1          
| _N11             | N6_0_8           | 1          
| _N12             | N6_0_9           | 1          
| _N13             | N6_0_10          | 1          
| _N14             | N6_0_11          | 1          
| _N15             | N6_0_12          | 1          
| _N16             | N6_0_13          | 1          
| _N17             | N6_0_14          | 1          
| _N18             | N6_0_15          | 1          
| _N19             | N6_0_16          | 1          
| _N20             | N6_0_17          | 1          
| _N21             | N6_0_18          | 1          
| _N22             | N6_0_19          | 1          
| _N23             | N6_0_20          | 1          
| _N24             | N6_0_21          | 1          
| _N25             | N6_0_22          | 1          
| _N26             | N6_0_23          | 1          
| _N55             | N42_5            | 1          
| _N59             | N42_9            | 1          
| _N63             | N42_13           | 1          
| _N67             | N42_17           | 1          
| _N71             | N42_21           | 1          
| nt_CLKen         | CLKen            | 1          
| N45[1]           | N6_0_1           | 1          
| N29              | N29              | 1          
| N3               | N3               | 1          
| CLKout           | CLKout_obuf      | 1          
| N45[20]          | N6_0_20          | 1          
| nt_exCLK         | exCLK_ibuf       | 1          
| N45[19]          | N6_0_19          | 1          
+---------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 34       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------+
| Type       | File Name                                                    
+----------------------------------------------------------------------------+
| Input      | C:/Users/r9000/project1/project/synthesize/NHJSQ_syn.adf     
| Output     | C:/Users/r9000/project1/project/device_map/NHJSQ_map.adf     
|            | C:/Users/r9000/project1/project/device_map/NHJSQ_dmr.prt     
|            | C:/Users/r9000/project1/project/device_map/NHJSQ.dmr         
|            | C:/Users/r9000/project1/project/device_map/dmr.db            
+----------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 282 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:8s
