<h1 align="center">Hi, I'm Rajesh Yadav ğŸ‘‹</h1>
<h3 align="center">Electronics Engineering Student Â· VLSI Physical Design Â· FPGA Â· RISC-V Â· DSP</h3>

<p align="center">
  <a href="mailto:ryadav.connect@gmail.com">ğŸ“§ ryadav.connect@gmail.com</a> â€¢
  <a href="https://linkedin.com/in/rajeshk-yadav">ğŸ’¼ LinkedIn</a> â€¢
  <a href="https://github.com/rajesh-yadav">ğŸ™ GitHub</a>
</p>

---

## ğŸ§  About Me

I'm a **B.Tech Electronics Engineering student** at **Rajiv Gandhi Institute of Petroleum Technology (RGIPT)**, specializing in **VLSI Physical Design, FPGA Development, and DSP/Communications**.

I've completed a full **RTL-to-GDS-II tape-out of a 32-bit RISC-V processor** using open-source EDA tools in 180nm technology, and I'm currently working on an **Adaptive Kalman Filter-based BPSK Demodulator** targeting FPGA/VLSI deployment for deep-space communication.

- âš™ï¸ Focused on: **ASIC Physical Design, RTL to GDS-II, RISC-V Microarchitecture, FPGA**
- ğŸ”­ Currently building: **Adaptive Kalman Filter for BPSK demodulation (FPGA/VLSI-ready)**
- ğŸ› ï¸ EDA Stack: **QFlow Â· Yosys Â· Magic Â· OpenSTA Â· Vivado Â· LTSpice Â· ModelSim**
- ğŸŒ± Open to: **VLSI Internships Â· RISC-V Research Â· FPGA Projects Â· DSP Collaborations**

---

## ğŸ—ï¸ Featured Projects

### âš¡ [32-bit RISC-V Core (RV32I) â€” RTL to GDS-II](https://github.com/rajesh-yadav)
> *June 2025 â€“ July 2025 | QFlow, Yosys, Graywolf, Qrouter, Magic, OpenSTA | 180nm*

Full tape-out of a 5-stage pipelined 32-bit RISC-V processor using open-source EDA tools.

- Achieved **115.147 MHz clock frequency** with **zero STA violations**
- Synthesized with Yosys â€” **7,322 cells**; placement/routing via Graywolf/Qrouter
- DRC/LVS clean layout verified in Magic; **GDSII ready for tape-out**
- Published internship report: *"RV32I Subset Implementation using QFlow in 180nm Technology"* â€” NIELIT, July 2025

---

### ğŸ“¡ [Adaptive Kalman Filter Based BPSK Demodulator](https://github.com/rajesh-yadav)
> *October 2025 â€“ Present | MATLAB, FPGA, VLSI*

Adaptive signal recovery system for deep-space communication channels under low SNR conditions.

- **40% improvement in Bit Error Rate** over conventional BPSK demodulation
- Reduced noise floor by **12dB** using prediction-update filtering mechanism
- Optimized pipeline architecture for **real-time processing at 50+ MHz**
- Gaussian noise modeling and validation via extensive MATLAB simulations

---

### ğŸ”² [FPGA-Based Digital Design Series](https://github.com/rajesh-yadav)
> *February 2026 â€“ March 2026 | Xilinx Vivado, Verilog/VHDL*

Completed **15 FPGA projects** covering core digital design concepts.

- Designed Counters, Sequence Detectors, UART, and SPI Controller
- Focus on RTL design, testbench development, timing analysis, and resource optimization
- Earned **Xilinx FPGA Design Challenge** completion certification

---

## ğŸ“ Education

| Degree | Institution | Year | Score |
|---|---|---|---|
| B.Tech â€“ Electronics Engineering | RGIPT, Amethi, UP | 2023â€“27 | CGPA: 7.70/10 |
| Senior Secondary | RBSE Board, Rajasthan | 2022 | 81% |
| Secondary | RBSE Board, Rajasthan | 2020 | 78.33% |

---

## ğŸ­ Experience

**NIELIT â€” VLSI Design Flow Intern** *(June â€“ July 2025, RTL to GDS-II)*

Completed the full physical design flow for a **32-bit RISC-V processor** in 180nm technology:

`RTL Design` â†’ `Synthesis (Yosys)` â†’ `Floorplanning` â†’ `Placement (Graywolf)` â†’ `Routing (Qrouter)` â†’ `STA (OpenSTA)` â†’ `DRC/LVS (Magic)` â†’ `GDSII`

**Xilinx FPGA Project Series** *(Feb â€“ Mar 2026)*

15-day hands-on series covering RTL design, simulation, synthesis, and bitstream generation using Vivado.

---

## ğŸ› ï¸ Technical Skills

```
Languages        : C, Verilog/VHDL, MATLAB
VLSI/FPGA Tools  : Xilinx Vivado, LTSpice, ModelSim
Open-Source EDA  : QFlow, Yosys, Graywolf, Qrouter, Magic, OpenSTA
Physical Design  : Synthesis, Floorplanning, Placement, Routing, DRC/LVS, STA
ASIC Flow        : RTL to GDS-II, 180nm, Timing Closure
DSP & Comms      : Kalman Filtering, BPSK, Noise Modeling, MATLAB Simulation
Other            : Arduino, 8051, Ubuntu
```

---

## ğŸ† Achievements & Certifications

- ğŸ… **VLSI Design Flow Certification** â€” NIELIT RTL to GDS-II with RISC-V implementation
- ğŸ¥‡ **RISC-V Core Tape-Out** â€” 32-bit RV32I processor using open-source EDA tools (180nm)
- ğŸ¯ **Xilinx FPGA Design Challenge** â€” Completed 15-project FPGA development series
- ğŸ“œ **Intel IP Awareness** â€” National Intellectual Property Awareness Mission (2024)
- ğŸ“Š **IEEE RGIPT Workshop** â€” Data Science and Applications (2024)

---

## ğŸ¤ Positions of Responsibility

**Head of Logistics â€” IEEE RGIPT Hackathon: KodeKurrent** *(Nov 2024 â€“ Present)*
Managing logistics for a **200+ participant** technical hackathon; coordinating vendors, sponsors, and volunteers.

**Gyanarpan Volunteer â€” Teaching Program** *(Nov 2024 â€“ Apr 2025)*
Taught mathematics, science, and basic electronics to underprivileged students; mentored **20+ students** weekly.

---

## ğŸ“„ Reports & Documentation

- ğŸ“ *"RISC-V Core (RV32I Subset) Implementation using QFlow in 180nm Technology"* â€” NIELIT Internship Report, July 2025

---

<p align="center">
  <b>Open to opportunities in:</b> VLSI Physical Design Â· RISC-V Architecture Â· FPGA Development Â· DSP & Adaptive Filtering
</p>

<p align="center">
  <i>"From RTL to silicon â€” building processors, one pipeline stage at a time."</i>
</p>
