C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Counter/Counter.v {1 {vlog -work work -stats=none C:/Users/michael/Projects/opensource/FpgaCourse/Basics/verilog/Counter/Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module Counter

Top level modules:
	Counter

} {} {}}
