// Seed: 2967656855
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  tri  id_5,
    input  wire id_6,
    output wand id_7
);
  assign id_7 = 1;
  assign id_1 = 1;
  supply1 id_9 = id_6;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5
    , id_14,
    output tri0 id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12
);
  assign id_5 = id_3;
  assign id_6 = 1;
  assign id_4 = 1;
  wire id_15;
  module_0(
      id_8, id_6, id_11, id_11, id_10, id_11, id_3, id_4
  );
  wire id_16;
endmodule
