Flow report for part_i
Thu Sep 22 17:41:11 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Thu Sep 22 17:41:11 2011    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; part_i                                   ;
; Top-level Entity Name              ; part_i                                   ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C35F672C6                             ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; Yes                                      ;
; Total logic elements               ; 11 / 33,216 ( < 1 % )                    ;
;     Total combinational functions  ; 11 / 33,216 ( < 1 % )                    ;
;     Dedicated logic registers      ; 9 / 33,216 ( < 1 % )                     ;
; Total registers                    ; 9                                        ;
; Total pins                         ; 4 / 475 ( < 1 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/22/2011 17:40:52 ;
; Main task         ; Compilation         ;
; Revision Name     ; part_i              ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                         ;
+------------------------------------+--------------------------------+---------------+-------------+----------------------+
; Assignment Name                    ; Value                          ; Default Value ; Entity Name ; Section Id           ;
+------------------------------------+--------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID              ; 27438040119725.131672765201872 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL    ; Design Compiler                ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT              ; Edif                           ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                 ; Vdd                            ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                       ; altsyn.lmf                     ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                           ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                        ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --                   ;
; EDA_TIMING_ANALYSIS_TOOL           ; PrimeTime (Verilog)            ; <None>        ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP             ; 85                             ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP             ; 0                              ; --            ; --          ; --                   ;
; PARTITION_COLOR                    ; 14622752                       ; --            ; Part_I      ; Top                  ;
; PARTITION_NETLIST_TYPE             ; SOURCE                         ; --            ; Part_I      ; Top                  ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                            ; --            ; --          ; eda_palace           ;
+------------------------------------+--------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 225 MB              ; 00:00:01                           ;
; Fitter                  ; 00:00:08     ; 1.0                     ; 259 MB              ; 00:00:07                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 251 MB              ; 00:00:03                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 156 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:00     ; 1.0                     ; 158 MB              ; 00:00:00                           ;
; Total                   ; 00:00:12     ; --                      ; --                  ; 00:00:11                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off part_i -c part_i
quartus_fit --read_settings_files=off --write_settings_files=off part_i -c part_i
quartus_asm --read_settings_files=off --write_settings_files=off part_i -c part_i
quartus_tan --read_settings_files=off --write_settings_files=off part_i -c part_i --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off part_i -c part_i



