
---------- Begin Simulation Statistics ----------
final_tick                                14413977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256737                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   435115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.51                       # Real time elapsed on the host
host_tick_rate                              309928409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11940163                       # Number of instructions simulated
sim_ops                                      20236100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014414                       # Number of seconds simulated
sim_ticks                                 14413977000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1940163                       # Number of instructions committed
system.cpu0.committedOps                      3308169                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.858461                       # CPI: cycles per instruction
system.cpu0.discardedOps                       933120                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     351991                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2008                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1274647                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4556                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23629962                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067302                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     641341                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          187                       # TLB misses on write requests
system.cpu0.numCycles                        28827837                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1826180     55.20%     55.27% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.28% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.32% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.33% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.36% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.36% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.39% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.39% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.43% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.45% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.45% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.45% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.46% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.04%     61.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.03%     65.53% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     65.58% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1138625     34.42%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3308169                       # Class of committed instruction
system.cpu0.tickCycles                        5197875                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.882795                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871869                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157444                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2420                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003179                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1709                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5896470                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.346886                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443172                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu1.numCycles                        28827954                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22931484                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        343916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       410411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       820887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2260                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154062                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17373                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       516397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       516397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 516397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20898752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20898752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20898752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172481                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1035358000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          911138000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       632411                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          632411                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       632411                       # number of overall hits
system.cpu0.icache.overall_hits::total         632411                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8887                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8887                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8887                       # number of overall misses
system.cpu0.icache.overall_misses::total         8887                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    227032500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    227032500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    227032500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    227032500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       641298                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       641298                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       641298                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       641298                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013858                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013858                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013858                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013858                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25546.584899                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25546.584899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25546.584899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25546.584899                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8871                       # number of writebacks
system.cpu0.icache.writebacks::total             8871                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8887                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8887                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    218145500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    218145500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    218145500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    218145500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013858                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013858                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013858                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013858                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24546.584899                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24546.584899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24546.584899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24546.584899                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8871                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       632411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         632411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    227032500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    227032500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       641298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       641298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013858                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013858                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25546.584899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25546.584899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    218145500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    218145500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013858                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013858                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24546.584899                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24546.584899                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999049                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             641298                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            72.161359                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999049                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5139271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5139271                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1304849                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1304849                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1304849                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1304849                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       314407                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        314407                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       314407                       # number of overall misses
system.cpu0.dcache.overall_misses::total       314407                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  24344859000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24344859000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  24344859000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24344859000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1619256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1619256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1619256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1619256                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.194168                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.194168                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.194168                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.194168                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77431.033660                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77431.033660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77431.033660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77431.033660                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       152335                       # number of writebacks
system.cpu0.dcache.writebacks::total           152335                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       147979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       147979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       147979                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       147979                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       166428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       166428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       166428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       166428                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  12304984500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12304984500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  12304984500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12304984500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102781                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102781                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102781                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102781                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73935.783041                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73935.783041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73935.783041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73935.783041                       # average overall mshr miss latency
system.cpu0.dcache.replacements                166411                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       333054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         333054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    410586000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    410586000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       349454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       349454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.046930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25035.731707                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25035.731707                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    381273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    381273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.046063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23685.997391                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23685.997391                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       971795                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        971795                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       298007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23934273000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23934273000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269802                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269802                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234688                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234688                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80314.465768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80314.465768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       147676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       147676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       150331                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       150331                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11923711000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11923711000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79316.381851                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79316.381851                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999105                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1471276                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           166427                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.840368                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13120475                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13120475                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429345                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429345                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429345                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429345                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13780                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13780                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13780                       # number of overall misses
system.cpu1.icache.overall_misses::total        13780                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    506763000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    506763000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    506763000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    506763000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443125                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005640                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005640                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005640                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005640                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36775.253991                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36775.253991                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36775.253991                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36775.253991                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13764                       # number of writebacks
system.cpu1.icache.writebacks::total            13764                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13780                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13780                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13780                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13780                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    492983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    492983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    492983000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    492983000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005640                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005640                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005640                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005640                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35775.253991                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35775.253991                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35775.253991                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35775.253991                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13764                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13780                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13780                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    506763000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    506763000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005640                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005640                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36775.253991                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36775.253991                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13780                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13780                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    492983000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    492983000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35775.253991                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35775.253991                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999005                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443125                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13780                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.294993                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999005                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19558780                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19558780                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5863055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5863055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226553                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226553                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       232267                       # number of overall misses
system.cpu1.dcache.overall_misses::total       232267                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4461372481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4461372481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4461372481                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4461372481                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095322                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095322                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038106                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19692.400811                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19692.400811                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19207.948099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19207.948099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2921                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.092593                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59609                       # number of writebacks
system.cpu1.dcache.writebacks::total            59609                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8915                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8915                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221381                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3894748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3894748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4217283500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4217283500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17895.535247                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17895.535247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19049.889105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19049.889105                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221365                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2585766999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2585766999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15851.153689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15851.153689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          494                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2400251500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2400251500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14758.608286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14758.608286                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1875605482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1875605482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29572.021790                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29572.021790                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1494497000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1494497000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27170.696677                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27170.696677                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         1677                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1677                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         5714                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5714                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.773102                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.773102                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    322535000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    322535000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 86170.184344                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 86170.184344                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998921                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6084436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221381                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.484003                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998921                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983957                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202615                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7362                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9396                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202615                       # number of overall hits
system.l2.overall_hits::total                  237995                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            147806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             18766                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172481                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1525                       # number of overall misses
system.l2.overall_misses::.cpu0.data           147806                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4384                       # number of overall misses
system.l2.overall_misses::.cpu1.data            18766                       # number of overall misses
system.l2.overall_misses::total                172481                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    123168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11789923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    368423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1608109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13889624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    123168500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11789923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    368423000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1608109000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13889624000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          166428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               410476                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         166428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              410476                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.171599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.318142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.084768                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.420198                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.171599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.318142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.084768                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.420198                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80766.229508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79766.203672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84038.093066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85692.688905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80528.429218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80766.229508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79766.203672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84038.093066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85692.688905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80528.429218                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154063                       # number of writebacks
system.l2.writebacks::total                    154063                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       147806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        18766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       147806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        18766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    107918500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10311863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    324583000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1420449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12164814000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    107918500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10311863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    324583000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1420449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12164814000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.171599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.888108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.318142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.084768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.420198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.171599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.888108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.318142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.084768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.420198                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70766.229508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69766.203672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74038.093066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75692.688905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70528.429218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70766.229508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69766.203672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74038.093066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75692.688905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70528.429218                       # average overall mshr miss latency
system.l2.replacements                         173407                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       211944                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           211944                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       211944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       211944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22635                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22635                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22635                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           289                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51083                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11575253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    782940500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12358194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       150331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            205335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.965789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.164788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.751221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79725.965645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86379.137246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80116.912585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       145188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10123373500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    692300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10815674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.965789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.164788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69725.965645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76379.137246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70116.912585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5909                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    123168500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    368423000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    491591500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.171599                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.318142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.260687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80766.229508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84038.093066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83193.687595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    107918500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    324583000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    432501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.171599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.318142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.260687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70766.229508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74038.093066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73193.687595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    214670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    825168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1039838500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.162639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.058313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81997.708174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85051.381159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84402.475649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    188490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    728148500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    916638500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.162639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.058313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71997.708174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75051.381159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74402.475649                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.080747                       # Cycle average of tags in use
system.l2.tags.total_refs                      820597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.704422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.706539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.901995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      741.644845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       37.207220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      211.620149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.724263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.036335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.206660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998126                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6741519                       # Number of tag accesses
system.l2.tags.data_accesses                  6741519                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         97600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9459584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        280576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1201024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11038784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       280576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        378176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9859968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9859968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         147806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          18766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       154062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             154062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6771205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        656278555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19465551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83323569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             765838880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6771205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19465551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26236756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      684056038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            684056038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      684056038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6771205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       656278555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19465551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83323569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1449894918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    147794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     18517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000304662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              488858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154062                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11202                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1822934250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  861100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5052059250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10584.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29334.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   152583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  140408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    627.749143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   416.020362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.437003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5346     16.07%     16.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4811     14.46%     30.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2221      6.68%     37.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1531      4.60%     41.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1344      4.04%     45.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          905      2.72%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          929      2.79%     51.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          902      2.71%     54.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15273     45.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33262                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.948619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.081590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.640672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9387     97.83%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           119      1.24%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            51      0.53%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      0.19%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.370303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9381     97.77%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.20%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103      1.07%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      0.83%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11022080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9858112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11038784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9859968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       764.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       683.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    765.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14413914500                       # Total gap between requests
system.mem_ctrls.avgGap                      44140.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        97600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9458816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       280576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1185088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9858112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6771205.476462187245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 656225273.566067218781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19465550.694301787764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82217974.955836266279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 683927274.200590133667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       147806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        18766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     45371250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4213026500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144532250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    649129250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 357195223500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29751.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28503.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32968.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34590.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2318516.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            126477960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67224630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           626163720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          407728980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1137698640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5821693290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        632488800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8819476020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        611.869716                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1570232500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    481260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12362484500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            111012720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59004660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           603487080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          396323280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1137698640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5673313170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        757440480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8738280030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.236574                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1890818750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    481260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12041898250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       366007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          195176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           205335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          205334                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22667                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182474                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       499266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1231362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20400768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1762816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17983360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41283456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          173407                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9860032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           583883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 581622     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2261      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             583883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          645022500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332119902                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20688962                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         250223831                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13343973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14413977000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
