# Compile of counter.sv was successful.
# Compile of FIR_Filter_L3_Pipelined_Top.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.FIR_Filter_tb
# vsim -gui work.FIR_Filter_tb 
# Start time: 21:30:48 on Mar 07,2025
# Loading sv_std.std
# Loading work.FIR_Filter_tb
# Loading work.FIR_Filter_L3_Top
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data_1'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data_2'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data_3'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 38
add wave -position insertpoint  \
sim:/FIR_Filter_tb/data_in_1 \
sim:/FIR_Filter_tb/data_in_2 \
sim:/FIR_Filter_tb/data_in_3 \
sim:/FIR_Filter_tb/data_out_1 \
sim:/FIR_Filter_tb/data_out_2 \
sim:/FIR_Filter_tb/data_out_3
run 800000000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv(13)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(83)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 83
# End time: 21:32:15 on Mar 07,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 9
