Group Names:
Tarek khalifa: 900172646
Nada Askar: 900171451
Omar Hesham Salah El-din: 900160903
Release Notes:
This is the final version of the project.
The attached Pipelined Datapath block diagram and implemented Verilog code are those of a pipelined RISC-V Processor with single memory and hazard handling.
What works:
-The single memory is behaving correctly.
-Processing the 38 instructions of the RV32I base integer instruction set.
-The forwarding unit is working.
-Instructions Flushing is working.
-Processing the compressed instructions.
-Moving the branch outcome and target address computation to the ID stage is done.