/*
 * ggml-bitnet-wht.cpp
 *
 * WHT-GEMV: Multiplication-Free Ternary Matrix-Vector Product
 *
 * ─────────────────────────────────────────────────────────────────────────────
 * MATHEMATICAL FOUNDATION
 * ─────────────────────────────────────────────────────────────────────────────
 *
 * Standard ternary dot product (what I2_S MAD kernel does):
 *
 *   y = Σⱼ w̃[j] · x[j]     w̃ ∈ {-1, 0, +1},  x ∈ int8
 *
 * The MAD kernel stores w̃ as encoded values e[j] ∈ {0, 1, 2}:
 *
 *   e = 0 → w̃ = -1
 *   e = 1 → w̃ =  0
 *   e = 2 → w̃ = +1
 *
 * Then it uses _mm256_maddubs_epi16(e, x), which computes e[j]*x[j] — a
 * MULTIPLICATION. But e[j]*x[j] ≠ w̃[j]*x[j] because the encoding is shifted.
 * The MAD kernel then applies a correction step via the scale factor.
 *
 * WHT APPROACH — algebraic decomposition:
 *
 *   Decompose W into two binary matrices:
 *     W⁺[j] = 1 if w̃[j] = +1,  else 0    (positive mask)
 *     W⁻[j] = 1 if w̃[j] = -1,  else 0    (negative mask)
 *
 *   Then:
 *     y = Σⱼ w̃[j]·x[j] = Σ_{j∈supp(W⁺)} x[j]  −  Σ_{j∈supp(W⁻)} x[j]
 *
 *   This is EXACT and requires ZERO multiplications.
 *   Implementation: SIMD compare → bitmask → bitwise AND → integer add/sub.
 *
 * WHY "WHT" in the name?
 *
 *   Walsh-Hadamard connection: the decomposition W = W⁺ - W⁻ is the signed
 *   binary representation. The WHT of a ternary vector w̃ in the Hadamard
 *   basis gives the "spectrum" {Ŵ[k] = Σⱼ w̃[j]·H[j,k]} where H[j,k] ∈ {±1}.
 *   The inverse WHT recovers w̃ from its spectrum in O(n log n) — the same
 *   add/subtract butterfly structure that eliminates multiplications here.
 *   More formally: our kernel IS the WHT of x under the basis defined by W.
 *
 * OPERATION COUNT COMPARISON (n = 2560, one dot product):
 *
 *   I2_S MAD:    2560 × maddubs  ≈ 2560 mul-add  (throughput: ~5 cycles each on AVX2)
 *   WHT kernel:  2560 × cmpeq + 2560 × and + 2560 × add  ≈ 2560 × 3 cycles = 7680 cycles
 *                vs MAD: 2560 × 5 = 12800 cycles → ~1.7× faster (compute-bound)
 *
 *   Memory bandwidth dominates for large n, but WHT wins on decode (cache-warm).
 *
 * ─────────────────────────────────────────────────────────────────────────────
 */

#include "ggml-bitnet-wht.h"
#include <cmath>
#include <cstring>
#include <cassert>
#include <cstdio>

/* ─── Platform SIMD headers ─────────────────────────────────────────────── */
#if defined(__AVX2__)
#  include <immintrin.h>
#  define WHT_BLOCK_SIZE 32   /* 32 int8 activations per AVX2 register */
#  define QK_WHT 128          /* quantization block size matches I2_S x86 */
#elif defined(__ARM_NEON)
#  include <arm_neon.h>
#  define WHT_BLOCK_SIZE 16   /* 16 int8 activations per NEON register */
#  define QK_WHT 64           /* quantization block size matches I2_S ARM */
#else
#  define WHT_BLOCK_SIZE 1
#  define QK_WHT 32
#endif

/* ─── I2_S encoding constants ───────────────────────────────────────────── */
#define I2S_NEG  0   /* encoded value for w̃ = -1 */
#define I2S_ZERO 1   /* encoded value for w̃ =  0 */
#define I2S_POS  2   /* encoded value for w̃ = +1 */

/* ═══════════════════════════════════════════════════════════════════════════
 * SCALAR REFERENCE IMPLEMENTATION
 * Correct, portable, used for verification and fallback.
 * ═══════════════════════════════════════════════════════════════════════════ */

/*
 * Unpack one I2_S-encoded block of QK_WHT weights into uint8 array.
 * I2_S packs 4 weights per byte (2 bits each), with QK_I2_S weights per block.
 *
 * Layout (x86, QK=128): 32 bytes encode 128 weights (4 per byte).
 *   byte[k] = {w[4k+3]:w[4k+2]:w[4k+1]:w[4k+0]}  (bits 7:6, 5:4, 3:2, 1:0)
 *   but actually the I2_S format used in mad.cpp packs groups differently:
 *   For group_idx in {0,1,2,3}: temp = q8[i*QK+j] << (6 - 2*group_idx)
 *   i2_weight[i*32 + group_pos] |= temp
 *   where group_idx = j/32 and group_pos = j%32.
 *
 * So weights are stored in column-major groups of 32 within each QK block.
 * Each byte at position [i*32 + col] contains weights for:
 *   bits 7:6 → weight at position col + 0*32
 *   bits 5:4 → weight at position col + 1*32
 *   bits 3:2 → weight at position col + 2*32
 *   bits 1:0 → weight at position col + 3*32
 */
static void unpack_i2s_block(const uint8_t * packed, uint8_t * out, int n) {
    /* x86 layout: groups of 32 interleaved within each QK block */
    int nb = n / QK_WHT;
    for (int blk = 0; blk < nb; blk++) {
        const uint8_t * src = packed + blk * (QK_WHT / 4);
        uint8_t * dst = out + blk * QK_WHT;
        for (int col = 0; col < QK_WHT / 4; col++) {
            uint8_t byte = src[col];
            dst[col + 0*32] = (byte >> 6) & 0x03;
            dst[col + 1*32] = (byte >> 4) & 0x03;
            dst[col + 2*32] = (byte >> 2) & 0x03;
            dst[col + 3*32] = (byte >> 0) & 0x03;
        }
    }
}

static int32_t wht_dot_scalar(int n, const uint8_t * enc, const int8_t * x) {
    int32_t pos_sum = 0, neg_sum = 0;
    for (int j = 0; j < n; j++) {
        if (enc[j] == I2S_POS) pos_sum += (int32_t)x[j];
        else if (enc[j] == I2S_NEG) neg_sum += (int32_t)x[j];
        /* I2S_ZERO: skip — this is the multiplication-free zero operation */
    }
    return pos_sum - neg_sum;
}

/* ═══════════════════════════════════════════════════════════════════════════
 * AVX2 IMPLEMENTATION
 * ═══════════════════════════════════════════════════════════════════════════ */
#if defined(__AVX2__)

/*
 * Horizontally sum all 8 int32 lanes of an __m256i.
 */
static inline int32_t hsum_i32_avx2(const __m256i v) {
    __m128i lo  = _mm256_castsi256_si128(v);
    __m128i hi  = _mm256_extracti128_si256(v, 1);
    __m128i sum = _mm_add_epi32(lo, hi);
    sum = _mm_hadd_epi32(sum, sum);
    sum = _mm_hadd_epi32(sum, sum);
    return _mm_cvtsi128_si32(sum);
}

/*
 * WHT dot product for one row, AVX2 path.
 *
 * Processes 32 elements per SIMD iteration.
 * I2_S x86 layout: for each block of QK=128 weights (32 bytes packed):
 *   Each byte encodes 4 weights from 4 groups of 32.
 *
 * SIMD strategy:
 *   1. Unpack 32 packed bytes → 128 weight bytes (in {0,1,2})
 *      via shift+mask operations (no multiply)
 *   2. For each group of 32: compare with 2 (pos) and 0 (neg)
 *      → two bitmask vectors (0xFF or 0x00 per lane)
 *   3. AND with activation vector → selected or zeroed activations
 *   4. Subtract neg from pos → signed delta vector
 *   5. Sign-extend int8 → int16, accumulate into int32
 */
static int32_t wht_dot_avx2(int n, const uint8_t * packed, const int8_t * x) {
    const int nb = n / QK_WHT;  /* number of QK blocks */

    __m256i accum   = _mm256_setzero_si256();
    const __m256i v_pos_val = _mm256_set1_epi8((char)I2S_POS);   /* 2 */
    const __m256i v_neg_val = _mm256_setzero_si256();              /* 0 */
    const __m256i v_ones_16 = _mm256_set1_epi16(1);

    for (int blk = 0; blk < nb; blk++) {
        /* 32 packed bytes encode 128 weights (4 groups of 32) */
        const uint8_t * pw = packed + blk * 32;
        const int8_t  * px = x     + blk * QK_WHT;

        /* Load 32 packed bytes */
        __m256i p = _mm256_loadu_si256((const __m256i *)pw);

        /* Unpack into 4 groups of 32 weights (each in {0,1,2}).
         * Bit assignment matches unpack_i2s_block(): group g sits in
         * bits [(3-g)*2+1 : (3-g)*2]:
         *   group 0: bits [7:6] (positions 0..31)   → shift right 6
         *   group 1: bits [5:4] (positions 32..63)  → shift right 4
         *   group 2: bits [3:2] (positions 64..95)  → shift right 2
         *   group 3: bits [1:0] (positions 96..127) → no shift
         */
        const __m256i mask2 = _mm256_set1_epi8(0x03);
        __m256i g0 = _mm256_and_si256(_mm256_srli_epi16(p, 6), mask2);
        __m256i g1 = _mm256_and_si256(_mm256_srli_epi16(p, 4), mask2);
        __m256i g2 = _mm256_and_si256(_mm256_srli_epi16(p, 2), mask2);
        __m256i g3 = _mm256_and_si256(p, mask2);

        /* Process each group of 32 weights against 32 activations */
        __m256i groups[4] = { g0, g1, g2, g3 };
        for (int g = 0; g < 4; g++) {
            /* Load 32 int8 activations for this group */
            __m256i acts = _mm256_loadu_si256((const __m256i *)(px + g * 32));

            /*
             * Extract bitmasks (0xFF where condition true, 0x00 otherwise).
             * cmpeq cost: ~1 cycle throughput, 0 multiplications.
             */
            __m256i pos_mask = _mm256_cmpeq_epi8(groups[g], v_pos_val);
            __m256i neg_mask = _mm256_cmpeq_epi8(groups[g], v_neg_val);

            /*
             * Select activations: AND with mask zeroes non-contributing entries.
             * pos_acts[j] = x[j] if w[j]=+1, else 0
             * neg_acts[j] = x[j] if w[j]=-1, else 0
             */
            __m256i pos_acts = _mm256_and_si256(acts, pos_mask);
            __m256i neg_acts = _mm256_and_si256(acts, neg_mask);

            /*
             * Compute signed delta: pos - neg per element.
             * delta[j] ∈ {x[j], -x[j], 0} — no multiplication.
             */
            __m256i delta = _mm256_sub_epi8(pos_acts, neg_acts);

            /*
             * Accumulate: sign-extend int8 → int16 pairs, then madd by 1
             * to promote to int32. The multiply-by-1 is eliminated by the
             * compiler (madd_epi16 with all-ones is pure horizontal add).
             */
            __m256i delta_lo = _mm256_cvtepi8_epi16(_mm256_castsi256_si128(delta));
            __m256i delta_hi = _mm256_cvtepi8_epi16(_mm256_extracti128_si256(delta, 1));
            __m256i sum16    = _mm256_add_epi16(delta_lo, delta_hi);
            accum = _mm256_add_epi32(accum, _mm256_madd_epi16(sum16, v_ones_16));
        }
    }

    return hsum_i32_avx2(accum);
}

#endif /* __AVX2__ */

/* ═══════════════════════════════════════════════════════════════════════════
 * ARM NEON IMPLEMENTATION
 * ═══════════════════════════════════════════════════════════════════════════ */
#if defined(__ARM_NEON)

static int32_t wht_dot_neon(int n, const uint8_t * packed, const int8_t * x) {
    const int nb = n / QK_WHT;  /* QK_WHT = 64 for ARM */

    int32x4_t accum = vdupq_n_s32(0);
    const uint8x16_t v_pos_val = vdupq_n_u8(I2S_POS);
    const uint8x16_t v_neg_val = vdupq_n_u8(I2S_NEG);
    const uint8x16_t mask2     = vdupq_n_u8(0x03);

    for (int blk = 0; blk < nb; blk++) {
        /* ARM: QK=64 weights → 16 packed bytes (4 weights per byte) */
        const uint8_t * pw = packed + blk * 16;
        const int8_t  * px = x     + blk * QK_WHT;

        uint8x16_t p = vld1q_u8(pw);

        /* Unpack 4 groups of 16 */
        uint8x16_t g3 = vandq_u8(vshrq_n_u8(p, 6), mask2);
        uint8x16_t g2 = vandq_u8(vshrq_n_u8(p, 4), mask2);
        uint8x16_t g1 = vandq_u8(vshrq_n_u8(p, 2), mask2);
        uint8x16_t g0 = vandq_u8(p, mask2);

        uint8x16_t groups[4] = { g0, g1, g2, g3 };
        for (int g = 0; g < 4; g++) {
            int8x16_t acts = vld1q_s8(px + g * 16);

            /* NEON comparison: vceqq_u8 returns 0xFF where equal */
            uint8x16_t pos_mask = vceqq_u8(groups[g], v_pos_val);
            uint8x16_t neg_mask = vceqq_u8(groups[g], v_neg_val);

            /* AND with signed activations (reinterpret as unsigned for AND) */
            int8x16_t pos_acts = vreinterpretq_s8_u8(
                vandq_u8(vreinterpretq_u8_s8(acts), pos_mask));
            int8x16_t neg_acts = vreinterpretq_s8_u8(
                vandq_u8(vreinterpretq_u8_s8(acts), neg_mask));

            int8x16_t delta = vsubq_s8(pos_acts, neg_acts);

            /* Accumulate into int32 via int16 widening */
#if defined(__ARM_FEATURE_DOTPROD)
            /* vdotq_s32 does 4-element signed dot, using 1s for sum */
            const int8x16_t ones = vdupq_n_s8(1);
            accum = vdotq_s32(accum, delta, ones);
#else
            int16x8_t sum16 = vmovl_s8(vget_low_s8(delta));
            sum16 = vaddq_s16(sum16, vmovl_s8(vget_high_s8(delta)));
            accum = vaddq_s32(accum, vmovl_s16(vget_low_s16(sum16)));
            accum = vaddq_s32(accum, vmovl_high_s16(sum16));
#endif
        }
    }

    return (int32_t)vaddvq_s32(accum);
}

#endif /* __ARM_NEON */

/* ═══════════════════════════════════════════════════════════════════════════
 * PUBLIC API
 * ═══════════════════════════════════════════════════════════════════════════ */

void ggml_vec_dot_wht_ternary(
    int       n,
    float   * s,
    const void * vx,
    const void * vy,
    float     weight_scale,
    float     act_scale)
{
    const uint8_t * packed = (const uint8_t *)vx;
    const int8_t  * x      = (const int8_t  *)vy;

    int32_t raw;

#if defined(__AVX2__)
    raw = wht_dot_avx2(n, packed, x);
#elif defined(__ARM_NEON)
    raw = wht_dot_neon(n, packed, x);
#else
    /* Scalar fallback: unpack then compute */
    uint8_t enc[4096];
    unpack_i2s_block(packed, enc, n);
    raw = wht_dot_scalar(n, enc, x);
#endif

    /*
     * Scale correction:
     *   raw = Σ w̃[j] · x_q[j]   (integer dot product)
     *   y   = raw · (weight_scale / act_scale)
     *
     * weight_scale = γ  (absmax-mean of true weights)
     * act_scale    = s  (= 127 / max|x_float|, quantizes x_float → x_q)
     * x_float[j]  = x_q[j] / act_scale
     *
     * y_float = Σ w̃[j] · x_float[j]
     *         = Σ w̃[j] · (x_q[j] / act_scale)
     *         = raw / act_scale   ... but we also restore weight scale γ:
     * y_final = raw · γ / act_scale
     */
    *s = (float)raw * weight_scale / act_scale;
}

void ggml_gemv_wht_ternary(
    int       m,
    int       n,
    float   * y,
    const void * W,
    const void * x,
    float     weight_scale,
    float     act_scale)
{
    /*
     * Row stride in I2_S packed format:
     * Each row has n weights at 2 bits each = n/4 bytes.
     * Plus scale float at end: row_bytes = n/4 + alignment.
     * For simplicity we compute n/4 bytes per row (no scale in packed data here).
     */
    const size_t row_bytes = (size_t)n / 4;
    const uint8_t * Wb = (const uint8_t *)W;

    for (int i = 0; i < m; i++) {
        ggml_vec_dot_wht_ternary(
            n,
            &y[i],
            Wb + i * row_bytes,
            x,
            weight_scale,
            act_scale
        );
    }
}

int ggml_wht_verify(
    int       n,
    const void * vx,
    const void * vy,
    float     weight_scale,
    float     act_scale,
    float     tolerance)
{
    const uint8_t * packed = (const uint8_t *)vx;
    const int8_t  * x      = (const int8_t  *)vy;

    /* Reference: scalar on unpacked weights */
    uint8_t enc[4096];
    assert(n <= 4096);
    unpack_i2s_block(packed, enc, n);
    int32_t ref_raw = wht_dot_scalar(n, enc, x);
    float ref = (float)ref_raw * weight_scale / act_scale;

    /* SIMD result */
    float got;
    ggml_vec_dot_wht_ternary(n, &got, vx, vy, weight_scale, act_scale);

    float diff = fabsf(ref - got);
    if (diff > tolerance) {
        printf("[WHT verify FAIL] ref=%.6f got=%.6f diff=%.6f\n", ref, got, diff);
        return 0;
    }
    return 1;
}

/* ═══════════════════════════════════════════════════════════════════════════
 * DISPATCH HELPERS — raw kernels without scale, for ggml.c MAD compatibility
 * ═══════════════════════════════════════════════════════════════════════════ */

/* AVX2 horizontal sum of int8 array */
#if defined(__AVX2__)
static int32_t wht_sum_i8_avx2(int n, const int8_t * x) {
    __m256i accum   = _mm256_setzero_si256();
    const __m256i v1 = _mm256_set1_epi16(1);
    int i = 0;
    for (; i + 32 <= n; i += 32) {
        __m256i v  = _mm256_loadu_si256((const __m256i *)(x + i));
        __m256i lo = _mm256_cvtepi8_epi16(_mm256_castsi256_si128(v));
        __m256i hi = _mm256_cvtepi8_epi16(_mm256_extracti128_si256(v, 1));
        accum = _mm256_add_epi32(accum, _mm256_madd_epi16(lo, v1));
        accum = _mm256_add_epi32(accum, _mm256_madd_epi16(hi, v1));
    }
    int32_t result = hsum_i32_avx2(accum);
    for (; i < n; i++) result += (int32_t)x[i];
    return result;
}
#endif

#if defined(__ARM_NEON)
static int32_t wht_sum_i8_neon(int n, const int8_t * x) {
    int32x4_t accum = vdupq_n_s32(0);
    int i = 0;
    for (; i + 16 <= n; i += 16) {
        int8x16_t v  = vld1q_s8(x + i);
        int16x8_t lo = vmovl_s8(vget_low_s8(v));
        int16x8_t hi = vmovl_s8(vget_high_s8(v));
        accum = vaddq_s32(accum, vpaddlq_s16(vaddq_s16(lo, hi)));
    }
    int32_t result = (int32_t)vaddvq_s32(accum);
    for (; i < n; i++) result += (int32_t)x[i];
    return result;
}
#endif

int32_t ggml_wht_raw_dot(int n, const void * vx, const void * vy) {
    const uint8_t * packed = (const uint8_t *)vx;
    const int8_t  * x      = (const int8_t  *)vy;
#if defined(__AVX2__)
    return wht_dot_avx2(n, packed, x);
#elif defined(__ARM_NEON)
    return wht_dot_neon(n, packed, x);
#else
    uint8_t enc[4096];
    if (n > 4096) n = 4096;
    unpack_i2s_block(packed, enc, n);
    return wht_dot_scalar(n, enc, x);
#endif
}

int32_t ggml_wht_sum_i8(int n, const int8_t * vy) {
#if defined(__AVX2__)
    return wht_sum_i8_avx2(n, vy);
#elif defined(__ARM_NEON)
    return wht_sum_i8_neon(n, vy);
#else
    int32_t sum = 0;
    for (int i = 0; i < n; i++) sum += (int32_t)vy[i];
    return sum;
#endif
}
