{
  "design": {
    "design_info": {
      "boundary_crc": "0x46767EB3AA0E8D49",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../Gitaar_effect_delay.gen/sources_1/bd/selfmade_delay",
      "name": "selfmade_delay",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "xlconstant_1": "",
      "Mem_chorus_driver_0": ""
    },
    "ports": {
      "ws_in_0": {
        "direction": "I"
      },
      "clk_in_0": {
        "direction": "I"
      },
      "audio_in_0": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "delay_0": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "delay_sample_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "selfmade_delay_blk_mem_gen_0_0",
        "xci_path": "ip\\selfmade_delay_blk_mem_gen_0_0\\selfmade_delay_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Read_Width_A": {
            "value": "24"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65536"
          },
          "Write_Width_A": {
            "value": "24"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "selfmade_delay_xlconstant_1_0",
        "xci_path": "ip\\selfmade_delay_xlconstant_1_0\\selfmade_delay_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "Mem_chorus_driver_0": {
        "vlnv": "xilinx.com:module_ref:Mem_chorus_driver:1.0",
        "xci_name": "selfmade_delay_Mem_chorus_driver_0_0",
        "xci_path": "ip\\selfmade_delay_Mem_chorus_driver_0_0\\selfmade_delay_Mem_chorus_driver_0_0.xci",
        "inst_hier_path": "Mem_chorus_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mem_chorus_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ws_in": {
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "write_enable": {
            "direction": "O"
          },
          "audio_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "adress_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_write": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "data_read": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "delay": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "delay_sample": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Mem_chorus_driver_0_adress_out": {
        "ports": [
          "Mem_chorus_driver_0/adress_out",
          "blk_mem_gen_0/addra"
        ]
      },
      "Mem_chorus_driver_0_data_write": {
        "ports": [
          "Mem_chorus_driver_0/data_write",
          "blk_mem_gen_0/dina"
        ]
      },
      "Mem_chorus_driver_0_delay": {
        "ports": [
          "Mem_chorus_driver_0/delay",
          "delay_0"
        ]
      },
      "Mem_chorus_driver_0_write_enable": {
        "ports": [
          "Mem_chorus_driver_0/write_enable",
          "blk_mem_gen_0/wea"
        ]
      },
      "audio_in_0_1": {
        "ports": [
          "audio_in_0",
          "Mem_chorus_driver_0/audio_in"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "Mem_chorus_driver_0/data_read"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_in_0",
          "blk_mem_gen_0/clka",
          "Mem_chorus_driver_0/aclk"
        ]
      },
      "delay_sample_0_1": {
        "ports": [
          "delay_sample_0",
          "Mem_chorus_driver_0/delay_sample"
        ]
      },
      "ws_in_0_1": {
        "ports": [
          "ws_in_0",
          "Mem_chorus_driver_0/ws_in"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "blk_mem_gen_0/ena"
        ]
      }
    }
  }
}