;redcode
;assert 1
	SPL 0, <-22
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	MOV -1, <-20
	MOV -1, <-20
	SLT 210, 60
	CMP @121, 106
	SLT 210, 60
	CMP @121, 106
	MOV -1, <-20
	JMP <13
	SUB @10, 0
	SUB @121, 106
	SUB @121, 106
	SUB 0, 0
	MOV -7, <-20
	SUB @0, @2
	MOV #-1, <-28
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	JMN <121, 196
	ADD 210, 60
	MOV -1, <-20
	SUB 0, 0
	MOV -1, <-20
	CMP 0, 0
	SUB 0, 0
	CMP @0, @2
	SUB 0, @21
	SUB @121, 106
	SUB @121, 106
	SUB 0, @25
	MOV #601, <-810
	SPL 300, 90
	SUB @0, @2
	JMP <10
	SUB 0, 0
	SUB #40, -0
	SUB @121, 106
	SUB 300, 90
	ADD 210, 60
	MOV -7, <-20
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	SPL 0, <-22
	CMP -207, <-120
	CMP -207, <-120
	MOV 630, 64
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 103
	ADD 30, 9
	CMP #270, <0
	CMP #270, <0
	SUB 12, @10
	SUB -1, <-20
	JMN -207, @-120
	ADD 270, 60
	MOV -1, <-20
	CMP #270, <0
	SUB #72, @260
	JMP 0, <2
	MOV -1, <-20
	SLT #270, <0
	MOV -1, <-20
	SLT #270, <0
	DJN 0, <402
	SUB -207, <-120
	ADD #270, <3
	MOV @-127, 103
	SUB 12, @10
	CMP 0, 0
	SUB 12, @10
	JMP 20, <12
	ADD #270, <1
	SUB @127, 106
	SUB @121, 106
	JMN @12, #200
	ADD 210, 30
	ADD 30, 9
	SUB @121, 103
	SLT 721, -603
	DJN -1, @-20
	DJN 101, @-201
	SUB 12, @10
	ADD #270, <0
	SUB #12, @200
	SPL 0, <402
	SPL 0, <402
	ADD #270, <0
