 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: Q-2019.12
Date   : Wed Sep 16 18:09:57 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: res_di[2] (input port clocked by clk)
  Endpoint: res_addr_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  res_di[2] (in)                           0.08       5.58 f
  U292/Y (OR3X6)                           0.26       5.83 f
  U320/Y (NOR2X8)                          0.10       5.93 r
  U268/Y (NAND2X6)                         0.08       6.01 f
  U300/Y (NOR2X1)                          0.23       6.24 r
  U311/Y (OA21X4)                          0.20       6.44 r
  U301/Y (NAND2X2)                         0.11       6.55 f
  U314/Y (NOR4X4)                          0.25       6.80 r
  U372/Y (MXI2X2)                          0.21       7.00 f
  U298/Y (NAND2X6)                         0.14       7.14 r
  U340/Y (NAND4BX4)                        0.22       7.37 r
  U305/Y (NOR2BX1)                         0.33       7.69 r
  U271/Y (BUFX6)                           0.21       7.90 r
  U361/Y (NAND2X1)                         0.21       8.11 f
  U374/Y (OAI31X4)                         0.40       8.51 r
  U290/Y (INVX3)                           0.07       8.58 f
  U376/Y (OAI211X2)                        0.12       8.70 r
  U321/Y (BUFX12)                          0.26       8.96 r
  U313/Y (NAND2X8)                         0.11       9.07 f
  U302/Y (NOR2X2)                          0.22       9.28 r
  U303/Y (OR2X2)                           0.47       9.75 r
  U544/Y (AOI21X1)                         0.25      10.00 f
  U284/Y (NAND4X2)                         0.21      10.20 r
  res_addr_reg[2]/D (DFFSX1)               0.00      10.20 r
  data arrival time                                  10.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  res_addr_reg[2]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.17      10.23
  data required time                                 10.23
  -----------------------------------------------------------
  data required time                                 10.23
  data arrival time                                 -10.20
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
