;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, -202
	SPL -7, @-20
	SPL -7, @-20
	JMN 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, -232
	SLT @0, 90
	SLT @0, 90
	SUB 100, 12
	SUB 190, 17
	JMN 0, <-202
	SPL 0, -202
	SUB 120, 9
	MOV -7, <-20
	ADD 1, <-1
	SPL 0, -202
	ADD 130, 8
	ADD 1, <-1
	ADD 10, 9
	SLT 100, 9
	SLT 100, 9
	SPL 0, -202
	JMN 0, <-202
	ADD 10, 9
	SUB 130, 8
	SUB #72, @200
	SUB #100, 9
	JMZ 410, 9
	SPL 0, -202
	SPL 0, #2
	ADD 130, 8
	SUB 100, 12
	SPL 0, <-2
	SPL 0, -202
	SUB @121, 103
	SPL 0, <-2
	SPL 0, <-2
	SUB @121, 103
	SUB 100, 9
	SUB 100, 9
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-420
	SPL 0, <-2
