{"vcs1":{"timestamp_begin":1700151779.894840555, "rt":9.28, "ut":8.20, "st":0.53}}
{"vcselab":{"timestamp_begin":1700151789.262761235, "rt":1.09, "ut":0.35, "st":0.19}}
{"link":{"timestamp_begin":1700151790.429854699, "rt":0.42, "ut":0.13, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700151779.153357936}
{"VCS_COMP_START_TIME": 1700151779.153357936}
{"VCS_COMP_END_TIME": 1700151799.431372501}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370316}}
{"stitch_vcselab": {"peak_mem": 240016}}
