<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4664" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4664{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4664{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4664{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4664{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4664{left:525px;bottom:998px;letter-spacing:-0.14px;}
#t6_4664{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t7_4664{left:525px;bottom:973px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_4664{left:189px;bottom:949px;letter-spacing:-0.12px;}
#t9_4664{left:525px;bottom:949px;letter-spacing:-0.14px;}
#ta_4664{left:85px;bottom:924px;letter-spacing:-0.15px;}
#tb_4664{left:146px;bottom:924px;letter-spacing:-0.12px;}
#tc_4664{left:189px;bottom:924px;letter-spacing:-0.14px;}
#td_4664{left:432px;bottom:924px;letter-spacing:-0.13px;}
#te_4664{left:525px;bottom:924px;letter-spacing:-0.11px;}
#tf_4664{left:525px;bottom:907px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_4664{left:85px;bottom:883px;letter-spacing:-0.17px;}
#th_4664{left:146px;bottom:883px;letter-spacing:-0.12px;}
#ti_4664{left:189px;bottom:883px;letter-spacing:-0.15px;}
#tj_4664{left:432px;bottom:883px;letter-spacing:-0.15px;}
#tk_4664{left:525px;bottom:883px;letter-spacing:-0.12px;}
#tl_4664{left:189px;bottom:837px;letter-spacing:-0.13px;}
#tm_4664{left:525px;bottom:837px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tn_4664{left:525px;bottom:816px;letter-spacing:-0.11px;}
#to_4664{left:189px;bottom:791px;letter-spacing:-0.12px;}
#tp_4664{left:525px;bottom:791px;letter-spacing:-0.14px;}
#tq_4664{left:85px;bottom:767px;letter-spacing:-0.15px;}
#tr_4664{left:146px;bottom:767px;letter-spacing:-0.12px;}
#ts_4664{left:189px;bottom:767px;letter-spacing:-0.15px;}
#tt_4664{left:432px;bottom:767px;letter-spacing:-0.14px;}
#tu_4664{left:525px;bottom:767px;letter-spacing:-0.12px;}
#tv_4664{left:525px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4664{left:85px;bottom:721px;letter-spacing:-0.18px;}
#tx_4664{left:142px;bottom:721px;letter-spacing:-0.17px;}
#ty_4664{left:189px;bottom:721px;letter-spacing:-0.14px;}
#tz_4664{left:432px;bottom:721px;letter-spacing:-0.14px;}
#t10_4664{left:525px;bottom:721px;letter-spacing:-0.12px;}
#t11_4664{left:525px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t12_4664{left:85px;bottom:675px;letter-spacing:-0.17px;}
#t13_4664{left:142px;bottom:675px;letter-spacing:-0.17px;}
#t14_4664{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t15_4664{left:432px;bottom:675px;letter-spacing:-0.14px;}
#t16_4664{left:525px;bottom:675px;letter-spacing:-0.12px;}
#t17_4664{left:525px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_4664{left:85px;bottom:629px;letter-spacing:-0.16px;}
#t19_4664{left:142px;bottom:629px;letter-spacing:-0.16px;}
#t1a_4664{left:189px;bottom:629px;letter-spacing:-0.14px;}
#t1b_4664{left:432px;bottom:629px;letter-spacing:-0.13px;}
#t1c_4664{left:525px;bottom:629px;letter-spacing:-0.12px;}
#t1d_4664{left:525px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_4664{left:85px;bottom:584px;letter-spacing:-0.16px;}
#t1f_4664{left:142px;bottom:584px;letter-spacing:-0.16px;}
#t1g_4664{left:189px;bottom:584px;letter-spacing:-0.14px;}
#t1h_4664{left:432px;bottom:584px;letter-spacing:-0.13px;}
#t1i_4664{left:525px;bottom:584px;letter-spacing:-0.12px;}
#t1j_4664{left:525px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_4664{left:85px;bottom:538px;letter-spacing:-0.16px;}
#t1l_4664{left:142px;bottom:538px;letter-spacing:-0.16px;}
#t1m_4664{left:189px;bottom:538px;letter-spacing:-0.14px;}
#t1n_4664{left:432px;bottom:538px;letter-spacing:-0.13px;}
#t1o_4664{left:525px;bottom:538px;letter-spacing:-0.12px;}
#t1p_4664{left:525px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1q_4664{left:85px;bottom:492px;letter-spacing:-0.16px;}
#t1r_4664{left:142px;bottom:492px;letter-spacing:-0.16px;}
#t1s_4664{left:189px;bottom:492px;letter-spacing:-0.14px;}
#t1t_4664{left:432px;bottom:492px;letter-spacing:-0.13px;}
#t1u_4664{left:525px;bottom:492px;letter-spacing:-0.12px;}
#t1v_4664{left:525px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_4664{left:86px;bottom:446px;letter-spacing:-0.17px;}
#t1x_4664{left:142px;bottom:446px;letter-spacing:-0.15px;}
#t1y_4664{left:189px;bottom:446px;letter-spacing:-0.16px;}
#t1z_4664{left:432px;bottom:446px;letter-spacing:-0.12px;}
#t20_4664{left:525px;bottom:446px;letter-spacing:-0.12px;}
#t21_4664{left:525px;bottom:425px;letter-spacing:-0.12px;}
#t22_4664{left:525px;bottom:408px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_4664{left:189px;bottom:383px;letter-spacing:-0.09px;}
#t24_4664{left:525px;bottom:383px;letter-spacing:-0.14px;}
#t25_4664{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t26_4664{left:432px;bottom:359px;letter-spacing:-0.14px;}
#t27_4664{left:525px;bottom:359px;letter-spacing:-0.12px;}
#t28_4664{left:525px;bottom:338px;letter-spacing:-0.11px;}
#t29_4664{left:525px;bottom:321px;letter-spacing:-0.11px;}
#t2a_4664{left:525px;bottom:304px;letter-spacing:-0.11px;}
#t2b_4664{left:189px;bottom:279px;letter-spacing:-0.12px;}
#t2c_4664{left:525px;bottom:279px;letter-spacing:-0.14px;}
#t2d_4664{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t2e_4664{left:432px;bottom:255px;letter-spacing:-0.13px;}
#t2f_4664{left:525px;bottom:255px;letter-spacing:-0.12px;}
#t2g_4664{left:525px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t2h_4664{left:525px;bottom:217px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2i_4664{left:525px;bottom:200px;letter-spacing:-0.11px;}
#t2j_4664{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2k_4664{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2l_4664{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2m_4664{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2n_4664{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2o_4664{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_4664{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2q_4664{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2r_4664{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4664{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4664{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4664{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4664{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4664{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4664" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4664Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4664" style="-webkit-user-select: none;"><object width="935" height="1210" data="4664/4664.svg" type="image/svg+xml" id="pdf4664" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4664" class="t s1_4664">2-142 </span><span id="t2_4664" class="t s1_4664">Vol. 4 </span>
<span id="t3_4664" class="t s2_4664">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4664" class="t s3_4664">49:0 </span><span id="t5_4664" class="t s3_4664">Reserved </span>
<span id="t6_4664" class="t s3_4664">52:50 </span><span id="t7_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t8_4664" class="t s3_4664">63:53 </span><span id="t9_4664" class="t s3_4664">Reserved </span>
<span id="ta_4664" class="t s3_4664">1BH </span><span id="tb_4664" class="t s3_4664">27 </span><span id="tc_4664" class="t s3_4664">IA32_APIC_BASE </span><span id="td_4664" class="t s3_4664">Thread </span><span id="te_4664" class="t s3_4664">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="tf_4664" class="t s3_4664">and Table 2-2. </span>
<span id="tg_4664" class="t s3_4664">34H </span><span id="th_4664" class="t s3_4664">52 </span><span id="ti_4664" class="t s3_4664">MSR_SMI_COUNT </span><span id="tj_4664" class="t s3_4664">Thread </span><span id="tk_4664" class="t s3_4664">SMI Counter (R/O) </span>
<span id="tl_4664" class="t s3_4664">31:0 </span><span id="tm_4664" class="t s3_4664">SMI Count (R/O) </span>
<span id="tn_4664" class="t s3_4664">Running count of SMI events since last RESET. </span>
<span id="to_4664" class="t s3_4664">63:32 </span><span id="tp_4664" class="t s3_4664">Reserved </span>
<span id="tq_4664" class="t s3_4664">3AH </span><span id="tr_4664" class="t s3_4664">58 </span><span id="ts_4664" class="t s3_4664">IA32_FEATURE_CONTROL </span><span id="tt_4664" class="t s3_4664">Thread </span><span id="tu_4664" class="t s3_4664">Control Features in Intel 64Processor (R/W) </span>
<span id="tv_4664" class="t s3_4664">See Table 2-2. </span>
<span id="tw_4664" class="t s3_4664">79H </span><span id="tx_4664" class="t s3_4664">121 </span><span id="ty_4664" class="t s3_4664">IA32_BIOS_UPDT_TRIG </span><span id="tz_4664" class="t s3_4664">Core </span><span id="t10_4664" class="t s3_4664">BIOS Update Trigger Register (W) </span>
<span id="t11_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t12_4664" class="t s3_4664">8BH </span><span id="t13_4664" class="t s3_4664">139 </span><span id="t14_4664" class="t s3_4664">IA32_BIOS_SIGN_ID </span><span id="t15_4664" class="t s3_4664">Thread </span><span id="t16_4664" class="t s3_4664">BIOS Update Signature ID (R/W) </span>
<span id="t17_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t18_4664" class="t s3_4664">C1H </span><span id="t19_4664" class="t s3_4664">193 </span><span id="t1a_4664" class="t s3_4664">IA32_PMC0 </span><span id="t1b_4664" class="t s3_4664">Thread </span><span id="t1c_4664" class="t s3_4664">Performance Counter Register </span>
<span id="t1d_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t1e_4664" class="t s3_4664">C2H </span><span id="t1f_4664" class="t s3_4664">194 </span><span id="t1g_4664" class="t s3_4664">IA32_PMC1 </span><span id="t1h_4664" class="t s3_4664">Thread </span><span id="t1i_4664" class="t s3_4664">Performance Counter Register </span>
<span id="t1j_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t1k_4664" class="t s3_4664">C3H </span><span id="t1l_4664" class="t s3_4664">195 </span><span id="t1m_4664" class="t s3_4664">IA32_PMC2 </span><span id="t1n_4664" class="t s3_4664">Thread </span><span id="t1o_4664" class="t s3_4664">Performance Counter Register </span>
<span id="t1p_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t1q_4664" class="t s3_4664">C4H </span><span id="t1r_4664" class="t s3_4664">196 </span><span id="t1s_4664" class="t s3_4664">IA32_PMC3 </span><span id="t1t_4664" class="t s3_4664">Thread </span><span id="t1u_4664" class="t s3_4664">Performance Counter Register </span>
<span id="t1v_4664" class="t s3_4664">See Table 2-2. </span>
<span id="t1w_4664" class="t s3_4664">CEH </span><span id="t1x_4664" class="t s3_4664">206 </span><span id="t1y_4664" class="t s3_4664">MSR_PLATFORM_INFO </span><span id="t1z_4664" class="t s3_4664">Package </span><span id="t20_4664" class="t s3_4664">Platform Information </span>
<span id="t21_4664" class="t s3_4664">Contains power management and other model specific </span>
<span id="t22_4664" class="t s3_4664">features enumeration. See http://biosbits.org. </span>
<span id="t23_4664" class="t s3_4664">7:0 </span><span id="t24_4664" class="t s3_4664">Reserved </span>
<span id="t25_4664" class="t s3_4664">15:8 </span><span id="t26_4664" class="t s3_4664">Package </span><span id="t27_4664" class="t s3_4664">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t28_4664" class="t s3_4664">This is the ratio of the frequency that invariant TSC </span>
<span id="t29_4664" class="t s3_4664">runs at. The invariant TSC frequency can be computed </span>
<span id="t2a_4664" class="t s3_4664">by multiplying this ratio by 133.33 MHz. </span>
<span id="t2b_4664" class="t s3_4664">27:16 </span><span id="t2c_4664" class="t s3_4664">Reserved </span>
<span id="t2d_4664" class="t s3_4664">28 </span><span id="t2e_4664" class="t s3_4664">Package </span><span id="t2f_4664" class="t s3_4664">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2g_4664" class="t s3_4664">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t2h_4664" class="t s3_4664">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t2i_4664" class="t s3_4664">Programmable Ratio Limit for Turbo mode is disabled. </span>
<span id="t2j_4664" class="t s4_4664">Table 2-15. </span><span id="t2k_4664" class="t s4_4664">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2l_4664" class="t s5_4664">Register </span>
<span id="t2m_4664" class="t s5_4664">Address </span><span id="t2n_4664" class="t s5_4664">Register Name / Bit Fields </span><span id="t2o_4664" class="t s5_4664">Scope </span><span id="t2p_4664" class="t s5_4664">Bit Description </span>
<span id="t2q_4664" class="t s5_4664">Hex </span><span id="t2r_4664" class="t s5_4664">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
