package p4nic
import chisel3._
import chisel3.util._
import chisel3.experimental.ChiselEnum
import common._
import common.storage._
import common.axi._
import common.ToZero
import cmac._
import qdma._

class DenseNICTop extends RawModule {
    // I/O ports

    // Now it just hangs.
    val hbmCattrip		= IO(Output(UInt(1.W)))
    // Board system clocks.
    val sysClkP			= IO(Input(Clock()))
    val sysClkN			= IO(Input(Clock()))
    // Pins, including gt clocks.
    val cmacPin			= IO(new CMACPin())
    val qdmaPin			= IO(new QDMAPin())

    hbmCattrip := 0.U

    val sysClk = IBUFDS(sysClkP, sysClkN)

	val userClk  	= Wire(Clock())
	val userRstn 	= Wire(Bool())

    val cmacInst = Module(new XCMAC())
    cmacInst.getTCL()

    cmacPin		<> cmacInst.io.pin
    cmacInst.io.drp_clk         := sysClk
    cmacInst.io.user_clk	    := userClk
    cmacInst.io.user_arstn	    := userRstn
    cmacInst.io.sys_reset 		<> 0.U
     

    val qdmaInst = Module(new QDMA(
        VIVADO_VERSION		= "202101",
        PCIE_WIDTH			= 16,
        TLB_TYPE			= new GTLB,
        SLAVE_BRIDGE		= true,
        BRIDGE_BAR_SCALE	= "Megabytes",
        BRIDGE_BAR_SIZE 	= 4
    ))
    qdmaInst.getTCL()


    
    // Connect QDMA's pins
    val controlReg  = qdmaInst.io.reg_control
    val statusReg   = qdmaInst.io.reg_status
    ToZero(qdmaInst.io.reg_status)

    userClk		:= qdmaInst.io.pcie_clk
    userRstn	:= qdmaInst.io.pcie_arstn & ~controlReg(0)(0)

    qdmaInst.io.user_clk	:= userClk
    qdmaInst.io.user_arstn	:= qdmaInst.io.pcie_arstn
    qdmaInst.io.soft_rstn	:= 1.U

    qdmaInst.io.pin 		<> qdmaPin

    // Init values
    qdmaInst.io.axib.ar.ready	:= 1.U
    qdmaInst.io.axib.aw.ready	:= 1.U
    qdmaInst.io.axib.w.ready	:= 1.U
    qdmaInst.io.axib.r.valid	:= 1.U
    ToZero(qdmaInst.io.axib.r.bits)
    qdmaInst.io.axib.b.valid	:= 1.U
    ToZero(qdmaInst.io.axib.b.bits)

    // Packet gen module

    val packetGen	= withClockAndReset(userClk, ~userRstn.asBool) {Module(new DensePacketGen())}

    packetGen.io.cmacTx 	<> cmacInst.io.s_net_tx
    packetGen.io.cmacRx		<> cmacInst.io.m_net_rx
    withClockAndReset(userClk, ~userRstn.asBool) {
        packetGen.io.h2cData	<> RegSlice(6)(qdmaInst.io.h2c_data)
        RegSlice(6)(packetGen.io.c2hCmd)		<> qdmaInst.io.c2h_cmd
        RegSlice(6)(packetGen.io.c2hData)	    <> qdmaInst.io.c2h_data
        RegSlice(6)(packetGen.io.h2cCmd)		<> qdmaInst.io.h2c_cmd
        AXIRegSlice(6)(packetGen.io.sAxib)      <> qdmaInst.io.s_axib.get
    }

    /* For worker, QDMA regs are used as below:
     *
     * Reg(128-129): Param phys address
     * Reg(130)    : Param len
     * Reg(132-133): Param req callback
     * Reg(134)    : Param req valid
     * Reg(136-137): Grad phys address
     * Reg(138)    : Grad len
     * Reg(140-141): Grad req callback
     * Reg(142)    : Grad req valid
     * Reg(160)    : Node rank
     * Reg(640)    : Param req ready
     * Reg(641)    : Grad req ready
     */
    packetGen.io.paramReq.bits.addr     := Cat(Seq(controlReg(129), controlReg(128)))
    packetGen.io.paramReq.bits.size     := controlReg(130)
    packetGen.io.paramReq.bits.callback := Cat(Seq(controlReg(133), controlReg(132)))
    packetGen.io.gradReq.bits.addr      := Cat(Seq(controlReg(137), controlReg(136)))
    packetGen.io.gradReq.bits.size      := controlReg(138)
    packetGen.io.gradReq.bits.callback  := Cat(Seq(controlReg(141), controlReg(140)))
    packetGen.io.paramReq.valid         := withClockAndReset(userClk, ~userRstn.asBool){
        (controlReg(134)(0) === 1.U && RegNext(controlReg(134)(0)) =/= 1.U)
    }
    packetGen.io.gradReq.valid          := withClockAndReset(userClk, ~userRstn.asBool){
        (controlReg(142)(0) === 1.U && RegNext(controlReg(142)(0)) =/= 1.U)
    }
    packetGen.io.nodeRank       := controlReg(160)

    statusReg(128) := packetGen.io.paramReq.ready
    statusReg(129) := packetGen.io.gradReq.ready

    // Tracing performance of FPGA.
    // withClockAndReset(userClk, ~userRstn.asBool) {
    //     val h2cProbe = Module(new BandwidthProbe)
    //     h2cProbe.io.enable 		:= controlReg(208)
    //     h2cProbe.io.fire		:= packetGen.io.h2cData.fire
    //     h2cProbe.io.count.ready	:= (controlReg(209)(0) === 1.U && RegNext(controlReg(209)(0)) =/= 1.U)
    //     statusReg(256)	:= Mux(h2cProbe.io.count.valid, h2cProbe.io.count.bits, -1.S(32.W).asUInt)
    // }


    withClockAndReset(userClk, ~userRstn.asBool) {
        val timer_en = RegInit(Bool(), false.B)
        val timer = RegInit(UInt(32.W), 0.U)
        val data_cnt = RegInit(UInt(32.W), 0.U)

        when (packetGen.io.h2cCmd.fire()) {
            timer_en := true.B
        }.elsewhen(data_cnt === (controlReg(130)>>6.U)){
            timer_en := false.B
        }.otherwise {
            timer_en := timer_en
        }

        when (packetGen.io.h2cCmd.fire()) {
            data_cnt := 0.U
        }.elsewhen(RegNext(packetGen.io.c2hData.fire())){
            data_cnt := data_cnt + 1.U
        }.otherwise {
            data_cnt := data_cnt
        }


        when (timer_en) {
            timer := timer + 1.U
        }.otherwise {
            timer := timer
        }

        statusReg(257) := timer

    
        val h2cProbe = Module(new BandwidthProbe)
        h2cProbe.io.enable      := controlReg(180)
        h2cProbe.io.fire        := RegNext(packetGen.io.h2cData.fire)
        h2cProbe.io.count.ready := (controlReg(181)(0) === 1.U && RegNext(controlReg(181)(0) =/= 1.U))
        statusReg(256)          := Mux(h2cProbe.io.count.valid, h2cProbe.io.count.bits, -1.S(32.W).asUInt)


    // class ila_timer(seq:Seq[Data]) extends BaseILA(seq)
    // val instIlaTimer = Module(new ila_timer(Seq(	
    //     timer_en,
    //     timer,
    //     data_cnt,
    //     h2cProbe.io.enable,
    //     h2cProbe.io.fire,
    //     h2cProbe.io.count.ready,
    //     h2cProbe.io.count.valid,
    //     h2cProbe.io.count.bits

    // )))
    // instIlaTimer.connect(userClk)




    }




    Collector.connect_to_status_reg(statusReg, 400)
}