var searchData=
[
  ['efm32gg_0',['EFM32GG',['../group___e_f_m32_g_g.html',1,'']]],
  ['efm32gg990f1024_1',['EFM32GG990F1024',['../group___e_f_m32_g_g990_f1024.html',1,'']]],
  ['efm32gg990f1024_20alternate_20function_2',['EFM32GG990F1024 Alternate Function',['../group___e_f_m32_g_g990_f1024___alternate___function.html',1,'']]],
  ['efm32gg990f1024_20bit_20fields_3',['EFM32GG990F1024 Bit Fields',['../group___e_f_m32_g_g990_f1024___bit_fields.html',1,'']]],
  ['efm32gg990f1024_20core_4',['EFM32GG990F1024 Core',['../group___e_f_m32_g_g990_f1024___core.html',1,'']]],
  ['efm32gg990f1024_20part_5',['EFM32GG990F1024 Part',['../group___e_f_m32_g_g990_f1024___part.html',1,'']]],
  ['efm32gg990f1024_20peripheral_20declarations_6',['EFM32GG990F1024 Peripheral Declarations',['../group___e_f_m32_g_g990_f1024___peripheral___declaration.html',1,'']]],
  ['efm32gg990f1024_20peripheral_20memory_20map_7',['EFM32GG990F1024 Peripheral Memory Map',['../group___e_f_m32_g_g990_f1024___peripheral___base.html',1,'']]],
  ['efm32gg990f1024_20peripheral_20typedefs_8',['EFM32GG990F1024 Peripheral TypeDefs',['../group___e_f_m32_g_g990_f1024___peripheral___type_defs.html',1,'']]],
  ['efm32gg990f1024_20unlock_20codes_9',['EFM32GG990F1024 Unlock Codes',['../group___e_f_m32_g_g990_f1024___u_n_l_o_c_k.html',1,'']]],
  ['efm32gg_5facmp_10',['EFM32GG_ACMP',['../group___e_f_m32_g_g___a_c_m_p.html',1,'']]],
  ['efm32gg_5facmp_5fbitfields_11',['EFM32GG_ACMP_BitFields',['../group___e_f_m32_g_g___a_c_m_p___bit_fields.html',1,'']]],
  ['efm32gg_5fadc_12',['EFM32GG_ADC',['../group___e_f_m32_g_g___a_d_c.html',1,'']]],
  ['efm32gg_5fadc_5fbitfields_13',['EFM32GG_ADC_BitFields',['../group___e_f_m32_g_g___a_d_c___bit_fields.html',1,'']]],
  ['efm32gg_5faes_14',['EFM32GG_AES',['../group___e_f_m32_g_g___a_e_s.html',1,'']]],
  ['efm32gg_5faes_5fbitfields_15',['EFM32GG_AES_BitFields',['../group___e_f_m32_g_g___a_e_s___bit_fields.html',1,'']]],
  ['efm32gg_5faf_5fpins_16',['EFM32GG_AF_Pins',['../group___e_f_m32_g_g___a_f___pins.html',1,'']]],
  ['efm32gg_5faf_5fports_17',['EFM32GG_AF_Ports',['../group___e_f_m32_g_g___a_f___ports.html',1,'']]],
  ['efm32gg_5fburtc_18',['EFM32GG_BURTC',['../group___e_f_m32_g_g___b_u_r_t_c.html',1,'']]],
  ['efm32gg_5fburtc_5fbitfields_19',['EFM32GG_BURTC_BitFields',['../group___e_f_m32_g_g___b_u_r_t_c___bit_fields.html',1,'']]],
  ['efm32gg_5fcalibrate_20',['EFM32GG_CALIBRATE',['../group___e_f_m32_g_g___c_a_l_i_b_r_a_t_e.html',1,'']]],
  ['efm32gg_5fcmu_21',['EFM32GG_CMU',['../group___e_f_m32_g_g___c_m_u.html',1,'']]],
  ['efm32gg_5fcmu_5fbitfields_22',['EFM32GG_CMU_BitFields',['../group___e_f_m32_g_g___c_m_u___bit_fields.html',1,'']]],
  ['efm32gg_5fdac_23',['EFM32GG_DAC',['../group___e_f_m32_g_g___d_a_c.html',1,'']]],
  ['efm32gg_5fdac_5fbitfields_24',['EFM32GG_DAC_BitFields',['../group___e_f_m32_g_g___d_a_c___bit_fields.html',1,'']]],
  ['efm32gg_5fdevinfo_25',['EFM32GG_DEVINFO',['../group___e_f_m32_g_g___d_e_v_i_n_f_o.html',1,'']]],
  ['efm32gg_5fdevinfo_5fbitfields_26',['EFM32GG_DEVINFO_BitFields',['../group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields.html',1,'']]],
  ['efm32gg_5fdma_27',['EFM32GG_DMA',['../group___e_f_m32_g_g___d_m_a.html',1,'']]],
  ['efm32gg_5fdma_5fbitfields_28',['EFM32GG_DMA_BitFields',['../group___e_f_m32_g_g___d_m_a___bit_fields.html',1,'']]],
  ['efm32gg_5fdma_5fdescriptor_29',['EFM32GG_DMA_DESCRIPTOR',['../group___e_f_m32_g_g___d_m_a___d_e_s_c_r_i_p_t_o_r.html',1,'']]],
  ['efm32gg_5fdmactrl_5fbitfields_30',['EFM32GG_DMACTRL_BitFields',['../group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields.html',1,'']]],
  ['efm32gg_5fdmareq_5fbitfields_31',['EFM32GG_DMAREQ_BitFields',['../group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields.html',1,'']]],
  ['efm32gg_5febi_32',['EFM32GG_EBI',['../group___e_f_m32_g_g___e_b_i.html',1,'']]],
  ['efm32gg_5febi_5fbitfields_33',['EFM32GG_EBI_BitFields',['../group___e_f_m32_g_g___e_b_i___bit_fields.html',1,'']]],
  ['efm32gg_5femu_34',['EFM32GG_EMU',['../group___e_f_m32_g_g___e_m_u.html',1,'']]],
  ['efm32gg_5femu_5fbitfields_35',['EFM32GG_EMU_BitFields',['../group___e_f_m32_g_g___e_m_u___bit_fields.html',1,'']]],
  ['efm32gg_5fetm_36',['EFM32GG_ETM',['../group___e_f_m32_g_g___e_t_m.html',1,'']]],
  ['efm32gg_5fetm_5fbitfields_37',['EFM32GG_ETM_BitFields',['../group___e_f_m32_g_g___e_t_m___bit_fields.html',1,'']]],
  ['efm32gg_5fgpio_38',['EFM32GG_GPIO',['../group___e_f_m32_g_g___g_p_i_o.html',1,'']]],
  ['efm32gg_5fgpio_5fbitfields_39',['EFM32GG_GPIO_BitFields',['../group___e_f_m32_g_g___g_p_i_o___bit_fields.html',1,'']]],
  ['efm32gg_5fi2c_40',['EFM32GG_I2C',['../group___e_f_m32_g_g___i2_c.html',1,'']]],
  ['efm32gg_5fi2c_5fbitfields_41',['EFM32GG_I2C_BitFields',['../group___e_f_m32_g_g___i2_c___bit_fields.html',1,'']]],
  ['efm32gg_5flcd_42',['EFM32GG_LCD',['../group___e_f_m32_g_g___l_c_d.html',1,'']]],
  ['efm32gg_5flcd_5fbitfields_43',['EFM32GG_LCD_BitFields',['../group___e_f_m32_g_g___l_c_d___bit_fields.html',1,'']]],
  ['efm32gg_5flesense_44',['EFM32GG_LESENSE',['../group___e_f_m32_g_g___l_e_s_e_n_s_e.html',1,'']]],
  ['efm32gg_5flesense_5fbitfields_45',['EFM32GG_LESENSE_BitFields',['../group___e_f_m32_g_g___l_e_s_e_n_s_e___bit_fields.html',1,'']]],
  ['efm32gg_5fletimer_46',['EFM32GG_LETIMER',['../group___e_f_m32_g_g___l_e_t_i_m_e_r.html',1,'']]],
  ['efm32gg_5fletimer_5fbitfields_47',['EFM32GG_LETIMER_BitFields',['../group___e_f_m32_g_g___l_e_t_i_m_e_r___bit_fields.html',1,'']]],
  ['efm32gg_5fleuart_48',['EFM32GG_LEUART',['../group___e_f_m32_g_g___l_e_u_a_r_t.html',1,'']]],
  ['efm32gg_5fleuart_5fbitfields_49',['EFM32GG_LEUART_BitFields',['../group___e_f_m32_g_g___l_e_u_a_r_t___bit_fields.html',1,'']]],
  ['efm32gg_5fmsc_50',['EFM32GG_MSC',['../group___e_f_m32_g_g___m_s_c.html',1,'']]],
  ['efm32gg_5fmsc_5fbitfields_51',['EFM32GG_MSC_BitFields',['../group___e_f_m32_g_g___m_s_c___bit_fields.html',1,'']]],
  ['efm32gg_5fpcnt_52',['EFM32GG_PCNT',['../group___e_f_m32_g_g___p_c_n_t.html',1,'']]],
  ['efm32gg_5fpcnt_5fbitfields_53',['EFM32GG_PCNT_BitFields',['../group___e_f_m32_g_g___p_c_n_t___bit_fields.html',1,'']]],
  ['efm32gg_5fprs_54',['EFM32GG_PRS',['../group___e_f_m32_g_g___p_r_s.html',1,'']]],
  ['efm32gg_5fprs_5fbitfields_55',['EFM32GG_PRS_BitFields',['../group___e_f_m32_g_g___p_r_s___bit_fields.html',1,'']]],
  ['efm32gg_5fprs_5fsignals_56',['EFM32GG_PRS_Signals',['../group___e_f_m32_g_g___p_r_s___signals.html',1,'']]],
  ['efm32gg_5frmu_57',['EFM32GG_RMU',['../group___e_f_m32_g_g___r_m_u.html',1,'']]],
  ['efm32gg_5frmu_5fbitfields_58',['EFM32GG_RMU_BitFields',['../group___e_f_m32_g_g___r_m_u___bit_fields.html',1,'']]],
  ['efm32gg_5fromtable_59',['EFM32GG_ROMTABLE',['../group___e_f_m32_g_g___r_o_m_t_a_b_l_e.html',1,'']]],
  ['efm32gg_5fromtable_5fbitfields_60',['EFM32GG_ROMTABLE_BitFields',['../group___e_f_m32_g_g___r_o_m_t_a_b_l_e___bit_fields.html',1,'']]],
  ['efm32gg_5frtc_61',['EFM32GG_RTC',['../group___e_f_m32_g_g___r_t_c.html',1,'']]],
  ['efm32gg_5frtc_5fbitfields_62',['EFM32GG_RTC_BitFields',['../group___e_f_m32_g_g___r_t_c___bit_fields.html',1,'']]],
  ['efm32gg_5ftimer_63',['EFM32GG_TIMER',['../group___e_f_m32_g_g___t_i_m_e_r.html',1,'']]],
  ['efm32gg_5ftimer_5fbitfields_64',['EFM32GG_TIMER_BitFields',['../group___e_f_m32_g_g___t_i_m_e_r___bit_fields.html',1,'']]],
  ['efm32gg_5fuart_5fbitfields_65',['EFM32GG_UART_BitFields',['../group___e_f_m32_g_g___u_a_r_t___bit_fields.html',1,'']]],
  ['efm32gg_5fusart_66',['EFM32GG_USART',['../group___e_f_m32_g_g___u_s_a_r_t.html',1,'']]],
  ['efm32gg_5fusart_5fbitfields_67',['EFM32GG_USART_BitFields',['../group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html',1,'']]],
  ['efm32gg_5fusb_68',['EFM32GG_USB',['../group___e_f_m32_g_g___u_s_b.html',1,'']]],
  ['efm32gg_5fusb_5fbitfields_69',['EFM32GG_USB_BitFields',['../group___e_f_m32_g_g___u_s_b___bit_fields.html',1,'']]],
  ['efm32gg_5fvcmp_70',['EFM32GG_VCMP',['../group___e_f_m32_g_g___v_c_m_p.html',1,'']]],
  ['efm32gg_5fvcmp_5fbitfields_71',['EFM32GG_VCMP_BitFields',['../group___e_f_m32_g_g___v_c_m_p___bit_fields.html',1,'']]],
  ['efm32gg_5fwdog_72',['EFM32GG_WDOG',['../group___e_f_m32_g_g___w_d_o_g.html',1,'']]],
  ['efm32gg_5fwdog_5fbitfields_73',['EFM32GG_WDOG_BitFields',['../group___e_f_m32_g_g___w_d_o_g___bit_fields.html',1,'']]],
  ['emu_20initialization_74',['EMU Initialization',['../group__device__init__emu.html',1,'']]],
  ['errata_20workarounds_75',['CHIP - Chip Errata Workarounds',['../group__chip.html',1,'']]]
];
