// This program was cloned from: https://github.com/milind7777/VerilogDocGen
// License: MIT License

module m2014_q4j (
  input [3:0] x,
  input [3:0] y,
  output [4:0] sum

);

  assign sum = x+y;
endmodule



