# 8x8RAM
Verilog based 8Ã—8 RAM with a testbench. Includes reset, write/read verification, and supporting diagrams for power, schematic, implementation, and waveform.
