// Seed: 1060455018
module module_0 (
    input wor id_0
);
  reg id_2[-1 : -1];
  assign module_1.id_1 = 0;
  module_2 modCall_1 ();
  always_latch begin : LABEL_0
    id_2 <= 1;
  end
  wire id_3;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3
);
  wire id_5;
  module_0 modCall_1 (id_0);
endmodule
module module_2 ();
  bit id_1;
  assign id_1 = id_1;
  always begin : LABEL_0
    id_1 <= -1'h0;
  end
  assign id_1 = (-1);
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_2 = id_1;
  wire id_5;
endmodule
