<profile>

<section name = "Vitis HLS Report for 'TrotterUnitFinal'" level="0">
<item name = "Date">Tue Aug 24 11:13:44 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">QuantumMonteCarloU50</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 143, 3.333 ns, 0.477 us, 1, 143, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 302, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 779, 474, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 809, -</column>
<column name="Register">-, -, 1467, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U80">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U83">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_12_no_dsp_1_U82">fdiv_32ns_32ns_32_12_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U81">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fsub_32ns_32ns_32_7_full_dsp_1_U79">fsub_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln819_fu_265_p2">+, 0, 0, 71, 64, 64</column>
<column name="and_ln121_fu_302_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln135_1_fu_419_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln135_fu_413_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state144">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op370_writeresp_state144">and, 0, 0, 2, 1, 1</column>
<column name="inside_fu_247_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln110_1_fu_241_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln110_fu_221_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln135_1_fu_387_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln135_2_fu_393_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln135_3_fu_399_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln135_fu_381_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln135_1_fu_409_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln135_fu_405_p2">or, 0, 0, 2, 1, 1</column>
<column name="dHTmp_1_fu_339_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1049_fu_313_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln121_fu_307_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_Repl2_s_fu_425_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1049_1_fu_297_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1049_fu_281_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln110_fu_227_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln131_fu_329_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">764, 145, 1, 145</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem0_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add4_reg_499">32, 0, 32, 0</column>
<column name="and_ln135_1_reg_557">1, 0, 1, 0</column>
<column name="ap_CS_fsm">144, 0, 144, 0</column>
<column name="dHTmp_reg_526">32, 0, 32, 0</column>
<column name="div_reg_509">32, 0, 32, 0</column>
<column name="gmem0_addr_reg_487">64, 0, 64, 0</column>
<column name="iSpin_cast_reg_466">9, 0, 32, 23</column>
<column name="icmp_ln135_1_reg_542">1, 0, 1, 0</column>
<column name="icmp_ln135_2_reg_547">1, 0, 1, 0</column>
<column name="icmp_ln135_3_reg_552">1, 0, 1, 0</column>
<column name="icmp_ln135_reg_537">1, 0, 1, 0</column>
<column name="inside_reg_472">1, 0, 1, 0</column>
<column name="p_Result_1_reg_520">1, 0, 1, 0</column>
<column name="p_Result_s_reg_561">512, 0, 512, 0</column>
<column name="p_Val2_s_reg_515">512, 0, 512, 0</column>
<column name="select_ln1049_reg_504">32, 0, 32, 0</column>
<column name="sub_reg_494">32, 0, 32, 0</column>
<column name="trunc_ln_reg_476">58, 0, 58, 0</column>
<column name="xor_ln1049_reg_481">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, TrotterUnitFinal, return value</column>
<column name="t">in, 2, ap_none, t, scalar</column>
<column name="stage">in, 13, ap_none, stage, scalar</column>
<column name="iPack">in, 3, ap_none, iPack, scalar</column>
<column name="iSpin">in, 9, ap_none, iSpin, scalar</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="trotters">in, 64, ap_none, trotters, scalar</column>
<column name="dH">in, 32, ap_none, dH, scalar</column>
<column name="upSpin">in, 1, ap_none, upSpin, scalar</column>
<column name="downSpin">in, 1, ap_none, downSpin, scalar</column>
<column name="Beta">in, 32, ap_none, Beta, scalar</column>
<column name="dHTunnel">in, 32, ap_none, dHTunnel, scalar</column>
<column name="logRandNumber">in, 32, ap_none, logRandNumber, scalar</column>
</table>
</item>
</section>
</profile>
