--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
bt_state    |    3.214(R)|      SLOW  |   -1.338(R)|      FAST  |clk_BUFGP         |   0.000|
btn<1>      |    1.191(R)|      SLOW  |    0.069(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<2>      |    1.852(R)|      SLOW  |   -0.446(R)|      FAST  |clk_BUFGP         |   0.000|
btn<3>      |    1.909(R)|      SLOW  |   -0.528(R)|      FAST  |clk_BUFGP         |   0.000|
btn<4>      |    1.749(R)|      SLOW  |   -0.464(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<5>      |    0.663(R)|      SLOW  |    0.571(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<6>      |    0.599(R)|      SLOW  |    0.633(R)|      SLOW  |clk_BUFGP         |   0.000|
dipsw<1>    |    0.875(R)|      SLOW  |    0.380(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<0>       |    1.574(R)|      SLOW  |   -0.159(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
bt_tx       |         9.710(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<0> |         9.633(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<1> |         9.054(R)|      SLOW  |         3.726(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<2> |         8.967(R)|      SLOW  |         3.629(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<3> |         9.112(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<4> |         9.151(R)|      SLOW  |         3.705(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<5> |         9.023(R)|      SLOW  |         3.602(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<6> |         8.734(R)|      SLOW  |         3.482(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<7> |         8.544(R)|      SLOW  |         3.376(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_en      |         9.477(R)|      SLOW  |         4.004(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |        10.233(R)|      SLOW  |         4.495(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         9.285(R)|      SLOW  |         3.773(R)|      FAST  |clk_BUFGP         |   0.000|
mn<0>       |         9.336(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
mn<1>       |         9.700(R)|      SLOW  |         4.059(R)|      FAST  |clk_BUFGP         |   0.000|
mn<2>       |         9.431(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
mn<3>       |         9.066(R)|      SLOW  |         3.697(R)|      FAST  |clk_BUFGP         |   0.000|
mn<4>       |         9.179(R)|      SLOW  |         3.765(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.522|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  7 16:18:51 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



