<dec f='llvm/build/lib/Target/PowerPC/PPCGenRegisterInfo.inc' l='326' type='306'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc' l='4207' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='391' u='r' c='_ZNK4llvm12PPCSubtarget29getEnvironmentPointerRegisterEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4195' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6025' u='a' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/PowerPC/Target.cpp' l='96' u='r' c='_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE'/>
