/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [10:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  reg [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_4z[14] & celloutsig_1_7z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | celloutsig_1_9z[8]);
  assign celloutsig_0_17z = ~(celloutsig_0_4z[18] | celloutsig_0_4z[2]);
  assign celloutsig_0_24z = ~(celloutsig_0_6z | celloutsig_0_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z | celloutsig_0_10z[3]) & (celloutsig_0_2z[1] | celloutsig_0_10z[6]));
  assign celloutsig_1_19z = celloutsig_1_8z[4:1] == { in_data[111:109], celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[25:8], celloutsig_0_0z, celloutsig_0_0z } <= { in_data[37:20], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_8z[8:3] || { in_data[118:117], celloutsig_1_12z };
  assign celloutsig_0_6z = in_data[56:42] || { in_data[7:5], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[134:105], celloutsig_1_1z } || { in_data[142:115], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, in_data[175], celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_9z[6:0] };
  assign celloutsig_1_3z = { in_data[187:175], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[129:125], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_0z = in_data[34:16] !== in_data[59:41];
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_3z[13];
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[13:11], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~^ in_data[161:142];
  assign celloutsig_1_7z = ~^ in_data[168:153];
  assign celloutsig_0_3z = ^ { in_data[47:27], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = ^ in_data[161:139];
  assign celloutsig_1_1z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[15], celloutsig_0_2z } >> { in_data[39:38], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } >> { celloutsig_0_4z[8:2], celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[166:159], celloutsig_1_0z } >> { celloutsig_1_4z[9:6], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_4z = { in_data[80:77], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } - { in_data[72:66], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_4z[9:6], celloutsig_0_6z } - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_3z[13:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } - { in_data[121:120], celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[78:76] ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = ~((celloutsig_0_20z[7] & celloutsig_0_5z) | celloutsig_0_11z);
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_9z = in_data[138:125];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_20z = { in_data[76:68], celloutsig_0_17z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
