ARM GAS  /tmp/cc4LKEx4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.bmp280_compensate_T_int32,"ax",%progbits
  21              		.align	1
  22              		.global	bmp280_compensate_T_int32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	bmp280_compensate_T_int32:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** #include "communication.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /tmp/cc4LKEx4.s 			page 2


  30:Core/Src/main.c **** #include <string.h>
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** /* –ö–∞–ª–∏–±—Ä–æ–≤–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* –î–ª—è —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã */
  56:Core/Src/main.c **** ///uint16_t dig_T1[1];
  57:Core/Src/main.c **** uint16_t dig_T1;
  58:Core/Src/main.c **** int16_t  dig_T2;
  59:Core/Src/main.c **** int16_t  dig_T3;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* –î–ª—è pressure */
  62:Core/Src/main.c **** uint16_t dig_P1;
  63:Core/Src/main.c **** int16_t  dig_P2;
  64:Core/Src/main.c **** int16_t  dig_P3;
  65:Core/Src/main.c **** int16_t  dig_P4;
  66:Core/Src/main.c **** int16_t  dig_P5;
  67:Core/Src/main.c **** int16_t  dig_P6;
  68:Core/Src/main.c **** int16_t  dig_P7;
  69:Core/Src/main.c **** int16_t  dig_P8;
  70:Core/Src/main.c **** int16_t  dig_P9;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** int32_t actual_temp;
  73:Core/Src/main.c **** uint32_t actual_pressure;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  78:Core/Src/main.c **** void SystemClock_Config(void);
  79:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  84:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** // Returns temperature in DegC, resolution is 0.01 DegC. Output value of ‚Äú5123‚Äù equals 51.23 De
ARM GAS  /tmp/cc4LKEx4.s 			page 3


  87:Core/Src/main.c **** // t_fine carries fine temperature as global value
  88:Core/Src/main.c **** int32_t t_fine;
  89:Core/Src/main.c **** int32_t bmp280_compensate_T_int32(int32_t adc_T)
  90:Core/Src/main.c **** {
  30              		.loc 1 90 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  91:Core/Src/main.c **** 	int32_t var1, var2, T;
  35              		.loc 1 91 2 view .LVU1
  92:Core/Src/main.c **** 	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
  36              		.loc 1 92 2 view .LVU2
  37              		.loc 1 92 26 is_stmt 0 view .LVU3
  38 0000 0E4B     		ldr	r3, .L2
  39 0002 1B88     		ldrh	r3, [r3]
  40              		.loc 1 92 41 view .LVU4
  41 0004 5A00     		lsls	r2, r3, #1
  42              		.loc 1 92 23 view .LVU5
  43 0006 C2EBE002 		rsb	r2, r2, r0, asr #3
  44              		.loc 1 92 51 view .LVU6
  45 000a 0D49     		ldr	r1, .L2+4
  46 000c B1F90010 		ldrsh	r1, [r1]
  47              		.loc 1 92 48 view .LVU7
  48 0010 01FB02F2 		mul	r2, r1, r2
  49              	.LVL1:
  93:Core/Src/main.c **** 	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))
  50              		.loc 1 93 2 is_stmt 1 view .LVU8
  51              		.loc 1 93 24 is_stmt 0 view .LVU9
  52 0014 C3EB2010 		rsb	r0, r3, r0, asr #4
  53              	.LVL2:
  54              		.loc 1 93 45 view .LVU10
  55 0018 00FB00F0 		mul	r0, r0, r0
  94:Core/Src/main.c **** 	>> 12) *
  56              		.loc 1 94 2 view .LVU11
  57 001c 0013     		asrs	r0, r0, #12
  95:Core/Src/main.c **** 	((int32_t)dig_T3)) >> 14;
  58              		.loc 1 95 3 view .LVU12
  59 001e 094B     		ldr	r3, .L2+8
  60 0020 B3F90030 		ldrsh	r3, [r3]
  94:Core/Src/main.c **** 	>> 12) *
  61              		.loc 1 94 9 view .LVU13
  62 0024 03FB00F0 		mul	r0, r3, r0
  93:Core/Src/main.c **** 	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))
  63              		.loc 1 93 7 view .LVU14
  64 0028 8013     		asrs	r0, r0, #14
  65              	.LVL3:
  96:Core/Src/main.c **** 	t_fine = var1 + var2;
  66              		.loc 1 96 2 is_stmt 1 view .LVU15
  67              		.loc 1 96 16 is_stmt 0 view .LVU16
  68 002a 00EBE220 		add	r0, r0, r2, asr #11
  69              	.LVL4:
  70              		.loc 1 96 9 view .LVU17
  71 002e 064B     		ldr	r3, .L2+12
  72              	.LVL5:
  73              		.loc 1 96 9 view .LVU18
  74 0030 1860     		str	r0, [r3]
ARM GAS  /tmp/cc4LKEx4.s 			page 4


  97:Core/Src/main.c **** 	T = (t_fine * 5 + 128) >> 8;
  75              		.loc 1 97 2 is_stmt 1 view .LVU19
  76              		.loc 1 97 14 is_stmt 0 view .LVU20
  77 0032 00EB8000 		add	r0, r0, r0, lsl #2
  78              		.loc 1 97 18 view .LVU21
  79 0036 8030     		adds	r0, r0, #128
  80              	.LVL6:
  98:Core/Src/main.c **** 	return T;
  81              		.loc 1 98 2 is_stmt 1 view .LVU22
  99:Core/Src/main.c **** }
  82              		.loc 1 99 1 is_stmt 0 view .LVU23
  83 0038 0012     		asrs	r0, r0, #8
  84              	.LVL7:
  85              		.loc 1 99 1 view .LVU24
  86 003a 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 003c 00000000 		.word	dig_T1
  91 0040 00000000 		.word	dig_T2
  92 0044 00000000 		.word	dig_T3
  93 0048 00000000 		.word	t_fine
  94              		.cfi_endproc
  95              	.LFE137:
  97              		.section	.text.bmp280_compensate_P_int64,"ax",%progbits
  98              		.align	1
  99              		.global	bmp280_compensate_P_int64
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	bmp280_compensate_P_int64:
 105              	.LVL8:
 106              	.LFB138:
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** // Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractio
 102:Core/Src/main.c **** // Output value of ‚Äú24674867‚Äù represents 24674867/256 = 96386.2 Pa = 963.862 hPa
 103:Core/Src/main.c **** uint32_t bmp280_compensate_P_int64(int32_t adc_P)
 104:Core/Src/main.c **** {
 107              		.loc 1 104 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 0
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 104 1 is_stmt 0 view .LVU26
 112 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 113              		.cfi_def_cfa_offset 24
 114              		.cfi_offset 3, -24
 115              		.cfi_offset 4, -20
 116              		.cfi_offset 5, -16
 117              		.cfi_offset 6, -12
 118              		.cfi_offset 7, -8
 119              		.cfi_offset 14, -4
 105:Core/Src/main.c **** 	int64_t var1, var2, p;
 120              		.loc 1 105 2 is_stmt 1 view .LVU27
 106:Core/Src/main.c **** 	var1 = ((int64_t)t_fine) - 128000;
 121              		.loc 1 106 2 view .LVU28
 122              		.loc 1 106 10 is_stmt 0 view .LVU29
 123 0002 664B     		ldr	r3, .L8
ARM GAS  /tmp/cc4LKEx4.s 			page 5


 124 0004 1968     		ldr	r1, [r3]
 125 0006 CB17     		asrs	r3, r1, #31
 126              		.loc 1 106 7 view .LVU30
 127 0008 B1F5FA31 		subs	r1, r1, #128000
 128 000c 43F1FF33 		adc	r3, r3, #-1
 129              	.LVL9:
 107:Core/Src/main.c **** 	var2 = var1 * var1 * (int64_t)dig_P6;
 130              		.loc 1 107 2 is_stmt 1 view .LVU31
 131              		.loc 1 107 14 is_stmt 0 view .LVU32
 132 0010 01FB03F4 		mul	r4, r1, r3
 133 0014 A1FB0126 		umull	r2, r6, r1, r1
 134 0018 06EB4406 		add	r6, r6, r4, lsl #1
 135              		.loc 1 107 23 view .LVU33
 136 001c 604C     		ldr	r4, .L8+4
 137 001e B4F90050 		ldrsh	r5, [r4]
 138 0022 EC17     		asrs	r4, r5, #31
 139              		.loc 1 107 7 view .LVU34
 140 0024 02FB04F4 		mul	r4, r2, r4
 141 0028 05FB0644 		mla	r4, r5, r6, r4
 142 002c A2FB0575 		umull	r7, r5, r2, r5
 143 0030 2C44     		add	r4, r4, r5
 144              	.LVL10:
 108:Core/Src/main.c **** 	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 145              		.loc 1 108 2 is_stmt 1 view .LVU35
 146              		.loc 1 108 23 is_stmt 0 view .LVU36
 147 0032 5C4D     		ldr	r5, .L8+8
 148 0034 B5F900C0 		ldrsh	ip, [r5]
 149 0038 4FEAEC75 		asr	r5, ip, #31
 150              		.loc 1 108 22 view .LVU37
 151 003c 0CFB03FE 		mul	lr, ip, r3
 152 0040 01FB05EE 		mla	lr, r1, r5, lr
 153 0044 ACFB01C5 		umull	ip, r5, ip, r1
 154 0048 AE44     		add	lr, lr, r5
 155              		.loc 1 108 39 view .LVU38
 156 004a 4FEA4E4E 		lsl	lr, lr, #17
 157 004e 4EEADC3E 		orr	lr, lr, ip, lsr #15
 158 0052 4FEA4C4C 		lsl	ip, ip, #17
 159              		.loc 1 108 7 view .LVU39
 160 0056 1CEB070C 		adds	ip, ip, r7
 161 005a 44EB0E04 		adc	r4, r4, lr
 162              	.LVL11:
 109:Core/Src/main.c **** 	var2 = var2 + (((int64_t)dig_P4)<<35);
 163              		.loc 1 109 2 is_stmt 1 view .LVU40
 164              		.loc 1 109 18 is_stmt 0 view .LVU41
 165 005e 524D     		ldr	r5, .L8+12
 166 0060 B5F90050 		ldrsh	r5, [r5]
 167              		.loc 1 109 7 view .LVU42
 168 0064 04EBC504 		add	r4, r4, r5, lsl #3
 169              	.LVL12:
 110:Core/Src/main.c **** 	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 170              		.loc 1 110 2 is_stmt 1 view .LVU43
 171              		.loc 1 110 25 is_stmt 0 view .LVU44
 172 0068 504D     		ldr	r5, .L8+16
 173 006a B5F900E0 		ldrsh	lr, [r5]
 174 006e 4FEAEE75 		asr	r5, lr, #31
 175              		.loc 1 110 23 view .LVU45
 176 0072 02FB05F5 		mul	r5, r2, r5
ARM GAS  /tmp/cc4LKEx4.s 			page 6


 177 0076 0EFB0655 		mla	r5, lr, r6, r5
 178 007a A2FB0E2E 		umull	r2, lr, r2, lr
 179 007e 7544     		add	r5, r5, lr
 180              		.loc 1 110 41 view .LVU46
 181 0080 120A     		lsrs	r2, r2, #8
 182 0082 42EA0562 		orr	r2, r2, r5, lsl #24
 183              		.loc 1 110 57 view .LVU47
 184 0086 4A4E     		ldr	r6, .L8+20
 185 0088 B6F900E0 		ldrsh	lr, [r6]
 186 008c 4FEAEE76 		asr	r6, lr, #31
 187              		.loc 1 110 55 view .LVU48
 188 0090 0EFB03F3 		mul	r3, lr, r3
 189              	.LVL13:
 190              		.loc 1 110 55 view .LVU49
 191 0094 01FB0633 		mla	r3, r1, r6, r3
 192 0098 AEFB01E1 		umull	lr, r1, lr, r1
 193              	.LVL14:
 194              		.loc 1 110 55 view .LVU50
 195 009c 0B44     		add	r3, r3, r1
 196              		.loc 1 110 73 view .LVU51
 197 009e 1B03     		lsls	r3, r3, #12
 198 00a0 43EA1E53 		orr	r3, r3, lr, lsr #20
 199 00a4 4FEA0E3E 		lsl	lr, lr, #12
 200              		.loc 1 110 7 view .LVU52
 201 00a8 12EB0E02 		adds	r2, r2, lr
 202 00ac 43EB2523 		adc	r3, r3, r5, asr #8
 203              	.LVL15:
 111:Core/Src/main.c **** 	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 204              		.loc 1 111 2 is_stmt 1 view .LVU53
 205              		.loc 1 111 29 is_stmt 0 view .LVU54
 206 00b0 03F50043 		add	r3, r3, #32768
 207              	.LVL16:
 208              		.loc 1 111 38 view .LVU55
 209 00b4 3F49     		ldr	r1, .L8+24
 210 00b6 0D88     		ldrh	r5, [r1]
 211              		.loc 1 111 36 view .LVU56
 212 00b8 A2FB0521 		umull	r2, r1, r2, r5
 213              	.LVL17:
 214              		.loc 1 111 36 view .LVU57
 215 00bc 05FB0311 		mla	r1, r5, r3, r1
 216              		.loc 1 111 7 view .LVU58
 217 00c0 4A10     		asrs	r2, r1, #1
 218 00c2 CB17     		asrs	r3, r1, #31
 219              	.LVL18:
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** 	if (var1 == 0)
 220              		.loc 1 113 2 is_stmt 1 view .LVU59
 221              		.loc 1 113 5 is_stmt 0 view .LVU60
 222 00c4 53EA6101 		orrs	r1, r3, r1, asr #1
 223 00c8 65D0     		beq	.L6
 114:Core/Src/main.c **** 	{
 115:Core/Src/main.c **** 		return 0; // avoid exception caused by division by zero
 116:Core/Src/main.c **** 	}
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** 	p = 1048576-adc_P;
 224              		.loc 1 118 2 is_stmt 1 view .LVU61
 225              		.loc 1 118 13 is_stmt 0 view .LVU62
ARM GAS  /tmp/cc4LKEx4.s 			page 7


 226 00ca C0F5801E 		rsb	lr, r0, #1048576
 227              	.LVL19:
 119:Core/Src/main.c **** 	p = (((p<<31)-var2)*3125)/var1;
 228              		.loc 1 119 2 is_stmt 1 view .LVU63
 229              		.loc 1 119 10 is_stmt 0 view .LVU64
 230 00ce 4FEA6E01 		asr	r1, lr, #1
 231 00d2 4FEACE7E 		lsl	lr, lr, #31
 232              	.LVL20:
 233              		.loc 1 119 15 view .LVU65
 234 00d6 BEEB0C0E 		subs	lr, lr, ip
 235 00da 61EB0404 		sbc	r4, r1, r4
 236              	.LVL21:
 237              		.loc 1 119 21 view .LVU66
 238 00de 1EEB0E0C 		adds	ip, lr, lr
 239              	.LVL22:
 240              		.loc 1 119 21 view .LVU67
 241 00e2 44EB0401 		adc	r1, r4, r4
 242 00e6 1CEB0E0C 		adds	ip, ip, lr
 243 00ea 44EB0101 		adc	r1, r4, r1
 244 00ee 8801     		lsls	r0, r1, #6
 245              	.LVL23:
 246              		.loc 1 119 21 view .LVU68
 247 00f0 40EA9C60 		orr	r0, r0, ip, lsr #26
 248 00f4 4FEA8C15 		lsl	r5, ip, #6
 249 00f8 1CEB050C 		adds	ip, ip, r5
 250 00fc 41EB0001 		adc	r1, r1, r0
 251 0100 8900     		lsls	r1, r1, #2
 252 0102 41EA9C71 		orr	r1, r1, ip, lsr #30
 253 0106 4FEA8C0C 		lsl	ip, ip, #2
 254 010a 1CEB0E0C 		adds	ip, ip, lr
 255 010e 44EB0101 		adc	r1, r4, r1
 256 0112 8900     		lsls	r1, r1, #2
 257 0114 41EA9C71 		orr	r1, r1, ip, lsr #30
 258 0118 4FEA8C00 		lsl	r0, ip, #2
 259 011c 10EB0E00 		adds	r0, r0, lr
 260              		.loc 1 119 4 view .LVU69
 261 0120 44EB0101 		adc	r1, r4, r1
 262 0124 FFF7FEFF 		bl	__aeabi_ldivmod
 263              	.LVL24:
 264              		.loc 1 119 4 view .LVU70
 265 0128 0346     		mov	r3, r0
 266              	.LVL25:
 120:Core/Src/main.c **** 	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 267              		.loc 1 120 2 is_stmt 1 view .LVU71
 268              		.loc 1 120 11 is_stmt 0 view .LVU72
 269 012a 234A     		ldr	r2, .L8+28
 270 012c B2F90050 		ldrsh	r5, [r2]
 271 0130 EF17     		asrs	r7, r5, #31
 272              		.loc 1 120 32 view .LVU73
 273 0132 420B     		lsrs	r2, r0, #13
 274 0134 42EAC142 		orr	r2, r2, r1, lsl #19
 275 0138 4E13     		asrs	r6, r1, #13
 276              		.loc 1 120 28 view .LVU74
 277 013a 05FB06F4 		mul	r4, r5, r6
 278 013e 02FB0744 		mla	r4, r2, r7, r4
 279 0142 A5FB0257 		umull	r5, r7, r5, r2
 280 0146 3C44     		add	r4, r4, r7
ARM GAS  /tmp/cc4LKEx4.s 			page 8


 281              		.loc 1 120 38 view .LVU75
 282 0148 02FB04F4 		mul	r4, r2, r4
 283 014c 05FB0644 		mla	r4, r5, r6, r4
 284 0150 A2FB0525 		umull	r2, r5, r2, r5
 285 0154 2C44     		add	r4, r4, r5
 286              		.loc 1 120 7 view .LVU76
 287 0156 520E     		lsrs	r2, r2, #25
 288 0158 42EAC412 		orr	r2, r2, r4, lsl #7
 289              	.LVL26:
 121:Core/Src/main.c **** 	var2 = (((int64_t)dig_P8) * p) >> 19;
 290              		.loc 1 121 2 is_stmt 1 view .LVU77
 291              		.loc 1 121 11 is_stmt 0 view .LVU78
 292 015c 174D     		ldr	r5, .L8+32
 293 015e B5F90050 		ldrsh	r5, [r5]
 294 0162 EF17     		asrs	r7, r5, #31
 295              		.loc 1 121 28 view .LVU79
 296 0164 05FB01F6 		mul	r6, r5, r1
 297 0168 07FB0060 		mla	r0, r7, r0, r6
 298              	.LVL27:
 299              		.loc 1 121 28 view .LVU80
 300 016c A5FB0356 		umull	r5, r6, r5, r3
 301 0170 3044     		add	r0, r0, r6
 302              		.loc 1 121 7 view .LVU81
 303 0172 ED0C     		lsrs	r5, r5, #19
 304 0174 45EA4035 		orr	r5, r5, r0, lsl #13
 305              	.LVL28:
 122:Core/Src/main.c **** 	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 306              		.loc 1 122 2 is_stmt 1 view .LVU82
 307              		.loc 1 122 10 is_stmt 0 view .LVU83
 308 0178 9B18     		adds	r3, r3, r2
 309              	.LVL29:
 310              		.loc 1 122 10 view .LVU84
 311 017a 41EB6461 		adc	r1, r1, r4, asr #25
 312              		.loc 1 122 17 view .LVU85
 313 017e 5B19     		adds	r3, r3, r5
 314 0180 41EBE041 		adc	r1, r1, r0, asr #19
 315              		.loc 1 122 25 view .LVU86
 316 0184 180A     		lsrs	r0, r3, #8
 317              	.LVL30:
 318              		.loc 1 122 25 view .LVU87
 319 0186 40EA0160 		orr	r0, r0, r1, lsl #24
 320              		.loc 1 122 35 view .LVU88
 321 018a 0D4B     		ldr	r3, .L8+36
 322 018c B3F90030 		ldrsh	r3, [r3]
 323              	.LVL31:
 123:Core/Src/main.c **** 	return (uint32_t)p;
 324              		.loc 1 123 2 is_stmt 1 view .LVU89
 325              		.loc 1 123 9 is_stmt 0 view .LVU90
 326 0190 00EB0310 		add	r0, r0, r3, lsl #4
 327              	.LVL32:
 328              	.L4:
 124:Core/Src/main.c **** }
 329              		.loc 1 124 1 view .LVU91
 330 0194 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 331              	.LVL33:
 332              	.L6:
 115:Core/Src/main.c **** 	}
ARM GAS  /tmp/cc4LKEx4.s 			page 9


 333              		.loc 1 115 10 view .LVU92
 334 0196 0020     		movs	r0, #0
 335              	.LVL34:
 115:Core/Src/main.c **** 	}
 336              		.loc 1 115 10 view .LVU93
 337 0198 FCE7     		b	.L4
 338              	.L9:
 339 019a 00BF     		.align	2
 340              	.L8:
 341 019c 00000000 		.word	t_fine
 342 01a0 00000000 		.word	dig_P6
 343 01a4 00000000 		.word	dig_P5
 344 01a8 00000000 		.word	dig_P4
 345 01ac 00000000 		.word	dig_P3
 346 01b0 00000000 		.word	dig_P2
 347 01b4 00000000 		.word	dig_P1
 348 01b8 00000000 		.word	dig_P9
 349 01bc 00000000 		.word	dig_P8
 350 01c0 00000000 		.word	dig_P7
 351              		.cfi_endproc
 352              	.LFE138:
 354              		.section	.rodata.InitBmp.str1.4,"aMS",%progbits,1
 355              		.align	2
 356              	.LC0:
 357 0000 424D5020 		.ascii	"BMP 0x58 READ SUCCESSFULLY\012\015\000"
 357      30783538 
 357      20524541 
 357      44205355 
 357      43434553 
 358              		.section	.text.InitBmp,"ax",%progbits
 359              		.align	1
 360              		.global	InitBmp
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	InitBmp:
 366              	.LFB139:
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** void InitBmp()
 127:Core/Src/main.c **** {
 367              		.loc 1 127 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 32
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0000 30B5     		push	{r4, r5, lr}
 372              		.cfi_def_cfa_offset 12
 373              		.cfi_offset 4, -12
 374              		.cfi_offset 5, -8
 375              		.cfi_offset 14, -4
 376 0002 8DB0     		sub	sp, sp, #52
 377              		.cfi_def_cfa_offset 64
 128:Core/Src/main.c **** 	uint16_t Address_Bmp280 = 0x76 << 1; //–∏–ª–∏ 0x77 - –∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –ø–æ –ª–∏–Ω–∏
 378              		.loc 1 128 2 view .LVU95
 379              	.LVL35:
 129:Core/Src/main.c **** 	uint16_t Register_ID = 0xD0; //–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ –≤ –∫–æ—Ç–æ—Ä–æ–º —Ö—Ä–∞–Ω–∏—Ç—Å—è –∑–Ω
 380              		.loc 1 129 2 view .LVU96
 130:Core/Src/main.c **** 	uint8_t Data[1]; //–ú–∞—Å—Å–∏–≤ –≤ –∫–æ—Ç–æ—Ä–æ–º –ú–´ –±—É–¥–µ–º —Ö—Ä–∞–Ω–∏—Ç—å –¥–∞–Ω–Ω—ã–µ —Å —
ARM GAS  /tmp/cc4LKEx4.s 			page 10


 381              		.loc 1 130 2 view .LVU97
 131:Core/Src/main.c **** 	uint16_t Size_ = 1; //–î–ª–∏–Ω–∞ –∑–∞–ø—Ä–∞—à–∏–≤–∞–µ–º—ã—Ö –¥–∞–Ω–Ω—ã—Ö, 1 –±–∞–π—Ç = 1 —Ä–µ–≥–∏—
 382              		.loc 1 131 2 view .LVU98
 132:Core/Src/main.c **** 	uint32_t Timeout_ = 0xFF; //–¢–∞–π–º–∞—É—Ç, 255 –º—Å
 383              		.loc 1 132 2 view .LVU99
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, Address_Bmp280, Register_ID, I2C_MEMADD_SIZE_8BIT, Data, Size_, Timeout_)
 384              		.loc 1 134 2 view .LVU100
 385 0004 FF23     		movs	r3, #255
 386 0006 0293     		str	r3, [sp, #8]
 387 0008 0123     		movs	r3, #1
 388 000a 0193     		str	r3, [sp, #4]
 389 000c 0BAA     		add	r2, sp, #44
 390 000e 0092     		str	r2, [sp]
 391 0010 D022     		movs	r2, #208
 392 0012 EC21     		movs	r1, #236
 393 0014 1348     		ldr	r0, .L15
 394 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 395              	.LVL36:
 135:Core/Src/main.c **** 	if (Data[0] == 0x58)
 396              		.loc 1 135 2 view .LVU101
 397              		.loc 1 135 10 is_stmt 0 view .LVU102
 398 001a 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 399              		.loc 1 135 5 view .LVU103
 400 001e 582B     		cmp	r3, #88
 401 0020 13D0     		beq	.L14
 402              	.LBB4:
 136:Core/Src/main.c **** 	{
 137:Core/Src/main.c **** 		char buffer [28] = "BMP 0x58 READ SUCCESSFULLY\n\r";
 138:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 139:Core/Src/main.c **** 	} else
 140:Core/Src/main.c **** 	{
 141:Core/Src/main.c **** 		char buffer [20] = "BMP READ ERROR\n\r";
 403              		.loc 1 141 3 is_stmt 1 view .LVU104
 404              		.loc 1 141 8 is_stmt 0 view .LVU105
 405 0022 0DF1100C 		add	ip, sp, #16
 406 0026 104C     		ldr	r4, .L15+4
 407 0028 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 408 002a ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 409 002e 2368     		ldr	r3, [r4]
 410 0030 8CF80030 		strb	r3, [ip]
 411 0034 0023     		movs	r3, #0
 412 0036 ADF82130 		strh	r3, [sp, #33]	@ unaligned
 413 003a 8DF82330 		strb	r3, [sp, #35]
 142:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 414              		.loc 1 142 3 is_stmt 1 view .LVU106
 415 003e 0221     		movs	r1, #2
 416 0040 04A8     		add	r0, sp, #16
 417 0042 FFF7FEFF 		bl	send_message
 418              	.LVL37:
 419              	.L10:
 420              	.LBE4:
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** 	}
 145:Core/Src/main.c **** }
 421              		.loc 1 145 1 is_stmt 0 view .LVU107
 422 0046 0DB0     		add	sp, sp, #52
ARM GAS  /tmp/cc4LKEx4.s 			page 11


 423              		.cfi_remember_state
 424              		.cfi_def_cfa_offset 12
 425              		@ sp needed
 426 0048 30BD     		pop	{r4, r5, pc}
 427              	.L14:
 428              		.cfi_restore_state
 429              	.LBB5:
 137:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 430              		.loc 1 137 3 is_stmt 1 view .LVU108
 137:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 431              		.loc 1 137 8 is_stmt 0 view .LVU109
 432 004a 04AC     		add	r4, sp, #16
 433 004c 074D     		ldr	r5, .L15+8
 434 004e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 435 0050 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 436 0052 95E80700 		ldm	r5, {r0, r1, r2}
 437 0056 84E80700 		stm	r4, {r0, r1, r2}
 138:Core/Src/main.c **** 	} else
 438              		.loc 1 138 3 is_stmt 1 view .LVU110
 439 005a 0221     		movs	r1, #2
 440 005c 04A8     		add	r0, sp, #16
 441 005e FFF7FEFF 		bl	send_message
 442              	.LVL38:
 443              	.LBE5:
 444 0062 F0E7     		b	.L10
 445              	.L16:
 446              		.align	2
 447              	.L15:
 448 0064 00000000 		.word	hi2c1
 449 0068 00000000 		.word	.LANCHOR0
 450 006c 00000000 		.word	.LC0
 451              		.cfi_endproc
 452              	.LFE139:
 454              		.section	.rodata.Read_Dig_Variables.str1.4,"aMS",%progbits,1
 455              		.align	2
 456              	.LC2:
 457 0000 6469675F 		.ascii	"dig_T1\000"
 457      543100
 458 0007 00       		.align	2
 459              	.LC3:
 460 0008 6469675F 		.ascii	"dig_T2\000"
 460      543200
 461 000f 00       		.align	2
 462              	.LC4:
 463 0010 6469675F 		.ascii	"dig_T3\000"
 463      543300
 464 0017 00       		.align	2
 465              	.LC5:
 466 0018 6469675F 		.ascii	"dig_P1\000"
 466      503100
 467 001f 00       		.align	2
 468              	.LC6:
 469 0020 6469675F 		.ascii	"dig_P2\000"
 469      503200
 470 0027 00       		.align	2
 471              	.LC7:
 472 0028 6469675F 		.ascii	"dig_P3\000"
ARM GAS  /tmp/cc4LKEx4.s 			page 12


 472      503300
 473 002f 00       		.align	2
 474              	.LC8:
 475 0030 6469675F 		.ascii	"dig_P4\000"
 475      503400
 476 0037 00       		.align	2
 477              	.LC9:
 478 0038 6469675F 		.ascii	"dig_P5\000"
 478      503500
 479 003f 00       		.align	2
 480              	.LC10:
 481 0040 6469675F 		.ascii	"dig_P6\000"
 481      503600
 482 0047 00       		.align	2
 483              	.LC11:
 484 0048 6469675F 		.ascii	"dig_P7\000"
 484      503700
 485 004f 00       		.align	2
 486              	.LC12:
 487 0050 6469675F 		.ascii	"dig_P8\000"
 487      503800
 488 0057 00       		.align	2
 489              	.LC13:
 490 0058 6469675F 		.ascii	"dig_P9\000"
 490      503900
 491              		.section	.text.Read_Dig_Variables,"ax",%progbits
 492              		.align	1
 493              		.global	Read_Dig_Variables
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	Read_Dig_Variables:
 499              	.LFB140:
 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** void Read_Dig_Variables()
 148:Core/Src/main.c **** {
 500              		.loc 1 148 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504 0000 70B5     		push	{r4, r5, r6, lr}
 505              		.cfi_def_cfa_offset 16
 506              		.cfi_offset 4, -16
 507              		.cfi_offset 5, -12
 508              		.cfi_offset 6, -8
 509              		.cfi_offset 14, -4
 510 0002 84B0     		sub	sp, sp, #16
 511              		.cfi_def_cfa_offset 32
 149:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x88, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_T1, 
 512              		.loc 1 149 3 view .LVU112
 513 0004 504C     		ldr	r4, .L19
 514 0006 FF26     		movs	r6, #255
 515 0008 0296     		str	r6, [sp, #8]
 516 000a 0225     		movs	r5, #2
 517 000c 0195     		str	r5, [sp, #4]
 518 000e 4F4B     		ldr	r3, .L19+4
 519 0010 0093     		str	r3, [sp]
ARM GAS  /tmp/cc4LKEx4.s 			page 13


 520 0012 0123     		movs	r3, #1
 521 0014 8822     		movs	r2, #136
 522 0016 EC21     		movs	r1, #236
 523 0018 2046     		mov	r0, r4
 524 001a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 525              	.LVL39:
 526              		.loc 1 149 3 is_stmt 0 discriminator 1 view .LVU113
 527 001e 4C49     		ldr	r1, .L19+8
 528 0020 FFF7FEFF 		bl	send_reg_log
 529              	.LVL40:
 150:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8A, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_T2, 
 530              		.loc 1 150 3 is_stmt 1 view .LVU114
 531 0024 0296     		str	r6, [sp, #8]
 532 0026 0195     		str	r5, [sp, #4]
 533 0028 4A4B     		ldr	r3, .L19+12
 534 002a 0093     		str	r3, [sp]
 535 002c 0123     		movs	r3, #1
 536 002e 8A22     		movs	r2, #138
 537 0030 EC21     		movs	r1, #236
 538 0032 2046     		mov	r0, r4
 539 0034 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 540              	.LVL41:
 541              		.loc 1 150 3 is_stmt 0 discriminator 1 view .LVU115
 542 0038 4749     		ldr	r1, .L19+16
 543 003a FFF7FEFF 		bl	send_reg_log
 544              	.LVL42:
 151:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8C, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_T3, 
 545              		.loc 1 151 3 is_stmt 1 view .LVU116
 546 003e 0296     		str	r6, [sp, #8]
 547 0040 0195     		str	r5, [sp, #4]
 548 0042 464B     		ldr	r3, .L19+20
 549 0044 0093     		str	r3, [sp]
 550 0046 0123     		movs	r3, #1
 551 0048 8C22     		movs	r2, #140
 552 004a EC21     		movs	r1, #236
 553 004c 2046     		mov	r0, r4
 554 004e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 555              	.LVL43:
 556              		.loc 1 151 3 is_stmt 0 discriminator 1 view .LVU117
 557 0052 4349     		ldr	r1, .L19+24
 558 0054 FFF7FEFF 		bl	send_reg_log
 559              	.LVL44:
 152:Core/Src/main.c ****   
 153:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8E, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P1, 
 560              		.loc 1 153 3 is_stmt 1 view .LVU118
 561 0058 0296     		str	r6, [sp, #8]
 562 005a 0195     		str	r5, [sp, #4]
 563 005c 414B     		ldr	r3, .L19+28
 564 005e 0093     		str	r3, [sp]
 565 0060 0123     		movs	r3, #1
 566 0062 8E22     		movs	r2, #142
 567 0064 EC21     		movs	r1, #236
 568 0066 2046     		mov	r0, r4
 569 0068 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 570              	.LVL45:
 571              		.loc 1 153 3 is_stmt 0 discriminator 1 view .LVU119
 572 006c 3E49     		ldr	r1, .L19+32
ARM GAS  /tmp/cc4LKEx4.s 			page 14


 573 006e FFF7FEFF 		bl	send_reg_log
 574              	.LVL46:
 154:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x90, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P2, 
 575              		.loc 1 154 3 is_stmt 1 view .LVU120
 576 0072 0296     		str	r6, [sp, #8]
 577 0074 0195     		str	r5, [sp, #4]
 578 0076 3D4B     		ldr	r3, .L19+36
 579 0078 0093     		str	r3, [sp]
 580 007a 0123     		movs	r3, #1
 581 007c 9022     		movs	r2, #144
 582 007e EC21     		movs	r1, #236
 583 0080 2046     		mov	r0, r4
 584 0082 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 585              	.LVL47:
 586              		.loc 1 154 3 is_stmt 0 discriminator 1 view .LVU121
 587 0086 3A49     		ldr	r1, .L19+40
 588 0088 FFF7FEFF 		bl	send_reg_log
 589              	.LVL48:
 155:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x92, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P3, 
 590              		.loc 1 155 3 is_stmt 1 view .LVU122
 591 008c 0296     		str	r6, [sp, #8]
 592 008e 0195     		str	r5, [sp, #4]
 593 0090 384B     		ldr	r3, .L19+44
 594 0092 0093     		str	r3, [sp]
 595 0094 0123     		movs	r3, #1
 596 0096 9222     		movs	r2, #146
 597 0098 EC21     		movs	r1, #236
 598 009a 2046     		mov	r0, r4
 599 009c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 600              	.LVL49:
 601              		.loc 1 155 3 is_stmt 0 discriminator 1 view .LVU123
 602 00a0 3549     		ldr	r1, .L19+48
 603 00a2 FFF7FEFF 		bl	send_reg_log
 604              	.LVL50:
 156:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x94, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P4, 
 605              		.loc 1 156 3 is_stmt 1 view .LVU124
 606 00a6 0296     		str	r6, [sp, #8]
 607 00a8 0195     		str	r5, [sp, #4]
 608 00aa 344B     		ldr	r3, .L19+52
 609 00ac 0093     		str	r3, [sp]
 610 00ae 0123     		movs	r3, #1
 611 00b0 9422     		movs	r2, #148
 612 00b2 EC21     		movs	r1, #236
 613 00b4 2046     		mov	r0, r4
 614 00b6 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 615              	.LVL51:
 616              		.loc 1 156 3 is_stmt 0 discriminator 1 view .LVU125
 617 00ba 3149     		ldr	r1, .L19+56
 618 00bc FFF7FEFF 		bl	send_reg_log
 619              	.LVL52:
 157:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x96, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P5, 
 620              		.loc 1 157 3 is_stmt 1 view .LVU126
 621 00c0 0296     		str	r6, [sp, #8]
 622 00c2 0195     		str	r5, [sp, #4]
 623 00c4 2F4B     		ldr	r3, .L19+60
 624 00c6 0093     		str	r3, [sp]
 625 00c8 0123     		movs	r3, #1
ARM GAS  /tmp/cc4LKEx4.s 			page 15


 626 00ca 9622     		movs	r2, #150
 627 00cc EC21     		movs	r1, #236
 628 00ce 2046     		mov	r0, r4
 629 00d0 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 630              	.LVL53:
 631              		.loc 1 157 3 is_stmt 0 discriminator 1 view .LVU127
 632 00d4 2C49     		ldr	r1, .L19+64
 633 00d6 FFF7FEFF 		bl	send_reg_log
 634              	.LVL54:
 158:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x98, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P6, 
 635              		.loc 1 158 3 is_stmt 1 view .LVU128
 636 00da 0296     		str	r6, [sp, #8]
 637 00dc 0195     		str	r5, [sp, #4]
 638 00de 2B4B     		ldr	r3, .L19+68
 639 00e0 0093     		str	r3, [sp]
 640 00e2 0123     		movs	r3, #1
 641 00e4 9822     		movs	r2, #152
 642 00e6 EC21     		movs	r1, #236
 643 00e8 2046     		mov	r0, r4
 644 00ea FFF7FEFF 		bl	HAL_I2C_Mem_Read
 645              	.LVL55:
 646              		.loc 1 158 3 is_stmt 0 discriminator 1 view .LVU129
 647 00ee 2849     		ldr	r1, .L19+72
 648 00f0 FFF7FEFF 		bl	send_reg_log
 649              	.LVL56:
 159:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9A, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P7, 
 650              		.loc 1 159 3 is_stmt 1 view .LVU130
 651 00f4 0296     		str	r6, [sp, #8]
 652 00f6 0195     		str	r5, [sp, #4]
 653 00f8 264B     		ldr	r3, .L19+76
 654 00fa 0093     		str	r3, [sp]
 655 00fc 0123     		movs	r3, #1
 656 00fe 9A22     		movs	r2, #154
 657 0100 EC21     		movs	r1, #236
 658 0102 2046     		mov	r0, r4
 659 0104 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 660              	.LVL57:
 661              		.loc 1 159 3 is_stmt 0 discriminator 1 view .LVU131
 662 0108 2349     		ldr	r1, .L19+80
 663 010a FFF7FEFF 		bl	send_reg_log
 664              	.LVL58:
 160:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9C, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P8, 
 665              		.loc 1 160 3 is_stmt 1 view .LVU132
 666 010e 0296     		str	r6, [sp, #8]
 667 0110 0195     		str	r5, [sp, #4]
 668 0112 224B     		ldr	r3, .L19+84
 669 0114 0093     		str	r3, [sp]
 670 0116 0123     		movs	r3, #1
 671 0118 9C22     		movs	r2, #156
 672 011a EC21     		movs	r1, #236
 673 011c 2046     		mov	r0, r4
 674 011e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 675              	.LVL59:
 676              		.loc 1 160 3 is_stmt 0 discriminator 1 view .LVU133
 677 0122 1F49     		ldr	r1, .L19+88
 678 0124 FFF7FEFF 		bl	send_reg_log
 679              	.LVL60:
ARM GAS  /tmp/cc4LKEx4.s 			page 16


 161:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9E, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&dig_P9, 
 680              		.loc 1 161 3 is_stmt 1 view .LVU134
 681 0128 0296     		str	r6, [sp, #8]
 682 012a 0195     		str	r5, [sp, #4]
 683 012c 1D4B     		ldr	r3, .L19+92
 684 012e 0093     		str	r3, [sp]
 685 0130 0123     		movs	r3, #1
 686 0132 9E22     		movs	r2, #158
 687 0134 EC21     		movs	r1, #236
 688 0136 2046     		mov	r0, r4
 689 0138 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 690              	.LVL61:
 691              		.loc 1 161 3 is_stmt 0 discriminator 1 view .LVU135
 692 013c 1A49     		ldr	r1, .L19+96
 693 013e FFF7FEFF 		bl	send_reg_log
 694              	.LVL62:
 162:Core/Src/main.c **** }
 695              		.loc 1 162 1 view .LVU136
 696 0142 04B0     		add	sp, sp, #16
 697              		.cfi_def_cfa_offset 16
 698              		@ sp needed
 699 0144 70BD     		pop	{r4, r5, r6, pc}
 700              	.L20:
 701 0146 00BF     		.align	2
 702              	.L19:
 703 0148 00000000 		.word	hi2c1
 704 014c 00000000 		.word	dig_T1
 705 0150 00000000 		.word	.LC2
 706 0154 00000000 		.word	dig_T2
 707 0158 08000000 		.word	.LC3
 708 015c 00000000 		.word	dig_T3
 709 0160 10000000 		.word	.LC4
 710 0164 00000000 		.word	dig_P1
 711 0168 18000000 		.word	.LC5
 712 016c 00000000 		.word	dig_P2
 713 0170 20000000 		.word	.LC6
 714 0174 00000000 		.word	dig_P3
 715 0178 28000000 		.word	.LC7
 716 017c 00000000 		.word	dig_P4
 717 0180 30000000 		.word	.LC8
 718 0184 00000000 		.word	dig_P5
 719 0188 38000000 		.word	.LC9
 720 018c 00000000 		.word	dig_P6
 721 0190 40000000 		.word	.LC10
 722 0194 00000000 		.word	dig_P7
 723 0198 48000000 		.word	.LC11
 724 019c 00000000 		.word	dig_P8
 725 01a0 50000000 		.word	.LC12
 726 01a4 00000000 		.word	dig_P9
 727 01a8 58000000 		.word	.LC13
 728              		.cfi_endproc
 729              	.LFE140:
 731              		.section	.rodata.Acc_LSM_Init.str1.4,"aMS",%progbits,1
 732              		.align	2
 733              	.LC15:
 734 0000 57484F20 		.ascii	"WHO AM I\000"
 734      414D2049 
ARM GAS  /tmp/cc4LKEx4.s 			page 17


 734      00
 735 0009 000000   		.align	2
 736              	.LC17:
 737 000c 6374726C 		.ascii	"ctrl_meas\000"
 737      5F6D6561 
 737      7300
 738 0016 0000     		.align	2
 739              	.LC14:
 740 0018 2D2D2D2D 		.ascii	"--------------------LSM6DS33 init------------------"
 740      2D2D2D2D 
 740      2D2D2D2D 
 740      2D2D2D2D 
 740      2D2D2D2D 
 741 004b 2D2D2D2D 		.ascii	"--------\012\015\000"
 741      2D2D2D2D 
 741      0A0D00
 742 0056 0000     		.align	2
 743              	.LC16:
 744 0058 41434345 		.ascii	"ACCELEROMETER READ SUCCESSFULLY (nice)\012\015\000"
 744      4C45524F 
 744      4D455445 
 744      52205245 
 744      41442053 
 745              		.section	.text.Acc_LSM_Init,"ax",%progbits
 746              		.align	1
 747              		.global	Acc_LSM_Init
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 752              	Acc_LSM_Init:
 753              	.LFB141:
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** void Acc_LSM_Init()
 165:Core/Src/main.c **** {
 754              		.loc 1 165 1 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 208
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758 0000 30B5     		push	{r4, r5, lr}
 759              		.cfi_def_cfa_offset 12
 760              		.cfi_offset 4, -12
 761              		.cfi_offset 5, -8
 762              		.cfi_offset 14, -4
 763 0002 B9B0     		sub	sp, sp, #228
 764              		.cfi_def_cfa_offset 240
 166:Core/Src/main.c ****   char str_buf[100] =  "--------------------LSM6DS33 init--------------------------\n\r";
 765              		.loc 1 166 3 view .LVU138
 766              		.loc 1 166 8 is_stmt 0 view .LVU139
 767 0004 424C     		ldr	r4, .L28
 768 0006 0DF17C0E 		add	lr, sp, #124
 769 000a 04F13005 		add	r5, r4, #48
 770              	.L22:
 771 000e F446     		mov	ip, lr
 772 0010 2068     		ldr	r0, [r4]	@ unaligned
 773 0012 6168     		ldr	r1, [r4, #4]	@ unaligned
 774 0014 A268     		ldr	r2, [r4, #8]	@ unaligned
 775 0016 E368     		ldr	r3, [r4, #12]	@ unaligned
ARM GAS  /tmp/cc4LKEx4.s 			page 18


 776 0018 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 777 001c 1034     		adds	r4, r4, #16
 778 001e E646     		mov	lr, ip
 779 0020 AC42     		cmp	r4, r5
 780 0022 F4D1     		bne	.L22
 781 0024 2068     		ldr	r0, [r4]	@ unaligned
 782 0026 6168     		ldr	r1, [r4, #4]	@ unaligned
 783 0028 A268     		ldr	r2, [r4, #8]	@ unaligned
 784 002a AEE80700 		stmia	lr!, {r0, r1, r2}
 785 002e A389     		ldrh	r3, [r4, #12]	@ unaligned
 786 0030 AEF80030 		strh	r3, [lr]	@ unaligned
 787 0034 2622     		movs	r2, #38
 788 0036 0021     		movs	r1, #0
 789 0038 0DF1BA00 		add	r0, sp, #186
 790 003c FFF7FEFF 		bl	memset
 791              	.LVL63:
 167:Core/Src/main.c ****   send_message(str_buf, PRIORITY_HIGH);
 792              		.loc 1 167 3 is_stmt 1 view .LVU140
 793 0040 0221     		movs	r1, #2
 794 0042 1FA8     		add	r0, sp, #124
 795 0044 FFF7FEFF 		bl	send_message
 796              	.LVL64:
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** 	uint8_t dev_address = 0b11010100; //–∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –ø–æ –ª–∏–Ω–∏–∏ I2C
 797              		.loc 1 169 2 view .LVU141
 170:Core/Src/main.c **** 	uint16_t register_address = 0x0F; //–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ –≤ –∫–æ—Ç–æ—Ä–æ–º —Ö—Ä–∞–Ω–∏—Ç—Å—è
 798              		.loc 1 170 2 view .LVU142
 171:Core/Src/main.c **** 	uint8_t data; //–ú–∞—Å—Å–∏–≤ –≤ –∫–æ—Ç–æ—Ä–æ–º –ú–´ –±—É–¥–µ–º —Ö—Ä–∞–Ω–∏—Ç—å –¥–∞–Ω–Ω—ã–µ —Å —Ä–µ
 799              		.loc 1 171 2 view .LVU143
 172:Core/Src/main.c **** 	uint16_t Size_ = 1; //–î–ª–∏–Ω–∞ –∑–∞–ø—Ä–∞—à–∏–≤–∞–µ–º—ã—Ö –¥–∞–Ω–Ω—ã—Ö, 1 –±–∞–π—Ç = 1 —Ä–µ–≥–∏—
 800              		.loc 1 172 2 view .LVU144
 173:Core/Src/main.c **** 	uint32_t Timeout_ = 0xFF; //–¢–∞–π–º–∞—É—Ç, 255 –º—Å
 801              		.loc 1 173 2 view .LVU145
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, register_address, I2C_MEMADD_SIZE_8BIT, &data, 
 802              		.loc 1 175 2 view .LVU146
 803 0048 FF23     		movs	r3, #255
 804 004a 0293     		str	r3, [sp, #8]
 805 004c 0123     		movs	r3, #1
 806 004e 0193     		str	r3, [sp, #4]
 807 0050 0DF17B02 		add	r2, sp, #123
 808 0054 0092     		str	r2, [sp]
 809 0056 0F22     		movs	r2, #15
 810 0058 D421     		movs	r1, #212
 811 005a 2E48     		ldr	r0, .L28+4
 812 005c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 813              	.LVL65:
 814              		.loc 1 175 2 is_stmt 0 discriminator 1 view .LVU147
 815 0060 2D49     		ldr	r1, .L28+8
 816 0062 FFF7FEFF 		bl	send_reg_log
 817              	.LVL66:
 176:Core/Src/main.c **** 	if (data == 0x69)
 818              		.loc 1 176 2 is_stmt 1 view .LVU148
 819              		.loc 1 176 11 is_stmt 0 view .LVU149
 820 0066 9DF87B30 		ldrb	r3, [sp, #123]	@ zero_extendqisi2
 821              		.loc 1 176 5 view .LVU150
 822 006a 692B     		cmp	r3, #105
ARM GAS  /tmp/cc4LKEx4.s 			page 19


 823 006c 1DD0     		beq	.L27
 824              	.LBB6:
 177:Core/Src/main.c **** 	{
 178:Core/Src/main.c **** 		char buffer [100] = "ACCELEROMETER READ SUCCESSFULLY (nice)\n\r";
 179:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****     uint8_t acc_power_mode = 0b01000100;
 182:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_power_mode
 183:Core/Src/main.c **** 	} else
 184:Core/Src/main.c **** 	{
 185:Core/Src/main.c **** 		char buffer [50] = "ACCELEROMETER READ ERROR\n\r";
 825              		.loc 1 185 3 is_stmt 1 view .LVU151
 826              		.loc 1 185 8 is_stmt 0 view .LVU152
 827 006e 05AC     		add	r4, sp, #20
 828 0070 2A4D     		ldr	r5, .L28+12
 829 0072 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 830 0074 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 831 0076 95E80700 		ldm	r5, {r0, r1, r2}
 832 007a 03C4     		stmia	r4!, {r0, r1}
 833 007c 24F8022B 		strh	r2, [r4], #2	@ movhi
 834 0080 120C     		lsrs	r2, r2, #16
 835 0082 2270     		strb	r2, [r4]
 836 0084 0023     		movs	r3, #0
 837 0086 CDF82F30 		str	r3, [sp, #47]	@ unaligned
 838 008a CDF83330 		str	r3, [sp, #51]	@ unaligned
 839 008e CDF83730 		str	r3, [sp, #55]	@ unaligned
 840 0092 CDF83B30 		str	r3, [sp, #59]	@ unaligned
 841 0096 CDF83F30 		str	r3, [sp, #63]	@ unaligned
 842 009a CDF84230 		str	r3, [sp, #66]	@ unaligned
 186:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 843              		.loc 1 186 3 is_stmt 1 view .LVU153
 844 009e 0221     		movs	r1, #2
 845 00a0 05A8     		add	r0, sp, #20
 846 00a2 FFF7FEFF 		bl	send_message
 847              	.LVL67:
 848              	.L21:
 849              	.LBE6:
 187:Core/Src/main.c **** 	}
 188:Core/Src/main.c **** }
 850              		.loc 1 188 1 is_stmt 0 view .LVU154
 851 00a6 39B0     		add	sp, sp, #228
 852              		.cfi_remember_state
 853              		.cfi_def_cfa_offset 12
 854              		@ sp needed
 855 00a8 30BD     		pop	{r4, r5, pc}
 856              	.L27:
 857              		.cfi_restore_state
 858              	.LBB7:
 178:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 859              		.loc 1 178 3 is_stmt 1 view .LVU155
 178:Core/Src/main.c **** 		send_message(buffer, PRIORITY_HIGH);
 860              		.loc 1 178 8 is_stmt 0 view .LVU156
 861 00aa 1D4C     		ldr	r4, .L28+16
 862 00ac 0DF1140C 		add	ip, sp, #20
 863 00b0 04F1200E 		add	lr, r4, #32
 864              	.L24:
 865 00b4 6546     		mov	r5, ip
ARM GAS  /tmp/cc4LKEx4.s 			page 20


 866 00b6 2068     		ldr	r0, [r4]	@ unaligned
 867 00b8 6168     		ldr	r1, [r4, #4]	@ unaligned
 868 00ba A268     		ldr	r2, [r4, #8]	@ unaligned
 869 00bc E368     		ldr	r3, [r4, #12]	@ unaligned
 870 00be 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 871 00c0 1034     		adds	r4, r4, #16
 872 00c2 AC46     		mov	ip, r5
 873 00c4 7445     		cmp	r4, lr
 874 00c6 F5D1     		bne	.L24
 875 00c8 2068     		ldr	r0, [r4]	@ unaligned
 876 00ca 6168     		ldr	r1, [r4, #4]	@ unaligned
 877 00cc ACE80300 		stmia	ip!, {r0, r1}
 878 00d0 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 879 00d2 8CF80030 		strb	r3, [ip]
 880 00d6 3B22     		movs	r2, #59
 881 00d8 0021     		movs	r1, #0
 882 00da 0DF13D00 		add	r0, sp, #61
 883 00de FFF7FEFF 		bl	memset
 884              	.LVL68:
 179:Core/Src/main.c **** 
 885              		.loc 1 179 3 is_stmt 1 view .LVU157
 886 00e2 0221     		movs	r1, #2
 887 00e4 05A8     		add	r0, sp, #20
 888 00e6 FFF7FEFF 		bl	send_message
 889              	.LVL69:
 181:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_power_mode
 890              		.loc 1 181 5 view .LVU158
 181:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_power_mode
 891              		.loc 1 181 13 is_stmt 0 view .LVU159
 892 00ea 4423     		movs	r3, #68
 893 00ec 8DF81330 		strb	r3, [sp, #19]
 182:Core/Src/main.c **** 	} else
 894              		.loc 1 182 5 is_stmt 1 view .LVU160
 895 00f0 FF23     		movs	r3, #255
 896 00f2 0293     		str	r3, [sp, #8]
 897 00f4 0123     		movs	r3, #1
 898 00f6 0193     		str	r3, [sp, #4]
 899 00f8 0DF11302 		add	r2, sp, #19
 900 00fc 0092     		str	r2, [sp]
 901 00fe 1022     		movs	r2, #16
 902 0100 D421     		movs	r1, #212
 903 0102 0448     		ldr	r0, .L28+4
 904 0104 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 905              	.LVL70:
 182:Core/Src/main.c **** 	} else
 906              		.loc 1 182 5 is_stmt 0 discriminator 1 view .LVU161
 907 0108 0649     		ldr	r1, .L28+20
 908 010a FFF7FEFF 		bl	send_reg_log
 909              	.LVL71:
 910              	.LBE7:
 911 010e CAE7     		b	.L21
 912              	.L29:
 913              		.align	2
 914              	.L28:
 915 0110 18000000 		.word	.LC14
 916 0114 00000000 		.word	hi2c1
 917 0118 00000000 		.word	.LC15
ARM GAS  /tmp/cc4LKEx4.s 			page 21


 918 011c 14000000 		.word	.LANCHOR0+20
 919 0120 58000000 		.word	.LC16
 920 0124 0C000000 		.word	.LC17
 921              		.cfi_endproc
 922              	.LFE141:
 924              		.section	.rodata.Read_Acc.str1.4,"aMS",%progbits,1
 925              		.align	2
 926              	.LC19:
 927 0000 4F555458 		.ascii	"OUTX_L_XL\000"
 927      5F4C5F58 
 927      4C00
 928 000a 0000     		.align	2
 929              	.LC20:
 930 000c 4F555458 		.ascii	"OUTX_H_XL\000"
 930      5F485F58 
 930      4C00
 931 0016 0000     		.align	2
 932              	.LC21:
 933 0018 4F555459 		.ascii	"OUTY_L_XL\000"
 933      5F4C5F58 
 933      4C00
 934 0022 0000     		.align	2
 935              	.LC22:
 936 0024 4F555459 		.ascii	"OUTY_H_XL\000"
 936      5F485F58 
 936      4C00
 937 002e 0000     		.align	2
 938              	.LC23:
 939 0030 4F55545A 		.ascii	"OUTZ_L_XL\000"
 939      5F4C5F58 
 939      4C00
 940 003a 0000     		.align	2
 941              	.LC24:
 942 003c 4F55545A 		.ascii	"OUTZ_H_XL\000"
 942      5F485F58 
 942      4C00
 943              		.section	.text.Read_Acc,"ax",%progbits
 944              		.align	1
 945              		.global	Read_Acc
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	Read_Acc:
 951              	.LVL72:
 952              	.LFB142:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** void Read_Acc(double* buffer_xyz)
 191:Core/Src/main.c **** {
 953              		.loc 1 191 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 16
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		.loc 1 191 1 is_stmt 0 view .LVU163
 958 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 959              		.cfi_def_cfa_offset 36
 960              		.cfi_offset 4, -36
 961              		.cfi_offset 5, -32
ARM GAS  /tmp/cc4LKEx4.s 			page 22


 962              		.cfi_offset 6, -28
 963              		.cfi_offset 7, -24
 964              		.cfi_offset 8, -20
 965              		.cfi_offset 9, -16
 966              		.cfi_offset 10, -12
 967              		.cfi_offset 11, -8
 968              		.cfi_offset 14, -4
 969 0004 89B0     		sub	sp, sp, #36
 970              		.cfi_def_cfa_offset 72
 971 0006 8046     		mov	r8, r0
 192:Core/Src/main.c **** 	uint8_t dev_address = 0b11010100;
 972              		.loc 1 192 2 is_stmt 1 view .LVU164
 973              	.LVL73:
 193:Core/Src/main.c ****   uint16_t raw_val[2];
 974              		.loc 1 193 3 view .LVU165
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x28, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val, 
 975              		.loc 1 195 2 view .LVU166
 976 0008 5D4E     		ldr	r6, .L32+16
 977 000a FF27     		movs	r7, #255
 978 000c 0297     		str	r7, [sp, #8]
 979 000e 0124     		movs	r4, #1
 980 0010 0194     		str	r4, [sp, #4]
 981 0012 0DF11C0B 		add	fp, sp, #28
 982 0016 CDF800B0 		str	fp, [sp]
 983 001a 2346     		mov	r3, r4
 984 001c 2822     		movs	r2, #40
 985 001e D421     		movs	r1, #212
 986 0020 3046     		mov	r0, r6
 987              	.LVL74:
 988              		.loc 1 195 2 is_stmt 0 view .LVU167
 989 0022 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 990              	.LVL75:
 991              		.loc 1 195 2 discriminator 1 view .LVU168
 992 0026 5749     		ldr	r1, .L32+20
 993 0028 FFF7FEFF 		bl	send_reg_log
 994              	.LVL76:
 196:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x29, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val+1
 995              		.loc 1 196 2 is_stmt 1 view .LVU169
 996 002c 0297     		str	r7, [sp, #8]
 997 002e 0194     		str	r4, [sp, #4]
 998 0030 0DF11D0A 		add	r10, sp, #29
 999 0034 CDF800A0 		str	r10, [sp]
 1000 0038 2346     		mov	r3, r4
 1001 003a 2922     		movs	r2, #41
 1002 003c D421     		movs	r1, #212
 1003 003e 3046     		mov	r0, r6
 1004 0040 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1005              	.LVL77:
 1006              		.loc 1 196 2 is_stmt 0 discriminator 1 view .LVU170
 1007 0044 5049     		ldr	r1, .L32+24
 1008 0046 FFF7FEFF 		bl	send_reg_log
 1009              	.LVL78:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   int16_t x_val = raw_val[1] << 8 | raw_val[0];
 1010              		.loc 1 198 3 is_stmt 1 view .LVU171
 1011              		.loc 1 198 26 is_stmt 0 view .LVU172
ARM GAS  /tmp/cc4LKEx4.s 			page 23


 1012 004a BDF81E50 		ldrh	r5, [sp, #30]
 1013              		.loc 1 198 35 view .LVU173
 1014 004e 2D02     		lsls	r5, r5, #8
 1015 0050 2DB2     		sxth	r5, r5
 1016              		.loc 1 198 44 view .LVU174
 1017 0052 BDF91C30 		ldrsh	r3, [sp, #28]
 1018              		.loc 1 198 11 view .LVU175
 1019 0056 1D43     		orrs	r5, r5, r3
 1020              	.LVL79:
 199:Core/Src/main.c ****   raw_val[0] = raw_val[1] = 0;
 1021              		.loc 1 199 3 is_stmt 1 view .LVU176
 1022              		.loc 1 199 27 is_stmt 0 view .LVU177
 1023 0058 4FF00009 		mov	r9, #0
 1024 005c ADF81E90 		strh	r9, [sp, #30]	@ movhi
 1025              		.loc 1 199 14 view .LVU178
 1026 0060 ADF81C90 		strh	r9, [sp, #28]	@ movhi
 200:Core/Src/main.c ****   
 201:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2A, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val, 
 1027              		.loc 1 201 2 is_stmt 1 view .LVU179
 1028 0064 0297     		str	r7, [sp, #8]
 1029 0066 0194     		str	r4, [sp, #4]
 1030 0068 CDF800B0 		str	fp, [sp]
 1031 006c 2346     		mov	r3, r4
 1032 006e 2A22     		movs	r2, #42
 1033 0070 D421     		movs	r1, #212
 1034 0072 3046     		mov	r0, r6
 1035 0074 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1036              	.LVL80:
 1037              		.loc 1 201 2 is_stmt 0 discriminator 1 view .LVU180
 1038 0078 4449     		ldr	r1, .L32+28
 1039 007a FFF7FEFF 		bl	send_reg_log
 1040              	.LVL81:
 202:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2B, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val+1
 1041              		.loc 1 202 2 is_stmt 1 view .LVU181
 1042 007e 0297     		str	r7, [sp, #8]
 1043 0080 0194     		str	r4, [sp, #4]
 1044 0082 CDF800A0 		str	r10, [sp]
 1045 0086 2346     		mov	r3, r4
 1046 0088 2B22     		movs	r2, #43
 1047 008a D421     		movs	r1, #212
 1048 008c 3046     		mov	r0, r6
 1049 008e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1050              	.LVL82:
 1051              		.loc 1 202 2 is_stmt 0 discriminator 1 view .LVU182
 1052 0092 3F49     		ldr	r1, .L32+32
 1053 0094 FFF7FEFF 		bl	send_reg_log
 1054              	.LVL83:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   int16_t y_val = raw_val[1] << 8 | raw_val[0];
 1055              		.loc 1 204 3 is_stmt 1 view .LVU183
 1056              		.loc 1 204 26 is_stmt 0 view .LVU184
 1057 0098 BDF81E30 		ldrh	r3, [sp, #30]
 1058              		.loc 1 204 35 view .LVU185
 1059 009c 1B02     		lsls	r3, r3, #8
 1060 009e 1BB2     		sxth	r3, r3
 1061              		.loc 1 204 44 view .LVU186
 1062 00a0 BDF91C20 		ldrsh	r2, [sp, #28]
ARM GAS  /tmp/cc4LKEx4.s 			page 24


 1063              		.loc 1 204 11 view .LVU187
 1064 00a4 1343     		orrs	r3, r3, r2
 1065 00a6 0593     		str	r3, [sp, #20]
 1066              	.LVL84:
 205:Core/Src/main.c ****   raw_val[0] = raw_val[1] = 0;
 1067              		.loc 1 205 3 is_stmt 1 view .LVU188
 1068              		.loc 1 205 27 is_stmt 0 view .LVU189
 1069 00a8 ADF81E90 		strh	r9, [sp, #30]	@ movhi
 1070              		.loc 1 205 14 view .LVU190
 1071 00ac ADF81C90 		strh	r9, [sp, #28]	@ movhi
 206:Core/Src/main.c ****   
 207:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2C, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val, 
 1072              		.loc 1 207 2 is_stmt 1 view .LVU191
 1073 00b0 0297     		str	r7, [sp, #8]
 1074 00b2 0194     		str	r4, [sp, #4]
 1075 00b4 CDF800B0 		str	fp, [sp]
 1076 00b8 2346     		mov	r3, r4
 1077 00ba 2C22     		movs	r2, #44
 1078 00bc D421     		movs	r1, #212
 1079 00be 3046     		mov	r0, r6
 1080 00c0 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1081              	.LVL85:
 1082              		.loc 1 207 2 is_stmt 0 discriminator 1 view .LVU192
 1083 00c4 3349     		ldr	r1, .L32+36
 1084 00c6 FFF7FEFF 		bl	send_reg_log
 1085              	.LVL86:
 208:Core/Src/main.c **** 	send_reg_log(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2D, I2C_MEMADD_SIZE_8BIT, (uint8_t*)raw_val+1
 1086              		.loc 1 208 2 is_stmt 1 view .LVU193
 1087 00ca 0297     		str	r7, [sp, #8]
 1088 00cc 0194     		str	r4, [sp, #4]
 1089 00ce CDF800A0 		str	r10, [sp]
 1090 00d2 2346     		mov	r3, r4
 1091 00d4 2D22     		movs	r2, #45
 1092 00d6 D421     		movs	r1, #212
 1093 00d8 3046     		mov	r0, r6
 1094 00da FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1095              	.LVL87:
 1096              		.loc 1 208 2 is_stmt 0 discriminator 1 view .LVU194
 1097 00de 2E49     		ldr	r1, .L32+40
 1098 00e0 FFF7FEFF 		bl	send_reg_log
 1099              	.LVL88:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   int16_t z_val = raw_val[1] << 8 | raw_val[0];
 1100              		.loc 1 210 3 is_stmt 1 view .LVU195
 1101              		.loc 1 210 26 is_stmt 0 view .LVU196
 1102 00e4 BDF81E40 		ldrh	r4, [sp, #30]
 1103              		.loc 1 210 35 view .LVU197
 1104 00e8 2402     		lsls	r4, r4, #8
 1105 00ea 24B2     		sxth	r4, r4
 1106              		.loc 1 210 44 view .LVU198
 1107 00ec BDF91C30 		ldrsh	r3, [sp, #28]
 1108              		.loc 1 210 11 view .LVU199
 1109 00f0 1C43     		orrs	r4, r4, r3
 1110              	.LVL89:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   buffer_xyz[0] = ((double)x_val * 0.488/1000)*9.81;
 1111              		.loc 1 212 3 is_stmt 1 view .LVU200
ARM GAS  /tmp/cc4LKEx4.s 			page 25


 1112              		.loc 1 212 20 is_stmt 0 view .LVU201
 1113 00f2 2846     		mov	r0, r5
 1114 00f4 FFF7FEFF 		bl	__aeabi_i2d
 1115              	.LVL90:
 1116              		.loc 1 212 34 view .LVU202
 1117 00f8 1DA3     		adr	r3, .L32
 1118 00fa D3E90023 		ldrd	r2, [r3]
 1119 00fe FFF7FEFF 		bl	__aeabi_dmul
 1120              	.LVL91:
 1121              		.loc 1 212 41 view .LVU203
 1122 0102 0022     		movs	r2, #0
 1123 0104 254B     		ldr	r3, .L32+44
 1124 0106 FFF7FEFF 		bl	__aeabi_ddiv
 1125              	.LVL92:
 1126              		.loc 1 212 47 view .LVU204
 1127 010a 1BA3     		adr	r3, .L32+8
 1128 010c D3E90023 		ldrd	r2, [r3]
 1129 0110 FFF7FEFF 		bl	__aeabi_dmul
 1130              	.LVL93:
 1131              		.loc 1 212 17 view .LVU205
 1132 0114 C8E90001 		strd	r0, [r8]
 213:Core/Src/main.c ****   buffer_xyz[1] = ((double)y_val * 0.488/1000)*9.81;
 1133              		.loc 1 213 3 is_stmt 1 view .LVU206
 1134              		.loc 1 213 20 is_stmt 0 view .LVU207
 1135 0118 0598     		ldr	r0, [sp, #20]
 1136 011a FFF7FEFF 		bl	__aeabi_i2d
 1137              	.LVL94:
 1138              		.loc 1 213 34 view .LVU208
 1139 011e 14A3     		adr	r3, .L32
 1140 0120 D3E90023 		ldrd	r2, [r3]
 1141 0124 FFF7FEFF 		bl	__aeabi_dmul
 1142              	.LVL95:
 1143              		.loc 1 213 41 view .LVU209
 1144 0128 0022     		movs	r2, #0
 1145 012a 1C4B     		ldr	r3, .L32+44
 1146 012c FFF7FEFF 		bl	__aeabi_ddiv
 1147              	.LVL96:
 1148              		.loc 1 213 47 view .LVU210
 1149 0130 11A3     		adr	r3, .L32+8
 1150 0132 D3E90023 		ldrd	r2, [r3]
 1151 0136 FFF7FEFF 		bl	__aeabi_dmul
 1152              	.LVL97:
 1153              		.loc 1 213 17 view .LVU211
 1154 013a C8E90201 		strd	r0, [r8, #8]
 214:Core/Src/main.c ****   buffer_xyz[2] = ((double)z_val * 0.488/1000)*9.81;
 1155              		.loc 1 214 3 is_stmt 1 view .LVU212
 1156              		.loc 1 214 20 is_stmt 0 view .LVU213
 1157 013e 2046     		mov	r0, r4
 1158 0140 FFF7FEFF 		bl	__aeabi_i2d
 1159              	.LVL98:
 1160              		.loc 1 214 34 view .LVU214
 1161 0144 0AA3     		adr	r3, .L32
 1162 0146 D3E90023 		ldrd	r2, [r3]
 1163 014a FFF7FEFF 		bl	__aeabi_dmul
 1164              	.LVL99:
 1165              		.loc 1 214 41 view .LVU215
 1166 014e 0022     		movs	r2, #0
ARM GAS  /tmp/cc4LKEx4.s 			page 26


 1167 0150 124B     		ldr	r3, .L32+44
 1168 0152 FFF7FEFF 		bl	__aeabi_ddiv
 1169              	.LVL100:
 1170              		.loc 1 214 47 view .LVU216
 1171 0156 08A3     		adr	r3, .L32+8
 1172 0158 D3E90023 		ldrd	r2, [r3]
 1173 015c FFF7FEFF 		bl	__aeabi_dmul
 1174              	.LVL101:
 1175              		.loc 1 214 17 view .LVU217
 1176 0160 C8E90401 		strd	r0, [r8, #16]
 215:Core/Src/main.c **** }
 1177              		.loc 1 215 1 view .LVU218
 1178 0164 09B0     		add	sp, sp, #36
 1179              		.cfi_def_cfa_offset 36
 1180              		@ sp needed
 1181 0166 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1182              	.LVL102:
 1183              	.L33:
 1184              		.loc 1 215 1 view .LVU219
 1185 016a 00BFAFF3 		.align	3
 1185      0080
 1186              	.L32:
 1187 0170 08AC1C5A 		.word	1511828488
 1188 0174 643BDF3F 		.word	1071594340
 1189 0178 1F85EB51 		.word	1374389535
 1190 017c B89E2340 		.word	1076076216
 1191 0180 00000000 		.word	hi2c1
 1192 0184 00000000 		.word	.LC19
 1193 0188 0C000000 		.word	.LC20
 1194 018c 18000000 		.word	.LC21
 1195 0190 24000000 		.word	.LC22
 1196 0194 30000000 		.word	.LC23
 1197 0198 3C000000 		.word	.LC24
 1198 019c 00408F40 		.word	1083129856
 1199              		.cfi_endproc
 1200              	.LFE142:
 1202              		.section	.text.Error_Handler,"ax",%progbits
 1203              		.align	1
 1204              		.global	Error_Handler
 1205              		.syntax unified
 1206              		.thumb
 1207              		.thumb_func
 1209              	Error_Handler:
 1210              	.LFB145:
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** /* USER CODE END 0 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief  The application entry point.
 221:Core/Src/main.c ****   * @retval int
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c **** int main(void)
 224:Core/Src/main.c **** {
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 227:Core/Src/main.c ****     char data[100] =  "F411 says: I'm alive\n\r\0";
 228:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
ARM GAS  /tmp/cc4LKEx4.s 			page 27


 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END 1 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 235:Core/Src/main.c ****   HAL_Init();
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END Init */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* Configure the system clock */
 242:Core/Src/main.c ****   SystemClock_Config();
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END SysInit */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* Initialize all configured peripherals */
 249:Core/Src/main.c ****   MX_GPIO_Init();
 250:Core/Src/main.c ****   MX_I2C1_Init();
 251:Core/Src/main.c ****   MX_USART1_UART_Init();
 252:Core/Src/main.c ****   MX_TIM1_Init();
 253:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 254:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   Acc_LSM_Init();
 257:Core/Src/main.c ****   InitBmp();
 258:Core/Src/main.c ****   Read_Dig_Variables();
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   //datasheet page 25, register ctrl_meas
 261:Core/Src/main.c ****   uint8_t ctrl_meas = 0b01001001;
 262:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas, 1, 0xFF
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* Infinite loop */
 267:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 268:Core/Src/main.c ****   while (1)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     HAL_Delay(1000);
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****     char data[100] =  "------------------------BMP----------------------\n\r\0";
 273:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****     
 276:Core/Src/main.c ****     uint8_t temp_raw[3];
 277:Core/Src/main.c ****     temp_raw[0] = temp_raw[1] = temp_raw[2]  = 0;
 278:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 1, 0xFF)
 279:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1, 1, 0xF
 280:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2, 1, 0xF
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****     int32_t temp_raw_32 = (int32_t) ( ((uint32_t)temp_raw[0] << 12) | ((uint32_t)temp_raw[1] << 4) 
 283:Core/Src/main.c ****     actual_temp = 0;
 284:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
 285:Core/Src/main.c **** 
ARM GAS  /tmp/cc4LKEx4.s 			page 28


 286:Core/Src/main.c ****     char temp_str[100]; 
 287:Core/Src/main.c ****     sprintf(temp_str, "Temperature: %.2f Celsius\n\n\r", ((float)actual_temp)/100);
 288:Core/Src/main.c ****     send_message(temp_str, PRIORITY_HIGH);
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****     uint8_t pressure_raw[3];
 291:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF7, I2C_MEMADD_SIZE_8BIT, pressure_raw, 1, 0
 292:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_raw+1, 1,
 293:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_raw+2, 1,
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****     int32_t pressure_raw_32 = (int32_t) ( ((uint32_t)pressure_raw[0] << 12) | ((uint32_t)pressure_r
 296:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****     char pressure_str[100];
 299:Core/Src/main.c ****     sprintf(pressure_str, "Pressure: %.4f Pa\n\n\r",  ((float)actual_pressure)/256);
 300:Core/Src/main.c ****     send_message(pressure_str, PRIORITY_HIGH);
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****     char data1[100] =  "------------------------ACC----------------------\n\r\0";
 303:Core/Src/main.c ****     send_message(data1, PRIORITY_HIGH);
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****     double acc_vals[3];
 306:Core/Src/main.c ****     Read_Acc(acc_vals);
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****     char acc_str[100]; 
 309:Core/Src/main.c ****     sprintf(acc_str, "Acceleration: (%0.4f, %0.4f, %0.4f) \n\n\r", acc_vals[0], acc_vals[1], acc_va
 310:Core/Src/main.c ****     send_message(acc_str, PRIORITY_HIGH);
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****     /* USER CODE END WHILE */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   /* USER CODE END 3 */
 317:Core/Src/main.c **** }
 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** /**
 320:Core/Src/main.c ****   * @brief System Clock Configuration
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** void SystemClock_Config(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 326:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 331:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 334:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 337:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 338:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 339:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 340:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 342:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
ARM GAS  /tmp/cc4LKEx4.s 			page 29


 343:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 344:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 345:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 346:Core/Src/main.c ****   {
 347:Core/Src/main.c ****     Error_Handler();
 348:Core/Src/main.c ****   }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 351:Core/Src/main.c ****   */
 352:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 353:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 354:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 355:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 356:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 357:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 360:Core/Src/main.c ****   {
 361:Core/Src/main.c ****     Error_Handler();
 362:Core/Src/main.c ****   }
 363:Core/Src/main.c **** }
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c **** /* USER CODE END 4 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** /**
 370:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** void Error_Handler(void)
 374:Core/Src/main.c **** {
 1211              		.loc 1 374 1 is_stmt 1 view -0
 1212              		.cfi_startproc
 1213              		@ Volatile: function does not return.
 1214              		@ args = 0, pretend = 0, frame = 0
 1215              		@ frame_needed = 0, uses_anonymous_args = 0
 1216              		@ link register save eliminated.
 375:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 376:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 377:Core/Src/main.c ****   __disable_irq();
 1217              		.loc 1 377 3 view .LVU221
 1218              	.LBB8:
 1219              	.LBI8:
 1220              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/cc4LKEx4.s 			page 30


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc4LKEx4.s 			page 31


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
ARM GAS  /tmp/cc4LKEx4.s 			page 32


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc4LKEx4.s 			page 33


 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
ARM GAS  /tmp/cc4LKEx4.s 			page 34


 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc4LKEx4.s 			page 35


 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4LKEx4.s 			page 36


 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
ARM GAS  /tmp/cc4LKEx4.s 			page 37


 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4LKEx4.s 			page 38


 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  /tmp/cc4LKEx4.s 			page 39


 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
ARM GAS  /tmp/cc4LKEx4.s 			page 40


 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
ARM GAS  /tmp/cc4LKEx4.s 			page 41


 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /tmp/cc4LKEx4.s 			page 42


 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4LKEx4.s 			page 43


 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4LKEx4.s 			page 44


 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc4LKEx4.s 			page 45


 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
ARM GAS  /tmp/cc4LKEx4.s 			page 46


 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1221              		.loc 2 960 27 view .LVU222
 1222              	.LBB9:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1223              		.loc 2 962 3 view .LVU223
 1224              		.syntax unified
 1225              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1226 0000 72B6     		cpsid i
 1227              	@ 0 "" 2
 1228              		.thumb
 1229              		.syntax unified
 1230              	.L35:
 1231              	.LBE9:
 1232              	.LBE8:
 378:Core/Src/main.c ****   while (1)
 1233              		.loc 1 378 3 view .LVU224
 379:Core/Src/main.c ****   {
 380:Core/Src/main.c ****   }
 1234              		.loc 1 380 3 view .LVU225
 378:Core/Src/main.c ****   while (1)
 1235              		.loc 1 378 9 view .LVU226
ARM GAS  /tmp/cc4LKEx4.s 			page 47


 1236 0002 FEE7     		b	.L35
 1237              		.cfi_endproc
 1238              	.LFE145:
 1240              		.section	.text.SystemClock_Config,"ax",%progbits
 1241              		.align	1
 1242              		.global	SystemClock_Config
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1247              	SystemClock_Config:
 1248              	.LFB144:
 324:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1249              		.loc 1 324 1 view -0
 1250              		.cfi_startproc
 1251              		@ args = 0, pretend = 0, frame = 80
 1252              		@ frame_needed = 0, uses_anonymous_args = 0
 1253 0000 10B5     		push	{r4, lr}
 1254              		.cfi_def_cfa_offset 8
 1255              		.cfi_offset 4, -8
 1256              		.cfi_offset 14, -4
 1257 0002 94B0     		sub	sp, sp, #80
 1258              		.cfi_def_cfa_offset 88
 325:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1259              		.loc 1 325 3 view .LVU228
 325:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1260              		.loc 1 325 22 is_stmt 0 view .LVU229
 1261 0004 08AC     		add	r4, sp, #32
 1262 0006 3022     		movs	r2, #48
 1263 0008 0021     		movs	r1, #0
 1264 000a 2046     		mov	r0, r4
 1265 000c FFF7FEFF 		bl	memset
 1266              	.LVL103:
 326:Core/Src/main.c **** 
 1267              		.loc 1 326 3 is_stmt 1 view .LVU230
 326:Core/Src/main.c **** 
 1268              		.loc 1 326 22 is_stmt 0 view .LVU231
 1269 0010 0023     		movs	r3, #0
 1270 0012 0393     		str	r3, [sp, #12]
 1271 0014 0493     		str	r3, [sp, #16]
 1272 0016 0593     		str	r3, [sp, #20]
 1273 0018 0693     		str	r3, [sp, #24]
 1274 001a 0793     		str	r3, [sp, #28]
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1275              		.loc 1 330 3 is_stmt 1 view .LVU232
 1276              	.LBB10:
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1277              		.loc 1 330 3 view .LVU233
 1278 001c 0193     		str	r3, [sp, #4]
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1279              		.loc 1 330 3 view .LVU234
 1280 001e 1E4A     		ldr	r2, .L42
 1281 0020 116C     		ldr	r1, [r2, #64]
 1282 0022 41F08051 		orr	r1, r1, #268435456
 1283 0026 1164     		str	r1, [r2, #64]
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1284              		.loc 1 330 3 view .LVU235
 1285 0028 126C     		ldr	r2, [r2, #64]
ARM GAS  /tmp/cc4LKEx4.s 			page 48


 1286 002a 02F08052 		and	r2, r2, #268435456
 1287 002e 0192     		str	r2, [sp, #4]
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1288              		.loc 1 330 3 view .LVU236
 1289 0030 019A     		ldr	r2, [sp, #4]
 1290              	.LBE10:
 330:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1291              		.loc 1 330 3 view .LVU237
 331:Core/Src/main.c **** 
 1292              		.loc 1 331 3 view .LVU238
 1293              	.LBB11:
 331:Core/Src/main.c **** 
 1294              		.loc 1 331 3 view .LVU239
 1295 0032 0293     		str	r3, [sp, #8]
 331:Core/Src/main.c **** 
 1296              		.loc 1 331 3 view .LVU240
 1297 0034 194A     		ldr	r2, .L42+4
 1298 0036 1168     		ldr	r1, [r2]
 1299 0038 41F44041 		orr	r1, r1, #49152
 1300 003c 1160     		str	r1, [r2]
 331:Core/Src/main.c **** 
 1301              		.loc 1 331 3 view .LVU241
 1302 003e 1268     		ldr	r2, [r2]
 1303 0040 02F44042 		and	r2, r2, #49152
 1304 0044 0292     		str	r2, [sp, #8]
 331:Core/Src/main.c **** 
 1305              		.loc 1 331 3 view .LVU242
 1306 0046 029A     		ldr	r2, [sp, #8]
 1307              	.LBE11:
 331:Core/Src/main.c **** 
 1308              		.loc 1 331 3 view .LVU243
 336:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1309              		.loc 1 336 3 view .LVU244
 336:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1310              		.loc 1 336 36 is_stmt 0 view .LVU245
 1311 0048 0222     		movs	r2, #2
 1312 004a 0892     		str	r2, [sp, #32]
 337:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1313              		.loc 1 337 3 is_stmt 1 view .LVU246
 337:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1314              		.loc 1 337 30 is_stmt 0 view .LVU247
 1315 004c 0121     		movs	r1, #1
 1316 004e 0B91     		str	r1, [sp, #44]
 338:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1317              		.loc 1 338 3 is_stmt 1 view .LVU248
 338:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1318              		.loc 1 338 41 is_stmt 0 view .LVU249
 1319 0050 1021     		movs	r1, #16
 1320 0052 0C91     		str	r1, [sp, #48]
 339:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1321              		.loc 1 339 3 is_stmt 1 view .LVU250
 339:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1322              		.loc 1 339 34 is_stmt 0 view .LVU251
 1323 0054 0E92     		str	r2, [sp, #56]
 340:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1324              		.loc 1 340 3 is_stmt 1 view .LVU252
 340:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
ARM GAS  /tmp/cc4LKEx4.s 			page 49


 1325              		.loc 1 340 35 is_stmt 0 view .LVU253
 1326 0056 0F93     		str	r3, [sp, #60]
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1327              		.loc 1 341 3 is_stmt 1 view .LVU254
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1328              		.loc 1 341 30 is_stmt 0 view .LVU255
 1329 0058 0823     		movs	r3, #8
 1330 005a 1093     		str	r3, [sp, #64]
 342:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1331              		.loc 1 342 3 is_stmt 1 view .LVU256
 342:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1332              		.loc 1 342 30 is_stmt 0 view .LVU257
 1333 005c 6423     		movs	r3, #100
 1334 005e 1193     		str	r3, [sp, #68]
 343:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1335              		.loc 1 343 3 is_stmt 1 view .LVU258
 343:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1336              		.loc 1 343 30 is_stmt 0 view .LVU259
 1337 0060 1292     		str	r2, [sp, #72]
 344:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1338              		.loc 1 344 3 is_stmt 1 view .LVU260
 344:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1339              		.loc 1 344 30 is_stmt 0 view .LVU261
 1340 0062 0423     		movs	r3, #4
 1341 0064 1393     		str	r3, [sp, #76]
 345:Core/Src/main.c ****   {
 1342              		.loc 1 345 3 is_stmt 1 view .LVU262
 345:Core/Src/main.c ****   {
 1343              		.loc 1 345 7 is_stmt 0 view .LVU263
 1344 0066 2046     		mov	r0, r4
 1345 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1346              	.LVL104:
 345:Core/Src/main.c ****   {
 1347              		.loc 1 345 6 discriminator 1 view .LVU264
 1348 006c 80B9     		cbnz	r0, .L40
 352:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1349              		.loc 1 352 3 is_stmt 1 view .LVU265
 352:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1350              		.loc 1 352 31 is_stmt 0 view .LVU266
 1351 006e 0F23     		movs	r3, #15
 1352 0070 0393     		str	r3, [sp, #12]
 354:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1353              		.loc 1 354 3 is_stmt 1 view .LVU267
 354:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1354              		.loc 1 354 34 is_stmt 0 view .LVU268
 1355 0072 0223     		movs	r3, #2
 1356 0074 0493     		str	r3, [sp, #16]
 355:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1357              		.loc 1 355 3 is_stmt 1 view .LVU269
 355:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1358              		.loc 1 355 35 is_stmt 0 view .LVU270
 1359 0076 0023     		movs	r3, #0
 1360 0078 0593     		str	r3, [sp, #20]
 356:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1361              		.loc 1 356 3 is_stmt 1 view .LVU271
 356:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1362              		.loc 1 356 36 is_stmt 0 view .LVU272
ARM GAS  /tmp/cc4LKEx4.s 			page 50


 1363 007a 4FF48052 		mov	r2, #4096
 1364 007e 0692     		str	r2, [sp, #24]
 357:Core/Src/main.c **** 
 1365              		.loc 1 357 3 is_stmt 1 view .LVU273
 357:Core/Src/main.c **** 
 1366              		.loc 1 357 36 is_stmt 0 view .LVU274
 1367 0080 0793     		str	r3, [sp, #28]
 359:Core/Src/main.c ****   {
 1368              		.loc 1 359 3 is_stmt 1 view .LVU275
 359:Core/Src/main.c ****   {
 1369              		.loc 1 359 7 is_stmt 0 view .LVU276
 1370 0082 0321     		movs	r1, #3
 1371 0084 03A8     		add	r0, sp, #12
 1372 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1373              	.LVL105:
 359:Core/Src/main.c ****   {
 1374              		.loc 1 359 6 discriminator 1 view .LVU277
 1375 008a 18B9     		cbnz	r0, .L41
 363:Core/Src/main.c **** 
 1376              		.loc 1 363 1 view .LVU278
 1377 008c 14B0     		add	sp, sp, #80
 1378              		.cfi_remember_state
 1379              		.cfi_def_cfa_offset 8
 1380              		@ sp needed
 1381 008e 10BD     		pop	{r4, pc}
 1382              	.L40:
 1383              		.cfi_restore_state
 347:Core/Src/main.c ****   }
 1384              		.loc 1 347 5 is_stmt 1 view .LVU279
 1385 0090 FFF7FEFF 		bl	Error_Handler
 1386              	.LVL106:
 1387              	.L41:
 361:Core/Src/main.c ****   }
 1388              		.loc 1 361 5 view .LVU280
 1389 0094 FFF7FEFF 		bl	Error_Handler
 1390              	.LVL107:
 1391              	.L43:
 1392              		.align	2
 1393              	.L42:
 1394 0098 00380240 		.word	1073887232
 1395 009c 00700040 		.word	1073770496
 1396              		.cfi_endproc
 1397              	.LFE144:
 1399              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1400              		.align	2
 1401              	.LC27:
 1402 0000 74656D70 		.ascii	"temp_msb\000"
 1402      5F6D7362 
 1402      00
 1403 0009 000000   		.align	2
 1404              	.LC28:
 1405 000c 74656D70 		.ascii	"temp_lsb\000"
 1405      5F6C7362 
 1405      00
 1406 0015 000000   		.align	2
 1407              	.LC29:
 1408 0018 74656D70 		.ascii	"temp_xlsb\000"
ARM GAS  /tmp/cc4LKEx4.s 			page 51


 1408      5F786C73 
 1408      6200
 1409 0022 0000     		.align	2
 1410              	.LC30:
 1411 0024 54656D70 		.ascii	"Temperature: %.2f Celsius\012\012\015\000"
 1411      65726174 
 1411      7572653A 
 1411      20252E32 
 1411      66204365 
 1412 0041 000000   		.align	2
 1413              	.LC31:
 1414 0044 70726573 		.ascii	"press_msb\000"
 1414      735F6D73 
 1414      6200
 1415 004e 0000     		.align	2
 1416              	.LC32:
 1417 0050 70726573 		.ascii	"press_lsb\000"
 1417      735F6C73 
 1417      6200
 1418 005a 0000     		.align	2
 1419              	.LC33:
 1420 005c 70726573 		.ascii	"press_xlsb\000"
 1420      735F786C 
 1420      736200
 1421 0067 00       		.align	2
 1422              	.LC34:
 1423 0068 50726573 		.ascii	"Pressure: %.4f Pa\012\012\015\000"
 1423      73757265 
 1423      3A20252E 
 1423      34662050 
 1423      610A0A0D 
 1424 007d 000000   		.align	2
 1425              	.LC36:
 1426 0080 41636365 		.ascii	"Acceleration: (%0.4f, %0.4f, %0.4f) \012\012\015\000"
 1426      6C657261 
 1426      74696F6E 
 1426      3A202825 
 1426      302E3466 
 1427              		.section	.text.main,"ax",%progbits
 1428              		.align	1
 1429              		.global	main
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1434              	main:
 1435              	.LFB143:
 224:Core/Src/main.c **** 
 1436              		.loc 1 224 1 view -0
 1437              		.cfi_startproc
 1438              		@ args = 0, pretend = 0, frame = 640
 1439              		@ frame_needed = 0, uses_anonymous_args = 0
 1440 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1441              		.cfi_def_cfa_offset 24
 1442              		.cfi_offset 4, -24
 1443              		.cfi_offset 5, -20
 1444              		.cfi_offset 6, -16
 1445              		.cfi_offset 7, -12
ARM GAS  /tmp/cc4LKEx4.s 			page 52


 1446              		.cfi_offset 8, -8
 1447              		.cfi_offset 14, -4
 1448 0004 ADF5247D 		sub	sp, sp, #656
 1449              		.cfi_def_cfa_offset 680
 227:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
 1450              		.loc 1 227 5 view .LVU282
 227:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
 1451              		.loc 1 227 10 is_stmt 0 view .LVU283
 1452 0008 A44D     		ldr	r5, .L49
 1453 000a 8BAC     		add	r4, sp, #556
 1454 000c A86C     		ldr	r0, [r5, #72]	@ unaligned
 1455 000e E96C     		ldr	r1, [r5, #76]	@ unaligned
 1456 0010 2A6D     		ldr	r2, [r5, #80]	@ unaligned
 1457 0012 6B6D     		ldr	r3, [r5, #84]	@ unaligned
 1458 0014 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1459 0016 A86D     		ldr	r0, [r5, #88]	@ unaligned
 1460 0018 E96D     		ldr	r1, [r5, #92]	@ unaligned
 1461 001a 03C4     		stmia	r4!, {r0, r1}
 1462 001c 4C22     		movs	r2, #76
 1463 001e 0021     		movs	r1, #0
 1464 0020 2046     		mov	r0, r4
 1465 0022 FFF7FEFF 		bl	memset
 1466              	.LVL108:
 228:Core/Src/main.c **** 
 1467              		.loc 1 228 5 is_stmt 1 view .LVU284
 1468 0026 0221     		movs	r1, #2
 1469 0028 8BA8     		add	r0, sp, #556
 1470 002a FFF7FEFF 		bl	send_message
 1471              	.LVL109:
 235:Core/Src/main.c **** 
 1472              		.loc 1 235 3 view .LVU285
 1473 002e FFF7FEFF 		bl	HAL_Init
 1474              	.LVL110:
 242:Core/Src/main.c **** 
 1475              		.loc 1 242 3 view .LVU286
 1476 0032 FFF7FEFF 		bl	SystemClock_Config
 1477              	.LVL111:
 249:Core/Src/main.c ****   MX_I2C1_Init();
 1478              		.loc 1 249 3 view .LVU287
 1479 0036 FFF7FEFF 		bl	MX_GPIO_Init
 1480              	.LVL112:
 250:Core/Src/main.c ****   MX_USART1_UART_Init();
 1481              		.loc 1 250 3 view .LVU288
 1482 003a FFF7FEFF 		bl	MX_I2C1_Init
 1483              	.LVL113:
 251:Core/Src/main.c ****   MX_TIM1_Init();
 1484              		.loc 1 251 3 view .LVU289
 1485 003e FFF7FEFF 		bl	MX_USART1_UART_Init
 1486              	.LVL114:
 252:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1487              		.loc 1 252 3 view .LVU290
 1488 0042 FFF7FEFF 		bl	MX_TIM1_Init
 1489              	.LVL115:
 254:Core/Src/main.c **** 
 1490              		.loc 1 254 3 view .LVU291
 1491 0046 0021     		movs	r1, #0
 1492 0048 9548     		ldr	r0, .L49+4
ARM GAS  /tmp/cc4LKEx4.s 			page 53


 1493 004a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1494              	.LVL116:
 256:Core/Src/main.c ****   InitBmp();
 1495              		.loc 1 256 3 view .LVU292
 1496 004e FFF7FEFF 		bl	Acc_LSM_Init
 1497              	.LVL117:
 257:Core/Src/main.c ****   Read_Dig_Variables();
 1498              		.loc 1 257 3 view .LVU293
 1499 0052 FFF7FEFF 		bl	InitBmp
 1500              	.LVL118:
 258:Core/Src/main.c **** 
 1501              		.loc 1 258 3 view .LVU294
 1502 0056 FFF7FEFF 		bl	Read_Dig_Variables
 1503              	.LVL119:
 261:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas, 1, 0xFF
 1504              		.loc 1 261 3 view .LVU295
 261:Core/Src/main.c ****   send_reg_log(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas, 1, 0xFF
 1505              		.loc 1 261 11 is_stmt 0 view .LVU296
 1506 005a 4923     		movs	r3, #73
 1507 005c 8DF82B32 		strb	r3, [sp, #555]
 262:Core/Src/main.c **** 
 1508              		.loc 1 262 3 is_stmt 1 view .LVU297
 1509 0060 FF23     		movs	r3, #255
 1510 0062 0293     		str	r3, [sp, #8]
 1511 0064 0123     		movs	r3, #1
 1512 0066 0193     		str	r3, [sp, #4]
 1513 0068 0DF22B22 		addw	r2, sp, #555
 1514 006c 0092     		str	r2, [sp]
 1515 006e F422     		movs	r2, #244
 1516 0070 EC21     		movs	r1, #236
 1517 0072 8C48     		ldr	r0, .L49+8
 1518 0074 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 1519              	.LVL120:
 262:Core/Src/main.c **** 
 1520              		.loc 1 262 3 is_stmt 0 discriminator 1 view .LVU298
 1521 0078 8B49     		ldr	r1, .L49+12
 1522 007a FFF7FEFF 		bl	send_reg_log
 1523              	.LVL121:
 1524              	.L47:
 268:Core/Src/main.c ****   {
 1525              		.loc 1 268 3 is_stmt 1 view .LVU299
 1526              	.LBB12:
 270:Core/Src/main.c **** 
 1527              		.loc 1 270 5 view .LVU300
 1528 007e 4FF47A70 		mov	r0, #1000
 1529 0082 FFF7FEFF 		bl	HAL_Delay
 1530              	.LVL122:
 272:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
 1531              		.loc 1 272 5 view .LVU301
 272:Core/Src/main.c ****     send_message(data, PRIORITY_HIGH);
 1532              		.loc 1 272 10 is_stmt 0 view .LVU302
 1533 0086 0DAE     		add	r6, sp, #52
 1534 0088 844C     		ldr	r4, .L49
 1535 008a 04F1600C 		add	ip, r4, #96
 1536 008e 3546     		mov	r5, r6
 1537 0090 9034     		adds	r4, r4, #144
 1538              	.L45:
ARM GAS  /tmp/cc4LKEx4.s 			page 54


 1539 0092 AE46     		mov	lr, r5
 1540 0094 DCF80000 		ldr	r0, [ip]	@ unaligned
 1541 0098 DCF80410 		ldr	r1, [ip, #4]	@ unaligned
 1542 009c DCF80820 		ldr	r2, [ip, #8]	@ unaligned
 1543 00a0 DCF80C30 		ldr	r3, [ip, #12]	@ unaligned
 1544 00a4 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 1545 00a8 0CF1100C 		add	ip, ip, #16
 1546 00ac 7546     		mov	r5, lr
 1547 00ae A445     		cmp	ip, r4
 1548 00b0 EFD1     		bne	.L45
 1549 00b2 DCF80000 		ldr	r0, [ip]	@ unaligned
 1550 00b6 CEF80000 		str	r0, [lr]
 1551 00ba 9CF80430 		ldrb	r3, [ip, #4]	@ zero_extendqisi2
 1552 00be 8EF80430 		strb	r3, [lr, #4]
 1553 00c2 2F22     		movs	r2, #47
 1554 00c4 0021     		movs	r1, #0
 1555 00c6 06F13500 		add	r0, r6, #53
 1556 00ca FFF7FEFF 		bl	memset
 1557              	.LVL123:
 273:Core/Src/main.c **** 
 1558              		.loc 1 273 5 is_stmt 1 view .LVU303
 1559 00ce 0221     		movs	r1, #2
 1560 00d0 0DA8     		add	r0, sp, #52
 1561 00d2 FFF7FEFF 		bl	send_message
 1562              	.LVL124:
 276:Core/Src/main.c ****     temp_raw[0] = temp_raw[1] = temp_raw[2]  = 0;
 1563              		.loc 1 276 5 view .LVU304
 277:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 1, 0xFF)
 1564              		.loc 1 277 5 view .LVU305
 277:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 1, 0xFF)
 1565              		.loc 1 277 46 is_stmt 0 view .LVU306
 1566 00d6 04AD     		add	r5, sp, #16
 1567 00d8 4FF00008 		mov	r8, #0
 1568 00dc 8DF81280 		strb	r8, [sp, #18]
 277:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 1, 0xFF)
 1569              		.loc 1 277 31 view .LVU307
 1570 00e0 8DF81180 		strb	r8, [sp, #17]
 277:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 1, 0xFF)
 1571              		.loc 1 277 17 view .LVU308
 1572 00e4 8DF81080 		strb	r8, [sp, #16]
 278:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1, 1, 0xF
 1573              		.loc 1 278 5 is_stmt 1 view .LVU309
 1574 00e8 6E4E     		ldr	r6, .L49+8
 1575 00ea FF27     		movs	r7, #255
 1576 00ec 0297     		str	r7, [sp, #8]
 1577 00ee 0124     		movs	r4, #1
 1578 00f0 0194     		str	r4, [sp, #4]
 1579 00f2 0095     		str	r5, [sp]
 1580 00f4 2346     		mov	r3, r4
 1581 00f6 FA22     		movs	r2, #250
 1582 00f8 EC21     		movs	r1, #236
 1583 00fa 3046     		mov	r0, r6
 1584 00fc FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1585              	.LVL125:
 278:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1, 1, 0xF
 1586              		.loc 1 278 5 is_stmt 0 discriminator 1 view .LVU310
 1587 0100 6A49     		ldr	r1, .L49+16
ARM GAS  /tmp/cc4LKEx4.s 			page 55


 1588 0102 FFF7FEFF 		bl	send_reg_log
 1589              	.LVL126:
 279:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2, 1, 0xF
 1590              		.loc 1 279 5 is_stmt 1 view .LVU311
 1591 0106 0297     		str	r7, [sp, #8]
 1592 0108 0194     		str	r4, [sp, #4]
 1593 010a 0DF11103 		add	r3, sp, #17
 1594 010e 0093     		str	r3, [sp]
 1595 0110 2346     		mov	r3, r4
 1596 0112 FB22     		movs	r2, #251
 1597 0114 EC21     		movs	r1, #236
 1598 0116 3046     		mov	r0, r6
 1599 0118 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1600              	.LVL127:
 279:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2, 1, 0xF
 1601              		.loc 1 279 5 is_stmt 0 discriminator 1 view .LVU312
 1602 011c 6449     		ldr	r1, .L49+20
 1603 011e FFF7FEFF 		bl	send_reg_log
 1604              	.LVL128:
 280:Core/Src/main.c **** 
 1605              		.loc 1 280 5 is_stmt 1 view .LVU313
 1606 0122 0297     		str	r7, [sp, #8]
 1607 0124 0194     		str	r4, [sp, #4]
 1608 0126 0DF11203 		add	r3, sp, #18
 1609 012a 0093     		str	r3, [sp]
 1610 012c 2346     		mov	r3, r4
 1611 012e FC22     		movs	r2, #252
 1612 0130 EC21     		movs	r1, #236
 1613 0132 3046     		mov	r0, r6
 1614 0134 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1615              	.LVL129:
 280:Core/Src/main.c **** 
 1616              		.loc 1 280 5 is_stmt 0 discriminator 1 view .LVU314
 1617 0138 5E49     		ldr	r1, .L49+24
 1618 013a FFF7FEFF 		bl	send_reg_log
 1619              	.LVL130:
 282:Core/Src/main.c ****     actual_temp = 0;
 1620              		.loc 1 282 5 is_stmt 1 view .LVU315
 282:Core/Src/main.c ****     actual_temp = 0;
 1621              		.loc 1 282 58 is_stmt 0 view .LVU316
 1622 013e 9DF81020 		ldrb	r2, [sp, #16]	@ zero_extendqisi2
 282:Core/Src/main.c ****     actual_temp = 0;
 1623              		.loc 1 282 90 view .LVU317
 1624 0142 9DF81130 		ldrb	r3, [sp, #17]	@ zero_extendqisi2
 282:Core/Src/main.c ****     actual_temp = 0;
 1625              		.loc 1 282 94 view .LVU318
 1626 0146 1B01     		lsls	r3, r3, #4
 282:Core/Src/main.c ****     actual_temp = 0;
 1627              		.loc 1 282 69 view .LVU319
 1628 0148 43EA0233 		orr	r3, r3, r2, lsl #12
 282:Core/Src/main.c ****     actual_temp = 0;
 1629              		.loc 1 282 121 view .LVU320
 1630 014c 9DF81200 		ldrb	r0, [sp, #18]	@ zero_extendqisi2
 1631              	.LVL131:
 283:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
 1632              		.loc 1 283 5 is_stmt 1 view .LVU321
 283:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
ARM GAS  /tmp/cc4LKEx4.s 			page 56


 1633              		.loc 1 283 17 is_stmt 0 view .LVU322
 1634 0150 594D     		ldr	r5, .L49+28
 1635 0152 C5F80080 		str	r8, [r5]
 284:Core/Src/main.c **** 
 1636              		.loc 1 284 5 is_stmt 1 view .LVU323
 284:Core/Src/main.c **** 
 1637              		.loc 1 284 19 is_stmt 0 view .LVU324
 1638 0156 43EA1010 		orr	r0, r3, r0, lsr #4
 1639              	.LVL132:
 284:Core/Src/main.c **** 
 1640              		.loc 1 284 19 view .LVU325
 1641 015a FFF7FEFF 		bl	bmp280_compensate_T_int32
 1642              	.LVL133:
 284:Core/Src/main.c **** 
 1643              		.loc 1 284 17 discriminator 1 view .LVU326
 1644 015e 2860     		str	r0, [r5]
 286:Core/Src/main.c ****     sprintf(temp_str, "Temperature: %.2f Celsius\n\n\r", ((float)actual_temp)/100);
 1645              		.loc 1 286 5 is_stmt 1 view .LVU327
 287:Core/Src/main.c ****     send_message(temp_str, PRIORITY_HIGH);
 1646              		.loc 1 287 5 view .LVU328
 287:Core/Src/main.c ****     send_message(temp_str, PRIORITY_HIGH);
 1647              		.loc 1 287 59 is_stmt 0 view .LVU329
 1648 0160 07EE900A 		vmov	s15, r0	@ int
 1649 0164 F8EEE77A 		vcvt.f32.s32	s15, s15
 287:Core/Src/main.c ****     send_message(temp_str, PRIORITY_HIGH);
 1650              		.loc 1 287 5 view .LVU330
 1651 0168 9FED547A 		vldr.32	s14, .L49+32
 1652 016c C7EE877A 		vdiv.f32	s15, s15, s14
 1653 0170 17EE900A 		vmov	r0, s15
 1654 0174 FFF7FEFF 		bl	__aeabi_f2d
 1655              	.LVL134:
 1656 0178 0246     		mov	r2, r0
 1657 017a 0B46     		mov	r3, r1
 1658 017c 26AD     		add	r5, sp, #152
 1659 017e 5049     		ldr	r1, .L49+36
 1660 0180 2846     		mov	r0, r5
 1661 0182 FFF7FEFF 		bl	sprintf
 1662              	.LVL135:
 288:Core/Src/main.c **** 
 1663              		.loc 1 288 5 is_stmt 1 view .LVU331
 1664 0186 0221     		movs	r1, #2
 1665 0188 2846     		mov	r0, r5
 1666 018a FFF7FEFF 		bl	send_message
 1667              	.LVL136:
 290:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF7, I2C_MEMADD_SIZE_8BIT, pressure_raw, 1, 0
 1668              		.loc 1 290 5 view .LVU332
 291:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_raw+1, 1,
 1669              		.loc 1 291 5 view .LVU333
 1670 018e 0297     		str	r7, [sp, #8]
 1671 0190 0194     		str	r4, [sp, #4]
 1672 0192 05AD     		add	r5, sp, #20
 1673 0194 0095     		str	r5, [sp]
 1674 0196 2346     		mov	r3, r4
 1675 0198 F722     		movs	r2, #247
 1676 019a EC21     		movs	r1, #236
 1677 019c 3046     		mov	r0, r6
 1678 019e FFF7FEFF 		bl	HAL_I2C_Mem_Read
ARM GAS  /tmp/cc4LKEx4.s 			page 57


 1679              	.LVL137:
 291:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_raw+1, 1,
 1680              		.loc 1 291 5 is_stmt 0 discriminator 1 view .LVU334
 1681 01a2 4849     		ldr	r1, .L49+40
 1682 01a4 FFF7FEFF 		bl	send_reg_log
 1683              	.LVL138:
 292:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_raw+2, 1,
 1684              		.loc 1 292 5 is_stmt 1 view .LVU335
 1685 01a8 0297     		str	r7, [sp, #8]
 1686 01aa 0194     		str	r4, [sp, #4]
 1687 01ac 0DF11503 		add	r3, sp, #21
 1688 01b0 0093     		str	r3, [sp]
 1689 01b2 2346     		mov	r3, r4
 1690 01b4 F822     		movs	r2, #248
 1691 01b6 EC21     		movs	r1, #236
 1692 01b8 3046     		mov	r0, r6
 1693 01ba FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1694              	.LVL139:
 292:Core/Src/main.c ****     send_reg_log(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_raw+2, 1,
 1695              		.loc 1 292 5 is_stmt 0 discriminator 1 view .LVU336
 1696 01be 4249     		ldr	r1, .L49+44
 1697 01c0 FFF7FEFF 		bl	send_reg_log
 1698              	.LVL140:
 293:Core/Src/main.c **** 
 1699              		.loc 1 293 5 is_stmt 1 view .LVU337
 1700 01c4 0297     		str	r7, [sp, #8]
 1701 01c6 0194     		str	r4, [sp, #4]
 1702 01c8 0DF11603 		add	r3, sp, #22
 1703 01cc 0093     		str	r3, [sp]
 1704 01ce 2346     		mov	r3, r4
 1705 01d0 F922     		movs	r2, #249
 1706 01d2 EC21     		movs	r1, #236
 1707 01d4 3046     		mov	r0, r6
 1708 01d6 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1709              	.LVL141:
 293:Core/Src/main.c **** 
 1710              		.loc 1 293 5 is_stmt 0 discriminator 1 view .LVU338
 1711 01da 3C49     		ldr	r1, .L49+48
 1712 01dc FFF7FEFF 		bl	send_reg_log
 1713              	.LVL142:
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1714              		.loc 1 295 5 is_stmt 1 view .LVU339
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1715              		.loc 1 295 66 is_stmt 0 view .LVU340
 1716 01e0 9DF81420 		ldrb	r2, [sp, #20]	@ zero_extendqisi2
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1717              		.loc 1 295 102 view .LVU341
 1718 01e4 9DF81530 		ldrb	r3, [sp, #21]	@ zero_extendqisi2
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1719              		.loc 1 295 106 view .LVU342
 1720 01e8 1B01     		lsls	r3, r3, #4
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1721              		.loc 1 295 77 view .LVU343
 1722 01ea 43EA0233 		orr	r3, r3, r2, lsl #12
 295:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1723              		.loc 1 295 137 view .LVU344
 1724 01ee 9DF81600 		ldrb	r0, [sp, #22]	@ zero_extendqisi2
ARM GAS  /tmp/cc4LKEx4.s 			page 58


 1725              	.LVL143:
 296:Core/Src/main.c **** 
 1726              		.loc 1 296 5 is_stmt 1 view .LVU345
 296:Core/Src/main.c **** 
 1727              		.loc 1 296 23 is_stmt 0 view .LVU346
 1728 01f2 43EA1010 		orr	r0, r3, r0, lsr #4
 1729              	.LVL144:
 296:Core/Src/main.c **** 
 1730              		.loc 1 296 23 view .LVU347
 1731 01f6 FFF7FEFF 		bl	bmp280_compensate_P_int64
 1732              	.LVL145:
 296:Core/Src/main.c **** 
 1733              		.loc 1 296 21 discriminator 1 view .LVU348
 1734 01fa 354B     		ldr	r3, .L49+52
 1735 01fc 1860     		str	r0, [r3]
 298:Core/Src/main.c ****     sprintf(pressure_str, "Pressure: %.4f Pa\n\n\r",  ((float)actual_pressure)/256);
 1736              		.loc 1 298 5 is_stmt 1 view .LVU349
 299:Core/Src/main.c ****     send_message(pressure_str, PRIORITY_HIGH);
 1737              		.loc 1 299 5 view .LVU350
 299:Core/Src/main.c ****     send_message(pressure_str, PRIORITY_HIGH);
 1738              		.loc 1 299 56 is_stmt 0 view .LVU351
 1739 01fe 07EE900A 		vmov	s15, r0	@ int
 1740 0202 F8EE677A 		vcvt.f32.u32	s15, s15
 299:Core/Src/main.c ****     send_message(pressure_str, PRIORITY_HIGH);
 1741              		.loc 1 299 5 view .LVU352
 1742 0206 9FED337A 		vldr.32	s14, .L49+56
 1743 020a 67EE877A 		vmul.f32	s15, s15, s14
 1744 020e 17EE900A 		vmov	r0, s15
 1745 0212 FFF7FEFF 		bl	__aeabi_f2d
 1746              	.LVL146:
 1747 0216 0246     		mov	r2, r0
 1748 0218 0B46     		mov	r3, r1
 1749 021a 3FAC     		add	r4, sp, #252
 1750 021c 2E49     		ldr	r1, .L49+60
 1751 021e 2046     		mov	r0, r4
 1752 0220 FFF7FEFF 		bl	sprintf
 1753              	.LVL147:
 300:Core/Src/main.c **** 
 1754              		.loc 1 300 5 is_stmt 1 view .LVU353
 1755 0224 0221     		movs	r1, #2
 1756 0226 2046     		mov	r0, r4
 1757 0228 FFF7FEFF 		bl	send_message
 1758              	.LVL148:
 302:Core/Src/main.c ****     send_message(data1, PRIORITY_HIGH);
 1759              		.loc 1 302 5 view .LVU354
 302:Core/Src/main.c ****     send_message(data1, PRIORITY_HIGH);
 1760              		.loc 1 302 10 is_stmt 0 view .LVU355
 1761 022c 0DF5B07C 		add	ip, sp, #352
 1762 0230 1A4E     		ldr	r6, .L49
 1763 0232 06F19804 		add	r4, r6, #152
 1764 0236 6746     		mov	r7, ip
 1765 0238 C836     		adds	r6, r6, #200
 1766              	.L46:
 1767 023a 3D46     		mov	r5, r7
 1768 023c 2068     		ldr	r0, [r4]	@ unaligned
 1769 023e 6168     		ldr	r1, [r4, #4]	@ unaligned
 1770 0240 A268     		ldr	r2, [r4, #8]	@ unaligned
ARM GAS  /tmp/cc4LKEx4.s 			page 59


 1771 0242 E368     		ldr	r3, [r4, #12]	@ unaligned
 1772 0244 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1773 0246 1034     		adds	r4, r4, #16
 1774 0248 2F46     		mov	r7, r5
 1775 024a B442     		cmp	r4, r6
 1776 024c F5D1     		bne	.L46
 1777 024e 2068     		ldr	r0, [r4]	@ unaligned
 1778 0250 2860     		str	r0, [r5]
 1779 0252 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 1780 0254 2B71     		strb	r3, [r5, #4]
 1781 0256 2F22     		movs	r2, #47
 1782 0258 0021     		movs	r1, #0
 1783 025a 0CF13500 		add	r0, ip, #53
 1784 025e FFF7FEFF 		bl	memset
 1785              	.LVL149:
 303:Core/Src/main.c **** 
 1786              		.loc 1 303 5 is_stmt 1 view .LVU356
 1787 0262 0221     		movs	r1, #2
 1788 0264 58A8     		add	r0, sp, #352
 1789 0266 FFF7FEFF 		bl	send_message
 1790              	.LVL150:
 305:Core/Src/main.c ****     Read_Acc(acc_vals);
 1791              		.loc 1 305 5 view .LVU357
 306:Core/Src/main.c **** 
 1792              		.loc 1 306 5 view .LVU358
 1793 026a 06AC     		add	r4, sp, #24
 1794 026c 2046     		mov	r0, r4
 1795 026e FFF7FEFF 		bl	Read_Acc
 1796              	.LVL151:
 308:Core/Src/main.c ****     sprintf(acc_str, "Acceleration: (%0.4f, %0.4f, %0.4f) \n\n\r", acc_vals[0], acc_vals[1], acc_va
 1797              		.loc 1 308 5 view .LVU359
 309:Core/Src/main.c ****     send_message(acc_str, PRIORITY_HIGH);
 1798              		.loc 1 309 5 view .LVU360
 1799 0272 71AD     		add	r5, sp, #452
 1800 0274 DDE90A23 		ldrd	r2, [sp, #40]
 1801 0278 CDE90223 		strd	r2, [sp, #8]
 1802 027c DDE90823 		ldrd	r2, [sp, #32]
 1803 0280 CDE90023 		strd	r2, [sp]
 1804 0284 DDE90623 		ldrd	r2, [sp, #24]
 1805 0288 1449     		ldr	r1, .L49+64
 1806 028a 2846     		mov	r0, r5
 1807 028c FFF7FEFF 		bl	sprintf
 1808              	.LVL152:
 310:Core/Src/main.c **** 
 1809              		.loc 1 310 5 view .LVU361
 1810 0290 0221     		movs	r1, #2
 1811 0292 2846     		mov	r0, r5
 1812 0294 FFF7FEFF 		bl	send_message
 1813              	.LVL153:
 1814              	.LBE12:
 268:Core/Src/main.c ****   {
 1815              		.loc 1 268 9 view .LVU362
 1816 0298 F1E6     		b	.L47
 1817              	.L50:
 1818 029a 00BF     		.align	2
 1819              	.L49:
 1820 029c 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/cc4LKEx4.s 			page 60


 1821 02a0 00000000 		.word	htim1
 1822 02a4 00000000 		.word	hi2c1
 1823 02a8 0C000000 		.word	.LC17
 1824 02ac 00000000 		.word	.LC27
 1825 02b0 0C000000 		.word	.LC28
 1826 02b4 18000000 		.word	.LC29
 1827 02b8 00000000 		.word	actual_temp
 1828 02bc 0000C842 		.word	1120403456
 1829 02c0 24000000 		.word	.LC30
 1830 02c4 44000000 		.word	.LC31
 1831 02c8 50000000 		.word	.LC32
 1832 02cc 5C000000 		.word	.LC33
 1833 02d0 00000000 		.word	actual_pressure
 1834 02d4 0000803B 		.word	998244352
 1835 02d8 68000000 		.word	.LC34
 1836 02dc 80000000 		.word	.LC36
 1837              		.cfi_endproc
 1838              	.LFE143:
 1840              		.global	t_fine
 1841              		.section	.bss.t_fine,"aw",%nobits
 1842              		.align	2
 1845              	t_fine:
 1846 0000 00000000 		.space	4
 1847              		.global	actual_pressure
 1848              		.section	.bss.actual_pressure,"aw",%nobits
 1849              		.align	2
 1852              	actual_pressure:
 1853 0000 00000000 		.space	4
 1854              		.global	actual_temp
 1855              		.section	.bss.actual_temp,"aw",%nobits
 1856              		.align	2
 1859              	actual_temp:
 1860 0000 00000000 		.space	4
 1861              		.global	dig_P9
 1862              		.section	.bss.dig_P9,"aw",%nobits
 1863              		.align	1
 1866              	dig_P9:
 1867 0000 0000     		.space	2
 1868              		.global	dig_P8
 1869              		.section	.bss.dig_P8,"aw",%nobits
 1870              		.align	1
 1873              	dig_P8:
 1874 0000 0000     		.space	2
 1875              		.global	dig_P7
 1876              		.section	.bss.dig_P7,"aw",%nobits
 1877              		.align	1
 1880              	dig_P7:
 1881 0000 0000     		.space	2
 1882              		.global	dig_P6
 1883              		.section	.bss.dig_P6,"aw",%nobits
 1884              		.align	1
 1887              	dig_P6:
 1888 0000 0000     		.space	2
 1889              		.global	dig_P5
 1890              		.section	.bss.dig_P5,"aw",%nobits
 1891              		.align	1
 1894              	dig_P5:
ARM GAS  /tmp/cc4LKEx4.s 			page 61


 1895 0000 0000     		.space	2
 1896              		.global	dig_P4
 1897              		.section	.bss.dig_P4,"aw",%nobits
 1898              		.align	1
 1901              	dig_P4:
 1902 0000 0000     		.space	2
 1903              		.global	dig_P3
 1904              		.section	.bss.dig_P3,"aw",%nobits
 1905              		.align	1
 1908              	dig_P3:
 1909 0000 0000     		.space	2
 1910              		.global	dig_P2
 1911              		.section	.bss.dig_P2,"aw",%nobits
 1912              		.align	1
 1915              	dig_P2:
 1916 0000 0000     		.space	2
 1917              		.global	dig_P1
 1918              		.section	.bss.dig_P1,"aw",%nobits
 1919              		.align	1
 1922              	dig_P1:
 1923 0000 0000     		.space	2
 1924              		.global	dig_T3
 1925              		.section	.bss.dig_T3,"aw",%nobits
 1926              		.align	1
 1929              	dig_T3:
 1930 0000 0000     		.space	2
 1931              		.global	dig_T2
 1932              		.section	.bss.dig_T2,"aw",%nobits
 1933              		.align	1
 1936              	dig_T2:
 1937 0000 0000     		.space	2
 1938              		.global	dig_T1
 1939              		.section	.bss.dig_T1,"aw",%nobits
 1940              		.align	1
 1943              	dig_T1:
 1944 0000 0000     		.space	2
 1945              		.section	.rodata
 1946              		.align	2
 1947              		.set	.LANCHOR0,. + 0
 1948              	.LC1:
 1949 0000 424D5020 		.ascii	"BMP READ ERROR\012\015\000"
 1949      52454144 
 1949      20455252 
 1949      4F520A0D 
 1949      00
 1950 0011 000000   		.space	3
 1951              	.LC18:
 1952 0014 41434345 		.ascii	"ACCELEROMETER READ ERROR\012\015\000"
 1952      4C45524F 
 1952      4D455445 
 1952      52205245 
 1952      41442045 
 1953 002f 00000000 		.space	23
 1953      00000000 
 1953      00000000 
 1953      00000000 
 1953      00000000 
ARM GAS  /tmp/cc4LKEx4.s 			page 62


 1954 0046 0000     		.space	2
 1955              	.LC25:
 1956 0048 46343131 		.ascii	"F411 says: I'm alive\012\015\000\000"
 1956      20736179 
 1956      733A2049 
 1956      276D2061 
 1956      6C697665 
 1957              	.LC26:
 1958 0060 2D2D2D2D 		.ascii	"------------------------BMP----------------------\012"
 1958      2D2D2D2D 
 1958      2D2D2D2D 
 1958      2D2D2D2D 
 1958      2D2D2D2D 
 1959 0092 0D0000   		.ascii	"\015\000\000"
 1960 0095 000000   		.space	3
 1961              	.LC35:
 1962 0098 2D2D2D2D 		.ascii	"------------------------ACC----------------------\012"
 1962      2D2D2D2D 
 1962      2D2D2D2D 
 1962      2D2D2D2D 
 1962      2D2D2D2D 
 1963 00ca 0D0000   		.ascii	"\015\000\000"
 1964              		.text
 1965              	.Letext0:
 1966              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1967              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1968              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1969              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1970              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1971              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1972              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1973              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1974              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1975              		.file 12 "Core/Inc/i2c.h"
 1976              		.file 13 "Core/Inc/tim.h"
 1977              		.file 14 "Core/Inc/modules/communication.h"
 1978              		.file 15 "/usr/arm-none-eabi/include/stdio.h"
 1979              		.file 16 "Core/Inc/usart.h"
 1980              		.file 17 "Core/Inc/gpio.h"
 1981              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1982              		.file 19 "<built-in>"
ARM GAS  /tmp/cc4LKEx4.s 			page 63


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc4LKEx4.s:21     .text.bmp280_compensate_T_int32:00000000 $t
     /tmp/cc4LKEx4.s:27     .text.bmp280_compensate_T_int32:00000000 bmp280_compensate_T_int32
     /tmp/cc4LKEx4.s:90     .text.bmp280_compensate_T_int32:0000003c $d
     /tmp/cc4LKEx4.s:1943   .bss.dig_T1:00000000 dig_T1
     /tmp/cc4LKEx4.s:1936   .bss.dig_T2:00000000 dig_T2
     /tmp/cc4LKEx4.s:1929   .bss.dig_T3:00000000 dig_T3
     /tmp/cc4LKEx4.s:1845   .bss.t_fine:00000000 t_fine
     /tmp/cc4LKEx4.s:98     .text.bmp280_compensate_P_int64:00000000 $t
     /tmp/cc4LKEx4.s:104    .text.bmp280_compensate_P_int64:00000000 bmp280_compensate_P_int64
     /tmp/cc4LKEx4.s:341    .text.bmp280_compensate_P_int64:0000019c $d
     /tmp/cc4LKEx4.s:1887   .bss.dig_P6:00000000 dig_P6
     /tmp/cc4LKEx4.s:1894   .bss.dig_P5:00000000 dig_P5
     /tmp/cc4LKEx4.s:1901   .bss.dig_P4:00000000 dig_P4
     /tmp/cc4LKEx4.s:1908   .bss.dig_P3:00000000 dig_P3
     /tmp/cc4LKEx4.s:1915   .bss.dig_P2:00000000 dig_P2
     /tmp/cc4LKEx4.s:1922   .bss.dig_P1:00000000 dig_P1
     /tmp/cc4LKEx4.s:1866   .bss.dig_P9:00000000 dig_P9
     /tmp/cc4LKEx4.s:1873   .bss.dig_P8:00000000 dig_P8
     /tmp/cc4LKEx4.s:1880   .bss.dig_P7:00000000 dig_P7
     /tmp/cc4LKEx4.s:355    .rodata.InitBmp.str1.4:00000000 $d
     /tmp/cc4LKEx4.s:359    .text.InitBmp:00000000 $t
     /tmp/cc4LKEx4.s:365    .text.InitBmp:00000000 InitBmp
     /tmp/cc4LKEx4.s:448    .text.InitBmp:00000064 $d
     /tmp/cc4LKEx4.s:455    .rodata.Read_Dig_Variables.str1.4:00000000 $d
     /tmp/cc4LKEx4.s:492    .text.Read_Dig_Variables:00000000 $t
     /tmp/cc4LKEx4.s:498    .text.Read_Dig_Variables:00000000 Read_Dig_Variables
     /tmp/cc4LKEx4.s:703    .text.Read_Dig_Variables:00000148 $d
     /tmp/cc4LKEx4.s:732    .rodata.Acc_LSM_Init.str1.4:00000000 $d
     /tmp/cc4LKEx4.s:746    .text.Acc_LSM_Init:00000000 $t
     /tmp/cc4LKEx4.s:752    .text.Acc_LSM_Init:00000000 Acc_LSM_Init
     /tmp/cc4LKEx4.s:915    .text.Acc_LSM_Init:00000110 $d
     /tmp/cc4LKEx4.s:925    .rodata.Read_Acc.str1.4:00000000 $d
     /tmp/cc4LKEx4.s:944    .text.Read_Acc:00000000 $t
     /tmp/cc4LKEx4.s:950    .text.Read_Acc:00000000 Read_Acc
     /tmp/cc4LKEx4.s:1187   .text.Read_Acc:00000170 $d
     /tmp/cc4LKEx4.s:1203   .text.Error_Handler:00000000 $t
     /tmp/cc4LKEx4.s:1209   .text.Error_Handler:00000000 Error_Handler
     /tmp/cc4LKEx4.s:1241   .text.SystemClock_Config:00000000 $t
     /tmp/cc4LKEx4.s:1247   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc4LKEx4.s:1394   .text.SystemClock_Config:00000098 $d
     /tmp/cc4LKEx4.s:1400   .rodata.main.str1.4:00000000 $d
     /tmp/cc4LKEx4.s:1428   .text.main:00000000 $t
     /tmp/cc4LKEx4.s:1434   .text.main:00000000 main
     /tmp/cc4LKEx4.s:1820   .text.main:0000029c $d
     /tmp/cc4LKEx4.s:1859   .bss.actual_temp:00000000 actual_temp
     /tmp/cc4LKEx4.s:1852   .bss.actual_pressure:00000000 actual_pressure
     /tmp/cc4LKEx4.s:1842   .bss.t_fine:00000000 $d
     /tmp/cc4LKEx4.s:1849   .bss.actual_pressure:00000000 $d
     /tmp/cc4LKEx4.s:1856   .bss.actual_temp:00000000 $d
     /tmp/cc4LKEx4.s:1863   .bss.dig_P9:00000000 $d
     /tmp/cc4LKEx4.s:1870   .bss.dig_P8:00000000 $d
     /tmp/cc4LKEx4.s:1877   .bss.dig_P7:00000000 $d
     /tmp/cc4LKEx4.s:1884   .bss.dig_P6:00000000 $d
     /tmp/cc4LKEx4.s:1891   .bss.dig_P5:00000000 $d
     /tmp/cc4LKEx4.s:1898   .bss.dig_P4:00000000 $d
ARM GAS  /tmp/cc4LKEx4.s 			page 64


     /tmp/cc4LKEx4.s:1905   .bss.dig_P3:00000000 $d
     /tmp/cc4LKEx4.s:1912   .bss.dig_P2:00000000 $d
     /tmp/cc4LKEx4.s:1919   .bss.dig_P1:00000000 $d
     /tmp/cc4LKEx4.s:1926   .bss.dig_T3:00000000 $d
     /tmp/cc4LKEx4.s:1933   .bss.dig_T2:00000000 $d
     /tmp/cc4LKEx4.s:1940   .bss.dig_T1:00000000 $d
     /tmp/cc4LKEx4.s:1946   .rodata:00000000 $d

UNDEFINED SYMBOLS
__aeabi_ldivmod
HAL_I2C_Mem_Read
send_message
hi2c1
send_reg_log
memset
HAL_I2C_Mem_Write
__aeabi_i2d
__aeabi_dmul
__aeabi_ddiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_I2C1_Init
MX_USART1_UART_Init
MX_TIM1_Init
HAL_TIM_PWM_Start
HAL_Delay
__aeabi_f2d
sprintf
htim1
