

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.850 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n4_1_L_n4_2_L_n4_3  |      513|      513|         3|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    165|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      81|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_180_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln132_fu_241_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln133_fu_235_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln139_1_fu_295_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln139_fu_287_p2     |         +|   0|  0|  13|           5|           5|
    |m27_fu_304_p2           |         +|   0|  0|  23|          16|          16|
    |m56_fu_274_p2           |         +|   0|  0|  14|           9|           9|
    |and_ln22_fu_210_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_174_p2    |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln132_fu_192_p2    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln133_fu_204_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln22_fu_216_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln132_fu_247_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln22_fu_222_p3   |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_198_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 165|          89|          73|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n4_2_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten43_load  |   9|          2|   10|         20|
    |i_n4_2_fu_76                            |   9|          2|    4|          8|
    |indvar_flatten28_fu_80                  |   9|          2|    8|         16|
    |indvar_flatten43_fu_84                  |   9|          2|   10|         20|
    |m27_3_fu_72                             |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv_i3873_cast_cast_reg_368      |   9|   0|    9|          0|
    |i_n4_2_fu_76                      |   4|   0|    4|          0|
    |icmp_ln131_reg_373                |   1|   0|    1|          0|
    |indvar_flatten28_fu_80            |   8|   0|    8|          0|
    |indvar_flatten43_fu_84            |  10|   0|   10|          0|
    |m124_fu_68                        |   9|   0|    9|          0|
    |m27_3_fu_72                       |  16|   0|   16|          0|
    |m56_reg_382                       |   9|   0|    9|          0|
    |sext_ln131_cast_reg_363           |   5|   0|    5|          0|
    |sext_ln22_cast_reg_358            |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|   0|   81|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3|  return value|
|m27_2_reload         |   in|   16|     ap_none|                          m27_2_reload|        scalar|
|in_data_12_address0  |  out|    4|   ap_memory|                            in_data_12|         array|
|in_data_12_ce0       |  out|    1|   ap_memory|                            in_data_12|         array|
|in_data_12_q0        |   in|    8|   ap_memory|                            in_data_12|         array|
|conv_i3873_cast      |   in|    5|     ap_none|                       conv_i3873_cast|        scalar|
|sext_ln131           |   in|    4|     ap_none|                            sext_ln131|        scalar|
|sext_ln22            |   in|    4|     ap_none|                             sext_ln22|        scalar|
|m27_3_out            |  out|   16|      ap_vld|                             m27_3_out|       pointer|
|m27_3_out_ap_vld     |  out|    1|      ap_vld|                             m27_3_out|       pointer|
|m124_out             |  out|    9|      ap_vld|                              m124_out|       pointer|
|m124_out_ap_vld      |  out|    1|      ap_vld|                              m124_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m124 = alloca i32 1"   --->   Operation 6 'alloca' 'm124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m27_3 = alloca i32 1" [case_3.cc:22]   --->   Operation 7 'alloca' 'm27_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_n4_2 = alloca i32 1" [case_3.cc:133]   --->   Operation 8 'alloca' 'i_n4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten43 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln22"   --->   Operation 11 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln131_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln131"   --->   Operation 12 'read' 'sext_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i3873_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %conv_i3873_cast"   --->   Operation 13 'read' 'conv_i3873_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m27_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_2_reload"   --->   Operation 14 'read' 'm27_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i4 %sext_ln22_read"   --->   Operation 15 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln131_cast = sext i4 %sext_ln131_read"   --->   Operation 16 'sext' 'sext_ln131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i3873_cast_cast = sext i5 %conv_i3873_cast_read"   --->   Operation 17 'sext' 'conv_i3873_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_12, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten43"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten28"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln133 = store i4 0, i4 %i_n4_2" [case_3.cc:133]   --->   Operation 21 'store' 'store_ln133' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_2_reload_read, i16 %m27_3" [case_3.cc:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc250"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten43_load = load i10 %indvar_flatten43" [case_3.cc:131]   --->   Operation 24 'load' 'indvar_flatten43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln131 = icmp_eq  i10 %indvar_flatten43_load, i10 512" [case_3.cc:131]   --->   Operation 25 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln131 = add i10 %indvar_flatten43_load, i10 1" [case_3.cc:131]   --->   Operation 26 'add' 'add_ln131' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc256, void %for.cond.cleanup205.exitStub" [case_3.cc:131]   --->   Operation 27 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_n4_2_load = load i4 %i_n4_2" [case_3.cc:133]   --->   Operation 28 'load' 'i_n4_2_load' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i8 %indvar_flatten28" [case_3.cc:132]   --->   Operation 29 'load' 'indvar_flatten28_load' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%icmp_ln132 = icmp_eq  i8 %indvar_flatten28_load, i8 64" [case_3.cc:132]   --->   Operation 30 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln131)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln132, i1 1" [case_3.cc:22]   --->   Operation 31 'xor' 'xor_ln22' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln133 = icmp_eq  i4 %i_n4_2_load, i4 8" [case_3.cc:133]   --->   Operation 32 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %icmp_ln133, i1 %xor_ln22" [case_3.cc:22]   --->   Operation 33 'and' 'and_ln22' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln22, i1 %icmp_ln132" [case_3.cc:22]   --->   Operation 34 'or' 'or_ln22' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %i_n4_2_load" [case_3.cc:22]   --->   Operation 35 'select' 'select_ln22' <Predicate = (!icmp_ln131)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %select_ln22" [case_3.cc:133]   --->   Operation 36 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_data_12_addr = getelementptr i8 %in_data_12, i64 0, i64 %zext_ln133" [case_3.cc:138]   --->   Operation 37 'getelementptr' 'in_data_12_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_3.cc:138]   --->   Operation 38 'load' 'in_data_12_load' <Predicate = (!icmp_ln131)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln133 = add i4 %select_ln22, i4 1" [case_3.cc:133]   --->   Operation 39 'add' 'add_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln132 = add i8 %indvar_flatten28_load, i8 1" [case_3.cc:132]   --->   Operation 40 'add' 'add_ln132' <Predicate = (!icmp_ln131)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.24ns)   --->   "%select_ln132 = select i1 %icmp_ln132, i8 1, i8 %add_ln132" [case_3.cc:132]   --->   Operation 41 'select' 'select_ln132' <Predicate = (!icmp_ln131)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln131 = store i10 %add_ln131, i10 %indvar_flatten43" [case_3.cc:131]   --->   Operation 42 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln132 = store i8 %select_ln132, i8 %indvar_flatten28" [case_3.cc:132]   --->   Operation 43 'store' 'store_ln132' <Predicate = (!icmp_ln131)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %i_n4_2" [case_3.cc:133]   --->   Operation 44 'store' 'store_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_3.cc:138]   --->   Operation 45 'load' 'in_data_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i8 %in_data_12_load" [case_3.cc:138]   --->   Operation 46 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%m56 = add i9 %sext_ln138, i9 %conv_i3873_cast_cast" [case_3.cc:138]   --->   Operation 47 'add' 'm56' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln138 = store i9 %m56, i9 %m124" [case_3.cc:138]   --->   Operation 48 'store' 'store_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m124_load = load i9 %m124"   --->   Operation 60 'load' 'm124_load' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%m27_3_load_1 = load i16 %m27_3"   --->   Operation 61 'load' 'm27_3_load_1' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_3_out, i16 %m27_3_load_1"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %m124_out, i9 %m124_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.22>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%m27_3_load = load i16 %m27_3" [case_3.cc:139]   --->   Operation 49 'load' 'm27_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n4_1_L_n4_2_L_n4_3_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 52 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln139 = add i5 %sext_ln131_cast, i5 %sext_ln22_cast" [case_3.cc:139]   --->   Operation 53 'add' 'add_ln139' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i5 %add_ln139" [case_3.cc:139]   --->   Operation 54 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln139_1 = add i9 %sext_ln139, i9 %m56" [case_3.cc:139]   --->   Operation 55 'add' 'add_ln139_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i9 %add_ln139_1" [case_3.cc:139]   --->   Operation 56 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.07ns)   --->   "%m27 = add i16 %m27_3_load, i16 %sext_ln139_1" [case_3.cc:139]   --->   Operation 57 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27, i16 %m27_3" [case_3.cc:22]   --->   Operation 58 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc250" [case_3.cc:133]   --->   Operation 59 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m27_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i3873_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m27_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m124_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m124                  (alloca           ) [ 0110]
m27_3                 (alloca           ) [ 0111]
i_n4_2                (alloca           ) [ 0100]
indvar_flatten28      (alloca           ) [ 0100]
indvar_flatten43      (alloca           ) [ 0100]
sext_ln22_read        (read             ) [ 0000]
sext_ln131_read       (read             ) [ 0000]
conv_i3873_cast_read  (read             ) [ 0000]
m27_2_reload_read     (read             ) [ 0000]
sext_ln22_cast        (sext             ) [ 0111]
sext_ln131_cast       (sext             ) [ 0111]
conv_i3873_cast_cast  (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln133           (store            ) [ 0000]
store_ln22            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten43_load (load             ) [ 0000]
icmp_ln131            (icmp             ) [ 0110]
add_ln131             (add              ) [ 0000]
br_ln131              (br               ) [ 0000]
i_n4_2_load           (load             ) [ 0000]
indvar_flatten28_load (load             ) [ 0000]
icmp_ln132            (icmp             ) [ 0000]
xor_ln22              (xor              ) [ 0000]
icmp_ln133            (icmp             ) [ 0000]
and_ln22              (and              ) [ 0000]
or_ln22               (or               ) [ 0000]
select_ln22           (select           ) [ 0000]
zext_ln133            (zext             ) [ 0000]
in_data_12_addr       (getelementptr    ) [ 0110]
add_ln133             (add              ) [ 0000]
add_ln132             (add              ) [ 0000]
select_ln132          (select           ) [ 0000]
store_ln131           (store            ) [ 0000]
store_ln132           (store            ) [ 0000]
store_ln133           (store            ) [ 0000]
in_data_12_load       (load             ) [ 0000]
sext_ln138            (sext             ) [ 0000]
m56                   (add              ) [ 0101]
store_ln138           (store            ) [ 0000]
m27_3_load            (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln22     (specpipeline     ) [ 0000]
add_ln139             (add              ) [ 0000]
sext_ln139            (sext             ) [ 0000]
add_ln139_1           (add              ) [ 0000]
sext_ln139_1          (sext             ) [ 0000]
m27                   (add              ) [ 0000]
store_ln22            (store            ) [ 0000]
br_ln133              (br               ) [ 0000]
m124_load             (load             ) [ 0000]
m27_3_load_1          (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m27_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_i3873_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i3873_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln131">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m27_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m124_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m124_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_n4_1_L_n4_2_L_n4_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="m124_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m124/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m27_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_n4_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_n4_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten28_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten28/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten43_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten43/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln22_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln131_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln131_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv_i3873_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i3873_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="m27_2_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m27_2_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_data_12_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_12_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_12_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln22_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln131_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="conv_i3873_cast_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i3873_cast_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln133_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln22_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten43_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten43_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln131_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln131_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_n4_2_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_n4_2_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten28_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten28_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln132_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln22_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln133_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and_ln22_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln22_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln22_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln133_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln133_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln132_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln132_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln131_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln132_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln133_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln138_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="m56_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="1"/>
<pin id="277" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m56/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln138_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="m27_3_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_3_load/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln139_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="2"/>
<pin id="289" dir="0" index="1" bw="4" slack="2"/>
<pin id="290" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln139_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln139_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="1"/>
<pin id="298" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln139_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="m27_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln22_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="m124_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m124_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="m27_3_load_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_3_load_1/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="m124_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m124 "/>
</bind>
</comp>

<comp id="329" class="1005" name="m27_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m27_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_n4_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_n4_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="indvar_flatten28_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten28 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten43_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten43 "/>
</bind>
</comp>

<comp id="358" class="1005" name="sext_ln22_cast_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="2"/>
<pin id="360" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln22_cast "/>
</bind>
</comp>

<comp id="363" class="1005" name="sext_ln131_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="2"/>
<pin id="365" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln131_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="conv_i3873_cast_cast_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_i3873_cast_cast "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln131_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="377" class="1005" name="in_data_12_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_12_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="m56_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="1"/>
<pin id="384" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="88" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="100" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="186" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="198" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="192" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="186" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="239"><net_src comp="222" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="189" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="192" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="241" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="180" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="247" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="235" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="133" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="287" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="284" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="326"><net_src comp="68" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="332"><net_src comp="72" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="340"><net_src comp="76" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="347"><net_src comp="80" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="354"><net_src comp="84" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="361"><net_src comp="139" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="366"><net_src comp="143" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="371"><net_src comp="147" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="376"><net_src comp="174" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="126" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="385"><net_src comp="274" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="295" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_12 | {}
	Port: m27_3_out | {2 }
	Port: m124_out | {2 }
 - Input state : 
	Port: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 : m27_2_reload | {1 }
	Port: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 : in_data_12 | {1 2 }
	Port: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 : conv_i3873_cast | {1 }
	Port: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 : sext_ln131 | {1 }
	Port: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 : sext_ln22 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln133 : 1
		indvar_flatten43_load : 1
		icmp_ln131 : 2
		add_ln131 : 2
		br_ln131 : 3
		i_n4_2_load : 1
		indvar_flatten28_load : 1
		icmp_ln132 : 2
		xor_ln22 : 3
		icmp_ln133 : 2
		and_ln22 : 3
		or_ln22 : 3
		select_ln22 : 3
		zext_ln133 : 4
		in_data_12_addr : 5
		in_data_12_load : 6
		add_ln133 : 4
		add_ln132 : 2
		select_ln132 : 3
		store_ln131 : 3
		store_ln132 : 4
		store_ln133 : 5
	State 2
		sext_ln138 : 1
		m56 : 2
		store_ln138 : 3
		write_ln0 : 1
		write_ln0 : 1
	State 3
		sext_ln139 : 1
		add_ln139_1 : 2
		sext_ln139_1 : 3
		m27 : 4
		store_ln22 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         add_ln131_fu_180         |    0    |    13   |
|          |         add_ln133_fu_235         |    0    |    13   |
|          |         add_ln132_fu_241         |    0    |    15   |
|    add   |            m56_fu_274            |    0    |    15   |
|          |         add_ln139_fu_287         |    0    |    13   |
|          |        add_ln139_1_fu_295        |    0    |    14   |
|          |            m27_fu_304            |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln131_fu_174        |    0    |    13   |
|   icmp   |         icmp_ln132_fu_192        |    0    |    15   |
|          |         icmp_ln133_fu_204        |    0    |    13   |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln22_fu_222        |    0    |    4    |
|          |        select_ln132_fu_247       |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln22_fu_198         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    and   |          and_ln22_fu_210         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln22_fu_216          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |     sext_ln22_read_read_fu_88    |    0    |    0    |
|   read   |    sext_ln131_read_read_fu_94    |    0    |    0    |
|          | conv_i3873_cast_read_read_fu_100 |    0    |    0    |
|          |   m27_2_reload_read_read_fu_106  |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_112      |    0    |    0    |
|          |      write_ln0_write_fu_119      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       sext_ln22_cast_fu_139      |    0    |    0    |
|          |      sext_ln131_cast_fu_143      |    0    |    0    |
|   sext   |    conv_i3873_cast_cast_fu_147   |    0    |    0    |
|          |         sext_ln138_fu_270        |    0    |    0    |
|          |         sext_ln139_fu_291        |    0    |    0    |
|          |        sext_ln139_1_fu_300       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln133_fu_230        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   165   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|conv_i3873_cast_cast_reg_368|    9   |
|       i_n4_2_reg_337       |    4   |
|     icmp_ln131_reg_373     |    1   |
|   in_data_12_addr_reg_377  |    4   |
|  indvar_flatten28_reg_344  |    8   |
|  indvar_flatten43_reg_351  |   10   |
|        m124_reg_323        |    9   |
|        m27_3_reg_329       |   16   |
|         m56_reg_382        |    9   |
|   sext_ln131_cast_reg_363  |    5   |
|   sext_ln22_cast_reg_358   |    5   |
+----------------------------+--------+
|            Total           |   80   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   174  |
+-----------+--------+--------+--------+
