$date
	Thu May 22 10:27:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench_LoadableUpDownCounter $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 8 # load_data [7:0] $end
$var reg 1 $ load_en $end
$var reg 1 % rst $end
$var reg 1 & up_dn $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 ' load_data [7:0] $end
$var wire 1 $ load_en $end
$var wire 1 % rst $end
$var wire 1 & up_dn $end
$var reg 8 ( count [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b10010011 '
x&
1%
x$
b10010011 #
1"
b0 !
$end
#5000
0"
#10000
b11111111 !
b11111111 (
1"
0$
0&
b0 )
0%
#15000
0"
1&
b1 )
#20000
b10010011 !
b10010011 (
1"
1$
0&
b10 )
#25000
0"
1&
b11 )
#30000
b0 !
b0 (
1"
1%
0$
0&
b100 )
#35000
0"
1&
b101 )
#40000
1"
1$
0&
b110 )
#45000
0"
1&
b111 )
#50000
b1 !
b1 (
1"
0$
0%
b1000 )
#55000
0"
#60000
b10 !
b10 (
1"
#65000
0"
#70000
b11 !
b11 (
1"
#75000
0"
#80000
b100 !
b100 (
1"
#85000
0"
#90000
b101 !
b101 (
1"
#95000
0"
#100000
b110 !
b110 (
1"
#105000
0"
#110000
b111 !
b111 (
1"
#115000
0"
#120000
b1000 !
b1000 (
1"
#125000
0"
#130000
b1001 !
b1001 (
1"
#135000
0"
#140000
b1010 !
b1010 (
1"
#145000
0"
#150000
b1001 !
b1001 (
1"
0&
#155000
0"
#160000
b1000 !
b1000 (
1"
#165000
0"
#170000
b111 !
b111 (
1"
#175000
0"
#180000
b110 !
b110 (
1"
#185000
0"
#190000
b101 !
b101 (
1"
#195000
0"
#200000
b100 !
b100 (
1"
#205000
0"
#210000
b11 !
b11 (
1"
#215000
0"
#220000
b10 !
b10 (
1"
#225000
0"
#230000
b1 !
b1 (
1"
#235000
0"
#240000
b0 !
b0 (
1"
#245000
0"
#250000
b11111111 !
b11111111 (
1"
