// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module calculateLayer3_generic_tanh_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return,
        grp_fu_1279_p_din0,
        grp_fu_1279_p_din1,
        grp_fu_1279_p_dout0,
        grp_fu_1279_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
output  [63:0] ap_return;
output  [63:0] grp_fu_1279_p_din0;
output  [63:0] grp_fu_1279_p_din1;
input  [63:0] grp_fu_1279_p_dout0;
output   grp_fu_1279_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_subdone;
reg   [63:0] expx_reg_60;
wire   [63:0] grp_fu_113_p2;
reg   [63:0] reg_123;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln36_reg_365;
reg   [0:0] icmp_ln36_reg_365_pp0_iter11_reg;
reg   [0:0] icmp_ln45_reg_369;
reg   [0:0] icmp_ln45_reg_369_pp0_iter11_reg;
reg   [0:0] and_ln46_reg_373;
reg   [0:0] and_ln46_reg_373_pp0_iter11_reg;
reg   [0:0] tmp_2_reg_382;
reg   [0:0] tmp_2_reg_382_pp0_iter10_reg;
reg   [0:0] icmp_ln54_reg_386;
reg   [0:0] icmp_ln54_reg_386_pp0_iter10_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg    ap_predicate_pred122_state113;
reg    ap_predicate_pred136_state113;
reg   [0:0] din_sign_reg_342;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] din_sign_reg_342_pp0_iter1_reg;
reg   [0:0] din_sign_reg_342_pp0_iter2_reg;
reg   [0:0] din_sign_reg_342_pp0_iter3_reg;
reg   [0:0] din_sign_reg_342_pp0_iter4_reg;
reg   [0:0] din_sign_reg_342_pp0_iter5_reg;
reg   [0:0] din_sign_reg_342_pp0_iter6_reg;
reg   [0:0] din_sign_reg_342_pp0_iter7_reg;
reg   [0:0] din_sign_reg_342_pp0_iter8_reg;
reg   [0:0] din_sign_reg_342_pp0_iter9_reg;
reg   [0:0] din_sign_reg_342_pp0_iter10_reg;
reg   [0:0] din_sign_reg_342_pp0_iter11_reg;
wire   [10:0] din_exp_fu_141_p4;
reg   [10:0] din_exp_reg_347;
wire   [63:0] t_fu_159_p3;
reg   [63:0] t_reg_352;
wire   [63:0] abst_in_fu_167_p1;
reg   [63:0] abst_in_reg_357;
wire   [0:0] icmp_ln36_fu_173_p2;
reg   [0:0] icmp_ln36_reg_365_pp0_iter1_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter2_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter3_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter4_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter5_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter6_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter7_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter8_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter9_reg;
reg   [0:0] icmp_ln36_reg_365_pp0_iter10_reg;
wire   [0:0] icmp_ln45_fu_179_p2;
reg   [0:0] icmp_ln45_reg_369_pp0_iter1_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter2_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter3_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter4_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter5_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter6_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter7_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter8_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter9_reg;
reg   [0:0] icmp_ln45_reg_369_pp0_iter10_reg;
wire   [0:0] and_ln46_fu_197_p2;
reg   [0:0] and_ln46_reg_373_pp0_iter1_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter2_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter3_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter4_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter5_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter6_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter7_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter8_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter9_reg;
reg   [0:0] and_ln46_reg_373_pp0_iter10_reg;
wire   [0:0] icmp_ln38_fu_203_p2;
reg   [0:0] icmp_ln38_reg_377;
reg   [0:0] icmp_ln38_reg_377_pp0_iter1_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter2_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter3_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter4_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter5_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter6_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter7_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter8_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter9_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter10_reg;
reg   [0:0] icmp_ln38_reg_377_pp0_iter11_reg;
wire   [0:0] grp_fu_118_p2;
reg   [0:0] tmp_2_reg_382_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter6_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter7_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter8_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter9_reg;
reg   [0:0] tmp_2_reg_382_pp0_iter11_reg;
wire   [0:0] icmp_ln54_fu_209_p2;
reg   [0:0] icmp_ln54_reg_386_pp0_iter1_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter2_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter3_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter4_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter5_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter6_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter7_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter8_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter9_reg;
reg   [0:0] icmp_ln54_reg_386_pp0_iter11_reg;
wire   [63:0] bitcast_ln55_fu_219_p1;
wire   [63:0] grp_fu_100_p2;
reg   [63:0] add_reg_396;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [63:0] x_reg_401;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [63:0] x_1_reg_406;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [63:0] x_3_fu_224_p3;
reg   [63:0] x_3_reg_411;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] and_ln9_1_fu_269_p2;
reg   [0:0] and_ln9_1_reg_418;
reg   [0:0] and_ln9_1_reg_418_pp0_iter1_reg;
reg   [0:0] and_ln9_1_reg_418_pp0_iter2_reg;
reg   [0:0] and_ln9_1_reg_418_pp0_iter3_reg;
wire   [0:0] and_ln10_1_fu_293_p2;
reg   [0:0] and_ln10_1_reg_422;
reg   [0:0] and_ln10_1_reg_422_pp0_iter1_reg;
reg   [0:0] and_ln10_1_reg_422_pp0_iter2_reg;
reg   [0:0] and_ln10_1_reg_422_pp0_iter3_reg;
reg   [63:0] resultf_reg_426;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] grp_exp_generic_double_s_fu_89_ap_return;
reg   [63:0] tmp_4_reg_431;
reg   [63:0] sub_i_reg_436;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg   [63:0] add2_reg_441;
wire   [63:0] bitcast_ln66_1_fu_309_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [63:0] resultf_2_reg_451;
wire   [63:0] select_ln38_fu_314_p3;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire    grp_exp_generic_double_s_fu_89_ap_start;
wire    grp_exp_generic_double_s_fu_89_ap_done;
wire    grp_exp_generic_double_s_fu_89_ap_idle;
wire    grp_exp_generic_double_s_fu_89_ap_ready;
wire   [63:0] ap_phi_reg_pp0_iter0_expx_reg_60;
reg   [63:0] ap_phi_reg_pp0_iter1_expx_reg_60;
reg   [63:0] ap_phi_reg_pp0_iter2_expx_reg_60;
reg   [63:0] ap_phi_reg_pp0_iter3_expx_reg_60;
reg   [63:0] ap_phi_reg_pp0_iter4_expx_reg_60;
reg    ap_predicate_pred396_state47;
reg   [63:0] ap_phi_mux_resultf_3_phi_fu_76_p10;
wire   [63:0] ap_phi_reg_pp0_iter0_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter1_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter2_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter3_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter4_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter5_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter6_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter7_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter8_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter9_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter10_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter11_resultf_3_reg_72;
reg   [63:0] ap_phi_reg_pp0_iter12_resultf_3_reg_72;
reg    grp_exp_generic_double_s_fu_89_ap_start_reg;
reg    ap_predicate_op184_call_state11_state10;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
reg   [63:0] grp_fu_100_p0;
reg   [63:0] grp_fu_100_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage3;
reg   [63:0] grp_fu_113_p0;
reg    ap_predicate_pred636_state55;
reg    ap_predicate_pred641_state55;
wire   [63:0] grp_fu_118_p0;
wire   [63:0] data_fu_129_p1;
wire   [62:0] trunc_ln479_fu_155_p1;
wire   [51:0] din_sig_fu_151_p1;
wire   [0:0] icmp_ln46_fu_185_p2;
wire   [0:0] icmp_ln46_1_fu_191_p2;
wire   [63:0] or_ln55_fu_214_p2;
wire   [63:0] data_1_fu_229_p1;
wire   [10:0] xs_exp_1_fu_241_p4;
wire   [0:0] icmp_ln9_fu_251_p2;
wire   [0:0] icmp_ln9_1_fu_257_p2;
wire   [0:0] and_ln9_fu_263_p2;
wire   [0:0] xs_sign_fu_233_p3;
wire   [0:0] xor_ln10_fu_275_p2;
wire   [0:0] and_ln10_fu_287_p2;
wire   [0:0] icmp_ln10_fu_281_p2;
wire   [63:0] bitcast_ln66_fu_299_p1;
wire   [63:0] xor_ln66_fu_303_p2;
wire   [63:0] bitcast_ln83_fu_321_p1;
wire   [63:0] xor_ln83_fu_325_p2;
wire   [63:0] bitcast_ln83_1_fu_331_p1;
reg   [1:0] grp_fu_100_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage9_00001;
reg    ap_predicate_pred786_state40;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
reg    ap_predicate_pred466_state114;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to12;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
reg    ap_condition_350;
reg    ap_condition_627;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_exp_generic_double_s_fu_89_ap_start_reg = 1'b0;
end

calculateLayer3_exp_generic_double_s grp_exp_generic_double_s_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_generic_double_s_fu_89_ap_start),
    .ap_done(grp_exp_generic_double_s_fu_89_ap_done),
    .ap_idle(grp_exp_generic_double_s_fu_89_ap_idle),
    .ap_ready(grp_exp_generic_double_s_fu_89_ap_ready),
    .x(x_3_reg_411),
    .ap_return(grp_exp_generic_double_s_fu_89_ap_return)
);

calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_7_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_100_p0),
    .din1(grp_fu_100_p1),
    .opcode(grp_fu_100_opcode),
    .ce(1'b1),
    .dout(grp_fu_100_p2)
);

calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 59 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_59_no_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(add2_reg_441),
    .ce(1'b1),
    .dout(grp_fu_113_p2)
);

calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_118_p0),
    .din1(64'd4626885667169763328),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_118_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op184_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_exp_generic_double_s_fu_89_ap_ready == 1'b1)) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred136_state113 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_resultf_3_reg_72 <= grp_fu_113_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter11_resultf_3_reg_72 <= ap_phi_reg_pp0_iter10_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln36_reg_365_pp0_iter11_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter12_resultf_3_reg_72 <= select_ln38_fu_314_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_resultf_3_reg_72 <= ap_phi_reg_pp0_iter11_resultf_3_reg_72;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln10_1_fu_293_p2) & (tmp_2_reg_382 == 1'd1) & (icmp_ln45_reg_369 == 1'd0) & (1'd0 == and_ln9_1_fu_269_p2) & (1'd0 == and_ln46_reg_373) & (icmp_ln36_reg_365 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln9_1_fu_269_p2) & (tmp_2_reg_382 == 1'd1) & (icmp_ln45_reg_369 == 1'd0) & (1'd0 == and_ln46_reg_373) & (icmp_ln36_reg_365 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_expx_reg_60 <= x_3_fu_224_p3;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter1_expx_reg_60 <= ap_phi_reg_pp0_iter0_expx_reg_60;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((icmp_ln45_reg_369_pp0_iter1_reg == 1'd1) & (icmp_ln36_reg_365_pp0_iter1_reg == 1'd0)) | ((icmp_ln36_reg_365_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln46_reg_373_pp0_iter1_reg))))) begin
        ap_phi_reg_pp0_iter1_resultf_3_reg_72 <= resultf_reg_426;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter1_resultf_3_reg_72 <= ap_phi_reg_pp0_iter0_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred396_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_phi_reg_pp0_iter4_expx_reg_60 <= sub_i_reg_436;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter4_expx_reg_60 <= ap_phi_reg_pp0_iter3_expx_reg_60;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        abst_in_reg_357[62 : 0] <= abst_in_fu_167_p1[62 : 0];
        and_ln46_reg_373 <= and_ln46_fu_197_p2;
        and_ln46_reg_373_pp0_iter10_reg <= and_ln46_reg_373_pp0_iter9_reg;
        and_ln46_reg_373_pp0_iter11_reg <= and_ln46_reg_373_pp0_iter10_reg;
        and_ln46_reg_373_pp0_iter1_reg <= and_ln46_reg_373;
        and_ln46_reg_373_pp0_iter2_reg <= and_ln46_reg_373_pp0_iter1_reg;
        and_ln46_reg_373_pp0_iter3_reg <= and_ln46_reg_373_pp0_iter2_reg;
        and_ln46_reg_373_pp0_iter4_reg <= and_ln46_reg_373_pp0_iter3_reg;
        and_ln46_reg_373_pp0_iter5_reg <= and_ln46_reg_373_pp0_iter4_reg;
        and_ln46_reg_373_pp0_iter6_reg <= and_ln46_reg_373_pp0_iter5_reg;
        and_ln46_reg_373_pp0_iter7_reg <= and_ln46_reg_373_pp0_iter6_reg;
        and_ln46_reg_373_pp0_iter8_reg <= and_ln46_reg_373_pp0_iter7_reg;
        and_ln46_reg_373_pp0_iter9_reg <= and_ln46_reg_373_pp0_iter8_reg;
        din_exp_reg_347 <= {{data_fu_129_p1[62:52]}};
        din_sign_reg_342 <= data_fu_129_p1[32'd63];
        din_sign_reg_342_pp0_iter10_reg <= din_sign_reg_342_pp0_iter9_reg;
        din_sign_reg_342_pp0_iter11_reg <= din_sign_reg_342_pp0_iter10_reg;
        din_sign_reg_342_pp0_iter1_reg <= din_sign_reg_342;
        din_sign_reg_342_pp0_iter2_reg <= din_sign_reg_342_pp0_iter1_reg;
        din_sign_reg_342_pp0_iter3_reg <= din_sign_reg_342_pp0_iter2_reg;
        din_sign_reg_342_pp0_iter4_reg <= din_sign_reg_342_pp0_iter3_reg;
        din_sign_reg_342_pp0_iter5_reg <= din_sign_reg_342_pp0_iter4_reg;
        din_sign_reg_342_pp0_iter6_reg <= din_sign_reg_342_pp0_iter5_reg;
        din_sign_reg_342_pp0_iter7_reg <= din_sign_reg_342_pp0_iter6_reg;
        din_sign_reg_342_pp0_iter8_reg <= din_sign_reg_342_pp0_iter7_reg;
        din_sign_reg_342_pp0_iter9_reg <= din_sign_reg_342_pp0_iter8_reg;
        icmp_ln36_reg_365 <= icmp_ln36_fu_173_p2;
        icmp_ln36_reg_365_pp0_iter10_reg <= icmp_ln36_reg_365_pp0_iter9_reg;
        icmp_ln36_reg_365_pp0_iter11_reg <= icmp_ln36_reg_365_pp0_iter10_reg;
        icmp_ln36_reg_365_pp0_iter1_reg <= icmp_ln36_reg_365;
        icmp_ln36_reg_365_pp0_iter2_reg <= icmp_ln36_reg_365_pp0_iter1_reg;
        icmp_ln36_reg_365_pp0_iter3_reg <= icmp_ln36_reg_365_pp0_iter2_reg;
        icmp_ln36_reg_365_pp0_iter4_reg <= icmp_ln36_reg_365_pp0_iter3_reg;
        icmp_ln36_reg_365_pp0_iter5_reg <= icmp_ln36_reg_365_pp0_iter4_reg;
        icmp_ln36_reg_365_pp0_iter6_reg <= icmp_ln36_reg_365_pp0_iter5_reg;
        icmp_ln36_reg_365_pp0_iter7_reg <= icmp_ln36_reg_365_pp0_iter6_reg;
        icmp_ln36_reg_365_pp0_iter8_reg <= icmp_ln36_reg_365_pp0_iter7_reg;
        icmp_ln36_reg_365_pp0_iter9_reg <= icmp_ln36_reg_365_pp0_iter8_reg;
        icmp_ln38_reg_377 <= icmp_ln38_fu_203_p2;
        icmp_ln38_reg_377_pp0_iter10_reg <= icmp_ln38_reg_377_pp0_iter9_reg;
        icmp_ln38_reg_377_pp0_iter11_reg <= icmp_ln38_reg_377_pp0_iter10_reg;
        icmp_ln38_reg_377_pp0_iter1_reg <= icmp_ln38_reg_377;
        icmp_ln38_reg_377_pp0_iter2_reg <= icmp_ln38_reg_377_pp0_iter1_reg;
        icmp_ln38_reg_377_pp0_iter3_reg <= icmp_ln38_reg_377_pp0_iter2_reg;
        icmp_ln38_reg_377_pp0_iter4_reg <= icmp_ln38_reg_377_pp0_iter3_reg;
        icmp_ln38_reg_377_pp0_iter5_reg <= icmp_ln38_reg_377_pp0_iter4_reg;
        icmp_ln38_reg_377_pp0_iter6_reg <= icmp_ln38_reg_377_pp0_iter5_reg;
        icmp_ln38_reg_377_pp0_iter7_reg <= icmp_ln38_reg_377_pp0_iter6_reg;
        icmp_ln38_reg_377_pp0_iter8_reg <= icmp_ln38_reg_377_pp0_iter7_reg;
        icmp_ln38_reg_377_pp0_iter9_reg <= icmp_ln38_reg_377_pp0_iter8_reg;
        icmp_ln45_reg_369 <= icmp_ln45_fu_179_p2;
        icmp_ln45_reg_369_pp0_iter10_reg <= icmp_ln45_reg_369_pp0_iter9_reg;
        icmp_ln45_reg_369_pp0_iter11_reg <= icmp_ln45_reg_369_pp0_iter10_reg;
        icmp_ln45_reg_369_pp0_iter1_reg <= icmp_ln45_reg_369;
        icmp_ln45_reg_369_pp0_iter2_reg <= icmp_ln45_reg_369_pp0_iter1_reg;
        icmp_ln45_reg_369_pp0_iter3_reg <= icmp_ln45_reg_369_pp0_iter2_reg;
        icmp_ln45_reg_369_pp0_iter4_reg <= icmp_ln45_reg_369_pp0_iter3_reg;
        icmp_ln45_reg_369_pp0_iter5_reg <= icmp_ln45_reg_369_pp0_iter4_reg;
        icmp_ln45_reg_369_pp0_iter6_reg <= icmp_ln45_reg_369_pp0_iter5_reg;
        icmp_ln45_reg_369_pp0_iter7_reg <= icmp_ln45_reg_369_pp0_iter6_reg;
        icmp_ln45_reg_369_pp0_iter8_reg <= icmp_ln45_reg_369_pp0_iter7_reg;
        icmp_ln45_reg_369_pp0_iter9_reg <= icmp_ln45_reg_369_pp0_iter8_reg;
        t_reg_352[62 : 0] <= t_fu_159_p3[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add2_reg_441 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_reg_396 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        and_ln10_1_reg_422 <= and_ln10_1_fu_293_p2;
        and_ln10_1_reg_422_pp0_iter1_reg <= and_ln10_1_reg_422;
        and_ln10_1_reg_422_pp0_iter2_reg <= and_ln10_1_reg_422_pp0_iter1_reg;
        and_ln10_1_reg_422_pp0_iter3_reg <= and_ln10_1_reg_422_pp0_iter2_reg;
        and_ln9_1_reg_418 <= and_ln9_1_fu_269_p2;
        and_ln9_1_reg_418_pp0_iter1_reg <= and_ln9_1_reg_418;
        and_ln9_1_reg_418_pp0_iter2_reg <= and_ln9_1_reg_418_pp0_iter1_reg;
        and_ln9_1_reg_418_pp0_iter3_reg <= and_ln9_1_reg_418_pp0_iter2_reg;
        x_3_reg_411 <= x_3_fu_224_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter10_resultf_3_reg_72 <= ap_phi_reg_pp0_iter9_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter2_expx_reg_60 <= ap_phi_reg_pp0_iter1_expx_reg_60;
        ap_phi_reg_pp0_iter2_resultf_3_reg_72 <= ap_phi_reg_pp0_iter1_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter3_expx_reg_60 <= ap_phi_reg_pp0_iter2_expx_reg_60;
        ap_phi_reg_pp0_iter3_resultf_3_reg_72 <= ap_phi_reg_pp0_iter2_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter4_resultf_3_reg_72 <= ap_phi_reg_pp0_iter3_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter5_resultf_3_reg_72 <= ap_phi_reg_pp0_iter4_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter6_resultf_3_reg_72 <= ap_phi_reg_pp0_iter5_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter7_resultf_3_reg_72 <= ap_phi_reg_pp0_iter6_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter8_resultf_3_reg_72 <= ap_phi_reg_pp0_iter7_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter9_resultf_3_reg_72 <= ap_phi_reg_pp0_iter8_resultf_3_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_predicate_pred122_state113 <= ((icmp_ln54_reg_386_pp0_iter10_reg == 1'd0) & (tmp_2_reg_382_pp0_iter10_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter11_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter11_reg) & (icmp_ln36_reg_365_pp0_iter11_reg == 1'd0));
        ap_predicate_pred136_state113 <= ((icmp_ln54_reg_386_pp0_iter10_reg == 1'd1) & (tmp_2_reg_382_pp0_iter10_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter11_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter11_reg) & (icmp_ln36_reg_365_pp0_iter11_reg == 1'd0));
        icmp_ln54_reg_386 <= icmp_ln54_fu_209_p2;
        icmp_ln54_reg_386_pp0_iter10_reg <= icmp_ln54_reg_386_pp0_iter9_reg;
        icmp_ln54_reg_386_pp0_iter11_reg <= icmp_ln54_reg_386_pp0_iter10_reg;
        icmp_ln54_reg_386_pp0_iter1_reg <= icmp_ln54_reg_386;
        icmp_ln54_reg_386_pp0_iter2_reg <= icmp_ln54_reg_386_pp0_iter1_reg;
        icmp_ln54_reg_386_pp0_iter3_reg <= icmp_ln54_reg_386_pp0_iter2_reg;
        icmp_ln54_reg_386_pp0_iter4_reg <= icmp_ln54_reg_386_pp0_iter3_reg;
        icmp_ln54_reg_386_pp0_iter5_reg <= icmp_ln54_reg_386_pp0_iter4_reg;
        icmp_ln54_reg_386_pp0_iter6_reg <= icmp_ln54_reg_386_pp0_iter5_reg;
        icmp_ln54_reg_386_pp0_iter7_reg <= icmp_ln54_reg_386_pp0_iter6_reg;
        icmp_ln54_reg_386_pp0_iter8_reg <= icmp_ln54_reg_386_pp0_iter7_reg;
        icmp_ln54_reg_386_pp0_iter9_reg <= icmp_ln54_reg_386_pp0_iter8_reg;
        tmp_2_reg_382 <= grp_fu_118_p2;
        tmp_2_reg_382_pp0_iter10_reg <= tmp_2_reg_382_pp0_iter9_reg;
        tmp_2_reg_382_pp0_iter11_reg <= tmp_2_reg_382_pp0_iter10_reg;
        tmp_2_reg_382_pp0_iter1_reg <= tmp_2_reg_382;
        tmp_2_reg_382_pp0_iter2_reg <= tmp_2_reg_382_pp0_iter1_reg;
        tmp_2_reg_382_pp0_iter3_reg <= tmp_2_reg_382_pp0_iter2_reg;
        tmp_2_reg_382_pp0_iter4_reg <= tmp_2_reg_382_pp0_iter3_reg;
        tmp_2_reg_382_pp0_iter5_reg <= tmp_2_reg_382_pp0_iter4_reg;
        tmp_2_reg_382_pp0_iter6_reg <= tmp_2_reg_382_pp0_iter5_reg;
        tmp_2_reg_382_pp0_iter7_reg <= tmp_2_reg_382_pp0_iter6_reg;
        tmp_2_reg_382_pp0_iter8_reg <= tmp_2_reg_382_pp0_iter7_reg;
        tmp_2_reg_382_pp0_iter9_reg <= tmp_2_reg_382_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_predicate_pred396_state47 <= ((tmp_2_reg_382_pp0_iter4_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter4_reg == 1'd0) & (icmp_ln36_reg_365_pp0_iter4_reg == 1'd0) & (1'd0 == and_ln10_1_reg_422_pp0_iter3_reg) & (1'd0 == and_ln9_1_reg_418_pp0_iter3_reg) & (1'd0 == and_ln46_reg_373_pp0_iter4_reg));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_predicate_pred466_state114 <= ((icmp_ln54_reg_386_pp0_iter11_reg == 1'd0) & (tmp_2_reg_382_pp0_iter11_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter11_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter11_reg) & (icmp_ln36_reg_365_pp0_iter11_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_predicate_pred636_state55 <= ((icmp_ln54_reg_386_pp0_iter5_reg == 1'd0) & (tmp_2_reg_382_pp0_iter5_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter5_reg == 1'd0) & (icmp_ln36_reg_365_pp0_iter5_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter5_reg));
        ap_predicate_pred641_state55 <= ((icmp_ln54_reg_386_pp0_iter5_reg == 1'd1) & (tmp_2_reg_382_pp0_iter5_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter5_reg == 1'd0) & (icmp_ln36_reg_365_pp0_iter5_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter5_reg));
        resultf_reg_426 <= grp_fu_1279_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_predicate_pred786_state40 <= ((tmp_2_reg_382_pp0_iter3_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter3_reg == 1'd0) & (icmp_ln36_reg_365_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln10_1_reg_422_pp0_iter2_reg) & (1'd0 == and_ln9_1_reg_418_pp0_iter2_reg) & (1'd0 == and_ln46_reg_373_pp0_iter3_reg));
        tmp_4_reg_431 <= grp_exp_generic_double_s_fu_89_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        expx_reg_60 <= ap_phi_reg_pp0_iter4_expx_reg_60;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred136_state113 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred122_state113 == 1'b1)))) begin
        reg_123 <= grp_fu_113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        resultf_2_reg_451 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sub_i_reg_436 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        x_1_reg_406 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        x_reg_401 <= grp_fu_100_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to12 = 1'b1;
    end else begin
        ap_idle_pp0_1to12 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_reg_386_pp0_iter11_reg == 1'd0) & (tmp_2_reg_382_pp0_iter11_reg == 1'd1) & (icmp_ln45_reg_369_pp0_iter11_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter11_reg) & (icmp_ln36_reg_365_pp0_iter11_reg == 1'd0))) begin
        ap_phi_mux_resultf_3_phi_fu_76_p10 = resultf_2_reg_451;
    end else begin
        ap_phi_mux_resultf_3_phi_fu_76_p10 = ap_phi_reg_pp0_iter12_resultf_3_reg_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred466_state114 == 1'b1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln45_reg_369 == 1'd0) & (1'd0 == and_ln46_reg_373) & (icmp_ln36_reg_365 == 1'd0)))) begin
        grp_fu_100_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_2_reg_382_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_369_pp0_iter4_reg == 1'd0) & (icmp_ln36_reg_365_pp0_iter4_reg == 1'd0) & (1'd0 == and_ln46_reg_373_pp0_iter4_reg)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_predicate_pred786_state40 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_386 == 1'd0) & (tmp_2_reg_382 == 1'd1) & (icmp_ln45_reg_369 == 1'd0) & (1'd0 == and_ln46_reg_373) & (icmp_ln36_reg_365 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln45_fu_179_p2 == 1'd1) & (icmp_ln36_fu_173_p2 == 1'd0)) | ((icmp_ln36_fu_173_p2 == 1'd0) & (1'd1 == and_ln46_fu_197_p2)))))) begin
        grp_fu_100_opcode = 2'd0;
    end else begin
        grp_fu_100_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_100_p0 = 64'd4607182418800017408;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_100_p0 = ap_phi_reg_pp0_iter4_expx_reg_60;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_100_p0 = tmp_4_reg_431;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_100_p0 = abst_in_reg_357;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_100_p0 = bitcast_ln55_fu_219_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_100_p0 = abst_in_fu_167_p1;
    end else begin
        grp_fu_100_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_100_p1 = reg_123;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_100_p1 = 64'd4611686018427387904;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_100_p1 = 64'd13830554455654793216;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_100_p1 = abst_in_reg_357;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_100_p1 = 64'd4607182418800017408;
    end else begin
        grp_fu_100_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_627)) begin
        if ((ap_predicate_pred641_state55 == 1'b1)) begin
            grp_fu_113_p0 = bitcast_ln66_1_fu_309_p1;
        end else if ((ap_predicate_pred636_state55 == 1'b1)) begin
            grp_fu_113_p0 = 64'd4611686018427387904;
        end else begin
            grp_fu_113_p0 = 'bx;
        end
    end else begin
        grp_fu_113_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to12 == 1'b1) & (ap_start == 1'b0)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abst_in_fu_167_p1 = t_fu_159_p3;

assign and_ln10_1_fu_293_p2 = (icmp_ln10_fu_281_p2 & and_ln10_fu_287_p2);

assign and_ln10_fu_287_p2 = (xor_ln10_fu_275_p2 & icmp_ln9_1_fu_257_p2);

assign and_ln46_fu_197_p2 = (icmp_ln46_fu_185_p2 & icmp_ln46_1_fu_191_p2);

assign and_ln9_1_fu_269_p2 = (xs_sign_fu_233_p3 & and_ln9_fu_263_p2);

assign and_ln9_fu_263_p2 = (icmp_ln9_fu_251_p2 & icmp_ln9_1_fu_257_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_350 = ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_627 = ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_expx_reg_60 = 'bx;

assign ap_phi_reg_pp0_iter0_resultf_3_reg_72 = 64'd4607182418800017408;

always @ (*) begin
    ap_predicate_op184_call_state11_state10 = ((tmp_2_reg_382 == 1'd1) & (icmp_ln45_reg_369 == 1'd0) & (1'd0 == and_ln10_1_fu_293_p2) & (1'd0 == and_ln9_1_fu_269_p2) & (1'd0 == and_ln46_reg_373) & (icmp_ln36_reg_365 == 1'd0));
end

assign ap_return = ((din_sign_reg_342_pp0_iter11_reg[0:0] == 1'b1) ? bitcast_ln83_1_fu_331_p1 : ap_phi_mux_resultf_3_phi_fu_76_p10);

assign bitcast_ln55_fu_219_p1 = or_ln55_fu_214_p2;

assign bitcast_ln66_1_fu_309_p1 = xor_ln66_fu_303_p2;

assign bitcast_ln66_fu_299_p1 = expx_reg_60;

assign bitcast_ln83_1_fu_331_p1 = xor_ln83_fu_325_p2;

assign bitcast_ln83_fu_321_p1 = ap_phi_mux_resultf_3_phi_fu_76_p10;

assign data_1_fu_229_p1 = x_3_fu_224_p3;

assign data_fu_129_p1 = t_in;

assign din_exp_fu_141_p4 = {{data_fu_129_p1[62:52]}};

assign din_sig_fu_151_p1 = data_fu_129_p1[51:0];

assign grp_exp_generic_double_s_fu_89_ap_start = grp_exp_generic_double_s_fu_89_ap_start_reg;

assign grp_fu_118_p0 = t_fu_159_p3;

assign grp_fu_1279_p_ce = 1'b1;

assign grp_fu_1279_p_din0 = abst_in_reg_357;

assign grp_fu_1279_p_din1 = add_reg_396;

assign icmp_ln10_fu_281_p2 = ((xs_exp_1_fu_241_p4 < 11'd997) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_173_p2 = ((din_exp_fu_141_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_203_p2 = ((din_sig_fu_151_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_179_p2 = ((din_exp_fu_141_p4 < 11'd968) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_191_p2 = ((din_sig_fu_151_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_185_p2 = ((din_exp_fu_141_p4 == 11'd968) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_209_p2 = ((din_exp_reg_347 < 11'd1023) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_257_p2 = ((xs_exp_1_fu_241_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_251_p2 = ((xs_exp_1_fu_241_p4 < 11'd996) ? 1'b1 : 1'b0);

assign or_ln55_fu_214_p2 = (t_reg_352 | 64'd9223372036854775808);

assign select_ln38_fu_314_p3 = ((icmp_ln38_reg_377_pp0_iter11_reg[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign t_fu_159_p3 = {{1'd0}, {trunc_ln479_fu_155_p1}};

assign trunc_ln479_fu_155_p1 = data_fu_129_p1[62:0];

assign x_3_fu_224_p3 = ((icmp_ln54_reg_386[0:0] == 1'b1) ? x_reg_401 : x_1_reg_406);

assign xor_ln10_fu_275_p2 = (xs_sign_fu_233_p3 ^ 1'd1);

assign xor_ln66_fu_303_p2 = (bitcast_ln66_fu_299_p1 ^ 64'd9223372036854775808);

assign xor_ln83_fu_325_p2 = (bitcast_ln83_fu_321_p1 ^ 64'd9223372036854775808);

assign xs_exp_1_fu_241_p4 = {{data_1_fu_229_p1[62:52]}};

assign xs_sign_fu_233_p3 = data_1_fu_229_p1[32'd63];

always @ (posedge ap_clk) begin
    t_reg_352[63] <= 1'b0;
    abst_in_reg_357[63] <= 1'b0;
end

endmodule //calculateLayer3_generic_tanh_double_s
