
---------- Begin Simulation Statistics ----------
final_tick                               164955737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682968                       # Number of bytes of host memory used
host_op_rate                                   309182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.07                       # Real time elapsed on the host
host_tick_rate                              509013581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164956                       # Number of seconds simulated
sim_ticks                                164955737000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095630                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103712                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478350                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649557                       # CPI: cycles per instruction
system.cpu.discardedOps                        190772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610710                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403416                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001617                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32300612                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606223                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164955737                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132655125                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        423379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          680                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       665064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1331515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36733                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160544                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48896                       # Transaction distribution
system.membus.trans_dist::ReadExReq            139044                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       637318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 637318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47933824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47933824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213939                       # Request fanout histogram
system.membus.respLayer1.occupancy         2019087750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1707731000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            398229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       758233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          145675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1997001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1997966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    161753088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              161819904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          238924                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20549760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           905376                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 867962     95.87%     95.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37392      4.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             905376                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3722583000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3330044995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               452471                       # number of demand (read+write) hits
system.l2.demand_hits::total                   452508                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data              452471                       # number of overall hits
system.l2.overall_hits::total                  452508                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             213538                       # number of demand (read+write) misses
system.l2.demand_misses::total                 213944                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            213538                       # number of overall misses
system.l2.overall_misses::total                213944                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43805000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24382945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24426750000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43805000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24382945000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24426750000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           666009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               666452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          666009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              666452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.916479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.320623                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.321019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.916479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.320623                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.321019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107894.088670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114185.507966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114173.568784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107894.088670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114185.507966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114173.568784                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160545                       # number of writebacks
system.l2.writebacks::total                    160545                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        213533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            213939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       213533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           213939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20111834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20147519000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20111834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20147519000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.320616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.321012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.320616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.321012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87894.088670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94186.069600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94174.129074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87894.088670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94186.069600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94174.129074                       # average overall mshr miss latency
system.l2.replacements                         238924                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597688                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7251                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7251                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            129179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                129179                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          139044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              139044                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16085514000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16085514000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        268223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115686.502114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115686.502114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       139044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         139044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13304634000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13304634000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95686.502114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95686.502114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43805000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43805000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.916479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107894.088670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107894.088670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87894.088670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87894.088670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        323292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            323292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8297431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8297431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.187272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.187272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111383.883266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111383.883266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6807200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6807200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.187259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.187259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91385.305213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91385.305213                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.382274                       # Cycle average of tags in use
system.l2.tags.total_refs                     1323579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    243020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.446379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     227.052026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.332386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3801.997862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.055433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2904690                       # Number of tag accesses
system.l2.tags.data_accesses                  2904690                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27332224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27384192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20549632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20549632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          213533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              213939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            315042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         165694292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166009334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       315042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           315042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124576643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124576643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124576643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           315042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        165694292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            290585977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    321013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    424461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012106084500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18615                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             302741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160544                       # Number of write requests accepted
system.mem_ctrls.readBursts                    427878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   321088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2605                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    75                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20027                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9235356250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2126365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17209225000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21716.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40466.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   300486                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                427878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               321088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  200181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       230721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.999103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.245309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.036191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13153      5.70%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       177150     76.78%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17566      7.61%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3569      1.55%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1379      0.60%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1283      0.56%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          941      0.41%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          783      0.34%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14897      6.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       230721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.843460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.584301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.078272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18379     98.73%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           86      0.46%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           90      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           19      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           24      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18615                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.243406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.199735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.244352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8201     44.06%     44.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              385      2.07%     46.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8632     46.37%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              349      1.87%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              933      5.01%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               43      0.23%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18615                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27217472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  166720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20543104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27384192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20549632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164955643000                       # Total gap between requests
system.mem_ctrls.avgGap                     440489.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27165504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20543104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 315042.089139342890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 164683596.303170710802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124537068.995666399598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       427066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       321088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27639000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17181586000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3797862180750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34038.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40231.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11828103.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            789648300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            419685255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1476644820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          810123120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13021148400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34619396880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34189826880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85326473655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.268906                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88520482500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5508100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70927154500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            857778180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            455900940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1559804400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          865423800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13021148400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35012864460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33858485760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85631405940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.117477                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87656474500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5508100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71791162500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050813                       # number of overall hits
system.cpu.icache.overall_hits::total         8050813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46859000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46859000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46859000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46859000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051256                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051256                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105776.523702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105776.523702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105776.523702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105776.523702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45973000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45973000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 103776.523702                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103776.523702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 103776.523702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103776.523702                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105776.523702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105776.523702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 103776.523702                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103776.523702                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.525305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051256                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18174.392777                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.525305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.309107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.309107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051699                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51365793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51365793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51366397                       # number of overall hits
system.cpu.dcache.overall_hits::total        51366397                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       696663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         696663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       704478                       # number of overall misses
system.cpu.dcache.overall_misses::total        704478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40034816000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40034816000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40034816000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40034816000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52062456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52062456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52070875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52070875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57466.545518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57466.545518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56829.050730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56829.050730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597688                       # number of writebacks
system.cpu.dcache.writebacks::total            597688                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       662046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       662046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       666009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       666009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35688085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35688085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36104377000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36104377000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53905.748241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53905.748241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54210.043708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54210.043708                       # average overall mshr miss latency
system.cpu.dcache.replacements                 664984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17003761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17003761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41112364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41112364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42696.734422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42696.734422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       393959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       393959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15992907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15992907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40595.358908                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40595.358908                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10651674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10651674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       298418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       298418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23031055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23031055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77177.164246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77177.164246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       268087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19695178000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19695178000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73465.621235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73465.621235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    416292000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    416292000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105044.663134                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105044.663134                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.216906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            666008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.125910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.216906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52736959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52736959                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164955737000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
