HDL language for the peripheral (top level) design unit edk_ibufgds is vhdl ...
INFO:MDT - Create temparary xst project file:
   D:\telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/edk_ibufgds.prj
Compiling vhdl file "D:/telops/FIR-00142-RFILW/src/pcore/edk_ibufgds.vhd" in
Library edk_ibufgds.
Entity <edk_ibufgds> compiled.
Entity <edk_ibufgds> (Architecture <wrap>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   D:\telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores\edk_ibufgds.prj : 13
Copying file edk_ibufgds.vhd to
D:\telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores/edk_ibufgds/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
D:\telops\Common_HDL\edk_cores\MyProcessorIPLib\pcores\edk_ibufgds.

Summary:

  Logical library     : edk_ibufgds
  Version             : None
  Bus interface(s)    : None

The following sub-directories will be created:

  - edk_ibufgds\data
  - edk_ibufgds\hdl
  - edk_ibufgds\hdl\vhdl


The following HDL source files will be copied into the edk_ibufgds\hdl\vhdl
directory:

  - edk_ibufgds.vhd

The following files will be created under the edk_ibufgds\data directory:

  - edk_ibufgds_v2_1_0.mpd
  - edk_ibufgds_v2_1_0.pao


