// Seed: 3209649447
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    output wand id_5,
    output supply1 id_6,
    output wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    input wire id_14
);
  wire id_16;
  wire id_17;
  assign id_8 = 1;
  uwire id_18, id_19, id_20, id_21;
  wire id_22, id_23;
  assign id_21 = id_9;
  wire id_24;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    output wire id_9
    , id_23,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13
    , id_24,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20,
    input supply1 id_21
);
  wire id_25, id_26, id_27;
  module_0(
      id_17,
      id_14,
      id_10,
      id_14,
      id_17,
      id_17,
      id_14,
      id_14,
      id_14,
      id_7,
      id_20,
      id_13,
      id_17,
      id_1,
      id_2
  );
endmodule
