Analysis & Synthesis report for Debug
Wed Apr 11 14:43:22 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated
 17. Source assignments for altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated
 18. Source assignments for altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 20. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: SXT:sxt1
 22. Parameter Settings for User Entity Instance: Keys:keys
 23. Parameter Settings for User Entity Instance: Switches:switches
 24. Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_0
 25. Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_1
 26. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "Switches:switches"
 29. Port Connectivity Checks: "Keys:keys"
 30. Port Connectivity Checks: "SevenSeg:ss0"
 31. Port Connectivity Checks: "SevenSeg:ss1"
 32. Port Connectivity Checks: "SevenSeg:ss2"
 33. Port Connectivity Checks: "SevenSeg:ss3"
 34. Port Connectivity Checks: "SevenSeg:ss4"
 35. Port Connectivity Checks: "SevenSeg:ss5"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 11 14:43:22 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Debug                                       ;
; Top-level Entity Name           ; Project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 875                                         ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 528,384                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+---------------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                          ; Setting      ; Default Value      ;
+---------------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7  ;                    ;
; Top-level entity name                                                           ; Project      ; Debug              ;
; Family name                                                                     ; Cyclone V    ; Cyclone V          ;
; Use smart compilation                                                           ; On           ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 2            ;                    ;
; Restructure Multiplexers                                                        ; Off          ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On           ; Off                ;
; Timing-Driven Synthesis                                                         ; Off          ; On                 ;
; Power Optimization During Synthesis                                             ; Off          ; Normal compilation ;
; Pre-Mapping Resynthesis Optimization                                            ; On           ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On           ; On                 ;
; Enable compact report table                                                     ; Off          ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off          ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off          ; Off                ;
; Preserve fewer node names                                                       ; On           ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable       ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto         ; Auto               ;
; Safe State Machine                                                              ; Off          ; Off                ;
; Extract Verilog State Machines                                                  ; On           ; On                 ;
; Extract VHDL State Machines                                                     ; On           ; On                 ;
; Ignore Verilog initial constructs                                               ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On           ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On           ; On                 ;
; Parallel Synthesis                                                              ; On           ; On                 ;
; DSP Block Balancing                                                             ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                              ; On           ; On                 ;
; Power-Up Don't Care                                                             ; On           ; On                 ;
; Remove Duplicate Registers                                                      ; On           ; On                 ;
; Ignore CARRY Buffers                                                            ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off          ; Off                ;
; Ignore LCELL Buffers                                                            ; Off          ; Off                ;
; Ignore SOFT Buffers                                                             ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off          ; Off                ;
; Optimization Technique                                                          ; Balanced     ; Balanced           ;
; Carry Chain Length                                                              ; 70           ; 70                 ;
; Auto Carry Chains                                                               ; On           ; On                 ;
; Auto Open-Drain Pins                                                            ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off          ; Off                ;
; Auto ROM Replacement                                                            ; On           ; On                 ;
; Auto RAM Replacement                                                            ; On           ; On                 ;
; Auto DSP Block Replacement                                                      ; On           ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On           ; On                 ;
; Strict RAM Replacement                                                          ; Off          ; Off                ;
; Allow Synchronous Control Signals                                               ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                           ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off          ; Off                ;
; Report Parameter Settings                                                       ; On           ; On                 ;
; Report Source Assignments                                                       ; On           ; On                 ;
; Report Connectivity Checks                                                      ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off          ; Off                ;
; Synchronization Register Chain Length                                           ; 3            ; 3                  ;
; HDL message level                                                               ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100          ; 100                ;
; Clock MUX Protection                                                            ; On           ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off          ; Off                ;
; Block Design Naming                                                             ; Auto         ; Auto               ;
; SDC constraint protection                                                       ; Off          ; Off                ;
; Synthesis Effort                                                                ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On           ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On           ; On                 ;
; Automatic Parallel Synthesis                                                    ; On           ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off          ; Off                ;
+---------------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; Sorter3.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Sorter3.mif              ;         ;
; Pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v                    ; Pll     ;
; Pll/Pll_0002.v                   ; yes             ; User Verilog HDL File            ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v           ; Pll     ;
; Project.v                        ; yes             ; User Verilog HDL File            ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v                ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File            ; C:/Users/alanh/Documents/Github/Project_2/Project_3/SevenSeg.v               ;         ;
; altera_pll.v                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9ji1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_9ji1.tdf   ;         ;
; db/altsyncram_mjm1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_mjm1.tdf   ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf        ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_2hb.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 739                                                                ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 1088                                                               ;
;     -- 7 input functions                    ; 8                                                                  ;
;     -- 6 input functions                    ; 321                                                                ;
;     -- 5 input functions                    ; 280                                                                ;
;     -- 4 input functions                    ; 206                                                                ;
;     -- <=3 input functions                  ; 273                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 875                                                                ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 528384                                                             ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1045                                                               ;
; Total fan-out                               ; 10274                                                              ;
; Average fan-out                             ; 4.61                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |Project                               ; 1088 (968)          ; 875 (810)                 ; 528384            ; 0          ; 68   ; 0            ; |Project                                                                         ; Project         ; work         ;
;    |Keys:keys|                         ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Keys:keys                                                               ; Keys            ; work         ;
;    |Pll:myPll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll                                                               ; Pll             ; Pll          ;
;       |Pll_0002:pll_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst                                             ; Pll_0002        ; Pll          ;
;          |altera_pll:altera_pll_i|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                     ; altera_pll      ; work         ;
;    |SevenSeg:ss0|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss0                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss1|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss1                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss2|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss2                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss3|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss3                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss4|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss4                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss5|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss5                                                            ; SevenSeg        ; work         ;
;    |Switches:switches|                 ; 61 (61)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|Switches:switches                                                       ; Switches        ; work         ;
;    |altsyncram:dmem_rtl_0|             ; 2 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_mjm1:auto_generated| ; 2 (1)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated                    ; altsyncram_mjm1 ; work         ;
;          |decode_5la:decode2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|decode_5la:decode2 ; decode_5la      ; work         ;
;    |altsyncram:regs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_9ji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated                    ; altsyncram_9ji1 ; work         ;
;    |altsyncram:regs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_1                                                   ; altsyncram      ; work         ;
;       |altsyncram_9ji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated                    ; altsyncram_9ji1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                             ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; Sorter3.mif ;
; altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None        ;
; altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None        ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |Project|Pll:myPll ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Switches:switches|sdata[10..31]         ; Stuck at GND due to stuck port data_in ;
; Switches:switches|prev[10..31]          ; Stuck at GND due to stuck port data_in ;
; Keys:keys|prev[4..31]                   ; Stuck at GND due to stuck port data_in ;
; off_A[13..30]                           ; Merged with off_A[31]                  ;
; brtarg_M[1]                             ; Merged with pcplus_M[1]                ;
; brtarg_M[0]                             ; Merged with pcplus_M[0]                ;
; pcpred_M[0]                             ; Merged with pcplus_M[0]                ;
; pcpred_M[1]                             ; Merged with pcplus_M[1]                ;
; pcpred_M[2]                             ; Merged with pcplus_M[2]                ;
; pcpred_M[3]                             ; Merged with pcplus_M[3]                ;
; pcpred_M[4]                             ; Merged with pcplus_M[4]                ;
; pcpred_M[5]                             ; Merged with pcplus_M[5]                ;
; pcpred_M[6]                             ; Merged with pcplus_M[6]                ;
; pcpred_M[7]                             ; Merged with pcplus_M[7]                ;
; pcpred_M[8]                             ; Merged with pcplus_M[8]                ;
; pcpred_M[9]                             ; Merged with pcplus_M[9]                ;
; pcpred_M[10]                            ; Merged with pcplus_M[10]               ;
; pcpred_M[11]                            ; Merged with pcplus_M[11]               ;
; pcpred_M[12]                            ; Merged with pcplus_M[12]               ;
; pcpred_M[13]                            ; Merged with pcplus_M[13]               ;
; pcpred_M[14]                            ; Merged with pcplus_M[14]               ;
; pcpred_M[15]                            ; Merged with pcplus_M[15]               ;
; pcpred_M[16]                            ; Merged with pcplus_M[16]               ;
; pcpred_M[17]                            ; Merged with pcplus_M[17]               ;
; pcpred_M[18]                            ; Merged with pcplus_M[18]               ;
; pcpred_M[19]                            ; Merged with pcplus_M[19]               ;
; pcpred_M[20]                            ; Merged with pcplus_M[20]               ;
; pcpred_M[21]                            ; Merged with pcplus_M[21]               ;
; pcpred_M[22]                            ; Merged with pcplus_M[22]               ;
; pcpred_M[23]                            ; Merged with pcplus_M[23]               ;
; pcpred_M[24]                            ; Merged with pcplus_M[24]               ;
; pcpred_M[25]                            ; Merged with pcplus_M[25]               ;
; pcpred_M[26]                            ; Merged with pcplus_M[26]               ;
; pcpred_M[27]                            ; Merged with pcplus_M[27]               ;
; pcpred_M[28]                            ; Merged with pcplus_M[28]               ;
; pcpred_M[29]                            ; Merged with pcplus_M[29]               ;
; pcpred_M[30]                            ; Merged with pcplus_M[30]               ;
; pcpred_M[31]                            ; Merged with pcplus_M[31]               ;
; pcpred_A[0]                             ; Merged with pcplus_A[0]                ;
; pcpred_A[1]                             ; Merged with pcplus_A[1]                ;
; pcpred_A[2]                             ; Merged with pcplus_A[2]                ;
; pcpred_A[3]                             ; Merged with pcplus_A[3]                ;
; pcpred_A[4]                             ; Merged with pcplus_A[4]                ;
; pcpred_A[5]                             ; Merged with pcplus_A[5]                ;
; pcpred_A[6]                             ; Merged with pcplus_A[6]                ;
; pcpred_A[7]                             ; Merged with pcplus_A[7]                ;
; pcpred_A[8]                             ; Merged with pcplus_A[8]                ;
; pcpred_A[9]                             ; Merged with pcplus_A[9]                ;
; pcpred_A[10]                            ; Merged with pcplus_A[10]               ;
; pcpred_A[11]                            ; Merged with pcplus_A[11]               ;
; pcpred_A[12]                            ; Merged with pcplus_A[12]               ;
; pcpred_A[13]                            ; Merged with pcplus_A[13]               ;
; pcpred_A[14]                            ; Merged with pcplus_A[14]               ;
; pcpred_A[15]                            ; Merged with pcplus_A[15]               ;
; pcpred_A[16]                            ; Merged with pcplus_A[16]               ;
; pcpred_A[17]                            ; Merged with pcplus_A[17]               ;
; pcpred_A[18]                            ; Merged with pcplus_A[18]               ;
; pcpred_A[19]                            ; Merged with pcplus_A[19]               ;
; pcpred_A[20]                            ; Merged with pcplus_A[20]               ;
; pcpred_A[21]                            ; Merged with pcplus_A[21]               ;
; pcpred_A[22]                            ; Merged with pcplus_A[22]               ;
; pcpred_A[23]                            ; Merged with pcplus_A[23]               ;
; pcpred_A[24]                            ; Merged with pcplus_A[24]               ;
; pcpred_A[25]                            ; Merged with pcplus_A[25]               ;
; pcpred_A[26]                            ; Merged with pcplus_A[26]               ;
; pcpred_A[27]                            ; Merged with pcplus_A[27]               ;
; pcpred_A[28]                            ; Merged with pcplus_A[28]               ;
; pcpred_A[29]                            ; Merged with pcplus_A[29]               ;
; pcpred_A[30]                            ; Merged with pcplus_A[30]               ;
; pcpred_A[31]                            ; Merged with pcplus_A[31]               ;
; pcpred_D[0]                             ; Merged with pcplus_D[0]                ;
; pcpred_D[1]                             ; Merged with pcplus_D[1]                ;
; pcpred_D[2]                             ; Merged with pcplus_D[2]                ;
; pcpred_D[3]                             ; Merged with pcplus_D[3]                ;
; pcpred_D[4]                             ; Merged with pcplus_D[4]                ;
; pcpred_D[5]                             ; Merged with pcplus_D[5]                ;
; pcpred_D[6]                             ; Merged with pcplus_D[6]                ;
; pcpred_D[7]                             ; Merged with pcplus_D[7]                ;
; pcpred_D[8]                             ; Merged with pcplus_D[8]                ;
; pcpred_D[9]                             ; Merged with pcplus_D[9]                ;
; pcpred_D[10]                            ; Merged with pcplus_D[10]               ;
; pcpred_D[11]                            ; Merged with pcplus_D[11]               ;
; pcpred_D[12]                            ; Merged with pcplus_D[12]               ;
; pcpred_D[13]                            ; Merged with pcplus_D[13]               ;
; pcpred_D[14]                            ; Merged with pcplus_D[14]               ;
; pcpred_D[15]                            ; Merged with pcplus_D[15]               ;
; pcpred_D[16]                            ; Merged with pcplus_D[16]               ;
; pcpred_D[17]                            ; Merged with pcplus_D[17]               ;
; pcpred_D[18]                            ; Merged with pcplus_D[18]               ;
; pcpred_D[19]                            ; Merged with pcplus_D[19]               ;
; pcpred_D[20]                            ; Merged with pcplus_D[20]               ;
; pcpred_D[21]                            ; Merged with pcplus_D[21]               ;
; pcpred_D[22]                            ; Merged with pcplus_D[22]               ;
; pcpred_D[23]                            ; Merged with pcplus_D[23]               ;
; pcpred_D[24]                            ; Merged with pcplus_D[24]               ;
; pcpred_D[25]                            ; Merged with pcplus_D[25]               ;
; pcpred_D[26]                            ; Merged with pcplus_D[26]               ;
; pcpred_D[27]                            ; Merged with pcplus_D[27]               ;
; pcpred_D[28]                            ; Merged with pcplus_D[28]               ;
; pcpred_D[29]                            ; Merged with pcplus_D[29]               ;
; pcpred_D[30]                            ; Merged with pcplus_D[30]               ;
; pcpred_D[31]                            ; Merged with pcplus_D[31]               ;
; inst_D[17,22]                           ; Merged with inst_D[23]                 ;
; inst_D[10]                              ; Merged with inst_D[11]                 ;
; off_A[10]                               ; Merged with off_A[11]                  ;
; inst_D[23]                              ; Stuck at GND due to stuck port data_in ;
; regs_rtl_0_bypass[6,8]                  ; Stuck at GND due to stuck port data_in ;
; regs_rtl_1_bypass[8]                    ; Stuck at GND due to stuck port data_in ;
; alufunc_A[4]                            ; Lost fanout                            ;
; Total Number of Removed Registers = 197 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Switches:switches|sdata[31] ; Stuck at GND              ; Switches:switches|prev[31], Switches:switches|prev[30], Switches:switches|prev[29], ;
;                             ; due to stuck port data_in ; Switches:switches|prev[28], Switches:switches|prev[27], Switches:switches|prev[26], ;
;                             ;                           ; Switches:switches|prev[25], Switches:switches|prev[24], Switches:switches|prev[23], ;
;                             ;                           ; Switches:switches|prev[22], Switches:switches|prev[21], Switches:switches|prev[20], ;
;                             ;                           ; Switches:switches|prev[19], Switches:switches|prev[18], Switches:switches|prev[17], ;
;                             ;                           ; Switches:switches|prev[16], Switches:switches|prev[15], Switches:switches|prev[14], ;
;                             ;                           ; Switches:switches|prev[13], Switches:switches|prev[12], Switches:switches|prev[11], ;
;                             ;                           ; Switches:switches|prev[10]                                                          ;
; inst_D[23]                  ; Stuck at GND              ; regs_rtl_0_bypass[6], regs_rtl_0_bypass[8], regs_rtl_1_bypass[8]                    ;
;                             ; due to stuck port data_in ;                                                                                     ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 875   ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 563   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 495   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; HexOut[1]                               ; 8       ;
; HexOut[2]                               ; 8       ;
; HexOut[4]                               ; 8       ;
; HexOut[6]                               ; 8       ;
; HexOut[10]                              ; 8       ;
; HexOut[12]                              ; 8       ;
; HexOut[13]                              ; 8       ;
; HexOut[17]                              ; 8       ;
; HexOut[20]                              ; 8       ;
; dmem~1                                  ; 1       ;
; dmem_rtl_0_bypass[30]                   ; 2       ;
; dmem_rtl_0_bypass[29]                   ; 2       ;
; dmem~15                                 ; 1       ;
; dmem_rtl_0_bypass[58]                   ; 1       ;
; dmem_rtl_0_bypass[57]                   ; 1       ;
; dmem_rtl_0_bypass[56]                   ; 1       ;
; dmem~13                                 ; 1       ;
; dmem_rtl_0_bypass[54]                   ; 1       ;
; dmem_rtl_0_bypass[53]                   ; 1       ;
; dmem_rtl_0_bypass[32]                   ; 2       ;
; dmem_rtl_0_bypass[88]                   ; 2       ;
; dmem_rtl_0_bypass[90]                   ; 2       ;
; dmem_rtl_0_bypass[92]                   ; 2       ;
; dmem~3                                  ; 1       ;
; dmem_rtl_0_bypass[34]                   ; 2       ;
; dmem_rtl_0_bypass[33]                   ; 2       ;
; dmem~4                                  ; 1       ;
; dmem_rtl_0_bypass[36]                   ; 2       ;
; dmem_rtl_0_bypass[35]                   ; 2       ;
; dmem_rtl_0_bypass[38]                   ; 2       ;
; dmem~6                                  ; 1       ;
; dmem_rtl_0_bypass[40]                   ; 2       ;
; dmem_rtl_0_bypass[39]                   ; 2       ;
; dmem_rtl_0_bypass[42]                   ; 2       ;
; dmem~8                                  ; 1       ;
; dmem_rtl_0_bypass[44]                   ; 2       ;
; dmem_rtl_0_bypass[43]                   ; 2       ;
; dmem_rtl_0_bypass[46]                   ; 2       ;
; dmem~10                                 ; 1       ;
; dmem_rtl_0_bypass[48]                   ; 2       ;
; dmem_rtl_0_bypass[47]                   ; 2       ;
; dmem_rtl_0_bypass[70]                   ; 1       ;
; dmem_rtl_0_bypass[72]                   ; 1       ;
; dmem_rtl_0_bypass[66]                   ; 1       ;
; dmem_rtl_0_bypass[68]                   ; 1       ;
; dmem_rtl_0_bypass[62]                   ; 1       ;
; dmem_rtl_0_bypass[64]                   ; 1       ;
; dmem~16                                 ; 1       ;
; dmem_rtl_0_bypass[60]                   ; 1       ;
; dmem_rtl_0_bypass[59]                   ; 1       ;
; dmem~11                                 ; 1       ;
; dmem_rtl_0_bypass[50]                   ; 1       ;
; dmem_rtl_0_bypass[49]                   ; 1       ;
; dmem~12                                 ; 1       ;
; dmem_rtl_0_bypass[52]                   ; 1       ;
; dmem_rtl_0_bypass[51]                   ; 1       ;
; dmem_rtl_0_bypass[74]                   ; 1       ;
; dmem_rtl_0_bypass[80]                   ; 2       ;
; dmem_rtl_0_bypass[82]                   ; 2       ;
; dmem_rtl_0_bypass[84]                   ; 2       ;
; dmem_rtl_0_bypass[86]                   ; 2       ;
; dmem_rtl_0_bypass[76]                   ; 1       ;
; dmem_rtl_0_bypass[78]                   ; 2       ;
; Total number of inverted registers = 63 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; regs_rtl_0_bypass[0]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[1]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[2]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[3]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[4]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[5]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[6]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[7]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[8]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[9]  ; regs_rtl_0         ;
; regs_rtl_0_bypass[10] ; regs_rtl_0         ;
; regs_rtl_0_bypass[11] ; regs_rtl_0         ;
; regs_rtl_0_bypass[12] ; regs_rtl_0         ;
; regs_rtl_0_bypass[13] ; regs_rtl_0         ;
; regs_rtl_0_bypass[14] ; regs_rtl_0         ;
; regs_rtl_0_bypass[15] ; regs_rtl_0         ;
; regs_rtl_0_bypass[16] ; regs_rtl_0         ;
; regs_rtl_0_bypass[17] ; regs_rtl_0         ;
; regs_rtl_0_bypass[18] ; regs_rtl_0         ;
; regs_rtl_0_bypass[19] ; regs_rtl_0         ;
; regs_rtl_0_bypass[20] ; regs_rtl_0         ;
; regs_rtl_0_bypass[21] ; regs_rtl_0         ;
; regs_rtl_0_bypass[22] ; regs_rtl_0         ;
; regs_rtl_0_bypass[23] ; regs_rtl_0         ;
; regs_rtl_0_bypass[24] ; regs_rtl_0         ;
; regs_rtl_0_bypass[25] ; regs_rtl_0         ;
; regs_rtl_0_bypass[26] ; regs_rtl_0         ;
; regs_rtl_0_bypass[27] ; regs_rtl_0         ;
; regs_rtl_0_bypass[28] ; regs_rtl_0         ;
; regs_rtl_0_bypass[29] ; regs_rtl_0         ;
; regs_rtl_0_bypass[30] ; regs_rtl_0         ;
; regs_rtl_0_bypass[31] ; regs_rtl_0         ;
; regs_rtl_0_bypass[32] ; regs_rtl_0         ;
; regs_rtl_0_bypass[33] ; regs_rtl_0         ;
; regs_rtl_0_bypass[34] ; regs_rtl_0         ;
; regs_rtl_0_bypass[35] ; regs_rtl_0         ;
; regs_rtl_0_bypass[36] ; regs_rtl_0         ;
; regs_rtl_0_bypass[37] ; regs_rtl_0         ;
; regs_rtl_0_bypass[38] ; regs_rtl_0         ;
; regs_rtl_0_bypass[39] ; regs_rtl_0         ;
; regs_rtl_0_bypass[40] ; regs_rtl_0         ;
; regs_rtl_0_bypass[41] ; regs_rtl_0         ;
; regs_rtl_0_bypass[42] ; regs_rtl_0         ;
; regs_rtl_0_bypass[43] ; regs_rtl_0         ;
; regs_rtl_0_bypass[44] ; regs_rtl_0         ;
; regs_rtl_1_bypass[0]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[1]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[2]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[3]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[4]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[5]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[6]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[7]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[8]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[9]  ; regs_rtl_1         ;
; regs_rtl_1_bypass[10] ; regs_rtl_1         ;
; regs_rtl_1_bypass[11] ; regs_rtl_1         ;
; regs_rtl_1_bypass[12] ; regs_rtl_1         ;
; regs_rtl_1_bypass[13] ; regs_rtl_1         ;
; regs_rtl_1_bypass[14] ; regs_rtl_1         ;
; regs_rtl_1_bypass[15] ; regs_rtl_1         ;
; regs_rtl_1_bypass[16] ; regs_rtl_1         ;
; regs_rtl_1_bypass[17] ; regs_rtl_1         ;
; regs_rtl_1_bypass[18] ; regs_rtl_1         ;
; regs_rtl_1_bypass[19] ; regs_rtl_1         ;
; regs_rtl_1_bypass[20] ; regs_rtl_1         ;
; regs_rtl_1_bypass[21] ; regs_rtl_1         ;
; regs_rtl_1_bypass[22] ; regs_rtl_1         ;
; regs_rtl_1_bypass[23] ; regs_rtl_1         ;
; regs_rtl_1_bypass[24] ; regs_rtl_1         ;
; regs_rtl_1_bypass[25] ; regs_rtl_1         ;
; regs_rtl_1_bypass[26] ; regs_rtl_1         ;
; regs_rtl_1_bypass[27] ; regs_rtl_1         ;
; regs_rtl_1_bypass[28] ; regs_rtl_1         ;
; regs_rtl_1_bypass[29] ; regs_rtl_1         ;
; regs_rtl_1_bypass[30] ; regs_rtl_1         ;
; regs_rtl_1_bypass[31] ; regs_rtl_1         ;
; regs_rtl_1_bypass[32] ; regs_rtl_1         ;
; regs_rtl_1_bypass[33] ; regs_rtl_1         ;
; regs_rtl_1_bypass[34] ; regs_rtl_1         ;
; regs_rtl_1_bypass[35] ; regs_rtl_1         ;
; regs_rtl_1_bypass[36] ; regs_rtl_1         ;
; regs_rtl_1_bypass[37] ; regs_rtl_1         ;
; regs_rtl_1_bypass[38] ; regs_rtl_1         ;
; regs_rtl_1_bypass[39] ; regs_rtl_1         ;
; regs_rtl_1_bypass[40] ; regs_rtl_1         ;
; regs_rtl_1_bypass[41] ; regs_rtl_1         ;
; regs_rtl_1_bypass[42] ; regs_rtl_1         ;
; regs_rtl_1_bypass[43] ; regs_rtl_1         ;
; regs_rtl_1_bypass[44] ; regs_rtl_1         ;
; dmem_rtl_0_bypass[0]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[1]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[2]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[3]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[4]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[5]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[6]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[7]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[8]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[9]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[10] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[11] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[12] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[13] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[14] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[15] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[16] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[17] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[18] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[19] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[20] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[21] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[22] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[23] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[24] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[25] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[26] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[27] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[28] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[29] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[30] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[31] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[32] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[33] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[34] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[35] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[36] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[37] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[38] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[39] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[40] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[41] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[42] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[43] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[44] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[45] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[46] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[47] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[48] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[49] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[50] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[51] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[52] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[53] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[54] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[55] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[56] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[57] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[58] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[59] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[60] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[61] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[62] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[63] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[64] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[65] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[66] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[67] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[68] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[69] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[70] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[71] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[72] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[73] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[74] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[75] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[76] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[77] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[78] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[79] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[80] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[81] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[82] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[83] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[84] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[85] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[86] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[87] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[88] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[89] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[90] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[91] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[92] ; dmem_rtl_0         ;
+-----------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Project|wrmem_A                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Project|regval1_A[24]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Project|regval2_A[6]                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Project|inst_D[31]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project|PC[0]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project|Switches:switches|bounceTimer[6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project|memout_W[25]                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project|memout_W[23]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Project|memout_W[4]                      ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Project|PC[16]                           ;
; 12:1               ; 17 bits   ; 136 LEs       ; 85 LEs               ; 51 LEs                 ; Yes        ; |Project|aluout_M[25]                     ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |Project|alufunc_A[4]                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Project|pcgood_B[29]                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Project|inst_D                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project|wregval_W[2]                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss0|OUT                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss1|OUT                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss2|OUT                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss3|OUT                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss4|OUT                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss5|OUT                 ;
; 12:1               ; 14 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; No         ; |Project|Selector16                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; DBITS          ; 32                               ; Signed Integer      ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary     ;
; INSTBITS       ; 32                               ; Signed Integer      ;
; REGNOBITS      ; 6                                ; Signed Integer      ;
; REGWORDS       ; 64                               ; Signed Integer      ;
; IMMBITS        ; 14                               ; Signed Integer      ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary     ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary     ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary     ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary     ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary     ;
; ADDRTCNT       ; 11111111111111111111000100000000 ; Unsigned Binary     ;
; ADDRTLIM       ; 11111111111111111111000100000100 ; Unsigned Binary     ;
; ADDRTCTL       ; 11111111111111111111000100001000 ; Unsigned Binary     ;
; IMEMINITFILE   ; Sorter3.mif                      ; String              ;
; IMEMADDRBITS   ; 16                               ; Signed Integer      ;
; IMEMWORDBITS   ; 2                                ; Signed Integer      ;
; IMEMWORDS      ; 16384                            ; Signed Integer      ;
; DMEMADDRBITS   ; 16                               ; Signed Integer      ;
; DMEMWORDBITS   ; 2                                ; Signed Integer      ;
; DMEMWORDS      ; 16384                            ; Signed Integer      ;
; TEST           ; 11111111111111111111111111111111 ; Unsigned Binary     ;
; OP1BITS        ; 6                                ; Signed Integer      ;
; OP1_ALUR       ; 000000                           ; Unsigned Binary     ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary     ;
; OP1_BLT        ; 001001                           ; Unsigned Binary     ;
; OP1_BLE        ; 001010                           ; Unsigned Binary     ;
; OP1_BNE        ; 001011                           ; Unsigned Binary     ;
; OP1_JAL        ; 001100                           ; Unsigned Binary     ;
; OP1_LW         ; 010010                           ; Unsigned Binary     ;
; OP1_SW         ; 011010                           ; Unsigned Binary     ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary     ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary     ;
; OP1_ORI        ; 100101                           ; Unsigned Binary     ;
; OP1_XORI       ; 100110                           ; Unsigned Binary     ;
; OP2BITS        ; 6                                ; Signed Integer      ;
; OP2_NOP        ; 000000                           ; Unsigned Binary     ;
; OP2_EQ         ; 001000                           ; Unsigned Binary     ;
; OP2_LT         ; 001001                           ; Unsigned Binary     ;
; OP2_LE         ; 001010                           ; Unsigned Binary     ;
; OP2_NE         ; 001011                           ; Unsigned Binary     ;
; OP2_ADD        ; 100000                           ; Unsigned Binary     ;
; OP2_AND        ; 100100                           ; Unsigned Binary     ;
; OP2_OR         ; 100101                           ; Unsigned Binary     ;
; OP2_XOR        ; 100110                           ; Unsigned Binary     ;
; OP2_SUB        ; 101000                           ; Unsigned Binary     ;
; OP2_NAND       ; 101100                           ; Unsigned Binary     ;
; OP2_NOR        ; 101101                           ; Unsigned Binary     ;
; OP2_NXOR       ; 101110                           ; Unsigned Binary     ;
; OP2_JALR       ; 001100                           ; Unsigned Binary     ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; IBITS          ; 14    ; Signed Integer               ;
; OBITS          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keys:keys              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Switches:switches      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010010000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 6                    ; Untyped        ;
; NUMWORDS_A                         ; 64                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 6                    ; Untyped        ;
; NUMWORDS_B                         ; 64                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9ji1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_1     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 6                    ; Untyped        ;
; NUMWORDS_A                         ; 64                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 6                    ; Untyped        ;
; NUMWORDS_B                         ; 64                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9ji1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; Sorter3.mif          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mjm1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 3                     ;
; Entity Instance                           ; altsyncram:regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 64                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 64                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
; Entity Instance                           ; altsyncram:regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 64                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 64                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Switches:switches"      ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; INTR  ; Output ; Info     ; Explicitly unconnected ;
; DEBUG ; Input  ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Keys:keys"              ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; INTR  ; Output ; Info     ; Explicitly unconnected ;
; DEBUG ; Input  ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 875                         ;
;     CLR               ; 146                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 40                          ;
;     ENA               ; 123                         ;
;     ENA CLR           ; 294                         ;
;     ENA CLR SCLR      ; 78                          ;
;     SLD               ; 1                           ;
;     plain             ; 188                         ;
; arriav_lcell_comb     ; 1094                        ;
;     arith             ; 187                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 60                          ;
;         4 data inputs ; 64                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 899                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 142                         ;
;         5 data inputs ; 280                         ;
;         6 data inputs ; 321                         ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 11 14:42:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 446
    Info (12023): Found entity 3: Keys File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 539
    Info (12023): Found entity 4: Switches File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 589
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/alanh/Documents/Github/Project_2/Project_3/SevenSeg.v Line: 1
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(98): object imem used but never assigned File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at Project.v(363): object "op1_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 363
Warning (10036): Verilog HDL or VHDL warning at Project.v(363): object "op2_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 363
Warning (10036): Verilog HDL or VHDL warning at Project.v(364): object "rs_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 364
Warning (10036): Verilog HDL or VHDL warning at Project.v(364): object "rt_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 364
Warning (10036): Verilog HDL or VHDL warning at Project.v(364): object "rd_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 364
Warning (10036): Verilog HDL or VHDL warning at Project.v(397): object "aluimm_M" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at Project.v(429): object "isbranch_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at Project.v(429): object "isjump_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at Project.v(429): object "isnop_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 429
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 77
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:sxt1" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 116
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss5" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 210
Info (12128): Elaborating entity "Keys" for hierarchy "Keys:keys" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 266
Warning (10034): Output port "INTR" at Project.v(548) has no driver File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 548
Info (12128): Elaborating entity "Switches" for hierarchy "Switches:switches" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 268
Warning (10858): Verilog HDL warning at Project.v(603): object prevBounce used but never assigned File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 603
Warning (10030): Net "prevBounce" at Project.v(603) has no driver or initial value, using a default initial value '0' File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 603
Warning (10034): Output port "INTR" at Project.v(598) has no driver File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 598
Warning (276020): Inferred RAM node "regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "memout_M[0]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[1]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[2]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[3]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[4]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[5]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[6]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[7]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[8]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[9]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[10]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[11]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[12]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[13]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[14]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[15]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[16]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[17]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[18]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[19]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[20]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[21]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[22]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[23]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[24]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[25]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[26]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[27]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[28]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[29]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[30]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13049): Converted tri-state buffer "memout_M[31]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[31]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[30]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[29]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[28]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[27]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[26]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[25]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[24]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[23]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[22]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[21]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[20]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[19]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[18]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[17]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[16]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[15]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[14]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[13]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[12]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[11]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[10]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[9]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[8]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[7]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[6]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[5]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[4]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[3]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 601
    Warning (13048): Converted tri-state node "dbus[2]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
    Warning (13048): Converted tri-state node "dbus[1]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 601
    Warning (13048): Converted tri-state node "dbus[0]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 277
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to Sorter3.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ji1.tdf
    Info (12023): Found entity 1: altsyncram_9ji1 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_9ji1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "altsyncram:regs_rtl_1"
Info (12133): Instantiated megafunction "altsyncram:regs_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "Sorter3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mjm1.tdf
    Info (12023): Found entity 1: altsyncram_mjm1 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_mjm1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_2hb.tdf Line: 22
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1839 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1642 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 912 megabytes
    Info: Processing ended: Wed Apr 11 14:43:22 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg.


