// Seed: 996199163
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_8;
  assign id_1 = id_8;
  wire id_9;
  always begin
    id_1 = 1;
    id_8 <= 1;
  end
  initial if (id_5) id_8 <= #1 id_5;
  assign id_8 = 1;
  module_0(
      id_4
  );
endmodule
