\doxysection{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_c___bank5__6___type_def}{}\label{struct_f_m_c___bank5__6___type_def}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f427xx.\+h$>$}



Collaboration diagram for FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{struct_f_m_c___bank5__6___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375}{SDCR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7}{SDTR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{SDCMR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{SDRTR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{SDSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00559}{559}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_f_m_c___bank5__6___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCMR@{SDCMR}}
\index{SDCMR@{SDCMR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCMR}{SDCMR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCMR}

SDRAM Command Mode register, Address offset\+: 0x150 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00563}{563}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCR@{SDCR}}
\index{SDCR@{SDCR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCR}{SDCR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCR}

SDRAM Control registers , Address offset\+: 0x140-\/0x144 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00561}{561}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDRTR@{SDRTR}}
\index{SDRTR@{SDRTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDRTR}{SDRTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDRTR}

SDRAM Refresh Timer register, Address offset\+: 0x154 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDSR@{SDSR}}
\index{SDSR@{SDSR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDSR}{SDSR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDSR}

SDRAM Status register, Address offset\+: 0x158 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00565}{565}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.

\Hypertarget{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDTR@{SDTR}}
\index{SDTR@{SDTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDTR}{SDTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDTR}

SDRAM Timing registers , Address offset\+: 0x148-\/0x14C 

Definition at line \mbox{\hyperlink{stm32f427xx_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32f427xx_8h_source}{stm32f427xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
