
*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 39905
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:icap_arb:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/icap_arb_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:mailbox:2.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/mailbox_v2_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_msp432_bsl_crc_gen:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_msp432_bsl_crc_gen_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_hwicap:3.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_hwicap_v3_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
Command: synth_design -top ulp -part xcku15p-ffva1156-2LV-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Device 21-403] Loading part xcku15p-ffva1156-2LV-e
WARNING: [Device 21-425] Part: xcku15p is not listed in special parts list.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13371
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3211.609 ; gain = 106.652 ; free physical = 25231 ; free virtual = 30244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7534]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_bram_ctrl_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_bram_ctrl_0_0' (1#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_bram_ctrl_0_bram_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_bram_ctrl_0_bram_0' (2#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10771]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_NNXR7U' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:991]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_NNXR7U' (3#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:991]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1Y0QJAO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2046]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_19' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_19' (4#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_19_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s00_regslice_19' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s00_regslice_19' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_19' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1Y0QJAO' (5#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2046]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_9DN451' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3932]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_us_cc_df_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_cc_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_us_cc_df_0' (6#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_cc_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_us_cc_df_0' is unconnected for instance 'auto_us_cc_df' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_us_cc_df_0' is unconnected for instance 'auto_us_cc_df' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
WARNING: [Synth 8-7023] instance 'auto_us_cc_df' of module 'ulp_auto_us_cc_df_0' has 78 connections declared, but only 76 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
INFO: [Synth 8-6157] synthesizing module 'ulp_s01_regslice_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s01_regslice_1' (7#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_9DN451' (8#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3932]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_4' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_4' (9#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_4_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'ulp_xbar_4' is unconnected for instance 'xbar' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'ulp_xbar_4' is unconnected for instance 'xbar' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ulp_xbar_4' has 78 connections declared, but only 76 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_0' (10#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10771]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_p_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12153]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U66VNK' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2762]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_20' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_20' (11#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U66VNK' (12#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2762]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_p_0' (13#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12153]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12533]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MIVJUX' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:369]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (14#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 82 connections declared, but only 80 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MIVJUX' (15#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:369]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4ALIA4' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4ALIA4' (16#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1277]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_YEI3CJ' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3132]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_21' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_21' (17#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_21_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_21' has 80 connections declared, but only 78 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_YEI3CJ' (18#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3132]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1A6BUUU' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3532]
INFO: [Synth 8-6157] synthesizing module 'ulp_s01_regslice_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s01_regslice_2' (19#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s01_regslice_2' is unconnected for instance 's01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s01_regslice_2' is unconnected for instance 's01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'ulp_s01_regslice_2' has 80 connections declared, but only 78 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1A6BUUU' (20#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3532]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_7O094O' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4438]
INFO: [Synth 8-6157] synthesizing module 'ulp_s02_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s02_regslice_0' (21#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s02_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
WARNING: [Synth 8-7023] instance 's02_regslice' of module 'ulp_s02_regslice_0' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_7O094O' (22#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4438]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1IZX0HP' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4798]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_rs_w_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_rs_w_0' (23#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_rs_w_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_rs_w_0' is unconnected for instance 'auto_rs_w' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_rs_w_0' is unconnected for instance 'auto_rs_w' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
WARNING: [Synth 8-7023] instance 'auto_rs_w' of module 'ulp_auto_rs_w_0' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_us_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_us_0' (24#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_s03_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s03_regslice_0' (25#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1IZX0HP' (26#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4798]
INFO: [Synth 8-6157] synthesizing module 'ulp_s03_mmu_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_mmu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s03_mmu_0' (27#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_mmu_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_2' (28#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arqos' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14284]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arregion' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14286]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awqos' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14296]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awregion' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14298]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_bid' does not match port width (24) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14338]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_rid' does not match port width (24) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14343]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_1_0' (29#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12533]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_protocol_convert_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_protocol_convert_0_0' (30#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_0_0' (31#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_0_p_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_p_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_0_p_0' (32#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_p_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddr1_clk_bufg_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_bufg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddr1_clk_bufg_0' (33#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_bufg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddr1_clk_ibufds_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_ibufds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddr1_clk_ibufds_0' (34#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_ibufds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddrmem_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddrmem_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddrmem_1_0' (35#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddrmem_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7071] port 'c0_ddr4_interrupt' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7023] instance 'ddrmem_1' of module 'ulp_ddrmem_1_0' has 76 connections declared, but only 73 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
INFO: [Synth 8-6157] synthesizing module 'ulp_debug_bridge_xsdbm_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_debug_bridge_xsdbm_0' (36#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_fpga_dna_module_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_fpga_dna_module_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_fpga_dna_module_0_0' (37#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_fpga_dna_module_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dna_dyn_data_ports' of module 'ulp_fpga_dna_module_0_0' is unconnected for instance 'fpga_dna_module_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
WARNING: [Synth 8-7071] port 'fpga_dna_data' of module 'ulp_fpga_dna_module_0_0' is unconnected for instance 'fpga_dna_module_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
WARNING: [Synth 8-7023] instance 'fpga_dna_module_0' of module 'ulp_fpga_dna_module_0_0' has 22 connections declared, but only 20 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ii_level0_wire_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (38#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ii_level0_wire_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ulp_m_aresetn_kernel_ref_clk_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7071] port 'ulp_m_aresetn_pcie_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7071] port 'ulp_m_data_dout_dna_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 398 connections declared, but only 395 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (39#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (40#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (40#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (41#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (42#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (43#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (44#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1RAQO40' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0' (45#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0_0' (46#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_1_0' (47#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_2_0' (48#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_3_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_3_0' (49#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconstant_gnd_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (50#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconstant_gnd_0' (51#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1RAQO40' (52#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
WARNING: [Synth 8-7071] port 'xlconcat_interrupt_dout' of module 'interrupt_concat_imp_1RAQO40' is unconnected for instance 'interrupt_concat' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
WARNING: [Synth 8-7023] instance 'interrupt_concat' of module 'interrupt_concat_imp_1RAQO40' has 1 connections declared, but only 0 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (53#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_krnl_ro_rtl_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_krnl_ro_rtl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_krnl_ro_rtl_1_0' (54#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_krnl_ro_rtl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_ddrmem_n_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_ddrmem_n_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_ddrmem_n_1_0' (55#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_ddrmem_n_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7023] instance 'psreset_ddrmem_n_1' of module 'ulp_psreset_ddrmem_n_1_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_periph_null_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_periph_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_periph_null_0' (56#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_periph_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wdata' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_bready' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7023] instance 'regslice_periph_null' of module 'ulp_regslice_periph_null_0' has 80 connections declared, but only 52 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
INFO: [Synth 8-6157] synthesizing module 'slr1_imp_1S5AAMB' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5398]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_cdc_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_cdc_data_static_0' (57#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_cdc_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_cdc_data_static1_0' (58#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_axi_cdc_data_static1_0' is unconnected for instance 'axi_cdc_data_static1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_axi_cdc_data_static1_0' is unconnected for instance 'axi_cdc_data_static1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
WARNING: [Synth 8-7023] instance 'axi_cdc_data_static1' of module 'ulp_axi_cdc_data_static1_0' has 82 connections declared, but only 80 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (59#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11675]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1T9TXXO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:775]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (60#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1T9TXXO' (61#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:775]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_F5ZURT' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_F5ZURT' (62#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1535]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ID1YD2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2616]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ID1YD2' (63#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2616]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_3' (64#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12114]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12118]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_1' (65#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11675]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_mgntpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_mgntpf_0' (66#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (67#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_static_0' (68#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_static1_0' (69#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_freq_counter_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_freq_counter_0_0' (70#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14355]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1DIICHO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:169]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (71#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1DIICHO' (72#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:169]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_V1OR3T' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1667]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (73#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (74#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_V1OR3T' (75#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1667]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7LJ24M' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2406]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_22' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_22' (76#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7LJ24M' (77#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2406]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_5' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_5' (78#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (79#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14355]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_mgntpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_mgntpf_0' (80#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_mgntpf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7023] instance 'regslice_control_mgntpf' of module 'ulp_regslice_control_mgntpf_0' has 40 connections declared, but only 37 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (81#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_data_static_0' (82#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_data_static1_0' (83#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_440OZ2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1933]
INFO: [Synth 8-6157] synthesizing module 'ulp_logic_reset_op_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_logic_reset_op_0' (84#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_control_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_control_0' (85#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_control_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'ulp_psreset_gate_pr_control_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_data_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_data_0' (86#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'ulp_psreset_gate_pr_data_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_ddrmem_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_ddrmem_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_ddrmem_1_0' (87#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_ddrmem_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_ddrmem_1' of module 'ulp_psreset_gate_pr_ddrmem_1_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_kernel_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_kernel_0' (88#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'ulp_psreset_gate_pr_kernel_0' has 10 connections declared, but only 7 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_kernel2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_kernel2_0' (89#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'ulp_psreset_gate_pr_kernel2_0' has 10 connections declared, but only 5 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_440OZ2' (90#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1933]
WARNING: [Synth 8-7071] port 'psreset_gate_pr_ddrmem_1_interconnect_aresetn' of module 'reset_controllers_imp_440OZ2' is unconnected for instance 'reset_controllers' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7512]
WARNING: [Synth 8-7023] instance 'reset_controllers' of module 'reset_controllers_imp_440OZ2' has 19 connections declared, but only 18 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7512]
INFO: [Synth 8-6155] done synthesizing module 'slr1_imp_1S5AAMB' (91#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5398]
WARNING: [Synth 8-7071] port 'psreset_gate_pr_ddrmem_1_interconnect_aresetn' of module 'slr1_imp_1S5AAMB' is unconnected for instance 'slr1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10450]
WARNING: [Synth 8-7023] instance 'slr1' of module 'slr1_imp_1S5AAMB' has 270 connections declared, but only 269 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10450]
INFO: [Synth 8-6157] synthesizing module 'ulp_user_debug_bridge_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_user_debug_bridge_0' (92#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_0_0/synth/ulp_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (93#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_0_0' (94#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_0_0/synth/ulp_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_1_0/synth/ulp_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (94#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_1_0' (95#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_1_0/synth/ulp_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_2_0/synth/ulp_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (95#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_2_0' (96#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_2_0/synth/ulp_xlslice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (96#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.484 ; gain = 190.527 ; free physical = 25160 ; free virtual = 30175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3313.297 ; gain = 208.340 ; free physical = 25233 ; free virtual = 30248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3313.297 ; gain = 208.340 ; free physical = 25233 ; free virtual = 30248
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3313.297 ; gain = 0.000 ; free physical = 25210 ; free virtual = 30225
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axi_bram_ctrl_0_bram'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0_p'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0_p'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc] for cell 'ddrmem_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc] for cell 'ddrmem_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_in_context.xdc] for cell 'psreset_ddrmem_n_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_in_context.xdc] for cell 'psreset_ddrmem_n_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0_in_context.xdc] for cell 'fpga_dna_module_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0_in_context.xdc] for cell 'fpga_dna_module_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0_in_context.xdc] for cell 'axi_protocol_convert_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0_in_context.xdc] for cell 'axi_protocol_convert_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'slr1/axi_gpio_null'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'slr1/axi_gpio_null'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_mgntpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_mgntpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_userpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0_in_context.xdc] for cell 'slr1/axi_vip_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0_in_context.xdc] for cell 'slr1/axi_vip_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0_in_context.xdc] for cell 'slr1/axi_vip_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0_in_context.xdc] for cell 'slr1/axi_vip_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0/ulp_freq_counter_0_0_in_context.xdc] for cell 'slr1/freq_counter_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0/ulp_freq_counter_0_0_in_context.xdc] for cell 'slr1/freq_counter_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr1/regslice_control_mgntpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr1/regslice_control_mgntpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/regslice_control_userpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/regslice_control_userpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0/ulp_regslice_data_static_0_in_context.xdc] for cell 'slr1/regslice_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0/ulp_regslice_data_static_0_in_context.xdc] for cell 'slr1/regslice_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_in_context.xdc] for cell 'slr1/regslice_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_in_context.xdc] for cell 'slr1/regslice_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0/ulp_logic_reset_op_0_in_context.xdc] for cell 'slr1/reset_controllers/logic_reset_op'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0/ulp_logic_reset_op_0_in_context.xdc] for cell 'slr1/reset_controllers/logic_reset_op'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_ddrmem_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_ddrmem_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'slr1/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'slr1/axi_interconnect_0/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'slr1/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'slr1/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_5/ulp_xbar_5/ulp_xbar_5_in_context.xdc] for cell 'slr1/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_5/ulp_xbar_5/ulp_xbar_5_in_context.xdc] for cell 'slr1/interconnect_axilite_user/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1/ulp_s01_regslice_1_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1/ulp_s01_regslice_1_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/s01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0_p/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0_p/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_interconnect_1/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21/ulp_s00_regslice_21_in_context.xdc] for cell 'axi_interconnect_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21/ulp_s00_regslice_21_in_context.xdc] for cell 'axi_interconnect_1/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2/ulp_s01_regslice_2_in_context.xdc] for cell 'axi_interconnect_1/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2/ulp_s01_regslice_2_in_context.xdc] for cell 'axi_interconnect_1/s01_couplers/s01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s02_couplers/s02_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0/ulp_s03_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/s03_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0/ulp_s03_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/s03_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0/ulp_auto_us_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_us'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0/ulp_auto_us_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_us'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0/ulp_auto_rs_w_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_rs_w'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0/ulp_auto_rs_w_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_rs_w'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_2_in_context.xdc] for cell 'axi_interconnect_1/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_2_in_context.xdc] for cell 'axi_interconnect_1/m00_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_mmu_0/ulp_s03_mmu_0/ulp_s03_mmu_0_in_context.xdc] for cell 'axi_interconnect_1/s03_mmu'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_mmu_0/ulp_s03_mmu_0/ulp_s03_mmu_0_in_context.xdc] for cell 'axi_interconnect_1/s03_mmu'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_bram_ctrl_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_bram_ctrl_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_in_context.xdc] for cell 'ddr1_clk_bufg'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_in_context.xdc] for cell 'ddr1_clk_bufg'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc] for cell 'ddr1_clk_ibufds'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc] for cell 'ddr1_clk_ibufds'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0_in_context.xdc] for cell 'krnl_ro_rtl_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0_in_context.xdc] for cell 'krnl_ro_rtl_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel2_ref_clk_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel_ref_clk_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'io_clk_ddr_00_clk_p' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:13]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.734 ; gain = 0.000 ; free physical = 25068 ; free virtual = 30084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3382.672 ; gain = 5.938 ; free physical = 25068 ; free virtual = 30084
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25203 ; free virtual = 30220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku15p-ffva1156-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25207 ; free virtual = 30224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_act_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_act_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ba[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ba[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ba[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ba[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_bg[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_bg[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ck_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ck_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ck_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ck_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_cke[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_cke[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_cs_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_cs_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[17]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[17]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[18]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[18]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[19]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[19]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[20]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[20]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[21]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[21]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[22]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[22]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[23]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[23]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[24]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[24]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[25]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[25]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[26]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[26]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[27]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[27]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[28]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[28]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[29]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[29]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[30]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[30]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[31]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[31]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[32]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[32]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[33]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[33]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[34]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[34]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[35]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[35]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[36]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[36]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[37]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[37]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[38]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[38]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[39]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[39]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[40]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[40]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[41]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[41]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[42]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[42]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[43]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[43]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[44]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[44]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[45]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[45]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[46]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[46]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[47]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[47]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[48]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[48]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[49]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[49]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[50]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[50]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[51]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[51]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[52]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[52]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[53]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[53]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[54]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[54]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[55]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[55]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[56]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[56]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[57]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[57]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[58]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[58]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[59]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[59]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[60]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[60]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[61]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[61]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[62]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[62]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[63]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[63]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[64]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[64]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[65]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[65]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[66]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[66]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[67]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[67]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[68]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[68]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[69]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[69]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[70]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[70]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[71]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[71]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_odt[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_odt[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_reset_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_reset_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_p[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_p[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_0_p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddrmem_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for psreset_ddrmem_n_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for regslice_periph_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for debug_bridge_xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_dna_module_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_protocol_convert_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_cdc_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_cdc_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_ctrl_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/freq_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_control_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_ddrmem_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s01_couplers/auto_us_cc_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0_p/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0_p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/s03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/auto_rs_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr1_clk_bufg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr1_clk_ibufds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for krnl_ro_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25207 ; free virtual = 30223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25205 ; free virtual = 30224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25182 ; free virtual = 30211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel2_ref_clk_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel_ref_clk_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
WARNING: [Synth 8-565] redefining clock 'io_clk_ddr_00_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3726.000 ; gain = 621.043 ; free physical = 24675 ; free virtual = 29704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3732.000 ; gain = 627.043 ; free physical = 24670 ; free virtual = 29699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3756.984 ; gain = 652.027 ; free physical = 24666 ; free virtual = 29695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24667 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24667 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |ulp_xbar_4                     |         1|
|2     |ulp_s00_regslice_19            |         1|
|3     |ulp_auto_us_cc_df_0            |         1|
|4     |ulp_s01_regslice_1             |         1|
|5     |ulp_s00_regslice_20            |         1|
|6     |ulp_s03_mmu_0                  |         1|
|7     |ulp_xbar_2                     |         1|
|8     |ulp_auto_cc_2                  |         1|
|9     |ulp_s00_regslice_21            |         1|
|10    |ulp_s01_regslice_2             |         1|
|11    |ulp_s02_regslice_0             |         1|
|12    |ulp_auto_rs_w_0                |         1|
|13    |ulp_auto_us_0                  |         1|
|14    |ulp_s03_regslice_0             |         1|
|15    |ulp_axi_bram_ctrl_0_0          |         1|
|16    |ulp_axi_bram_ctrl_0_bram_0     |         1|
|17    |ulp_axi_protocol_convert_0_0   |         1|
|18    |ulp_axi_vip_0_0                |         1|
|19    |ulp_axi_vip_0_p_0              |         1|
|20    |ulp_ddr1_clk_bufg_0            |         1|
|21    |ulp_ddr1_clk_ibufds_0          |         1|
|22    |ulp_ddrmem_1_0                 |         1|
|23    |ulp_debug_bridge_xsdbm_0       |         1|
|24    |ulp_fpga_dna_module_0_0        |         1|
|25    |ulp_ii_level0_wire_0           |         1|
|26    |ulp_krnl_ro_rtl_1_0            |         1|
|27    |ulp_psreset_ddrmem_n_1_0       |         1|
|28    |ulp_regslice_periph_null_0     |         1|
|29    |ulp_user_debug_bridge_0        |         1|
|30    |ulp_xbar_3                     |         1|
|31    |ulp_auto_cc_0                  |         1|
|32    |ulp_xbar_5                     |         1|
|33    |ulp_m00_regslice_0             |         1|
|34    |ulp_auto_cc_1                  |         1|
|35    |ulp_m01_regslice_0             |         1|
|36    |ulp_s00_regslice_22            |         1|
|37    |ulp_axi_cdc_data_static_0      |         1|
|38    |ulp_axi_cdc_data_static1_0     |         1|
|39    |ulp_axi_gpio_null_0            |         1|
|40    |ulp_axi_vip_ctrl_mgntpf_0      |         1|
|41    |ulp_axi_vip_ctrl_userpf_0      |         1|
|42    |ulp_axi_vip_data_static_0      |         1|
|43    |ulp_axi_vip_data_static1_0     |         1|
|44    |ulp_freq_counter_0_0           |         1|
|45    |ulp_regslice_control_mgntpf_0  |         1|
|46    |ulp_regslice_control_userpf_0  |         1|
|47    |ulp_regslice_data_static_0     |         1|
|48    |ulp_regslice_data_static1_0    |         1|
|49    |ulp_logic_reset_op_0           |         1|
|50    |ulp_psreset_gate_pr_control_0  |         1|
|51    |ulp_psreset_gate_pr_data_0     |         1|
|52    |ulp_psreset_gate_pr_ddrmem_1_0 |         1|
|53    |ulp_psreset_gate_pr_kernel_0   |         1|
|54    |ulp_psreset_gate_pr_kernel2_0  |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ulp_auto_cc                  |     3|
|4     |ulp_auto_rs_w                |     1|
|5     |ulp_auto_us                  |     1|
|6     |ulp_auto_us_cc_df            |     1|
|7     |ulp_axi_bram_ctrl_0          |     1|
|8     |ulp_axi_bram_ctrl_0_bram     |     1|
|9     |ulp_axi_cdc_data_static1     |     1|
|10    |ulp_axi_cdc_data_static      |     1|
|11    |ulp_axi_gpio_null            |     1|
|12    |ulp_axi_protocol_convert_0   |     1|
|13    |ulp_axi_vip_0                |     1|
|14    |ulp_axi_vip_0_p              |     1|
|15    |ulp_axi_vip_ctrl_mgntpf      |     1|
|16    |ulp_axi_vip_ctrl_userpf      |     1|
|17    |ulp_axi_vip_data_static1     |     1|
|18    |ulp_axi_vip_data_static      |     1|
|19    |ulp_ddr1_clk_bufg            |     1|
|20    |ulp_ddr1_clk_ibufds          |     1|
|21    |ulp_ddrmem_1                 |     1|
|22    |ulp_debug_bridge_xsdbm       |     1|
|23    |ulp_fpga_dna_module_0        |     1|
|24    |ulp_freq_counter_0           |     1|
|25    |ulp_ii_level0_wire           |     1|
|26    |ulp_krnl_ro_rtl_1            |     1|
|27    |ulp_logic_reset_op           |     1|
|28    |ulp_m00_regslice             |     1|
|29    |ulp_m01_regslice             |     1|
|30    |ulp_psreset_ddrmem_n_1       |     1|
|31    |ulp_psreset_gate_pr_control  |     1|
|32    |ulp_psreset_gate_pr_data     |     1|
|33    |ulp_psreset_gate_pr_ddrmem_1 |     1|
|34    |ulp_psreset_gate_pr_kernel2  |     1|
|35    |ulp_psreset_gate_pr_kernel   |     1|
|36    |ulp_regslice_control_mgntpf  |     1|
|37    |ulp_regslice_control_userpf  |     1|
|38    |ulp_regslice_data_static1    |     1|
|39    |ulp_regslice_data_static     |     1|
|40    |ulp_regslice_periph_null     |     1|
|41    |ulp_s00_regslice             |     4|
|45    |ulp_s01_regslice             |     2|
|47    |ulp_s02_regslice             |     1|
|48    |ulp_s03_mmu                  |     1|
|49    |ulp_s03_regslice             |     1|
|50    |ulp_user_debug_bridge        |     1|
|51    |ulp_xbar                     |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3760.953 ; gain = 586.621 ; free physical = 24698 ; free virtual = 29727
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.961 ; gain = 655.996 ; free physical = 24698 ; free virtual = 29727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3760.961 ; gain = 0.000 ; free physical = 24769 ; free virtual = 29798
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ulp'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_8f7d
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4557.492 ; gain = 0.000 ; free physical = 24658 ; free virtual = 29689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff338be8
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 4557.492 ; gain = 1897.328 ; free physical = 24812 ; free virtual = 29844
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 12:13:00 2021...
