proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0, uint64 a5_0, uint64 a6_0, uint64 a7_0, uint64 a8_0, uint128 b0_0, uint128 b1_0, uint128 b2_0, uint128 b3_0, uint128 b4_0, uint128 b5_0, uint128 b6_0, uint128 b7_0, uint128 b8_0) =
{ true && and [a0_0 <u 4611686018427518976@64, a1_0 <u 4611686018427518976@64, a2_0 <u 4611686018427518976@64, a3_0 <u 4611686018427518976@64, a4_0 <u 4611686018427518976@64, a5_0 <u 4611686018427518976@64, a6_0 <u 4611686018427518976@64, a7_0 <u 4611686018427518976@64, a8_0 <u 4611686018427518976@64, b0_0 <u 85070591730234615865843651857942052864@128, b1_0 <u 85070591730234615865843651857942052864@128, b2_0 <u 85070591730234615865843651857942052864@128, b3_0 <u 85070591730234615865843651857942052864@128, b4_0 <u 85070591730234615865843651857942052864@128, b5_0 <u 85070591730234615865843651857942052864@128, b6_0 <u 85070591730234615865843651857942052864@128, b7_0 <u 85070591730234615865843651857942052864@128, b8_0 <u 85070591730234615865843651857942052864@128] }
mov in48_0_1 a0_0;
mov in48_8_1 a1_0;
mov in48_16_1 a2_0;
mov in48_24_1 a3_0;
mov in48_32_1 a4_0;
mov in48_40_1 a5_0;
mov in48_48_1 a6_0;
mov in48_56_1 a7_0;
mov in48_64_1 a8_0;
mov out47_0_1 b0_0;
mov out47_16_1 b1_0;
mov out47_32_1 b2_0;
mov out47_48_1 b3_0;
mov out47_64_1 b4_0;
mov out47_80_1 b5_0;
mov out47_96_1 b6_0;
mov out47_112_1 b7_0;
mov out47_128_1 b8_0;
mov v1_1 out47_0_1;
mov v2_1 in48_0_1;
sub v3_1 9223372036854775744@uint64 v2_1;
vpc v4_1@uint128 v3_1;
add v5_1 v1_1 v4_1;
mov out47_0_2 v5_1;
mov v6_1 out47_16_1;
mov v7_1 in48_8_1;
sub v8_1 9223372036854775776@uint64 v7_1;
vpc v9_1@uint128 v8_1;
add v10_1 v6_1 v9_1;
mov out47_16_2 v10_1;
mov v11_1 out47_32_1;
mov v12_1 in48_16_1;
sub v13_1 9223372036854775776@uint64 v12_1;
vpc v14_1@uint128 v13_1;
add v15_1 v11_1 v14_1;
mov out47_32_2 v15_1;
mov v16_1 out47_48_1;
mov v17_1 in48_24_1;
sub v18_1 9223372036854775776@uint64 v17_1;
vpc v19_1@uint128 v18_1;
add v20_1 v16_1 v19_1;
mov out47_48_2 v20_1;
mov v21_1 out47_64_1;
mov v22_1 in48_32_1;
sub v23_1 9223372036854775776@uint64 v22_1;
vpc v24_1@uint128 v23_1;
add v25_1 v21_1 v24_1;
mov out47_64_2 v25_1;
mov v26_1 out47_80_1;
mov v27_1 in48_40_1;
sub v28_1 9223372036854775776@uint64 v27_1;
vpc v29_1@uint128 v28_1;
add v30_1 v26_1 v29_1;
mov out47_80_2 v30_1;
mov v31_1 out47_96_1;
mov v32_1 in48_48_1;
sub v33_1 9223372036854775776@uint64 v32_1;
vpc v34_1@uint128 v33_1;
add v35_1 v31_1 v34_1;
mov out47_96_2 v35_1;
mov v36_1 out47_112_1;
mov v37_1 in48_56_1;
sub v38_1 9223372036854775776@uint64 v37_1;
vpc v39_1@uint128 v38_1;
add v40_1 v36_1 v39_1;
mov out47_112_2 v40_1;
mov v41_1 out47_128_1;
mov v42_1 in48_64_1;
sub v43_1 9223372036854775776@uint64 v42_1;
vpc v44_1@uint128 v43_1;
add v45_1 v41_1 v44_1;
mov out47_128_2 v45_1;
mov c0_1 out47_0_2;
mov c1_1 out47_16_2;
mov c2_1 out47_32_2;
mov c3_1 out47_48_2;
mov c4_1 out47_64_2;
mov c5_1 out47_80_2;
mov c6_1 out47_96_2;
mov c7_1 out47_112_2;
mov c8_1 out47_128_2;
{ c0_1 + (c1_1 * 288230376151711744) + (c2_1 * 83076749736557242056487941267521536) + (c3_1 * 23945242826029513411849172299223580994042798784118784) + (c4_1 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (c5_1 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (c6_1 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (c7_1 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (c8_1 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616) = b0_0 + (b1_0 * 288230376151711744) + (b2_0 * 83076749736557242056487941267521536) + (b3_0 * 23945242826029513411849172299223580994042798784118784) + (b4_0 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (b5_0 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (b6_0 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (b7_0 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (b8_0 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616) - (a0_0 + (a1_0 * 288230376151711744) + (a2_0 * 83076749736557242056487941267521536) + (a3_0 * 23945242826029513411849172299223580994042798784118784) + (a4_0 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (a5_0 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (a6_0 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (a7_0 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (a8_0 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616)) (mod 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057152 - 1) && and [c0_1 <u add (b0_0) (9223372036854775808@128), c1_1 <u add (b1_0) (9223372036854775808@128), c2_1 <u add (b2_0) (9223372036854775808@128), c3_1 <u add (b3_0) (9223372036854775808@128), c4_1 <u add (b4_0) (9223372036854775808@128), c5_1 <u add (b5_0) (9223372036854775808@128), c6_1 <u add (b6_0) (9223372036854775808@128), c7_1 <u add (b7_0) (9223372036854775808@128), c8_1 <u add (b8_0) (9223372036854775808@128)] }
