--------------- Build Started: 01/04/2016 13:40:42 Project: RPPSOC-GPIO18Blink, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\doug_000\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -d CY8C5267AXI-LP051 -s C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (Clock_1's accuracy range '4  Hz -50% +100%, (2  Hz - 8  Hz)' is not within the specified tolerance range '4  Hz +/- 5%, (3.8  Hz - 4.2  Hz)'.).
 * C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cydwr (Clock_1)
 * C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -Wno-main -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_493\Debug/cyfitter_cfg.lst -g -D DEBUG -Wall -ffunction-sections -Og -ffat-lto-objects -c .\Generated_Source\PSoC5\cyfitter_cfg.c -o .\CortexM3\ARM_GCC_493\Debug\cyfitter_cfg.o
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -Wno-main -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_493\Debug/cymetadata.lst -g -D DEBUG -Wall -ffunction-sections -Og -ffat-lto-objects -c .\Generated_Source\PSoC5\cymetadata.c -o .\CortexM3\ARM_GCC_493\Debug\cymetadata.o
arm-none-eabi-ar.exe -rs .\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.a .\CortexM3\ARM_GCC_493\Debug\cyfitter_cfg.o .\CortexM3\ARM_GCC_493\Debug\Clock_1.o .\CortexM3\ARM_GCC_493\Debug\CyBootAsmGnu.o .\CortexM3\ARM_GCC_493\Debug\CyDmac.o .\CortexM3\ARM_GCC_493\Debug\CyFlash.o .\CortexM3\ARM_GCC_493\Debug\CyLib.o .\CortexM3\ARM_GCC_493\Debug\cyPm.o .\CortexM3\ARM_GCC_493\Debug\CySpc.o .\CortexM3\ARM_GCC_493\Debug\cyutils.o .\CortexM3\ARM_GCC_493\Debug\LED5_4.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_18.o .\CortexM3\ARM_GCC_493\Debug\P4_3.o .\CortexM3\ARM_GCC_493\Debug\P4_5.o .\CortexM3\ARM_GCC_493\Debug\P4_7.o .\CortexM3\ARM_GCC_493\Debug\P4_9.o .\CortexM3\ARM_GCC_493\Debug\P4_11.o .\CortexM3\ARM_GCC_493\Debug\P4_13.o .\CortexM3\ARM_GCC_493\Debug\P4_15.o .\CortexM3\ARM_GCC_493\Debug\P4_4.o .\CortexM3\ARM_GCC_493\Debug\P4_6.o .\CortexM3\ARM_GCC_493\Debug\P4_8.o .\CortexM3\ARM_GCC_493\Debug\P4_10.o .\CortexM3\ARM_GCC_493\Debug\P4_12.o .\CortexM3\ARM_GCC_493\Debug\P4_14.o .\CortexM3\ARM_GCC_493\Debug\P4_16.o .\CortexM3\ARM_GCC_493\Debug\P3_3.o .\CortexM3\ARM_GCC_493\Debug\P3_5.o .\CortexM3\ARM_GCC_493\Debug\P3_7.o .\CortexM3\ARM_GCC_493\Debug\P3_9.o .\CortexM3\ARM_GCC_493\Debug\P3_11.o .\CortexM3\ARM_GCC_493\Debug\P3_13.o .\CortexM3\ARM_GCC_493\Debug\P3_15.o .\CortexM3\ARM_GCC_493\Debug\P3_4.o .\CortexM3\ARM_GCC_493\Debug\P3_6.o .\CortexM3\ARM_GCC_493\Debug\P3_8.o .\CortexM3\ARM_GCC_493\Debug\P3_10.o .\CortexM3\ARM_GCC_493\Debug\P3_12.o .\CortexM3\ARM_GCC_493\Debug\P3_14.o .\CortexM3\ARM_GCC_493\Debug\P3_16.o .\CortexM3\ARM_GCC_493\Debug\P3_18.o .\CortexM3\ARM_GCC_493\Debug\P3_17.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_17.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_27.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_22.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_23.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_24.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_25.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_5.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_6.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_12.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_13.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_19.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_16.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_26.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_20.o .\CortexM3\ARM_GCC_493\Debug\RP_GPIO_21.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.a
arm-none-eabi-gcc.exe -Wl,--start-group -o .\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.elf .\CortexM3\ARM_GCC_493\Debug\main.o .\CortexM3\ARM_GCC_493\Debug\cymetadata.o .\CortexM3\ARM_GCC_493\Debug\Cm3Start.o .\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.a "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_493\Debug\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -g -ffunction-sections -Og -L Generated_Source\PSoC5 -Wl,-Map,.\CortexM3\ARM_GCC_493\Debug/RPPSOC-GPIO18Blink.map -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -Wl,--end-group
cyelftool.exe -C C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.elf --flash_row_size 256 --flash_size 131072
cyelftool.exe -S C:\Users\doug_000\Documents\GitHub\PSOC5LP\RPPSOC-001\RPPSOC-GPIO18Blink.cydsn\CortexM3\ARM_GCC_493\Debug\RPPSOC-GPIO18Blink.elf
Flash used: 1280 of 131072 bytes (1.0 %).
SRAM used: 2477 of 32768 bytes (7.6 %). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 01/04/2016 13:41:29 ---------------
