INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/ALU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/Alu control/Alu control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/Risc_16_bits/Risc_16_bits.srcs/sources_1/new/Archivo de registro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPRs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/ControlUnit/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/DataMemory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/Datapath_Unit/Datapath_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_Unit
INFO: [VRFC 10-2458] undeclared symbol bne_control, assumed default net type wire [C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/Datapath_Unit/Datapath_Unit.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/desde git/MemoriaDeInstrucciones/MemoriaDeInstrucciones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoriaDeInstrucciones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/Risc_16_bits/Risc_16_bits.srcs/sources_1/new/Risc_16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_16_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jr09/TEC/Semestre 11/Taller de diseo digital/Risc_16_bits/Risc_16_bits.srcs/sim_1/new/Tb del Risc16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc16_tb
