#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jun 14 10:12:08 2025
# Process ID         : 11176
# Current directory  : C:/Users/jjboy/ArmPipleCPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8600 C:\Users\jjboy\ArmPipleCPU\ArmPipleCPU.xpr
# Log file           : C:/Users/jjboy/ArmPipleCPU/vivado.log
# Journal file       : C:/Users/jjboy/ArmPipleCPU\vivado.jou
# Running On         : Firstputve
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3600X 6-Core Processor             
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34281 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36429 MB
# Available Virtual  : 26120 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
update_compile_order -fileset sources_1
set_property CONFIG.memory_type {simple_dual_port_ram} [get_ips dist_mem_im]
generate_target all [get_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_im] }
export_ip_user_files -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -no_script -sync -force -quiet
reset_run dist_mem_im_synth_1
launch_runs dist_mem_im_synth_1 -jobs 6
wait_on_run dist_mem_im_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/questa} {riviera=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -directory C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files -ipstatic_source_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.memory_type {rom} [get_ips dist_mem_im]
generate_target all [get_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_im] }
export_ip_user_files -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -no_script -sync -force -quiet
reset_run dist_mem_im_synth_1
launch_runs dist_mem_im_synth_1 -jobs 6
wait_on_run dist_mem_im_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/questa} {riviera=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -directory C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files -ipstatic_source_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hazard [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ifstage [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top arm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
