
*** Running vivado
    with args -log AEx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AEx.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AEx.tcl -notrace
Command: synth_design -top AEx -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 355.938 ; gain = 98.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AEx' [D:/FPGA/AEx/AEx.srcs/sources_1/new/AEx.v:23]
INFO: [Synth 8-6157] synthesizing module 'AAd1' [D:/FPGA/AEx/AEx.srcs/sources_1/new/AAd1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AAd1' (1#1) [D:/FPGA/AEx/AEx.srcs/sources_1/new/AAd1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addm' [D:/FPGA/AEx/AEx.srcs/sources_1/new/Addm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Addm' (2#1) [D:/FPGA/AEx/AEx.srcs/sources_1/new/Addm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Add' [D:/FPGA/AEx/AEx.srcs/sources_1/new/Add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Add' (3#1) [D:/FPGA/AEx/AEx.srcs/sources_1/new/Add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AEx' (4#1) [D:/FPGA/AEx/AEx.srcs/sources_1/new/AEx.v:23]
WARNING: [Synth 8-3917] design AEx has port Sum[5] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[4] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[3] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[2] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[1] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[0] driven by constant 1
WARNING: [Synth 8-3331] design AEx has unconnected port A[5]
WARNING: [Synth 8-3331] design AEx has unconnected port A[4]
WARNING: [Synth 8-3331] design AEx has unconnected port A[3]
WARNING: [Synth 8-3331] design AEx has unconnected port A[2]
WARNING: [Synth 8-3331] design AEx has unconnected port A[1]
WARNING: [Synth 8-3331] design AEx has unconnected port A[0]
WARNING: [Synth 8-3331] design AEx has unconnected port B[5]
WARNING: [Synth 8-3331] design AEx has unconnected port B[4]
WARNING: [Synth 8-3331] design AEx has unconnected port B[3]
WARNING: [Synth 8-3331] design AEx has unconnected port B[2]
WARNING: [Synth 8-3331] design AEx has unconnected port B[1]
WARNING: [Synth 8-3331] design AEx has unconnected port B[0]
WARNING: [Synth 8-3331] design AEx has unconnected port Cin
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.004 ; gain = 154.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.004 ; gain = 154.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.004 ; gain = 154.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.004 ; gain = 154.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AAd1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Addm 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Add 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design AEx has port Sum[5] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[4] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[3] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[2] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[1] driven by constant 1
WARNING: [Synth 8-3917] design AEx has port Sum[0] driven by constant 1
WARNING: [Synth 8-3331] design AEx has unconnected port A[5]
WARNING: [Synth 8-3331] design AEx has unconnected port A[4]
WARNING: [Synth 8-3331] design AEx has unconnected port A[3]
WARNING: [Synth 8-3331] design AEx has unconnected port A[2]
WARNING: [Synth 8-3331] design AEx has unconnected port A[1]
WARNING: [Synth 8-3331] design AEx has unconnected port A[0]
WARNING: [Synth 8-3331] design AEx has unconnected port B[5]
WARNING: [Synth 8-3331] design AEx has unconnected port B[4]
WARNING: [Synth 8-3331] design AEx has unconnected port B[3]
WARNING: [Synth 8-3331] design AEx has unconnected port B[2]
WARNING: [Synth 8-3331] design AEx has unconnected port B[1]
WARNING: [Synth 8-3331] design AEx has unconnected port B[0]
WARNING: [Synth 8-3331] design AEx has unconnected port Cin
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     5|
|3     |LUT4 |     1|
|4     |LUT5 |     6|
|5     |LUT6 |     2|
|6     |IBUF |    20|
|7     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 593.016 ; gain = 336.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 695.352 ; gain = 451.426
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/AEx/AEx.runs/synth_1/AEx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AEx_utilization_synth.rpt -pb AEx_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 695.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 13:02:05 2022...
