
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035986                       # Number of seconds simulated
sim_ticks                                 35986124220                       # Number of ticks simulated
final_tick                               563902380879                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253301                       # Simulator instruction rate (inst/s)
host_op_rate                                   328457                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2837917                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911772                       # Number of bytes of host memory used
host_seconds                                 12680.47                       # Real time elapsed on the host
sim_insts                                  3211973246                       # Number of instructions simulated
sim_ops                                    4164993428                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1926656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1936128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4998272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1591040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1591040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15052                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15126                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39049                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12430                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12430                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31418332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53538858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53802071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138894424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             135163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44212597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44212597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44212597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31418332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53538858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53802071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183107021                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86297661                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31053417                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25255363                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075458                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13180814                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237690                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3192338                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91590                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34359999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169619556                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31053417                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15430028                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35630416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652216                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5745394                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16789268                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84276995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48646579     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1912826      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486763      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3783739      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666523      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2791171      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652397      1.96%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497040      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16839957     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84276995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359841                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965517                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35503677                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5627991                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34336932                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540945                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270602                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202906191                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540945                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37370169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1016135                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1877955                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32694149                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777637                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197029273                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          862                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199757                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       872416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           77                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274510838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917615460                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917615460                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103761729                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23676                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7848660                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187717                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3151585                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183161224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147568966                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274857                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59549100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181020051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84276995                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750999                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29483209     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18449692     21.89%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11917386     14.14%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8126798      9.64%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7613432      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056912      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2987451      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895806      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746309      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84276995                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725928     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149922     14.29%     83.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173546     16.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122796763     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084650      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14557997      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8112887      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147568966                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710000                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049401                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380739177                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242750920                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143419229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148618367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498505                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992808                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2291                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          844                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2464753                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          371                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540945                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         591726                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97414                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183201011                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1189739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260742                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687202                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23119                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          844                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440428                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144728577                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702531                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2840381                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21629271                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269212                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7926740                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677086                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143456459                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143419229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92142572                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258771929                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661913                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60296792                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109840                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75736050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29379921     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21674915     28.62%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7987405     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572397      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3815470      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1878168      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1868400      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800605      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3758769      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75736050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3758769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255178496                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374947836                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2020666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862977                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862977                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158780                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158780                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651279314                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198085338                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187430735                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86297661                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30664052                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26815589                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1940384                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15326286                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14744925                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2201704                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61122                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36153376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170652171                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30664052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16946629                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35124427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9530081                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4358390                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17821367                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       768465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83214868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48090441     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1738369      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3183112      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2985479      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4921537      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5123607      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1212705      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          909198      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15050420     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83214868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355329                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977483                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37295766                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4218426                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33991555                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136039                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7573078                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3329564                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5593                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190891693                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7573078                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38860896                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1592978                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       464413                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32548513                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2174980                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185877531                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        742279                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       879567                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246756371                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    846020981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    846020981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160649884                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86106424                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21904                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10704                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5820386                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28632028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6214423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104418                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2139876                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175934471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148518163                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197308                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52708320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144805307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83214868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28885681     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15481036     18.60%     53.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13558561     16.29%     69.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8276438      9.95%     79.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8656283     10.40%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5098346      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2247744      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       598867      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       411912      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83214868                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         583639     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188690     21.43%     87.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108311     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116470114     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1169266      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10688      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25593337     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5274758      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148518163                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720999                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             880640                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381329141                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228664638                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143683796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149398803                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366108                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8167602                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          953                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1521010                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7573078                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         954745                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63175                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175955866                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28632028                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6214423                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10704                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          456                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1035051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1142568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2177619                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145751829                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24603660                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2766333                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29750009                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22033627                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5146349                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688943                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143844859                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143683796                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88276160                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215344516                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664979                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409930                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107950503                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122612465                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53344091                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1945527                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75641790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34859630     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16003368     21.16%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8958019     11.84%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3031528      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2907480      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1214349      1.61%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3249520      4.30%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943478      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4474418      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75641790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107950503                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122612465                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25157835                       # Number of memory references committed
system.switch_cpus1.commit.loads             20464422                       # Number of loads committed
system.switch_cpus1.commit.membars              10688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19202194                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107028924                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1656000                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4474418                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247123928                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359492672                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3082793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107950503                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122612465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107950503                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799419                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799419                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250909                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250909                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674292481                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188297484                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196831242                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21376                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86297661                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30776068                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25238323                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2001923                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13118413                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12025554                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3136834                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86486                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31815295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169097884                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30776068                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15162388                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36348862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10736112                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7208356                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15564075                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       801262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84074017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47725155     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3624900      4.31%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3171981      3.77%     64.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3420528      4.07%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3013622      3.58%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1564172      1.86%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1019053      1.21%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2689850      3.20%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17844756     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84074017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356627                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959472                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33463512                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6794847                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34582593                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       537961                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8695102                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5046296                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6427                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200549139                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50660                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8695102                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35122841                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3174470                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       952292                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33427070                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2702240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193742024                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13067                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1681035                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       746510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          215                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    269066345                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903484437                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903484437                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167108285                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101958030                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33995                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18065                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7195860                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19083556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9954726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       237765                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3110240                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182663021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146805111                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282846                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60594890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185096070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84074017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908277                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30218714     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17749125     21.11%     57.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11870334     14.12%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7578876      9.01%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7501969      8.92%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4406270      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3353978      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       742412      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       652339      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84074017                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1076978     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            43      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        202727     13.18%     83.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       258480     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120771235     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2005228      1.37%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15918      0.01%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15635891     10.65%     94.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8376839      5.71%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146805111                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701148                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1538228                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379505311                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243292903                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142686526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148343339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       260373                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6969228                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1051                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2276165                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          563                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8695102                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2407685                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       159745                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    182696985                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       306775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19083556                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9954726                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18046                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        114785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6662                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1051                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1225298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1118262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2343560                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144242966                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14691927                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2562143                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22826718                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20447462                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8134791                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671459                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142832242                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142686526                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93092349                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260006346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653423                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99298270                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121566842                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61133543                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2027471                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75378915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612743                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30374202     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20315879     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8329661     11.05%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4263491      5.66%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3656644      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1790737      2.38%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1983423      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       998655      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3666223      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75378915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99298270                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121566842                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19792889                       # Number of memory references committed
system.switch_cpus2.commit.loads             12114328                       # Number of loads committed
system.switch_cpus2.commit.membars              15918                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17452697                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109377309                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2397482                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3666223                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254413077                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          374104054                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2223644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99298270                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121566842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99298270                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869075                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869075                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150648                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150648                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651266154                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195716778                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188083015                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31836                       # number of misc regfile writes
system.l20.replacements                          8846                       # number of replacements
system.l20.tagsinuse                     10239.987930                       # Cycle average of tags in use
system.l20.total_refs                          554268                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19086                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.040553                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.945160                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.844212                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.667090                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.531469                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054877                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370085                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574271                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43413                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43413                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25374                       # number of Writeback hits
system.l20.Writeback_hits::total                25374                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43413                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43413                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43413                       # number of overall hits
system.l20.overall_hits::total                  43413                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8832                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8845                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8833                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8846                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8833                       # number of overall misses
system.l20.overall_misses::total                 8846                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1103241070                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1104376428                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data        35906                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total        35906                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1103276976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1104412334                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1103276976                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1104412334                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52245                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52258                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25374                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25374                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52246                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52259                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52246                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52259                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169050                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169256                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169066                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169272                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169066                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169272                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124914.070426                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124858.838666                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        35906                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        35906                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124903.993660                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124848.782953                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124903.993660                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124848.782953                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5924                       # number of writebacks
system.l20.writebacks::total                     5924                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8832                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8845                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8833                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8846                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8833                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8846                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1020000546                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1021012821                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data        26576                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total        26576                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1020027122                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1021039397                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1020027122                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1021039397                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169050                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169256                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169066                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169272                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169066                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169272                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115489.192255                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115433.897230                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        26576                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        26576                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115479.126231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115423.852250                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115479.126231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115423.852250                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15067                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          191999                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25307                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.586794                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.911184                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.656343                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5709.601105                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4286.831368                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023136                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000650                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.557578                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.418636                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38426                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38426                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l21.Writeback_hits::total                10353                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38426                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38426                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38426                       # number of overall hits
system.l21.overall_hits::total                  38426                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15052                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15067                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15052                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15067                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15052                       # number of overall misses
system.l21.overall_misses::total                15067                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1983200                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1813968612                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1815951812                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1983200                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1813968612                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1815951812                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1983200                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1813968612                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1815951812                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53478                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53493                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53478                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53493                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53478                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53493                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281462                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281663                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281462                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281663                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281462                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281663                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120513.460803                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120525.108648                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120513.460803                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120525.108648                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120513.460803                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120525.108648                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2382                       # number of writebacks
system.l21.writebacks::total                     2382                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15052                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15067                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15052                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15067                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15052                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15067                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1672067701                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1673909547                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1672067701                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1673909547                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1672067701                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1673909547                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281462                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281663                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281462                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281663                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281462                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281663                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111086.081650                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111097.733258                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111086.081650                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111097.733258                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111086.081650                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111097.733258                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15136                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712552                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27424                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.982789                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           33.478553                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.448179                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6053.356530                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6195.716739                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002724                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000443                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492623                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.504209                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80146                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80146                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18328                       # number of Writeback hits
system.l22.Writeback_hits::total                18328                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80146                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80146                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80146                       # number of overall hits
system.l22.overall_hits::total                  80146                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15126                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15136                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15126                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15136                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15126                       # number of overall misses
system.l22.overall_misses::total                15136                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1265656                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1952082543                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1953348199                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1265656                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1952082543                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1953348199                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1265656                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1952082543                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1953348199                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95272                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95282                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18328                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18328                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95272                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95282                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95272                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95282                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158766                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158855                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158766                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158855                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158766                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158855                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129054.776081                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129053.131541                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129054.776081                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129053.131541                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129054.776081                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129053.131541                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4124                       # number of writebacks
system.l22.writebacks::total                     4124                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15126                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15136                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15126                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15136                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15126                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15136                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1809682057                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1810853716                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1809682057                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1810853716                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1809682057                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1810853716                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158766                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158855                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158766                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158855                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158766                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158855                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119640.490348                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119638.855444                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119640.490348                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119638.855444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119640.490348                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119638.855444                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016796866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049993.681452                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16789249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16789249                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16789249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16789249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16789249                       # number of overall hits
system.cpu0.icache.overall_hits::total       16789249                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16789268                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16789268                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16789268                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16789268                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16789268                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16789268                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52246                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173616319                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52502                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.851529                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425442                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183429                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17610                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17610                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608871                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608871                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608871                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608871                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131835                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4673                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136508                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136508                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6485374982                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6485374982                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    480810263                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    480810263                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6966185245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6966185245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6966185245                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6966185245                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745379                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745379                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745379                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745379                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000650                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49193.120052                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49193.120052                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102891.132677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102891.132677                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51031.333292                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51031.333292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51031.333292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51031.333292                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1678932                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 88364.842105                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25374                       # number of writebacks
system.cpu0.dcache.writebacks::total            25374                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79590                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4672                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4672                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84262                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84262                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52246                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52246                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52246                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52246                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1467703481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1467703481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1467740387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1467740387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1467740387                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1467740387                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28092.707072                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28092.707072                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28092.875761                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28092.875761                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28092.875761                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28092.875761                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996044                       # Cycle average of tags in use
system.cpu1.icache.total_refs               925807272                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708131.498155                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996044                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024032                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17821350                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17821350                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17821350                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17821350                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17821350                       # number of overall hits
system.cpu1.icache.overall_hits::total       17821350                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2340700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2340700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17821367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17821367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17821367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17821367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17821367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17821367                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53478                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231335470                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53734                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4305.197268                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.311580                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.688420                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22339604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22339604                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4672019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4672019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10706                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10706                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10688                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27011623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27011623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27011623                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27011623                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169864                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169864                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169864                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169864                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12688519645                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12688519645                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12688519645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12688519645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12688519645                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12688519645                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22509468                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22509468                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4672019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4672019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27181487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27181487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27181487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27181487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007546                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006249                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006249                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74698.109340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74698.109340                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74698.109340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74698.109340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74698.109340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74698.109340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu1.dcache.writebacks::total            10353                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116386                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116386                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116386                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53478                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53478                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53478                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53478                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53478                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2094457668                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2094457668                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2094457668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2094457668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2094457668                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2094457668                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39164.846629                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39164.846629                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39164.846629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39164.846629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39164.846629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39164.846629                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996747                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012342388                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840622.523636                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996747                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15564063                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15564063                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15564063                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15564063                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15564063                       # number of overall hits
system.cpu2.icache.overall_hits::total       15564063                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1413825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1413825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15564075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15564075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15564075                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15564075                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15564075                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15564075                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95272                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191235143                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95528                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2001.875293                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.568965                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.431035                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11549007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11549007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7646525                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7646525                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17171                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17171                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15918                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15918                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19195532                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19195532                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19195532                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19195532                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354878                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354878                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354978                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354978                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354978                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354978                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13858300883                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13858300883                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8842188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8842188                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13867143071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13867143071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13867143071                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13867143071                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11903885                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11903885                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7646625                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7646625                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19550510                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19550510                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19550510                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19550510                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029812                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029812                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018157                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018157                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018157                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018157                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39050.887581                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39050.887581                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88421.880000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88421.880000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39064.795765                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39064.795765                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39064.795765                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39064.795765                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18328                       # number of writebacks
system.cpu2.dcache.writebacks::total            18328                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259706                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259706                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259706                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259706                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95272                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95272                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95272                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95272                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95272                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95272                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2638184095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2638184095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2638184095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2638184095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2638184095                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2638184095                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27691.074975                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27691.074975                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27691.074975                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27691.074975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27691.074975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27691.074975                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
