# Reading C:/Users/bscuser/Desktop/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do proc_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Users\bscuser\Desktop\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Users\bscuser\Desktop\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/bscuser/Desktop/git_pa/work/proc_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package proc_package
# vlib paproc
# vmap paproc paproc
# Modifying modelsim.ini
# vcom -93 -work paproc {C:/Users/bscuser/Desktop/git_pa/mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mem
# -- Compiling architecture mem_structure of mem
# vcom -93 -work work {C:/Users/bscuser/Desktop/git_pa/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_package
# -- Compiling entity proc
# -- Compiling architecture proc_behaviour of proc
# 
vsim +altera -do proc_run_msim_rtl_vhdl.do -l msim_transcript -gui work.proc
# vsim +altera -do proc_run_msim_rtl_vhdl.do -l msim_transcript -gui work.proc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_package
# Loading work.proc(proc_behaviour)
# ** Warning: (vsim-3473) Component instance "Mem1 : mem" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /proc File: C:/Users/bscuser/Desktop/git_pa/proc.vhd
# do proc_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/bscuser/Desktop/git_pa/work/proc_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package proc_package
# vlib paproc
# ** Warning: (vlib-34) Library already exists at "paproc".
# 
# vmap paproc paproc
# Modifying modelsim.ini
# vcom -93 -work paproc {C:/Users/bscuser/Desktop/git_pa/mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mem
# -- Compiling architecture mem_structure of mem
# vcom -93 -work work {C:/Users/bscuser/Desktop/git_pa/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_package
# -- Compiling entity proc
# -- Compiling architecture proc_behaviour of proc
# 
add wave -position insertpoint  \
sim:/proc/Reset \
sim:/proc/Ins_Enab \
sim:/proc/Ins_Data \
sim:/proc/Ins_Addr \
sim:/proc/Clock_CI
run 10ns
