/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire [44:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [46:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_14z[0]);
  assign celloutsig_0_7z = celloutsig_0_4z[4] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_8z = in_data[168:150] + { celloutsig_1_5z[10:7], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_8z[16:2], celloutsig_1_6z, celloutsig_1_9z } + { celloutsig_1_3z[4:1], celloutsig_1_5z };
  reg [19:0] _06_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 20'h00000;
    else _06_ <= in_data[87:68];
  assign { _01_[19:10], _00_, _01_[8:0] } = _06_;
  assign celloutsig_0_9z = celloutsig_0_3z[6:2] / { 1'h1, _01_[5:2] };
  assign celloutsig_0_11z = in_data[27:15] / { 1'h1, in_data[84:73] };
  assign celloutsig_1_17z = { celloutsig_1_8z[14:12], celloutsig_1_3z } <= { celloutsig_1_16z[10:8], celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_5z = { in_data[55:45], celloutsig_0_0z } && { celloutsig_0_0z[1:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[117:101] % { 1'h1, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[39:37] * in_data[10:8];
  assign celloutsig_0_4z = _01_[18:14] * { _01_[15], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[144:128] != { celloutsig_1_0z[9:3], celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[133:119] != { celloutsig_1_12z[9:5], celloutsig_1_0z };
  assign celloutsig_1_9z = ~ celloutsig_1_2z;
  assign celloutsig_1_2z = in_data[119:115] | celloutsig_1_0z[8:4];
  assign celloutsig_1_3z = in_data[140:133] | in_data[141:134];
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_6z = | celloutsig_1_2z;
  assign celloutsig_1_11z = | celloutsig_1_8z[16:8];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_3z[6:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_4z = { celloutsig_1_0z[1], celloutsig_1_2z } << celloutsig_1_3z[7:2];
  assign celloutsig_0_14z = { in_data[5:2], _01_[19:10], _00_, _01_[8:0], _01_[19:10], _00_, _01_[8:0], celloutsig_0_8z } <<< { in_data[73:61], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[30], celloutsig_0_1z } <<< in_data[34:30];
  assign celloutsig_1_15z = { in_data[171:133], celloutsig_1_14z } <<< { celloutsig_1_12z[16:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z } >>> { _01_[12:10], _00_, _01_[8:5] };
  assign celloutsig_0_1z = in_data[68:65] >>> { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_11z[4:1], celloutsig_0_7z, celloutsig_0_0z } - celloutsig_0_14z[43:36];
  assign celloutsig_1_14z = celloutsig_1_12z[16:9] - { celloutsig_1_12z[18:12], celloutsig_1_11z };
  assign celloutsig_1_16z = { celloutsig_1_15z[5:3], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z } ~^ { celloutsig_1_7z[10:5], celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_0z[9:2] ~^ { celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[190:181] ~^ in_data[133:124];
  assign celloutsig_1_10z = celloutsig_1_7z[15:9] ~^ { celloutsig_1_4z[4:3], celloutsig_1_2z };
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[103:96], out_data[36:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
