# Hi there âœ‹!





## What is this?
This is the repository of basic RTL designs in Verilog.
This will have basic digital designs and going to implement
new designs.
