Determining the location of the ModelSim executable...

Using: X:\Quartus\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off tentar -c tentar --vector_source="X:/teste verilog/tentativa/Waveform.vwf" --testbench_file="X:/teste verilog/tentativa/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jul 24 02:52:52 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off tentar -c tentar --vector_source="X:/teste verilog/tentativa/Waveform.vwf" --testbench_file="X:/teste verilog/tentativa/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (201000): Generated Verilog Test Bench File X:/teste verilog/tentativa/simulation/qsim/Waveform.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Thu Jul 24 02:52:53 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="X:/teste verilog/tentativa/simulation/qsim/" tentar -c tentar

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jul 24 02:52:54 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="X:/teste verilog/tentativa/simulation/qsim/" tentar -c tentar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file tentar.vo in folder "X:/teste verilog/tentativa/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Thu Jul 24 02:52:55 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

X:/teste verilog/tentativa/simulation/qsim/tentar.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

X:/Quartus/modelsim_ase/win32aloem/vsim -c -do tentar.do

Reading pref.tcl

# 2020.1


# do tentar.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:56 on Jul 24,2025
# vlog -work work tentar.vo 
# -- Compiling module mips_processor
# 
# Top level modules:
# 	mips_processor
# End time: 02:52:56 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:56 on Jul 24,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mips_processor_vlg_vec_tst
# 
# Top level modules:
# 	mips_processor_vlg_vec_tst
# End time: 02:52:56 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mips_processor_vlg_vec_tst 
# Start time: 02:52:56 on Jul 24,2025
# Loading work.mips_processor_vlg_vec_tst
# Loading work.mips_processor
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $stop    : Waveform.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /mips_processor_vlg_vec_tst
# Break in Module mips_processor_vlg_vec_tst at Waveform.vwf.vt line 45

# Stopped at Waveform.vwf.vt line 45

# End time: 02:52:57 on Jul 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading X:/teste verilog/tentativa/Waveform.vwf...

Reading X:/teste verilog/tentativa/simulation/qsim/tentar.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to X:/teste verilog/tentativa/simulation/qsim/tentar_20250724025257.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.