<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/arm/gic.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>gic.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
</pre><pre class="rust"><code><span class="doccomment">//! Implementation of the ARM Generic Interrupt Controller v2.</span>

<span class="kw">use</span> <span class="ident">core::fmt</span>;
<span class="kw">use</span> <span class="ident">core::marker::PhantomData</span>;

<span class="kw">use</span> <span class="ident">tock_registers::interfaces</span>::<span class="kw-2">*</span>;

<span class="doccomment">/// An interrupt request for the GIC.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Irq</span> <span class="op">=</span> <span class="ident">IrqNumber</span><span class="op">&lt;</span>{ <span class="ident">Gic::NUM_IRQS</span> }<span class="op">&gt;</span>;

<span class="doccomment">/// A generic callback that acts as an interrupt handler.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">IrqHandler</span> <span class="op">=</span> <span class="kw">fn</span>(<span class="ident">usize</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span><span class="op">&gt;</span>;

<span class="doccomment">/// Representation of the Generic Interrupt Controller.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Gic</span> {
    <span class="comment">// Pointer to the GIC CPU Interface registers.</span>
    <span class="ident">gicc</span>: <span class="kw-2">*const</span> <span class="ident">gicc::Registers</span>,
    <span class="comment">// Pointer to the GIC Distributor registers.</span>
    <span class="ident">gicd</span>: <span class="kw-2">*const</span> <span class="ident">gicd::Registers</span>,

    <span class="comment">// A table of IRQ descriptors corresponding to their IRQ numbers.</span>
    <span class="ident">handlers</span>: [<span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">IrqDescriptor</span><span class="op">&gt;</span>; <span class="ident"><span class="self">Self</span>::MAX_IRQS</span>],
}

<span class="kw">impl</span> <span class="ident">Gic</span> {
    <span class="doccomment">/// The maximum number of allowed IRQs to be handled by this driver.</span>
    <span class="kw">const</span> <span class="ident">MAX_IRQS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">224</span>; <span class="comment">// Normally 1019, but reserve some space.</span>
    <span class="kw">const</span> <span class="ident">NUM_IRQS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="ident"><span class="self">Self</span>::MAX_IRQS</span> <span class="op">+</span> <span class="number">1</span>;

    <span class="doccomment">/// Gets an instance of the GIC through the base addresses to the CPU Interface</span>
    <span class="doccomment">/// and Distributor registers.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The caller is responsible for providing correct physical addresses pointing</span>
    <span class="doccomment">/// to the GICC and GICD devices. Otherwise, MMIO access hits uncontrolled addresses</span>
    <span class="doccomment">/// and undefined behavior will be the result.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">get</span>(<span class="ident">gicc_base</span>: <span class="ident">usize</span>, <span class="ident">gicd_base</span>: <span class="ident">usize</span>) -&gt; <span class="self">Self</span> {
        <span class="ident">Gic</span> {
            <span class="ident">gicc</span>: <span class="ident">gicc_base</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="kw">_</span>,
            <span class="ident">gicd</span>: <span class="ident">gicd_base</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="kw">_</span>,
            <span class="ident">handlers</span>: [<span class="prelude-val">None</span>; <span class="ident"><span class="self">Self</span>::MAX_IRQS</span>],
        }
    }

    <span class="doccomment">/// Initializes and enables the GIC device for interrupt delivery.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE: This method must be called once before the GIC is usable.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">gicc</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicc</span> };
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Ensure that the `Gic` instance points to a supported device.</span>
        <span class="kw">let</span> <span class="ident">gic_version</span> <span class="op">=</span> (<span class="ident">gicd</span>.<span class="ident">GICD_PIDR2</span>.<span class="ident">get</span>() <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">0x4</span>) <span class="op">&amp;</span> <span class="number">0xF</span>;
        <span class="kw">if</span> <span class="ident">gic_version</span> <span class="op">!</span><span class="op">=</span> <span class="number">2</span> {
            <span class="macro">panic!</span>(<span class="string">&quot;GIC version is incompatible with GICv2&quot;</span>);
        }

        <span class="comment">// Enable the Distributor.</span>
        <span class="ident">gicd</span>.<span class="ident">GICD_CTLR</span>.<span class="ident">write</span>(<span class="ident">gicd::GICD_CTLR::EnableGrp0::SET</span>);

        <span class="comment">// Boot and configure the CPU Interface to accept IRQs of all priorities.</span>
        <span class="ident">gicc</span>.<span class="ident">GICC_PMR</span>.<span class="ident">write</span>(<span class="ident">gicc::GICC_PMR::Priority</span>.<span class="ident">val</span>(<span class="number">0xFF</span>));
        <span class="ident">gicc</span>.<span class="ident">GICC_CTLR</span>.<span class="ident">write</span>(<span class="ident">gicc::GICC_CTLR::EnableGrp0::SET</span>);
    }

    <span class="doccomment">/// Gets the number of IRQs implemented in hardware.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_num_irqs</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="kw">let</span> <span class="ident">lines_num</span> <span class="op">=</span> <span class="ident">gicd</span>.<span class="ident">GICD_TYPER</span>.<span class="ident">read</span>(<span class="ident">gicd::GICD_TYPER::ITLinesNumber</span>) <span class="kw">as</span> <span class="ident">usize</span>;
        (<span class="ident">lines_num</span> <span class="op">+</span> <span class="number">1</span>) <span class="op">*</span> <span class="number">32</span>
    }

    <span class="doccomment">/// Extracts the IRQ with the highest priority from pending interrupts.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function should be directly called from the CPU&#39;s IRQ exception</span>
    <span class="doccomment">/// vector. A reference to [`IrqContext`] must be passed to this method to</span>
    <span class="doccomment">/// ensure that this is the case.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`IrqContext`]: struct.IrqContext.html</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_pending_irq</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;ctx</span> <span class="self">self</span>, <span class="ident">_ic</span>: <span class="kw-2">&amp;</span><span class="ident">IrqContext</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>) -&gt; <span class="ident">Irq</span> {
        <span class="kw">let</span> <span class="ident">gicc</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicc</span> };

        <span class="kw">let</span> <span class="ident">num</span> <span class="op">=</span> <span class="ident">gicc</span>.<span class="ident">GICC_IAR</span>.<span class="ident">read</span>(<span class="ident">gicc::GICC_IAR::InterruptID</span>);
        <span class="ident">Irq::new</span>(<span class="ident">num</span> <span class="kw">as</span> <span class="ident">usize</span>)
    }

    <span class="doccomment">/// Completes the handling of a currently active IRQ by signaling an EOI</span>
    <span class="doccomment">/// (End of Interrupt).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function should be directly called from the CPU&#39;s IRQ exception</span>
    <span class="doccomment">/// vector. A reference to [`IrqContext`] must be passed to this method to</span>
    <span class="doccomment">/// ensure that this is the case.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`IrqContext`]: struct.IrqContext.html</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">mark_irq_completed</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;ctx</span> <span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">_ic</span>: <span class="kw-2">&amp;</span><span class="ident">IrqContext</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>) {
        <span class="kw">let</span> <span class="ident">gicc</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicc</span> };

        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>() <span class="kw">as</span> <span class="ident">u32</span>;
        <span class="ident">gicc</span>.<span class="ident">GICC_EOIR</span>.<span class="ident">write</span>(<span class="ident">gicc::GICC_EOIR::EOIINTID</span>.<span class="ident">val</span>(<span class="ident">irq_num</span>));
    }

    <span class="doccomment">/// Registers an interrupt descriptor that corresponds to the given IRQ number.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This overrides previously configured IRQ descriptors for the interrupt,</span>
    <span class="doccomment">/// if any.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">register_descriptor</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">descriptor</span>: <span class="ident">IrqDescriptor</span>) {
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="macro">assert_ne!</span>(<span class="ident">irq_num</span>, <span class="number">0</span>);

        <span class="self">self</span>.<span class="ident">handlers</span>[<span class="ident">irq_num</span> <span class="op">-</span> <span class="number">1</span>] <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">descriptor</span>);
    }

    <span class="doccomment">/// Dispatches the interrupt handler corresponding to the given IRQ.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function should be directly called from the CPU&#39;s IRQ exception</span>
    <span class="doccomment">/// vector. A reference to [`IrqContext`] must be passed to this method to</span>
    <span class="doccomment">/// ensure that this is the case.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Any potential errors when no interrupt handler is actually registered or</span>
    <span class="doccomment">/// when the handler itself encountered an error will be consumed into the</span>
    <span class="doccomment">/// `Result` returned by this function.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`IrqContext`]: struct.IrqContext.html</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">dispatch_irq</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;</span><span class="lifetime">&#39;ctx</span> <span class="self">self</span>,
        <span class="ident">irq</span>: <span class="ident">Irq</span>,
        <span class="ident">_ic</span>: <span class="kw-2">&amp;</span><span class="ident">IrqContext</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="macro">assert_ne!</span>(<span class="ident">irq_num</span>, <span class="number">0</span>);

        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">descriptor</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">handlers</span>[<span class="ident">irq_num</span> <span class="op">-</span> <span class="number">1</span>] {
            (<span class="ident">descriptor</span>.<span class="ident">handler</span>)(<span class="ident">irq_num</span>)
        } <span class="kw">else</span> {
            <span class="prelude-val">Err</span>(<span class="string">&quot;No handler registered for the given IRQ&quot;</span>)
        }
    }

    <span class="doccomment">/// Sets the enabled state for a specific IRQ.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// By marking an interrupt as disabled, it will not be dispatched by the GIC</span>
    <span class="doccomment">/// anymore until it is re-enabled again and vice versa. Can be used to bypass</span>
    <span class="doccomment">/// specific IRQs either permanently or temporarily.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_irq_enable</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">enable</span>: <span class="ident">bool</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Find the index of the `ISENABLER[i]` register corresponding to the</span>
        <span class="comment">// IRQ number and determine bit to set or clear in it.</span>
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="kw">let</span> <span class="ident">enable_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">5</span>;
        <span class="kw">let</span> <span class="ident">enable_bit</span> <span class="op">=</span> (<span class="ident">enable</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">irq_num</span> <span class="op">%</span> <span class="number">32</span>);

        <span class="comment">// Set the bit in the corresponding ISENABLER register.</span>
        <span class="kw">let</span> <span class="ident">isenabler</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_ISENABLER</span>[<span class="ident">enable_reg_index</span>];
        <span class="ident">isenabler</span>.<span class="ident">set</span>(<span class="ident">isenabler</span>.<span class="ident">get</span>() <span class="op">|</span> <span class="ident">enable_bit</span>);
    }

    <span class="doccomment">/// Configures the interrupt triggering mode for the given SPI.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_spi_mode</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">mode</span>: <span class="ident">IrqMode</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="macro">assert!</span>(<span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">32</span>);

        <span class="comment">// Find the index of the `ICFGR[i]` register corresponding to the IRQ</span>
        <span class="comment">// number and determine the trigger configuration value to write.</span>
        <span class="kw">let</span> <span class="ident">icfgr_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>;
        <span class="kw">let</span> <span class="ident">icfgr_value</span> <span class="op">=</span> ((<span class="ident">mode</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> ((<span class="ident">irq_num</span> <span class="op">%</span> <span class="number">16</span>) <span class="op">*</span> <span class="number">2</span>);

        <span class="comment">// Set the bits in the corresponding ICFGR register.</span>
        <span class="kw">let</span> <span class="ident">icfgr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_ICFGR</span>[<span class="ident">icfgr_reg_index</span>];
        <span class="ident">icfgr</span>.<span class="ident">set</span>(<span class="ident">icfgr</span>.<span class="ident">get</span>() <span class="op">|</span> <span class="ident">icfgr_value</span>);
    }

    <span class="doccomment">/// Sets a given IRQ to a pending state in the GIC.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_irq_pending</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Find the index of the `ISPENDR[i]` register corresponding to the</span>
        <span class="comment">// IRQ number and determine the bit to set in it.</span>
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="kw">let</span> <span class="ident">ispendr_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">5</span>;
        <span class="kw">let</span> <span class="ident">ispendr_bit</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">irq_num</span> <span class="op">%</span> <span class="number">32</span>);

        <span class="comment">// Set the bit in the corresponding ISPENDR register.</span>
        <span class="kw">let</span> <span class="ident">ispendr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_ISPENDR</span>[<span class="ident">ispendr_reg_index</span>];
        <span class="ident">ispendr</span>.<span class="ident">set</span>(<span class="ident">ispendr</span>.<span class="ident">get</span>() <span class="op">|</span> <span class="ident">ispendr_bit</span>);
    }

    <span class="doccomment">/// Sets the delivery priority for a given IRQ.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The lower the value, the higher the priority. `0` is the highest</span>
    <span class="doccomment">/// interrupt delivery priority supported by the GIC.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_irq_priority</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">priority</span>: <span class="ident">u32</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Find the index of the `IPRIORITYR[i]` register corresponding to the</span>
        <span class="comment">// IRQ number to determine the priority configuration value to write.</span>
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="kw">let</span> <span class="ident">ipriorityr_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">2</span>;
        <span class="kw">let</span> <span class="ident">ipriorityr_reg_bit</span> <span class="op">=</span> (<span class="ident">irq_num</span> <span class="op">%</span> <span class="number">4</span>) <span class="op">*</span> <span class="number">8</span>;

        <span class="comment">// Calculate the mask to apply to the register value.</span>
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">0xFF</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">ipriorityr_reg_bit</span>;

        <span class="comment">// Write the value in the corresponding IPRIORITYR register.</span>
        <span class="kw">let</span> <span class="ident">ipriorityr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_IPRIORITYR</span>[<span class="ident">ipriorityr_reg_index</span>];
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">ipriorityr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> <span class="op">!</span><span class="ident">mask</span>;
        <span class="ident">ipriorityr</span>.<span class="ident">set</span>(<span class="ident">value</span> <span class="op">|</span> ((<span class="ident">priority</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">ipriorityr_reg_bit</span>) <span class="op">&amp;</span> <span class="ident">mask</span>));
    }

    <span class="doccomment">/// Assigns a new group to a given IRQ.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// On boot or reset, all SPIs are in group 0, making them secure interrupt.</span>
    <span class="doccomment">/// Putting individual SPIs into group 1 effectively makes them secure interrupts.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_irq_group</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">group</span>: <span class="ident">u32</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Find the index of the `IGROUPR[i]` register corresponding to the IRQ</span>
        <span class="comment">// number to determine the group configuration value to write.</span>
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="kw">let</span> <span class="ident">igroupr_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">5</span>;
        <span class="kw">let</span> <span class="ident">igroupr_reg_bit</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">%</span> <span class="number">32</span>;

        <span class="comment">// Calculate the mask to apply to the register value.</span>
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">igroupr_reg_bit</span>;

        <span class="comment">// Write the value in the corresponding IGROUPR register.</span>
        <span class="kw">let</span> <span class="ident">igroupr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_IGROUPR</span>[<span class="ident">igroupr_reg_index</span>];
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">igroupr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> <span class="op">!</span><span class="ident">mask</span>;
        <span class="ident">igroupr</span>.<span class="ident">set</span>(<span class="ident">value</span> <span class="op">|</span> ((<span class="ident">group</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">igroupr_reg_bit</span>) <span class="op">&amp;</span> <span class="ident">mask</span>));
    }

    <span class="doccomment">/// Configures the target CPU core to route the given IRQs to.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_spi_target_cpu</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">irq</span>: <span class="ident">Irq</span>, <span class="ident">cpu</span>: <span class="ident">u32</span>) {
        <span class="kw">let</span> <span class="ident">gicd</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">gicd</span> };

        <span class="comment">// Find the index of the `ITARGETSR[i]` register corresponding to the</span>
        <span class="comment">// IRQ number to determine the configuration value to write.</span>
        <span class="kw">let</span> <span class="ident">irq_num</span> <span class="op">=</span> <span class="ident">irq</span>.<span class="ident">into_inner</span>();
        <span class="kw">let</span> <span class="ident">itargetsr_reg_index</span> <span class="op">=</span> <span class="ident">irq_num</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">2</span>;
        <span class="kw">let</span> <span class="ident">itargetsr_reg_bit</span> <span class="op">=</span> (<span class="ident">irq_num</span> <span class="op">%</span> <span class="number">4</span>) <span class="op">*</span> <span class="number">8</span>;

        <span class="comment">// Calculate the mask to apply to the register value.</span>
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">0xFF</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">itargetsr_reg_bit</span>;

        <span class="comment">// Write the value to the corresponding ITARGETSR register.</span>
        <span class="kw">let</span> <span class="ident">itargetsr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">gicd</span>.<span class="ident">GICD_ITARGETSR</span>[<span class="ident">itargetsr_reg_index</span>];
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">itargetsr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> <span class="op">!</span><span class="ident">mask</span>;
        <span class="ident">itargetsr</span>.<span class="ident">set</span>(<span class="ident">value</span> <span class="op">|</span> ((<span class="ident">cpu</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">itargetsr_reg_bit</span>) <span class="op">&amp;</span> <span class="ident">mask</span>));
    }
}

<span class="doccomment">/// Enum for selecting in which mode to trigger interrupts on.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u32</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">IrqMode</span> {
    <span class="doccomment">/// A level-triggered interrupt request.</span>
    <span class="ident">Level</span> <span class="op">=</span> <span class="number">0</span>,
    <span class="doccomment">/// An edge-triggered interrupt request.</span>
    <span class="ident">Edge</span> <span class="op">=</span> <span class="number">1</span>,
}

<span class="doccomment">/// Interrupt context token.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// An instance of this type indicates that the current core is executing in IRQ</span>
<span class="doccomment">/// context. This means that execution is currently inside an interrupt vector or</span>
<span class="doccomment">/// a subroutine call of it.</span>
<span class="comment">// Stolen from https://github.com/rust-embedded/bare-metal/blob/master/src/lib.rs#L16</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IrqContext</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span> {
    <span class="ident">_0</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;ctx</span> ()<span class="op">&gt;</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span> <span class="ident">IrqContext</span><span class="op">&lt;</span><span class="lifetime">&#39;ctx</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Creates a new IRQ context token.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This must only be called when the current core is in IRQ context and must not</span>
    <span class="doccomment">/// live beyond the end of it. Further, the lifetime `&#39;ctx` of the returned instance</span>
    <span class="doccomment">/// is unconstrained. User code must not be able to influence the lifetime picked</span>
    <span class="doccomment">/// for this type, since that might cause it to be inferred to `&#39;static`.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">new</span>() -&gt; <span class="self">Self</span> {
        <span class="ident">IrqContext</span> { <span class="ident">_0</span>: <span class="ident">PhantomData</span> }
    }
}

<span class="doccomment">/// Describes an IRQ with a corresponding handler function.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IrqDescriptor</span> {
    <span class="doccomment">/// A descriptive name for the interrupt in question.</span>
    <span class="kw">pub</span> <span class="ident">name</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">str</span>,
    <span class="doccomment">/// A callback that should be invoked for handling this interrupt accordingly.</span>
    <span class="kw">pub</span> <span class="ident">handler</span>: <span class="ident">IrqHandler</span>,
}

<span class="doccomment">/// A wrapper for IRQ numbers that enforces the number to be in a valid range.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IrqNumber</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">MAX</span>: <span class="ident">usize</span><span class="op">&gt;</span>(<span class="ident">usize</span>);

<span class="kw">impl</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">MAX</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">IrqNumber</span><span class="op">&lt;</span>{ <span class="ident">MAX</span> }<span class="op">&gt;</span> {
    <span class="doccomment">/// Creates a new IRQ from a given number and validates the number.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Panics</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This method panics if the given IRQ number is higher than allowed by</span>
    <span class="doccomment">/// the driver.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">irq</span>: <span class="ident">usize</span>) -&gt; <span class="self">Self</span> {
        <span class="kw">if</span> <span class="ident">irq</span> <span class="op">&gt;</span><span class="op">=</span> <span class="ident">MAX</span> {
            <span class="macro">panic!</span>(<span class="string">&quot;IRQ number greater than allowed&quot;</span>);
        }

        <span class="ident">IrqNumber</span>(<span class="ident">irq</span>)
    }

    <span class="doccomment">/// Returns the wrapped IRQ number.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">into_inner</span>(<span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">MAX</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">fmt::Display</span> <span class="kw">for</span> <span class="ident">IrqNumber</span><span class="op">&lt;</span>{ <span class="ident">MAX</span> }<span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="macro">write!</span>(<span class="ident">f</span>, <span class="string">&quot;{}&quot;</span>, <span class="self">self</span>.<span class="number">0</span>)
    }
}

<span class="doccomment">/// Representation of the CPU Interface registers for the GIC.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Access to these registers is banked so that each CPU core sees their own instance</span>
<span class="doccomment">/// of the GICC when accessing the same registers. It is used to acknowledge and handle</span>
<span class="doccomment">/// pending IRQs.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">gicc</span> {
    <span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

    <span class="macro">register_bitfields!</span> {
        <span class="ident">u32</span>,

        <span class="doccomment">/// Bitfields of the `GICC_CTLR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_CTLR</span> [
            <span class="ident">EOImode</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">IRQBypDisGrp1</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">FIQBypDisGrp1</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">IRQBypDisGrp0</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">FIQBypDisGrp0</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">CBPR</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">FIQEn</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">AckCtl</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">EnableGrp1</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">EnableGrp0</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_PMR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_PMR</span> [
            <span class="ident">Priority</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_BPR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_BPR</span> [
            <span class="ident">BinaryPoint</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_IAR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_IAR</span> [
            <span class="ident">CPUID</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">InterruptID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_EOIR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_EOIR</span> [
            <span class="ident">EOIINTID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_HPPIR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_HPPIR</span> [
            <span class="ident">CPUID</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">PENDINTID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_AIAR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_AIAR</span> [
            <span class="ident">CPUID</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">InterruptID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_AHPPIR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_AHPPIR</span> [
            <span class="ident">CPUID</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">PENDINTID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICC_IIDR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICC_IIDR</span> [
            <span class="ident">ProductID</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) [],

            <span class="ident">ArchVersion</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

            <span class="ident">Revision</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

            <span class="ident">Implementer</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) []
        ]
    }

    <span class="macro">register_structs!</span> {
        <span class="doccomment">/// Representation of the GIC CPU Interface registers.</span>
        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
        <span class="kw">pub</span> <span class="ident">Registers</span> {
            (<span class="number">0x0000</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_CTLR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_CTLR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0004</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_PMR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_PMR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0008</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_BPR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_BPR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x000C</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_IAR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_IAR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0010</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_EOIR</span>: <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_EOIR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0014</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_RPR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0018</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_HPPIR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_HPPIR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x001C</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_ABPR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0020</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_AIAR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_AIAR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0024</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_AEOIR</span>: <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0028</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_AHPPIR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_AHPPIR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x002C</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_STATUSR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0030</span> =&gt; <span class="ident">_reserved0</span>),
            (<span class="number">0x00D0</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_APR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
            (<span class="number">0x00E0</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_NSAPR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
            (<span class="number">0x00F0</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x3</span>]),
            (<span class="number">0x00FC</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_IIDR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICC_IIDR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0100</span> =&gt; <span class="ident">_reserved2</span>),
            (<span class="number">0x1000</span> =&gt; <span class="kw">pub</span> <span class="ident">GICC_DIR</span>: <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1004</span> =&gt; <span class="ident">_reserved3</span>),
            (<span class="number">0x2000</span> =&gt; @<span class="ident">END</span>),
        }
    }

    <span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x2000</span>]);
}

<span class="doccomment">/// Representation of the Distributor registers for the GIC.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The GICD is used to configure and route IRQs to one or more CPU cores subsequently.</span>
<span class="doccomment">/// Unlike for the GICC, access to these registers is only banked for a few registers</span>
<span class="doccomment">/// and other than that, all CPU cores see the same instance of the Distributor.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">gicd</span> {
    <span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

    <span class="comment">// TODO: Add missing bitfields.</span>

    <span class="macro">register_bitfields!</span> {
        <span class="ident">u32</span>,

        <span class="doccomment">/// Bitfields of the `GICD_CTLR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICD_CTLR</span> [
            <span class="ident">EnableGrp1</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">EnableGrp0</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICD_TYPER` register.</span>
        <span class="kw">pub</span> <span class="ident">GICD_TYPER</span> [
            <span class="ident">LSPI</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [],

            <span class="ident">SecurityExtn</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">CPUNumber</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">ITLinesNumber</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `GICD_ITARGETSR` register.</span>
        <span class="kw">pub</span> <span class="ident">GICD_ITARGETSR</span> [
            <span class="ident">Offset3</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

            <span class="ident">Offset2</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

            <span class="ident">Offset1</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

            <span class="ident">Offset0</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
        ]
    }

    <span class="macro">register_structs!</span> {
        <span class="doccomment">/// Representation of the GIC Distributor registers.</span>
        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
        <span class="kw">pub</span> <span class="ident">Registers</span> {
            (<span class="number">0x0000</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CTLR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICD_CTLR::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0004</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_TYPER</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICD_TYPER::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x0008</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_IIDR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x000C</span> =&gt; <span class="ident">_reserved0</span>),
            (<span class="number">0x0080</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_IGROUPR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0100</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ISENABLER</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0180</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ICENABLER</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0200</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ISPENDR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0280</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ICPENDR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0300</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ISACTIVER</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0380</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ICACTIVER</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
            (<span class="number">0x0400</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_IPRIORITYR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0xFF</span>]),
            (<span class="number">0x07FC</span> =&gt; <span class="ident">_reserved1</span>),
            (<span class="number">0x0800</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ITARGETSR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">GICD_ITARGETSR::Register</span><span class="op">&gt;</span>; <span class="number">0xFF</span>]),
            (<span class="number">0x0BFC</span> =&gt; <span class="ident">_reserved2</span>),
            (<span class="number">0x0C00</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_ICFGR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x40</span>]),
            (<span class="number">0x0D00</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PPISR</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0D04</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_SPISR</span>: [<span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0xE</span>]),
            (<span class="number">0x0D3C</span> =&gt; <span class="ident">_reserved3</span>),
            (<span class="number">0x0F00</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_SGIR</span>: <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0F04</span> =&gt; <span class="ident">_reserved4</span>),
            (<span class="number">0x0F10</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CPENDSGIR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
            (<span class="number">0x0F20</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_SPENDSGIR</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
            (<span class="number">0x0F30</span> =&gt; <span class="ident">_reserved5</span>),
            (<span class="number">0x0FD0</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR4</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FD4</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR5</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FD8</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR6</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FDC</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR7</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FE0</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FE4</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR1</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FE8</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR2</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FEC</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_PIDR3</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FF0</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CIDR0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FF4</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CIDR1</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FF8</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CIDR2</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FFC</span> =&gt; <span class="kw">pub</span> <span class="ident">GICD_CIDR3</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1000</span> =&gt; @<span class="ident">END</span>),
        }
    }

    <span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x1000</span>]);
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>