{
  "design": {
    "design_info": {
      "boundary_crc": "0xD721D80E01FC5C4",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../RISCV-1.gen/sources_1/bd/processor",
      "name": "processor",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "ram": {
        "axi_bram_ctrl_0": "",
        "blk_mem_gen_1": "",
        "AXI_Mem_Interface_0": ""
      },
      "IMemory": "",
      "xlslice_0": "",
      "MUX_0": "",
      "FetchStage_0": "",
      "DecodeStage_0": "",
      "ExecuteStage_0": "",
      "Fetch_0": "",
      "Forward_0": "",
      "RegisterSet_0": "",
      "SevenSeg_0": "",
      "ALU_0": "",
      "Decode_0": "",
      "MemMux_0": "",
      "MemStage_0": "",
      "DecompressStage_0": ""
    },
    "ports": {
      "GCLK": {
        "direction": "I"
      },
      "BTNL": {
        "direction": "I"
      },
      "JA": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "JB": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "JC": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "JD": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "ram": {
        "ports": {
          "GCLK": {
            "direction": "I"
          },
          "BTNL": {
            "direction": "I"
          },
          "ReadEn": {
            "direction": "I"
          },
          "WriteEn": {
            "direction": "I"
          },
          "WrByteEna": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "processor_axi_bram_ctrl_0_0",
            "xci_path": "ip/processor_axi_bram_ctrl_0_0/processor_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "ram/axi_bram_ctrl_0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "processor_blk_mem_gen_1_0",
            "xci_path": "ip/processor_blk_mem_gen_1_0/processor_blk_mem_gen_1_0.xci",
            "inst_hier_path": "ram/blk_mem_gen_1"
          },
          "AXI_Mem_Interface_0": {
            "vlnv": "xilinx.com:module_ref:AXI_Mem_Interface:1.0",
            "xci_name": "processor_AXI_Mem_Interface_0_0",
            "xci_path": "ip/processor_AXI_Mem_Interface_0_0/processor_AXI_Mem_Interface_0_0.xci",
            "inst_hier_path": "ram/AXI_Mem_Interface_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AXI_Mem_Interface",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ReadEn": {
                "direction": "I"
              },
              "WriteEn": {
                "direction": "I"
              },
              "WrByteEna": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "Address": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DataIn": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DataOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "M_AXI_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXI_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "M_AXI_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Mem_Interface_0_M_AXI": {
            "interface_ports": [
              "AXI_Mem_Interface_0/M_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "blk_mem_gen_1/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "AXI_Mem_Interface_0_DataOut": {
            "ports": [
              "AXI_Mem_Interface_0/DataOut",
              "DataOut"
            ]
          },
          "AXI_Mem_Interface_0_busy": {
            "ports": [
              "AXI_Mem_Interface_0/busy",
              "busy"
            ]
          },
          "BTNL_1": {
            "ports": [
              "BTNL",
              "axi_bram_ctrl_0/s_axi_aresetn",
              "AXI_Mem_Interface_0/M_AXI_aresetn"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "GCLK_1": {
            "ports": [
              "GCLK",
              "axi_bram_ctrl_0/s_axi_aclk",
              "AXI_Mem_Interface_0/M_AXI_aclk"
            ]
          },
          "MemStage_0_RamAddress": {
            "ports": [
              "Address",
              "AXI_Mem_Interface_0/Address"
            ]
          },
          "MemStage_0_RamByteEn": {
            "ports": [
              "WrByteEna",
              "AXI_Mem_Interface_0/WrByteEna"
            ]
          },
          "MemStage_0_RamReadEn": {
            "ports": [
              "ReadEn",
              "AXI_Mem_Interface_0/ReadEn"
            ]
          },
          "MemStage_0_RamWrData": {
            "ports": [
              "DataIn",
              "AXI_Mem_Interface_0/DataIn"
            ]
          },
          "MemStage_0_RamWriteEn": {
            "ports": [
              "WriteEn",
              "AXI_Mem_Interface_0/WriteEn"
            ]
          }
        }
      },
      "IMemory": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "processor_blk_mem_gen_0_0",
        "xci_path": "ip/processor_blk_mem_gen_0_0/processor_blk_mem_gen_0_0.xci",
        "inst_hier_path": "IMemory",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../test_files/compressed.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "processor_xlslice_0_0",
        "xci_path": "ip/processor_xlslice_0_0/processor_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "10"
          }
        }
      },
      "MUX_0": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "xci_name": "processor_MUX_0_0",
        "xci_path": "ip/processor_MUX_0_0/processor_MUX_0_0.xci",
        "inst_hier_path": "MUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Sel": {
            "direction": "I"
          },
          "O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "FetchStage_0": {
        "vlnv": "xilinx.com:module_ref:FetchStage:1.0",
        "xci_name": "processor_FetchStage_0_0",
        "xci_path": "ip/processor_FetchStage_0_0/processor_FetchStage_0_0.xci",
        "inst_hier_path": "FetchStage_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FetchStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "DecodeStage_0": {
        "vlnv": "xilinx.com:module_ref:DecodeStage:1.0",
        "xci_name": "processor_DecodeStage_0_0",
        "xci_path": "ip/processor_DecodeStage_0_0/processor_DecodeStage_0_0.xci",
        "inst_hier_path": "DecodeStage_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DecodeStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "InstI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InstO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "InterlockI": {
            "direction": "I"
          },
          "InterlockO": {
            "direction": "O"
          },
          "ClearI": {
            "direction": "I"
          },
          "ClearO": {
            "direction": "O"
          },
          "Stall": {
            "direction": "I"
          }
        }
      },
      "ExecuteStage_0": {
        "vlnv": "xilinx.com:module_ref:ExecuteStage:1.0",
        "xci_name": "processor_ExecuteStage_0_0",
        "xci_path": "ip/processor_ExecuteStage_0_0/processor_ExecuteStage_0_0.xci",
        "inst_hier_path": "ExecuteStage_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ExecuteStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SrcData1I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcData1O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SrcData2I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcData2O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "AuxI": {
            "direction": "I"
          },
          "AuxO": {
            "direction": "O"
          },
          "PCNextI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCNextO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "JumpI": {
            "direction": "I"
          },
          "JumpO": {
            "direction": "O"
          },
          "JumpRelI": {
            "direction": "I"
          },
          "JumpRelO": {
            "direction": "O"
          },
          "JumpTargetI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "JumpTargetO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemWrEnI": {
            "direction": "I"
          },
          "MemWrEnO": {
            "direction": "O"
          },
          "ClearI": {
            "direction": "I"
          },
          "ClearO": {
            "direction": "O"
          },
          "ImmI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ImmO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SelSrc2I": {
            "direction": "I"
          },
          "SelSrc2O": {
            "direction": "O"
          },
          "Set7SegI": {
            "direction": "I"
          },
          "Set7SegO": {
            "direction": "O"
          },
          "Stall": {
            "direction": "I"
          }
        }
      },
      "Fetch_0": {
        "vlnv": "xilinx.com:module_ref:Fetch:1.0",
        "xci_name": "processor_Fetch_0_0",
        "xci_path": "ip/processor_Fetch_0_0/processor_Fetch_0_0.xci",
        "inst_hier_path": "Fetch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Fetch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Jump": {
            "direction": "I"
          },
          "JumpTarget": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InterlockI": {
            "direction": "I"
          },
          "Stall": {
            "direction": "I"
          },
          "RepeatInst": {
            "direction": "I"
          },
          "PCNext": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ImemAddr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "Forward_0": {
        "vlnv": "xilinx.com:module_ref:Forward:1.0",
        "xci_name": "processor_Forward_0_0",
        "xci_path": "ip/processor_Forward_0_0/processor_Forward_0_0.xci",
        "inst_hier_path": "Forward_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Forward",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SrcRegNo1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "SrcRegNo2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "SrcData1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcData2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEn_EX": {
            "direction": "I"
          },
          "DestRegNo_EX": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestData_EX": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestWrEn_MEM": {
            "direction": "I"
          },
          "DestRegNo_MEM": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestData_MEM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FwdData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FwdData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RegisterSet_0": {
        "vlnv": "xilinx.com:module_ref:RegisterSet:1.0",
        "xci_name": "processor_RegisterSet_0_0",
        "xci_path": "ip/processor_RegisterSet_0_0/processor_RegisterSet_0_0.xci",
        "inst_hier_path": "RegisterSet_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RegisterSet",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RdRegNo1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "RdRegNo2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "WrEn": {
            "direction": "I"
          },
          "WrRegNo": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "WrData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RdData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RdData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "SevenSeg_0": {
        "vlnv": "xilinx.com:module_ref:SevenSeg:1.0",
        "xci_name": "processor_SevenSeg_0_0",
        "xci_path": "ip/processor_SevenSeg_0_0/processor_SevenSeg_0_0.xci",
        "inst_hier_path": "SevenSeg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SevenSeg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Set": {
            "direction": "I"
          },
          "V": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Pmod0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Pmod1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Pmod2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Pmod3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "processor_ALU_0_0",
        "xci_path": "ip/processor_ALU_0_0/processor_ALU_0_0.xci",
        "inst_hier_path": "ALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Funct": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "Aux": {
            "direction": "I"
          },
          "PCNext": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "JumpI": {
            "direction": "I"
          },
          "JumpRel": {
            "direction": "I"
          },
          "JumpTargetI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "MemWrEn": {
            "direction": "I"
          },
          "SrcData2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "Clear": {
            "direction": "I"
          },
          "X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "JumpO": {
            "direction": "O"
          },
          "JumpTargetO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemWrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemByteEna": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "Decode_0": {
        "vlnv": "xilinx.com:module_ref:Decode:1.0",
        "xci_name": "processor_Decode_0_0",
        "xci_path": "ip/processor_Decode_0_0/processor_Decode_0_0.xci",
        "inst_hier_path": "Decode_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Decode",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Funct": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SrcRegNo1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "SrcRegNo2": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DestWrEn": {
            "direction": "O"
          },
          "DestRegNo": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "Aux": {
            "direction": "O"
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCNext": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Jump": {
            "direction": "O"
          },
          "JumpRel": {
            "direction": "O"
          },
          "JumpTarget": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemAccess": {
            "direction": "O"
          },
          "MemWrEn": {
            "direction": "O"
          },
          "InterlockI": {
            "direction": "I"
          },
          "InterlockO": {
            "direction": "O"
          },
          "Imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SelSrc2": {
            "direction": "O"
          },
          "Set7Seg": {
            "direction": "O"
          },
          "Clear": {
            "direction": "I"
          }
        }
      },
      "MemMux_0": {
        "vlnv": "xilinx.com:module_ref:MemMux:1.0",
        "xci_name": "processor_MemMux_0_0",
        "xci_path": "ip/processor_MemMux_0_0/processor_MemMux_0_0.xci",
        "inst_hier_path": "MemMux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MemMux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ALUDataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemoryDataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RomDataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Sel": {
            "direction": "I"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "WrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "MemStage_0": {
        "vlnv": "xilinx.com:module_ref:MemStage:1.0",
        "xci_name": "processor_MemStage_0_0",
        "xci_path": "ip/processor_MemStage_0_0/processor_MemStage_0_0.xci",
        "inst_hier_path": "MemStage_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MemStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "DestDataI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DestDataO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DestWrEnI": {
            "direction": "I"
          },
          "DestWrEnO": {
            "direction": "O"
          },
          "DestRegNoI": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "DestRegNoO": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "MemAccessI": {
            "direction": "I"
          },
          "MemAccessO": {
            "direction": "O"
          },
          "MemWrData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MemRdData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "MemByteEna": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RamReadEn": {
            "direction": "O"
          },
          "RamWriteEn": {
            "direction": "O"
          },
          "RamByteEna": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RamAddress": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RamRdData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RamWrData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RamBusy": {
            "direction": "I"
          },
          "FunctI": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "FunctO": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "Stall": {
            "direction": "I"
          },
          "StallO": {
            "direction": "O"
          }
        }
      },
      "DecompressStage_0": {
        "vlnv": "xilinx.com:module_ref:DecompressStage:1.0",
        "xci_name": "processor_DecompressStage_0_0",
        "xci_path": "ip/processor_DecompressStage_0_0/processor_DecompressStage_0_0.xci",
        "inst_hier_path": "DecompressStage_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DecompressStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "InstI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "InstO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PCI": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Interlock": {
            "direction": "I"
          },
          "Clear": {
            "direction": "I"
          },
          "Stall": {
            "direction": "I"
          },
          "RepeatInst": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_0_DestRegNoO": {
        "ports": [
          "ALU_0/DestRegNoO",
          "Forward_0/DestRegNo_EX",
          "MemStage_0/DestRegNoI"
        ]
      },
      "ALU_0_DestWrEnO": {
        "ports": [
          "ALU_0/DestWrEnO",
          "Forward_0/DestWrEn_EX",
          "MemStage_0/DestWrEnI"
        ]
      },
      "ALU_0_FunctO": {
        "ports": [
          "ALU_0/FunctO",
          "MemStage_0/FunctI"
        ]
      },
      "ALU_0_JumpO": {
        "ports": [
          "ALU_0/JumpO",
          "DecodeStage_0/ClearI",
          "ExecuteStage_0/ClearI",
          "Fetch_0/Jump",
          "DecompressStage_0/Clear"
        ]
      },
      "ALU_0_JumpTargetO": {
        "ports": [
          "ALU_0/JumpTargetO",
          "Fetch_0/JumpTarget"
        ]
      },
      "ALU_0_MemAccessO": {
        "ports": [
          "ALU_0/MemAccessO",
          "IMemory/ena",
          "MemStage_0/MemAccessI"
        ]
      },
      "ALU_0_MemByteEna": {
        "ports": [
          "ALU_0/MemByteEna",
          "MemStage_0/MemByteEna"
        ]
      },
      "ALU_0_MemWrData": {
        "ports": [
          "ALU_0/MemWrData",
          "MemStage_0/MemWrData"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ALU_0_X": {
        "ports": [
          "ALU_0/X",
          "xlslice_0/Din",
          "Forward_0/DestData_EX",
          "MemStage_0/DestDataI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "AXI_Mem_Interface_0_DataOut": {
        "ports": [
          "ram/DataOut",
          "MemStage_0/RamRdData"
        ]
      },
      "AXI_Mem_Interface_0_busy": {
        "ports": [
          "ram/busy",
          "MemStage_0/RamBusy"
        ]
      },
      "BTNL_1": {
        "ports": [
          "BTNL",
          "ram/BTNL",
          "FetchStage_0/Reset",
          "DecodeStage_0/Reset",
          "ExecuteStage_0/Reset",
          "RegisterSet_0/Reset",
          "SevenSeg_0/Reset",
          "MemStage_0/Reset",
          "DecompressStage_0/Reset"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "DecodeStage_0_ClearO": {
        "ports": [
          "DecodeStage_0/ClearO",
          "Decode_0/Clear"
        ]
      },
      "DecodeStage_0_InstO": {
        "ports": [
          "DecodeStage_0/InstO",
          "Decode_0/Inst"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "DecodeStage_0_InterlockO": {
        "ports": [
          "DecodeStage_0/InterlockO",
          "Decode_0/InterlockI"
        ]
      },
      "DecodeStage_0_PCO": {
        "ports": [
          "DecodeStage_0/PCO",
          "Decode_0/PC"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Decode_0_Aux": {
        "ports": [
          "Decode_0/Aux",
          "ExecuteStage_0/AuxI"
        ]
      },
      "Decode_0_DestRegNo": {
        "ports": [
          "Decode_0/DestRegNo",
          "ExecuteStage_0/DestRegNoI"
        ]
      },
      "Decode_0_DestWrEn": {
        "ports": [
          "Decode_0/DestWrEn",
          "ExecuteStage_0/DestWrEnI"
        ]
      },
      "Decode_0_Funct": {
        "ports": [
          "Decode_0/Funct",
          "ExecuteStage_0/FunctI"
        ]
      },
      "Decode_0_Imm": {
        "ports": [
          "Decode_0/Imm",
          "ExecuteStage_0/ImmI"
        ]
      },
      "Decode_0_InterlockO": {
        "ports": [
          "Decode_0/InterlockO",
          "DecodeStage_0/InterlockI",
          "Fetch_0/InterlockI",
          "DecompressStage_0/Interlock"
        ]
      },
      "Decode_0_Jump": {
        "ports": [
          "Decode_0/Jump",
          "ExecuteStage_0/JumpI"
        ]
      },
      "Decode_0_JumpRel": {
        "ports": [
          "Decode_0/JumpRel",
          "ExecuteStage_0/JumpRelI"
        ]
      },
      "Decode_0_JumpTarget": {
        "ports": [
          "Decode_0/JumpTarget",
          "ExecuteStage_0/JumpTargetI"
        ]
      },
      "Decode_0_MemAccess": {
        "ports": [
          "Decode_0/MemAccess",
          "ExecuteStage_0/MemAccessI"
        ]
      },
      "Decode_0_MemWrEn": {
        "ports": [
          "Decode_0/MemWrEn",
          "ExecuteStage_0/MemWrEnI"
        ]
      },
      "Decode_0_PCNext": {
        "ports": [
          "Decode_0/PCNext",
          "ExecuteStage_0/PCNextI"
        ]
      },
      "Decode_0_SelSrc2": {
        "ports": [
          "Decode_0/SelSrc2",
          "ExecuteStage_0/SelSrc2I"
        ]
      },
      "Decode_0_Set7Seg": {
        "ports": [
          "Decode_0/Set7Seg",
          "ExecuteStage_0/Set7SegI"
        ]
      },
      "Decode_0_SrcRegNo1": {
        "ports": [
          "Decode_0/SrcRegNo1",
          "Forward_0/SrcRegNo1",
          "RegisterSet_0/RdRegNo1"
        ]
      },
      "Decode_0_SrcRegNo2": {
        "ports": [
          "Decode_0/SrcRegNo2",
          "Forward_0/SrcRegNo2",
          "RegisterSet_0/RdRegNo2"
        ]
      },
      "DecompressStage_0_InstO": {
        "ports": [
          "DecompressStage_0/InstO",
          "DecodeStage_0/InstI"
        ]
      },
      "DecompressStage_0_PCO": {
        "ports": [
          "DecompressStage_0/PCO",
          "DecodeStage_0/PCI"
        ]
      },
      "DecompressStage_0_RepeatInst": {
        "ports": [
          "DecompressStage_0/RepeatInst",
          "Fetch_0/RepeatInst"
        ]
      },
      "ExecuteStage_0_AuxO": {
        "ports": [
          "ExecuteStage_0/AuxO",
          "ALU_0/Aux"
        ]
      },
      "ExecuteStage_0_ClearO": {
        "ports": [
          "ExecuteStage_0/ClearO",
          "ALU_0/Clear"
        ]
      },
      "ExecuteStage_0_DestRegNoO": {
        "ports": [
          "ExecuteStage_0/DestRegNoO",
          "ALU_0/DestRegNoI"
        ]
      },
      "ExecuteStage_0_DestWrEnO": {
        "ports": [
          "ExecuteStage_0/DestWrEnO",
          "ALU_0/DestWrEnI"
        ]
      },
      "ExecuteStage_0_FunctO": {
        "ports": [
          "ExecuteStage_0/FunctO",
          "ALU_0/Funct"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ExecuteStage_0_ImmO": {
        "ports": [
          "ExecuteStage_0/ImmO",
          "MUX_0/A"
        ]
      },
      "ExecuteStage_0_JumpO": {
        "ports": [
          "ExecuteStage_0/JumpO",
          "ALU_0/JumpI"
        ]
      },
      "ExecuteStage_0_JumpRelO": {
        "ports": [
          "ExecuteStage_0/JumpRelO",
          "ALU_0/JumpRel"
        ]
      },
      "ExecuteStage_0_JumpTargetO": {
        "ports": [
          "ExecuteStage_0/JumpTargetO",
          "ALU_0/JumpTargetI"
        ]
      },
      "ExecuteStage_0_MemAccessO": {
        "ports": [
          "ExecuteStage_0/MemAccessO",
          "ALU_0/MemAccessI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ExecuteStage_0_MemWrEnO": {
        "ports": [
          "ExecuteStage_0/MemWrEnO",
          "ALU_0/MemWrEn"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ExecuteStage_0_PCNextO": {
        "ports": [
          "ExecuteStage_0/PCNextO",
          "ALU_0/PCNext"
        ]
      },
      "ExecuteStage_0_SelSrc2O": {
        "ports": [
          "ExecuteStage_0/SelSrc2O",
          "MUX_0/Sel"
        ]
      },
      "ExecuteStage_0_Set7SegO": {
        "ports": [
          "ExecuteStage_0/Set7SegO",
          "SevenSeg_0/Set"
        ]
      },
      "ExecuteStage_0_SrcData1O": {
        "ports": [
          "ExecuteStage_0/SrcData1O",
          "SevenSeg_0/V",
          "ALU_0/A"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ExecuteStage_0_SrcData2O": {
        "ports": [
          "ExecuteStage_0/SrcData2O",
          "MUX_0/B",
          "ALU_0/SrcData2"
        ]
      },
      "FetchStage_0_PCO": {
        "ports": [
          "FetchStage_0/PCO",
          "Fetch_0/PCI"
        ]
      },
      "Fetch_0_ImemAddr": {
        "ports": [
          "Fetch_0/ImemAddr",
          "IMemory/addrb"
        ]
      },
      "Fetch_0_PC": {
        "ports": [
          "Fetch_0/PC",
          "DecompressStage_0/PCI"
        ]
      },
      "Fetch_0_PCNext": {
        "ports": [
          "Fetch_0/PCNext",
          "FetchStage_0/PCI"
        ]
      },
      "Forward_0_FwdData1": {
        "ports": [
          "Forward_0/FwdData1",
          "ExecuteStage_0/SrcData1I"
        ]
      },
      "Forward_0_FwdData2": {
        "ports": [
          "Forward_0/FwdData2",
          "ExecuteStage_0/SrcData2I"
        ]
      },
      "GCLK_1": {
        "ports": [
          "GCLK",
          "ram/GCLK",
          "IMemory/clka",
          "IMemory/clkb",
          "FetchStage_0/Clock",
          "DecodeStage_0/Clock",
          "ExecuteStage_0/Clock",
          "RegisterSet_0/Clock",
          "SevenSeg_0/Clock",
          "MemStage_0/Clock",
          "DecompressStage_0/Clock"
        ]
      },
      "IMemory_douta": {
        "ports": [
          "IMemory/douta",
          "MemMux_0/RomDataIn"
        ]
      },
      "IMemory_doutb": {
        "ports": [
          "IMemory/doutb",
          "DecompressStage_0/InstI"
        ]
      },
      "MUX_0_O": {
        "ports": [
          "MUX_0/O",
          "ALU_0/B"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "MemMux_0_WrData": {
        "ports": [
          "MemMux_0/WrData",
          "Forward_0/DestData_MEM",
          "RegisterSet_0/WrData"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "MemStage_0_DestDataO": {
        "ports": [
          "MemStage_0/DestDataO",
          "MemMux_0/ALUDataIn"
        ]
      },
      "MemStage_0_DestRegNoO": {
        "ports": [
          "MemStage_0/DestRegNoO",
          "Forward_0/DestRegNo_MEM",
          "RegisterSet_0/WrRegNo"
        ]
      },
      "MemStage_0_DestWrEnO": {
        "ports": [
          "MemStage_0/DestWrEnO",
          "Forward_0/DestWrEn_MEM",
          "RegisterSet_0/WrEn"
        ]
      },
      "MemStage_0_FunctO": {
        "ports": [
          "MemStage_0/FunctO",
          "MemMux_0/FunctI"
        ]
      },
      "MemStage_0_MemAccessO": {
        "ports": [
          "MemStage_0/MemAccessO",
          "MemMux_0/Sel"
        ]
      },
      "MemStage_0_MemRdData": {
        "ports": [
          "MemStage_0/MemRdData",
          "MemMux_0/MemoryDataIn"
        ]
      },
      "MemStage_0_RamAddress": {
        "ports": [
          "MemStage_0/RamAddress",
          "ram/Address"
        ]
      },
      "MemStage_0_RamByteEn": {
        "ports": [
          "MemStage_0/RamByteEna",
          "ram/WrByteEna"
        ]
      },
      "MemStage_0_RamReadEn": {
        "ports": [
          "MemStage_0/RamReadEn",
          "ram/ReadEn"
        ]
      },
      "MemStage_0_RamWrData": {
        "ports": [
          "MemStage_0/RamWrData",
          "ram/DataIn"
        ]
      },
      "MemStage_0_RamWriteEn": {
        "ports": [
          "MemStage_0/RamWriteEn",
          "ram/WriteEn"
        ]
      },
      "MemStage_0_StallO": {
        "ports": [
          "MemStage_0/StallO",
          "DecodeStage_0/Stall",
          "ExecuteStage_0/Stall",
          "Fetch_0/Stall",
          "MemStage_0/Stall",
          "DecompressStage_0/Stall"
        ]
      },
      "RegisterSet_0_RdData1": {
        "ports": [
          "RegisterSet_0/RdData1",
          "Forward_0/SrcData1"
        ]
      },
      "RegisterSet_0_RdData2": {
        "ports": [
          "RegisterSet_0/RdData2",
          "Forward_0/SrcData2"
        ]
      },
      "SevenSeg_0_Pmod0": {
        "ports": [
          "SevenSeg_0/Pmod0",
          "JA"
        ]
      },
      "SevenSeg_0_Pmod1": {
        "ports": [
          "SevenSeg_0/Pmod1",
          "JB"
        ]
      },
      "SevenSeg_0_Pmod2": {
        "ports": [
          "SevenSeg_0/Pmod2",
          "JC"
        ]
      },
      "SevenSeg_0_Pmod3": {
        "ports": [
          "SevenSeg_0/Pmod3",
          "JD"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "IMemory/addra"
        ]
      }
    },
    "addressing": {
      "/ram/AXI_Mem_Interface_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/ram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}