(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param97 = (~^((~&(!((8'hb5) ? (8'hbd) : (8'hb0)))) + (({(8'had)} != (8'hbd)) ? ({(8'h9e)} ? (!(8'hb0)) : ((8'hb0) ? (8'hab) : (8'haa))) : (((8'hb4) + (8'hb0)) ? ((8'hb2) ^ (8'hac)) : (!(7'h41)))))), 
parameter param98 = (param97 ? (^~param97) : {(8'hac), param97}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h331):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(4'hf):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(4'hd):(1'h0)] wire0;
  wire [(5'h13):(1'h0)] wire87;
  wire signed [(4'he):(1'h0)] wire86;
  wire [(4'he):(1'h0)] wire85;
  wire signed [(4'hc):(1'h0)] wire84;
  wire [(5'h14):(1'h0)] wire71;
  wire signed [(2'h3):(1'h0)] wire70;
  wire [(5'h15):(1'h0)] wire69;
  wire signed [(5'h12):(1'h0)] wire67;
  wire signed [(3'h5):(1'h0)] wire39;
  wire signed [(5'h13):(1'h0)] wire38;
  wire signed [(5'h14):(1'h0)] wire37;
  wire signed [(5'h13):(1'h0)] wire36;
  wire signed [(4'hf):(1'h0)] wire35;
  wire signed [(5'h12):(1'h0)] wire34;
  wire signed [(3'h7):(1'h0)] wire33;
  wire signed [(4'h8):(1'h0)] wire32;
  reg [(4'h8):(1'h0)] reg96 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg94 = (1'h0);
  reg [(5'h14):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg91 = (1'h0);
  reg [(5'h13):(1'h0)] reg90 = (1'h0);
  reg [(3'h4):(1'h0)] reg89 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg88 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg82 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg79 = (1'h0);
  reg [(3'h5):(1'h0)] reg78 = (1'h0);
  reg [(4'ha):(1'h0)] reg76 = (1'h0);
  reg [(4'he):(1'h0)] reg75 = (1'h0);
  reg [(4'h8):(1'h0)] reg74 = (1'h0);
  reg [(3'h6):(1'h0)] reg73 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg4 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg11 = (1'h0);
  reg [(2'h3):(1'h0)] reg13 = (1'h0);
  reg [(4'h9):(1'h0)] reg14 = (1'h0);
  reg [(5'h11):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg19 = (1'h0);
  reg [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg25 = (1'h0);
  reg [(5'h12):(1'h0)] reg27 = (1'h0);
  reg [(5'h12):(1'h0)] reg28 = (1'h0);
  reg [(3'h7):(1'h0)] reg29 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg95 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg92 = (1'h0);
  reg [(4'hf):(1'h0)] reg80 = (1'h0);
  reg [(5'h15):(1'h0)] reg77 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(4'hc):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg [(2'h2):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h13):(1'h0)] forvar10 = (1'h0);
  reg [(4'he):(1'h0)] reg9 = (1'h0);
  reg [(4'hb):(1'h0)] reg5 = (1'h0);
  assign y = {wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire71,
                 wire70,
                 wire69,
                 wire67,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 reg96,
                 reg94,
                 reg93,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg83,
                 reg82,
                 reg81,
                 reg79,
                 reg78,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg4,
                 reg6,
                 reg7,
                 reg8,
                 reg11,
                 reg13,
                 reg14,
                 reg15,
                 reg10,
                 reg18,
                 reg19,
                 reg21,
                 reg22,
                 reg23,
                 reg25,
                 reg27,
                 reg28,
                 reg29,
                 reg31,
                 reg95,
                 reg92,
                 reg80,
                 reg77,
                 reg30,
                 reg26,
                 reg24,
                 reg20,
                 reg17,
                 reg16,
                 reg12,
                 forvar10,
                 reg9,
                 reg5,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ((8'hab))
        begin
          if ((wire0 ?
              $signed(wire2) : $signed((!((wire0 ? wire3 : wire2) ?
                  (8'hb2) : $signed((7'h43)))))))
            begin
              reg4 <= ($unsigned({wire3[(3'h4):(2'h2)],
                  (wire1[(2'h3):(1'h1)] ?
                      wire1 : "t3So")}) << {("LEKd" ^ $unsigned($signed((8'had)))),
                  wire3[(2'h2):(1'h1)]});
              reg5 = wire2[(4'hf):(4'hd)];
            end
          else
            begin
              reg4 <= (wire1[(3'h5):(2'h2)] ?
                  (+(~^$unsigned((wire0 - (8'ha8))))) : (wire3 * wire2));
              reg6 <= $signed(wire1);
              reg7 <= reg6;
              reg8 <= $unsigned(reg5[(3'h4):(1'h1)]);
              reg9 = (~|reg5);
            end
          for (forvar10 = (1'h0); (forvar10 < (1'h1)); forvar10 = (forvar10 + (1'h1)))
            begin
              reg11 <= $signed((^~reg7[(4'h8):(2'h2)]));
              reg12 = reg8;
              reg13 <= (((({(8'hbc)} >> {reg7}) ?
                  $unsigned("Cr35U6") : $unsigned(((8'hb8) ?
                      (7'h42) : reg5))) ^ $unsigned((+{wire3,
                  wire0}))) >= "7A");
            end
          reg14 <= $signed($signed($unsigned({"4Yonoyb2pNH4bIHd"})));
          reg15 <= ((+$unsigned(($unsigned(reg9) | (~^wire1)))) ?
              "WOG87ciSWvPx5bIHevU" : ($unsigned($signed($signed(reg8))) ?
                  (~|(^~(reg12 ? reg8 : reg12))) : reg9));
        end
      else
        begin
          if ($unsigned($signed($signed("uIuHapRtf"))))
            begin
              reg5 = reg4;
              reg6 <= (reg8[(3'h4):(1'h0)] ?
                  (-reg11[(3'h5):(2'h3)]) : ((7'h44) * (~reg5)));
            end
          else
            begin
              reg4 <= ((+((wire3[(3'h5):(2'h3)] ? (reg7 || reg14) : (~|reg15)) ?
                      $signed($signed(reg4)) : $signed((~reg9)))) ?
                  ((&reg14) * $signed($unsigned(reg14))) : ($unsigned($signed($signed(reg12))) || (reg5 ?
                      ($unsigned(wire1) ?
                          (~&wire3) : "bUt3Au7kp") : reg5[(3'h4):(2'h2)])));
              reg6 <= reg8;
            end
          if ((8'h9e))
            begin
              reg7 <= (^~{"ShlJxdh"});
              reg9 = $unsigned({"ulPMtyEe4CBM", wire3[(3'h7):(2'h3)]});
              reg10 <= $signed($signed((~|({reg5,
                  wire2} >>> $unsigned(wire0)))));
              reg11 <= {"SdFohupSdTZwaDb88Z"};
              reg13 <= (&$unsigned(reg15[(5'h10):(3'h7)]));
            end
          else
            begin
              reg7 <= ((|"Q0oVP9K") + (~^(|(reg10[(3'h6):(3'h5)] ?
                  wire2[(4'hb):(1'h1)] : reg13[(2'h2):(2'h2)]))));
              reg9 = "PEymoADs";
              reg10 <= (|("heZatY" ?
                  {(-forvar10)} : ({(8'haa), (^(8'hb6))} ?
                      $unsigned((&(8'h9c))) : $signed((wire2 ?
                          (8'ha6) : wire3)))));
              reg11 <= {(|reg5[(3'h6):(2'h2)])};
            end
        end
      if (reg7[(4'h9):(1'h0)])
        begin
          reg16 = ("6tR3saLyv" ?
              $unsigned(($signed($signed(reg15)) ?
                  wire1 : {$unsigned(reg7)})) : reg6);
          reg17 = "GxOpyT97cnXETaJPtI";
          reg18 <= $signed("bJ1JGSVt");
          if (reg4)
            begin
              reg19 <= reg6[(2'h2):(2'h2)];
            end
          else
            begin
              reg20 = ((+(reg5[(3'h7):(1'h0)] & (((8'hb3) ?
                  wire2 : reg15) + (-reg8)))) > (((reg5 + (reg14 & reg12)) >= ("GmNuw21y88VFgKTa" ?
                  reg4[(1'h1):(1'h1)] : reg8[(3'h5):(2'h2)])) && $unsigned($signed($unsigned(wire3)))));
              reg21 <= forvar10[(4'h8):(2'h3)];
              reg22 <= (|($unsigned($unsigned(((8'h9e) ^~ (8'hb2)))) ?
                  $unsigned(wire2[(4'he):(3'h4)]) : $unsigned((~^{reg17}))));
              reg23 <= reg17;
              reg24 = $unsigned(reg9);
            end
          reg25 <= "4";
        end
      else
        begin
          if (reg21[(3'h6):(1'h1)])
            begin
              reg16 = reg11[(5'h14):(4'hf)];
            end
          else
            begin
              reg18 <= ($unsigned("r") ^~ $signed("FFqeXRariX4"));
              reg19 <= $unsigned(reg17[(4'hb):(1'h1)]);
              reg21 <= ("HcuMOJsOtEafT0cnn" ?
                  "MMnccVk" : (~^(($signed(reg11) ?
                          (reg22 != reg5) : {reg25, wire1}) ?
                      reg20 : (wire3 >>> reg10[(3'h6):(1'h1)]))));
              reg22 <= $unsigned((^reg18));
              reg23 <= $unsigned(reg17);
            end
          if ((7'h44))
            begin
              reg25 <= (-(+($signed((!(8'ha5))) && "RDL2")));
              reg26 = reg23;
              reg27 <= reg22[(2'h3):(1'h1)];
              reg28 <= $signed($unsigned($signed("aozCYP1XkH0aWinC")));
            end
          else
            begin
              reg25 <= $unsigned($unsigned((reg28 ?
                  "LObz" : "wntwyaH0ELZiFboeb")));
              reg27 <= "";
            end
        end
      reg29 <= $unsigned((~^$unsigned((~^(8'haf)))));
      reg30 = reg19[(5'h13):(3'h4)];
      reg31 <= "w8";
    end
  assign wire32 = (^~$unsigned((~(wire3 ? $signed(reg28) : "cYDrOgLp31JrU"))));
  assign wire33 = ((8'hbe) ?
                      {reg22,
                          $unsigned($unsigned("kD1gvStOmn"))} : wire2[(4'hc):(4'h9)]);
  assign wire34 = {($unsigned((&(wire1 >= reg4))) + ({(reg18 ?
                              reg7 : reg22)} == {(reg15 ? reg18 : (8'hb9))})),
                      reg29[(3'h6):(1'h1)]};
  assign wire35 = $unsigned((^~({{reg18, reg23},
                      (reg4 <= (7'h42))} < (^reg14))));
  assign wire36 = (~^wire33);
  assign wire37 = (((8'hb5) ?
                      $unsigned("6uWXpBq9cRqExVaDCPMd") : reg19) ~^ (8'hb3));
  assign wire38 = $signed(reg21);
  assign wire39 = {$unsigned((-reg21))};
  module40 #() modinst68 (wire67, clk, reg28, wire35, reg8, wire0, reg11);
  assign wire69 = (~(~^reg11[(5'h10):(5'h10)]));
  assign wire70 = (~^("cQq0mt3" + $signed({$unsigned(wire0)})));
  assign wire71 = ((8'hbc) ? wire38 : {"nyAQnwlqDnf69", $signed(wire32)});
  always
    @(posedge clk) begin
      if ($signed($signed(wire1)))
        begin
          if ($signed("aZLCAi3P9h7"))
            begin
              reg72 <= ("D3C2dEQw4aIUls" ?
                  reg25[(4'h8):(3'h4)] : (-(((~&reg31) <<< $signed(wire69)) ?
                      $signed(reg22) : ((!wire0) ~^ $signed(wire70)))));
              reg73 <= ($signed(reg25[(4'h9):(1'h1)]) ?
                  (~wire39[(2'h2):(1'h1)]) : "8");
              reg74 <= (wire2[(3'h7):(3'h5)] ?
                  ($unsigned({(reg11 ? reg6 : (8'hac)), "TPqom2eQF2Fcw"}) ?
                      $signed($unsigned((reg18 > reg7))) : $signed(reg28)) : (+$unsigned({(~|reg19),
                      reg73[(2'h3):(1'h0)]})));
              reg75 <= ((&$unsigned(wire67[(2'h3):(1'h1)])) >> reg18);
            end
          else
            begin
              reg72 <= reg23;
              reg73 <= $unsigned(reg13);
              reg74 <= $signed((8'hb8));
              reg75 <= (8'hb6);
            end
          reg76 <= "raahn";
        end
      else
        begin
          reg77 = "GOakURB80gIeGa6SM";
          if (("3lf3" * {wire39[(3'h4):(3'h4)]}))
            begin
              reg78 <= reg23;
            end
          else
            begin
              reg78 <= ({$unsigned($unsigned({reg28, reg10})),
                      {"hdmJWMNNPyqQoRF", $signed($unsigned(wire1))}} ?
                  wire37[(5'h11):(5'h11)] : (+("zU4Xu3VMd" > reg27[(2'h2):(1'h0)])));
              reg79 <= {$signed($unsigned((^~(reg25 != wire34))))};
              reg80 = $unsigned(reg74[(2'h3):(1'h1)]);
              reg81 <= "i";
            end
          reg82 <= (~&((~|{$unsigned((8'ha7)),
              ""}) >>> $unsigned($signed({reg80, reg80}))));
        end
      reg83 <= reg11;
    end
  assign wire84 = $signed("0U");
  assign wire85 = $signed("4rsRom");
  assign wire86 = (8'hae);
  assign wire87 = $unsigned($signed(""));
  always
    @(posedge clk) begin
      if ($signed(wire1[(1'h0):(1'h0)]))
        begin
          reg88 <= $signed(($signed(wire38[(1'h1):(1'h0)]) ?
              reg83[(2'h3):(2'h3)] : (wire87[(5'h12):(2'h2)] != {"Smo5QeD",
                  wire67})));
          reg89 <= wire36[(5'h10):(4'hd)];
          reg90 <= reg81;
          reg91 <= $unsigned(wire34[(4'hd):(4'h8)]);
        end
      else
        begin
          reg88 <= (^wire70[(1'h1):(1'h0)]);
          if ("vRV5Cq30Sd6PpZqN")
            begin
              reg89 <= reg15;
              reg92 = reg6;
            end
          else
            begin
              reg92 = ((wire71 > {$unsigned({reg82, reg72})}) ?
                  "zQ" : (+($unsigned($unsigned((8'hb8))) <<< $unsigned($unsigned(reg19)))));
              reg93 <= $unsigned(wire36);
              reg94 <= {$unsigned(reg15),
                  $unsigned($unsigned({(reg73 ? wire33 : reg89)}))};
              reg95 = "D7EwJk";
            end
          reg96 <= (wire84 ? (8'ha0) : wire2);
        end
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module40  (y, clk, wire45, wire44, wire43, wire42, wire41);
  output wire [(32'hd9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire45;
  input wire [(4'hf):(1'h0)] wire44;
  input wire [(2'h2):(1'h0)] wire43;
  input wire [(4'hd):(1'h0)] wire42;
  input wire [(4'h8):(1'h0)] wire41;
  wire signed [(2'h2):(1'h0)] wire66;
  wire signed [(3'h4):(1'h0)] wire65;
  wire [(4'hb):(1'h0)] wire64;
  wire signed [(3'h6):(1'h0)] wire63;
  wire [(3'h6):(1'h0)] wire62;
  wire signed [(4'h8):(1'h0)] wire61;
  wire signed [(5'h10):(1'h0)] wire60;
  wire [(5'h10):(1'h0)] wire59;
  wire signed [(4'hc):(1'h0)] wire58;
  wire [(2'h2):(1'h0)] wire57;
  wire [(5'h10):(1'h0)] wire56;
  wire [(5'h12):(1'h0)] wire54;
  wire [(4'hc):(1'h0)] wire53;
  wire signed [(5'h13):(1'h0)] wire52;
  wire signed [(4'h9):(1'h0)] wire51;
  wire [(4'hf):(1'h0)] wire50;
  wire [(4'hb):(1'h0)] wire49;
  wire [(4'he):(1'h0)] wire48;
  wire [(3'h6):(1'h0)] wire47;
  wire signed [(3'h5):(1'h0)] wire46;
  reg signed [(4'h8):(1'h0)] reg55 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 reg55,
                 (1'h0)};
  assign wire46 = (~|wire44);
  assign wire47 = $signed((wire43[(1'h1):(1'h0)] ?
                      {((~&wire44) ?
                              wire46 : (7'h44))} : $signed(wire45[(3'h7):(2'h2)])));
  assign wire48 = (8'hbf);
  assign wire49 = "Mmq9";
  assign wire50 = ("tPcMGRiHKTnTlWgv5M" ? "YSnQVD0Md" : "D0HIEaZ9ZIbR");
  assign wire51 = $signed((~^"G"));
  assign wire52 = $signed(("2xWDyuWo" || ({(wire51 ? wire46 : wire45)} ?
                      {{(8'hb7), wire41}, (~^(8'hb5))} : wire48)));
  assign wire53 = wire51;
  assign wire54 = ($signed((wire50[(4'h8):(2'h2)] ?
                      {$unsigned(wire43), $unsigned(wire45)} : {wire52,
                          "gnQWOeYI1"})) - "LVPvvmoSMP166aFu84e");
  always
    @(posedge clk) begin
      reg55 <= ($signed((+$unsigned(wire43[(1'h0):(1'h0)]))) ^~ (&wire54));
    end
  assign wire56 = $signed(wire47[(3'h5):(3'h5)]);
  assign wire57 = (+(wire47[(3'h4):(2'h3)] - wire43[(1'h0):(1'h0)]));
  assign wire58 = $unsigned(((|((wire50 ? wire52 : wire50) <<< "9Dv")) ?
                      $unsigned("r3n1ek4grdy9HHt") : (^~((wire54 ?
                              (8'hb4) : wire43) ?
                          (wire46 ? wire53 : wire43) : wire47))));
  assign wire59 = ({$unsigned(wire48), ({wire49} <= wire58[(4'h8):(1'h1)])} ?
                      wire47 : (^(wire49 ?
                          "H1I2AK6lSztsh2" : $signed((wire42 ?
                              wire44 : wire52)))));
  assign wire60 = "3b4G2uEOygPD";
  assign wire61 = wire43;
  assign wire62 = "6iW9fFgJX";
  assign wire63 = wire57;
  assign wire64 = ((-wire60) ? "LDZX" : wire44);
  assign wire65 = ((+(-$signed(wire62))) ?
                      (^$unsigned($signed({wire51,
                          wire43}))) : (~^$unsigned($signed((8'hab)))));
  assign wire66 = {(reg55 ?
                          "tgTrLBzPiuT" : {(~&wire56[(5'h10):(4'hf)]),
                              $unsigned(((8'ha9) & wire63))})};
endmodule