#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e98d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e98e90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e8b2d0 .functor NOT 1, L_0x1ee9cb0, C4<0>, C4<0>, C4<0>;
L_0x1ee9a90 .functor XOR 2, L_0x1ee9950, L_0x1ee99f0, C4<00>, C4<00>;
L_0x1ee9ba0 .functor XOR 2, L_0x1ee9a90, L_0x1ee9b00, C4<00>, C4<00>;
v0x1ee49b0_0 .net *"_ivl_10", 1 0, L_0x1ee9b00;  1 drivers
v0x1ee4ab0_0 .net *"_ivl_12", 1 0, L_0x1ee9ba0;  1 drivers
v0x1ee4b90_0 .net *"_ivl_2", 1 0, L_0x1ee98b0;  1 drivers
v0x1ee4c50_0 .net *"_ivl_4", 1 0, L_0x1ee9950;  1 drivers
v0x1ee4d30_0 .net *"_ivl_6", 1 0, L_0x1ee99f0;  1 drivers
v0x1ee4e60_0 .net *"_ivl_8", 1 0, L_0x1ee9a90;  1 drivers
v0x1ee4f40_0 .net "a", 0 0, v0x1ee1580_0;  1 drivers
v0x1ee4fe0_0 .net "b", 0 0, v0x1ee1620_0;  1 drivers
v0x1ee5080_0 .net "c", 0 0, v0x1ee16c0_0;  1 drivers
v0x1ee5120_0 .var "clk", 0 0;
v0x1ee51c0_0 .net "d", 0 0, v0x1ee1800_0;  1 drivers
v0x1ee5260_0 .net "out_pos_dut", 0 0, L_0x1ee9670;  1 drivers
v0x1ee5300_0 .net "out_pos_ref", 0 0, L_0x1ee6830;  1 drivers
v0x1ee53a0_0 .net "out_sop_dut", 0 0, L_0x1ee7c70;  1 drivers
v0x1ee5440_0 .net "out_sop_ref", 0 0, L_0x1ebbcf0;  1 drivers
v0x1ee54e0_0 .var/2u "stats1", 223 0;
v0x1ee5580_0 .var/2u "strobe", 0 0;
v0x1ee5620_0 .net "tb_match", 0 0, L_0x1ee9cb0;  1 drivers
v0x1ee56f0_0 .net "tb_mismatch", 0 0, L_0x1e8b2d0;  1 drivers
v0x1ee5790_0 .net "wavedrom_enable", 0 0, v0x1ee1ad0_0;  1 drivers
v0x1ee5860_0 .net "wavedrom_title", 511 0, v0x1ee1b70_0;  1 drivers
L_0x1ee98b0 .concat [ 1 1 0 0], L_0x1ee6830, L_0x1ebbcf0;
L_0x1ee9950 .concat [ 1 1 0 0], L_0x1ee6830, L_0x1ebbcf0;
L_0x1ee99f0 .concat [ 1 1 0 0], L_0x1ee9670, L_0x1ee7c70;
L_0x1ee9b00 .concat [ 1 1 0 0], L_0x1ee6830, L_0x1ebbcf0;
L_0x1ee9cb0 .cmp/eeq 2, L_0x1ee98b0, L_0x1ee9ba0;
S_0x1e99020 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e98e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e8b6b0 .functor AND 1, v0x1ee16c0_0, v0x1ee1800_0, C4<1>, C4<1>;
L_0x1e8ba90 .functor NOT 1, v0x1ee1580_0, C4<0>, C4<0>, C4<0>;
L_0x1e8be70 .functor NOT 1, v0x1ee1620_0, C4<0>, C4<0>, C4<0>;
L_0x1e8c0f0 .functor AND 1, L_0x1e8ba90, L_0x1e8be70, C4<1>, C4<1>;
L_0x1ea3920 .functor AND 1, L_0x1e8c0f0, v0x1ee16c0_0, C4<1>, C4<1>;
L_0x1ebbcf0 .functor OR 1, L_0x1e8b6b0, L_0x1ea3920, C4<0>, C4<0>;
L_0x1ee5cb0 .functor NOT 1, v0x1ee1620_0, C4<0>, C4<0>, C4<0>;
L_0x1ee5d20 .functor OR 1, L_0x1ee5cb0, v0x1ee1800_0, C4<0>, C4<0>;
L_0x1ee5e30 .functor AND 1, v0x1ee16c0_0, L_0x1ee5d20, C4<1>, C4<1>;
L_0x1ee5ef0 .functor NOT 1, v0x1ee1580_0, C4<0>, C4<0>, C4<0>;
L_0x1ee5fc0 .functor OR 1, L_0x1ee5ef0, v0x1ee1620_0, C4<0>, C4<0>;
L_0x1ee6030 .functor AND 1, L_0x1ee5e30, L_0x1ee5fc0, C4<1>, C4<1>;
L_0x1ee61b0 .functor NOT 1, v0x1ee1620_0, C4<0>, C4<0>, C4<0>;
L_0x1ee6220 .functor OR 1, L_0x1ee61b0, v0x1ee1800_0, C4<0>, C4<0>;
L_0x1ee6140 .functor AND 1, v0x1ee16c0_0, L_0x1ee6220, C4<1>, C4<1>;
L_0x1ee63b0 .functor NOT 1, v0x1ee1580_0, C4<0>, C4<0>, C4<0>;
L_0x1ee64b0 .functor OR 1, L_0x1ee63b0, v0x1ee1800_0, C4<0>, C4<0>;
L_0x1ee6570 .functor AND 1, L_0x1ee6140, L_0x1ee64b0, C4<1>, C4<1>;
L_0x1ee6720 .functor XNOR 1, L_0x1ee6030, L_0x1ee6570, C4<0>, C4<0>;
v0x1e8ac00_0 .net *"_ivl_0", 0 0, L_0x1e8b6b0;  1 drivers
v0x1e8b000_0 .net *"_ivl_12", 0 0, L_0x1ee5cb0;  1 drivers
v0x1e8b3e0_0 .net *"_ivl_14", 0 0, L_0x1ee5d20;  1 drivers
v0x1e8b7c0_0 .net *"_ivl_16", 0 0, L_0x1ee5e30;  1 drivers
v0x1e8bba0_0 .net *"_ivl_18", 0 0, L_0x1ee5ef0;  1 drivers
v0x1e8bf80_0 .net *"_ivl_2", 0 0, L_0x1e8ba90;  1 drivers
v0x1e8c200_0 .net *"_ivl_20", 0 0, L_0x1ee5fc0;  1 drivers
v0x1edfaf0_0 .net *"_ivl_24", 0 0, L_0x1ee61b0;  1 drivers
v0x1edfbd0_0 .net *"_ivl_26", 0 0, L_0x1ee6220;  1 drivers
v0x1edfcb0_0 .net *"_ivl_28", 0 0, L_0x1ee6140;  1 drivers
v0x1edfd90_0 .net *"_ivl_30", 0 0, L_0x1ee63b0;  1 drivers
v0x1edfe70_0 .net *"_ivl_32", 0 0, L_0x1ee64b0;  1 drivers
v0x1edff50_0 .net *"_ivl_36", 0 0, L_0x1ee6720;  1 drivers
L_0x7fc3ada20018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ee0010_0 .net *"_ivl_38", 0 0, L_0x7fc3ada20018;  1 drivers
v0x1ee00f0_0 .net *"_ivl_4", 0 0, L_0x1e8be70;  1 drivers
v0x1ee01d0_0 .net *"_ivl_6", 0 0, L_0x1e8c0f0;  1 drivers
v0x1ee02b0_0 .net *"_ivl_8", 0 0, L_0x1ea3920;  1 drivers
v0x1ee0390_0 .net "a", 0 0, v0x1ee1580_0;  alias, 1 drivers
v0x1ee0450_0 .net "b", 0 0, v0x1ee1620_0;  alias, 1 drivers
v0x1ee0510_0 .net "c", 0 0, v0x1ee16c0_0;  alias, 1 drivers
v0x1ee05d0_0 .net "d", 0 0, v0x1ee1800_0;  alias, 1 drivers
v0x1ee0690_0 .net "out_pos", 0 0, L_0x1ee6830;  alias, 1 drivers
v0x1ee0750_0 .net "out_sop", 0 0, L_0x1ebbcf0;  alias, 1 drivers
v0x1ee0810_0 .net "pos0", 0 0, L_0x1ee6030;  1 drivers
v0x1ee08d0_0 .net "pos1", 0 0, L_0x1ee6570;  1 drivers
L_0x1ee6830 .functor MUXZ 1, L_0x7fc3ada20018, L_0x1ee6030, L_0x1ee6720, C4<>;
S_0x1ee0a50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e98e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ee1580_0 .var "a", 0 0;
v0x1ee1620_0 .var "b", 0 0;
v0x1ee16c0_0 .var "c", 0 0;
v0x1ee1760_0 .net "clk", 0 0, v0x1ee5120_0;  1 drivers
v0x1ee1800_0 .var "d", 0 0;
v0x1ee18f0_0 .var/2u "fail", 0 0;
v0x1ee1990_0 .var/2u "fail1", 0 0;
v0x1ee1a30_0 .net "tb_match", 0 0, L_0x1ee9cb0;  alias, 1 drivers
v0x1ee1ad0_0 .var "wavedrom_enable", 0 0;
v0x1ee1b70_0 .var "wavedrom_title", 511 0;
E_0x1e97670/0 .event negedge, v0x1ee1760_0;
E_0x1e97670/1 .event posedge, v0x1ee1760_0;
E_0x1e97670 .event/or E_0x1e97670/0, E_0x1e97670/1;
S_0x1ee0d80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ee0a50;
 .timescale -12 -12;
v0x1ee0fc0_0 .var/2s "i", 31 0;
E_0x1e97510 .event posedge, v0x1ee1760_0;
S_0x1ee10c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ee0a50;
 .timescale -12 -12;
v0x1ee12c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ee13a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ee0a50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ee1d50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e98e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ee69e0 .functor AND 1, v0x1ee1580_0, v0x1ee1620_0, C4<1>, C4<1>;
L_0x1ee6d30 .functor AND 1, L_0x1ee69e0, L_0x1ee6b80, C4<1>, C4<1>;
L_0x1ee6e60 .functor AND 1, L_0x1ee6d30, v0x1ee1800_0, C4<1>, C4<1>;
L_0x1ee7280 .functor AND 1, L_0x1ee7030, L_0x1ee71e0, C4<1>, C4<1>;
L_0x1ee73c0 .functor AND 1, L_0x1ee7280, v0x1ee16c0_0, C4<1>, C4<1>;
L_0x1ee7480 .functor AND 1, L_0x1ee73c0, v0x1ee1800_0, C4<1>, C4<1>;
L_0x1ee7580 .functor OR 1, L_0x1ee6e60, L_0x1ee7480, C4<0>, C4<0>;
L_0x1ee7800 .functor AND 1, L_0x1ee7690, L_0x1ee7760, C4<1>, C4<1>;
L_0x1ee7a40 .functor AND 1, L_0x1ee7800, L_0x1ee7960, C4<1>, C4<1>;
L_0x1ee7b50 .functor AND 1, L_0x1ee7a40, v0x1ee1800_0, C4<1>, C4<1>;
L_0x1ee7c70 .functor OR 1, L_0x1ee7580, L_0x1ee7b50, C4<0>, C4<0>;
L_0x1ee7d80 .functor OR 1, v0x1ee1580_0, v0x1ee1620_0, C4<0>, C4<0>;
L_0x1ee7f00 .functor OR 1, L_0x1ee7d80, L_0x1ee7e60, C4<0>, C4<0>;
L_0x1ee8100 .functor OR 1, L_0x1ee7f00, L_0x1ee8010, C4<0>, C4<0>;
L_0x1ee7df0 .functor OR 1, L_0x1ee8290, L_0x1ee8330, C4<0>, C4<0>;
L_0x1ee8520 .functor OR 1, L_0x1ee7df0, L_0x1ee8480, C4<0>, C4<0>;
L_0x1ee87d0 .functor OR 1, L_0x1ee8520, L_0x1ee86c0, C4<0>, C4<0>;
L_0x1ee88e0 .functor AND 1, L_0x1ee8100, L_0x1ee87d0, C4<1>, C4<1>;
L_0x1ee8760 .functor OR 1, L_0x1ee8a90, L_0x1ee8b30, C4<0>, C4<0>;
L_0x1ee8cf0 .functor OR 1, L_0x1ee8760, v0x1ee16c0_0, C4<0>, C4<0>;
L_0x1ee8e60 .functor OR 1, L_0x1ee8cf0, L_0x1ee89f0, C4<0>, C4<0>;
L_0x1ee8f70 .functor AND 1, L_0x1ee88e0, L_0x1ee8e60, C4<1>, C4<1>;
L_0x1ee9310 .functor OR 1, L_0x1ee9140, L_0x1ee9270, C4<0>, C4<0>;
L_0x1ee9420 .functor OR 1, L_0x1ee9310, v0x1ee16c0_0, C4<0>, C4<0>;
L_0x1ee95b0 .functor OR 1, L_0x1ee9420, v0x1ee1800_0, C4<0>, C4<0>;
L_0x1ee9670 .functor AND 1, L_0x1ee8f70, L_0x1ee95b0, C4<1>, C4<1>;
v0x1ee1f10_0 .net *"_ivl_1", 0 0, L_0x1ee69e0;  1 drivers
v0x1ee1fd0_0 .net *"_ivl_11", 0 0, L_0x1ee71e0;  1 drivers
v0x1ee2090_0 .net *"_ivl_13", 0 0, L_0x1ee7280;  1 drivers
v0x1ee2160_0 .net *"_ivl_15", 0 0, L_0x1ee73c0;  1 drivers
v0x1ee2220_0 .net *"_ivl_17", 0 0, L_0x1ee7480;  1 drivers
v0x1ee2330_0 .net *"_ivl_19", 0 0, L_0x1ee7580;  1 drivers
v0x1ee23f0_0 .net *"_ivl_21", 0 0, L_0x1ee7690;  1 drivers
v0x1ee24b0_0 .net *"_ivl_23", 0 0, L_0x1ee7760;  1 drivers
v0x1ee2570_0 .net *"_ivl_25", 0 0, L_0x1ee7800;  1 drivers
v0x1ee26c0_0 .net *"_ivl_27", 0 0, L_0x1ee7960;  1 drivers
v0x1ee2780_0 .net *"_ivl_29", 0 0, L_0x1ee7a40;  1 drivers
v0x1ee2840_0 .net *"_ivl_3", 0 0, L_0x1ee6b80;  1 drivers
v0x1ee2900_0 .net *"_ivl_31", 0 0, L_0x1ee7b50;  1 drivers
v0x1ee29c0_0 .net *"_ivl_35", 0 0, L_0x1ee7d80;  1 drivers
v0x1ee2a80_0 .net *"_ivl_37", 0 0, L_0x1ee7e60;  1 drivers
v0x1ee2b40_0 .net *"_ivl_39", 0 0, L_0x1ee7f00;  1 drivers
v0x1ee2c00_0 .net *"_ivl_41", 0 0, L_0x1ee8010;  1 drivers
v0x1ee2dd0_0 .net *"_ivl_43", 0 0, L_0x1ee8100;  1 drivers
v0x1ee2e90_0 .net *"_ivl_45", 0 0, L_0x1ee8290;  1 drivers
v0x1ee2f50_0 .net *"_ivl_47", 0 0, L_0x1ee8330;  1 drivers
v0x1ee3010_0 .net *"_ivl_49", 0 0, L_0x1ee7df0;  1 drivers
v0x1ee30d0_0 .net *"_ivl_5", 0 0, L_0x1ee6d30;  1 drivers
v0x1ee3190_0 .net *"_ivl_51", 0 0, L_0x1ee8480;  1 drivers
v0x1ee3250_0 .net *"_ivl_53", 0 0, L_0x1ee8520;  1 drivers
v0x1ee3310_0 .net *"_ivl_55", 0 0, L_0x1ee86c0;  1 drivers
v0x1ee33d0_0 .net *"_ivl_57", 0 0, L_0x1ee87d0;  1 drivers
v0x1ee3490_0 .net *"_ivl_59", 0 0, L_0x1ee88e0;  1 drivers
v0x1ee3550_0 .net *"_ivl_61", 0 0, L_0x1ee8a90;  1 drivers
v0x1ee3610_0 .net *"_ivl_63", 0 0, L_0x1ee8b30;  1 drivers
v0x1ee36d0_0 .net *"_ivl_65", 0 0, L_0x1ee8760;  1 drivers
v0x1ee3790_0 .net *"_ivl_67", 0 0, L_0x1ee8cf0;  1 drivers
v0x1ee3850_0 .net *"_ivl_69", 0 0, L_0x1ee89f0;  1 drivers
v0x1ee3910_0 .net *"_ivl_7", 0 0, L_0x1ee6e60;  1 drivers
v0x1ee3be0_0 .net *"_ivl_71", 0 0, L_0x1ee8e60;  1 drivers
v0x1ee3ca0_0 .net *"_ivl_73", 0 0, L_0x1ee8f70;  1 drivers
v0x1ee3d60_0 .net *"_ivl_75", 0 0, L_0x1ee9140;  1 drivers
v0x1ee3e20_0 .net *"_ivl_77", 0 0, L_0x1ee9270;  1 drivers
v0x1ee3ee0_0 .net *"_ivl_79", 0 0, L_0x1ee9310;  1 drivers
v0x1ee3fa0_0 .net *"_ivl_81", 0 0, L_0x1ee9420;  1 drivers
v0x1ee4060_0 .net *"_ivl_83", 0 0, L_0x1ee95b0;  1 drivers
v0x1ee4120_0 .net *"_ivl_9", 0 0, L_0x1ee7030;  1 drivers
v0x1ee41e0_0 .net "a", 0 0, v0x1ee1580_0;  alias, 1 drivers
v0x1ee4280_0 .net "b", 0 0, v0x1ee1620_0;  alias, 1 drivers
v0x1ee4370_0 .net "c", 0 0, v0x1ee16c0_0;  alias, 1 drivers
v0x1ee4460_0 .net "d", 0 0, v0x1ee1800_0;  alias, 1 drivers
v0x1ee4550_0 .net "out_pos", 0 0, L_0x1ee9670;  alias, 1 drivers
v0x1ee4610_0 .net "out_sop", 0 0, L_0x1ee7c70;  alias, 1 drivers
L_0x1ee6b80 .reduce/nor v0x1ee16c0_0;
L_0x1ee7030 .reduce/nor v0x1ee1580_0;
L_0x1ee71e0 .reduce/nor v0x1ee1620_0;
L_0x1ee7690 .reduce/nor v0x1ee1580_0;
L_0x1ee7760 .reduce/nor v0x1ee1620_0;
L_0x1ee7960 .reduce/nor v0x1ee16c0_0;
L_0x1ee7e60 .reduce/nor v0x1ee16c0_0;
L_0x1ee8010 .reduce/nor v0x1ee1800_0;
L_0x1ee8290 .reduce/nor v0x1ee1580_0;
L_0x1ee8330 .reduce/nor v0x1ee1620_0;
L_0x1ee8480 .reduce/nor v0x1ee16c0_0;
L_0x1ee86c0 .reduce/nor v0x1ee1800_0;
L_0x1ee8a90 .reduce/nor v0x1ee1580_0;
L_0x1ee8b30 .reduce/nor v0x1ee1620_0;
L_0x1ee89f0 .reduce/nor v0x1ee1800_0;
L_0x1ee9140 .reduce/nor v0x1ee1580_0;
L_0x1ee9270 .reduce/nor v0x1ee1620_0;
S_0x1ee4790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e98e90;
 .timescale -12 -12;
E_0x1e809f0 .event anyedge, v0x1ee5580_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ee5580_0;
    %nor/r;
    %assign/vec4 v0x1ee5580_0, 0;
    %wait E_0x1e809f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ee0a50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee18f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee1990_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ee0a50;
T_4 ;
    %wait E_0x1e97670;
    %load/vec4 v0x1ee1a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ee18f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ee0a50;
T_5 ;
    %wait E_0x1e97510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %wait E_0x1e97510;
    %load/vec4 v0x1ee18f0_0;
    %store/vec4 v0x1ee1990_0, 0, 1;
    %fork t_1, S_0x1ee0d80;
    %jmp t_0;
    .scope S_0x1ee0d80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ee0fc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ee0fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e97510;
    %load/vec4 v0x1ee0fc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee0fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ee0fc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ee0a50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e97670;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ee1800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee16c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee1620_0, 0;
    %assign/vec4 v0x1ee1580_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ee18f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ee1990_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e98e90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee5120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee5580_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e98e90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ee5120_0;
    %inv;
    %store/vec4 v0x1ee5120_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e98e90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ee1760_0, v0x1ee56f0_0, v0x1ee4f40_0, v0x1ee4fe0_0, v0x1ee5080_0, v0x1ee51c0_0, v0x1ee5440_0, v0x1ee53a0_0, v0x1ee5300_0, v0x1ee5260_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e98e90;
T_9 ;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e98e90;
T_10 ;
    %wait E_0x1e97670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee54e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
    %load/vec4 v0x1ee5620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee54e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ee5440_0;
    %load/vec4 v0x1ee5440_0;
    %load/vec4 v0x1ee53a0_0;
    %xor;
    %load/vec4 v0x1ee5440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ee5300_0;
    %load/vec4 v0x1ee5300_0;
    %load/vec4 v0x1ee5260_0;
    %xor;
    %load/vec4 v0x1ee5300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ee54e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee54e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
