-makelib ies/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/bin_conv.v" \
  "../../../ipstatic/hdl/verilog/bin_dense.v" \
  "../../../ipstatic/hdl/verilog/top_mux_325_20_1.v" \
  "../../../ipstatic/hdl/verilog/top_mux_164_64_1.v" \
  "../../../ipstatic/hdl/verilog/top_mux_83_2_1.v" \
  "../../../ipstatic/hdl/verilog/top_mac_muladd_15bgk.v" \
  "../../../ipstatic/hdl/verilog/top_mul_15ns_5ns_bfk.v" \
  "../../../ipstatic/hdl/verilog/top_dmem_V_0_0.v" \
  "../../../ipstatic/hdl/verilog/top_wt_mem_V_0.v" \
  "../../../ipstatic/hdl/verilog/fp_conv.v" \
  "../../../ipstatic/hdl/verilog/top_mul_10ns_5ns_bek.v" \
  "../../../ipstatic/hdl/verilog/top_mul_mul_20s_1bkb.v" \
  "../../../ipstatic/hdl/verilog/top.v" \
  "../../../ipstatic/hdl/verilog/top_kh_mem_V.v" \
  "../../../ipstatic/hdl/verilog/bin_conv_fixed_bucud.v" \
  "../../../../VerilogPrj.srcs/sources_1/ip/bnn_accelerator/sim/bnn_accelerator.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

