// Seed: 1016358840
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 module_0,
    output tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wand id_8
);
  wire id_10;
  id_11(
      id_0, 1, id_1
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4
    , id_12,
    output wire  id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  tri0  id_8,
    output wor   id_9
    , id_13,
    input  tri1  id_10
);
  assign id_13 = 1 ? id_10 : id_6;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_12
  );
  assign modCall_1.id_4 = 0;
endmodule
