{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560463126552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560463126553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:58:46 2019 " "Processing started: Thu Jun 13 18:58:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560463126553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463126553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463126554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560463126841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560463126841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memorySprites.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorySprites " "Found entity 1: memorySprites" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element printRGB.v(1) " "Verilog HDL Declaration information at printRGB.v(1): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560463145559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/printRGB.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/printRGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 printRGB " "Found entity 1: printRGB" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fruits.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fruits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruits " "Found entity 1: fruits" {  } { { "Modulos/fruits.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "Modulos/LFSR.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463145562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560463145681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVGA_sync SVGA_sync:SVGA " "Elaborating entity \"SVGA_sync\" for hierarchy \"SVGA_sync:SVGA\"" {  } { { "Modulos/top.v" "SVGA" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SVGA_sync.v(59) " "Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560463145698 "|top|SVGA_sync:SVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA_sync.v(80) " "Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560463145698 "|top|SVGA_sync:SVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySprites memorySprites:memorySprites_inst " "Elaborating entity \"memorySprites\" for hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145700 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element2_palette memorySprites.v(11) " "Verilog HDL warning at memorySprites.v(11): object element2_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560463145702 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element3_palette memorySprites.v(12) " "Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560463145702 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk memorySprites.v(87) " "Verilog HDL Always Construct warning at memorySprites.v(87): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145702 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable1 memorySprites.v(88) " "Verilog HDL Always Construct warning at memorySprites.v(88): variable \"read_enable1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable2 memorySprites.v(89) " "Verilog HDL Always Construct warning at memorySprites.v(89): variable \"read_enable2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable3 memorySprites.v(90) " "Verilog HDL Always Construct warning at memorySprites.v(90): variable \"read_enable3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable4 memorySprites.v(91) " "Verilog HDL Always Construct warning at memorySprites.v(91): variable \"read_enable4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "element memorySprites.v(95) " "Verilog HDL Always Construct warning at memorySprites.v(95): variable \"element\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(99) " "Verilog HDL Always Construct warning at memorySprites.v(99): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(104) " "Verilog HDL Always Construct warning at memorySprites.v(104): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(109) " "Verilog HDL Always Construct warning at memorySprites.v(109): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(114) " "Verilog HDL Always Construct warning at memorySprites.v(114): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(119) " "Verilog HDL Always Construct warning at memorySprites.v(119): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorySprites.v(95) " "Verilog HDL Case Statement warning at memorySprites.v(95): incomplete case statement has no default case item" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour1 memorySprites.v(127) " "Verilog HDL Always Construct warning at memorySprites.v(127): variable \"colour1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour2 memorySprites.v(128) " "Verilog HDL Always Construct warning at memorySprites.v(128): variable \"colour2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145703 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour3 memorySprites.v(129) " "Verilog HDL Always Construct warning at memorySprites.v(129): variable \"colour3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour4 memorySprites.v(130) " "Verilog HDL Always Construct warning at memorySprites.v(130): variable \"colour4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour5 memorySprites.v(131) " "Verilog HDL Always Construct warning at memorySprites.v(131): variable \"colour5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.data_a 0 memorySprites.v(10) " "Net \"element1_palette.data_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.waddr_a 0 memorySprites.v(10) " "Net \"element1_palette.waddr_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.data_a 0 memorySprites.v(13) " "Net \"element4_palette.data_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.waddr_a 0 memorySprites.v(13) " "Net \"element4_palette.waddr_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.data_a 0 memorySprites.v(14) " "Net \"element5_palette.data_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.waddr_a 0 memorySprites.v(14) " "Net \"element5_palette.waddr_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.we_a 0 memorySprites.v(10) " "Net \"element1_palette.we_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.we_a 0 memorySprites.v(13) " "Net \"element4_palette.we_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.we_a 0 memorySprites.v(14) " "Net \"element5_palette.we_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[0\] memorySprites.v(84) " "Inferred latch for \"address1\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[1\] memorySprites.v(84) " "Inferred latch for \"address1\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[2\] memorySprites.v(84) " "Inferred latch for \"address1\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[3\] memorySprites.v(84) " "Inferred latch for \"address1\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[4\] memorySprites.v(84) " "Inferred latch for \"address1\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[5\] memorySprites.v(84) " "Inferred latch for \"address1\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[6\] memorySprites.v(84) " "Inferred latch for \"address1\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[7\] memorySprites.v(84) " "Inferred latch for \"address1\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145704 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[8\] memorySprites.v(84) " "Inferred latch for \"address1\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[9\] memorySprites.v(84) " "Inferred latch for \"address1\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[0\] memorySprites.v(84) " "Inferred latch for \"address2\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[1\] memorySprites.v(84) " "Inferred latch for \"address2\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[2\] memorySprites.v(84) " "Inferred latch for \"address2\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[3\] memorySprites.v(84) " "Inferred latch for \"address2\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[4\] memorySprites.v(84) " "Inferred latch for \"address2\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[5\] memorySprites.v(84) " "Inferred latch for \"address2\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[6\] memorySprites.v(84) " "Inferred latch for \"address2\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[7\] memorySprites.v(84) " "Inferred latch for \"address2\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[8\] memorySprites.v(84) " "Inferred latch for \"address2\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[9\] memorySprites.v(84) " "Inferred latch for \"address2\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[0\] memorySprites.v(84) " "Inferred latch for \"address3\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[1\] memorySprites.v(84) " "Inferred latch for \"address3\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[2\] memorySprites.v(84) " "Inferred latch for \"address3\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[3\] memorySprites.v(84) " "Inferred latch for \"address3\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[4\] memorySprites.v(84) " "Inferred latch for \"address3\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[5\] memorySprites.v(84) " "Inferred latch for \"address3\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[6\] memorySprites.v(84) " "Inferred latch for \"address3\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[7\] memorySprites.v(84) " "Inferred latch for \"address3\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[8\] memorySprites.v(84) " "Inferred latch for \"address3\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[9\] memorySprites.v(84) " "Inferred latch for \"address3\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[0\] memorySprites.v(84) " "Inferred latch for \"address4\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[1\] memorySprites.v(84) " "Inferred latch for \"address4\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[2\] memorySprites.v(84) " "Inferred latch for \"address4\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[3\] memorySprites.v(84) " "Inferred latch for \"address4\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[4\] memorySprites.v(84) " "Inferred latch for \"address4\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145705 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[5\] memorySprites.v(84) " "Inferred latch for \"address4\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[6\] memorySprites.v(84) " "Inferred latch for \"address4\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[7\] memorySprites.v(84) " "Inferred latch for \"address4\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[8\] memorySprites.v(84) " "Inferred latch for \"address4\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[9\] memorySprites.v(84) " "Inferred latch for \"address4\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[0\] memorySprites.v(84) " "Inferred latch for \"address5\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[1\] memorySprites.v(84) " "Inferred latch for \"address5\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[2\] memorySprites.v(84) " "Inferred latch for \"address5\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[3\] memorySprites.v(84) " "Inferred latch for \"address5\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[4\] memorySprites.v(84) " "Inferred latch for \"address5\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[5\] memorySprites.v(84) " "Inferred latch for \"address5\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[6\] memorySprites.v(84) " "Inferred latch for \"address5\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[7\] memorySprites.v(84) " "Inferred latch for \"address5\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[8\] memorySprites.v(84) " "Inferred latch for \"address5\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[9\] memorySprites.v(84) " "Inferred latch for \"address5\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable5 memorySprites.v(84) " "Inferred latch for \"read_enable5\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable4 memorySprites.v(84) " "Inferred latch for \"read_enable4\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable3 memorySprites.v(84) " "Inferred latch for \"read_enable3\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable2 memorySprites.v(84) " "Inferred latch for \"read_enable2\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable1 memorySprites.v(84) " "Inferred latch for \"read_enable1\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145706 "|top|memorySprites:memorySprites_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element1 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element1\"" {  } { { "Modulos/memorySprites.v" "element1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145707 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/spris?S4A3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/spris?S4A3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145711 "|top|memorySprites:memorySprites_inst|sram:element1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element2 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element2\"" {  } { { "Modulos/memorySprites.v" "element2" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element3 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element3\"" {  } { { "Modulos/memorySprites.v" "element3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element4 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element4\"" {  } { { "Modulos/memorySprites.v" "element4" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463145729 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463145759 "|top|memorySprites:memorySprites_inst|sram:element4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element5 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element5\"" {  } { { "Modulos/memorySprites.v" "element5" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463146390 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFP>@O+G3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFP>@O+G3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463146393 "|top|memorySprites:memorySprites_inst|sram:element5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier barrier:barrier_inst " "Elaborating entity \"barrier\" for hierarchy \"barrier:barrier_inst\"" {  } { { "Modulos/top.v" "barrier_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463146407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(31) " "Verilog HDL assignment warning at barrier.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560463146408 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(46) " "Verilog HDL assignment warning at barrier.v(46): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560463146408 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(52) " "Verilog HDL assignment warning at barrier.v(52): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560463146408 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[1\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[1\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[2\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[2\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[3\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[3\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[4\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[4\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[5\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[5\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[6\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[6\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[7\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[7\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[8\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[8\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[9\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[9\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[7\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[7\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[6\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[6\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[5\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[5\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[4\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[4\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[3\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[3\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[2\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[2\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[1\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[1\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[0\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[0\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address4\[0\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address4\[0\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[9\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[9\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memorySprites:memorySprites_inst\|address1\[8\] " "LATCH primitive \"memorySprites:memorySprites_inst\|address1\[8\]\" is permanently disabled" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560463146705 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1560463146773 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element5_palette " "RAM logic \"memorySprites:memorySprites_inst\|element5_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element5_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1560463146774 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1560463146774 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 625 " "Parameter NUMWORDS_A set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 625 " "Parameter NUMWORDS_B set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_c7907b4e.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_c7907b4e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560463146863 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1560463146863 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560463146863 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "barrier:barrier_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"barrier:barrier_inst\|Mult0\"" {  } { { "Modulos/barrier.v" "Mult0" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560463146864 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560463146864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463146974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 625 " "Parameter \"NUMWORDS_A\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 625 " "Parameter \"NUMWORDS_B\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_c7907b4e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_c7907b4e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463146974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560463146974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ki1 " "Found entity 1: altsyncram_0ki1" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_0ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463147037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463147037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463147059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barrier:barrier_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"barrier:barrier_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560463147059 ""}  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560463147059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463147078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463147086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463147101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560463147158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463147158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "barrier:barrier_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463147165 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_0ki1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_0ki1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_0ki1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 206 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560463147200 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_0ki1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_0ki1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_0ki1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_0ki1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 206 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560463147200 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_0ki1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560463147200 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560463147200 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560463147522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable5 " "Latch memorySprites:memorySprites_inst\|read_enable5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enableMemory " "Ports D and ENA on the latch are fed by the same signal enableMemory" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560463147539 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560463147539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560463147747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463148489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560463148618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560463148618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560463148692 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560463148692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560463148692 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560463148692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560463148692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560463148710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:59:08 2019 " "Processing ended: Thu Jun 13 18:59:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560463148710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560463148710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560463148710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560463148710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560463150123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560463150123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:59:09 2019 " "Processing started: Thu Jun 13 18:59:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560463150123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560463150123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560463150124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560463150182 ""}
{ "Info" "0" "" "Project  = consoleFPGA" {  } {  } 0 0 "Project  = consoleFPGA" 0 0 "Fitter" 0 0 1560463150183 ""}
{ "Info" "0" "" "Revision = consoleFPGA" {  } {  } 0 0 "Revision = consoleFPGA" 0 0 "Fitter" 0 0 1560463150183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560463150273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560463150273 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "consoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"consoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560463150284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560463150389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560463150390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560463150646 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560463150653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560463150762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560463150762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560463150762 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560463150762 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560463150767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560463150767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560463150767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560463150767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560463150767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560463150767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560463150769 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560463150787 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 13 " "No exact pin location assignment(s) for 1 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560463151259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560463151540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "consoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'consoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560463151541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560463151542 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560463151547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560463151548 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560463151549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560463151594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable5~0 " "Destination node memorySprites:memorySprites_inst\|read_enable5~0" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560463151594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560463151594 ""}  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560463151594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enableMemory  " "Automatically promoted node enableMemory " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560463151594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable5~0 " "Destination node memorySprites:memorySprites_inst\|read_enable5~0" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560463151594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable5 " "Destination node memorySprites:memorySprites_inst\|read_enable5" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560463151594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560463151594 ""}  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560463151594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560463151887 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560463151888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560463151888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560463151890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560463151892 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560463151893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560463151893 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560463151893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560463151925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560463151926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560463151926 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560463151933 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560463151933 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560463151933 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 15 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560463151934 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560463151934 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560463151934 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560463151971 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560463151976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560463153186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560463153317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560463153346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560463154763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560463154763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560463155080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "/home/gabriel/Documentos/ConsoleFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560463156673 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560463156673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560463157640 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560463157640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560463157642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560463157833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560463157843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560463158127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560463158128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560463158357 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560463158953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.fit.smsg " "Generated suppressed messages file /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560463159390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560463159728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:59:19 2019 " "Processing ended: Thu Jun 13 18:59:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560463159728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560463159728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560463159728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560463159728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560463161309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560463161310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:59:21 2019 " "Processing started: Thu Jun 13 18:59:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560463161310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560463161310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560463161310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560463161599 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560463162610 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560463162654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560463162804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:59:22 2019 " "Processing ended: Thu Jun 13 18:59:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560463162804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560463162804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560463162804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560463162804 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560463163000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560463164180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560463164181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:59:23 2019 " "Processing started: Thu Jun 13 18:59:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560463164181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta consoleFPGA -c consoleFPGA " "Command: quartus_sta consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560463164259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560463164399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560463164400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1560463164822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "consoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'consoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560463164835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560463164837 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enableMemory enableMemory " "create_clock -period 1.000 -name enableMemory enableMemory" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560463164837 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164837 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560463164841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560463164848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560463164870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560463164870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.564 " "Worst-case setup slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564            -172.171 clk  " "   -4.564            -172.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.037              -7.972 enableMemory  " "   -3.037              -7.972 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 enableMemory  " "    0.444               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463164875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463164876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.696 clk  " "   -3.000             -83.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 enableMemory  " "    0.416               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463164877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463164877 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463164909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463164909 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560463164913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560463164947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560463165510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463165561 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560463165569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560463165569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.018 " "Worst-case setup slack is -4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018            -149.101 clk  " "   -4.018            -149.101 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781              -7.263 enableMemory  " "   -2.781              -7.263 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 enableMemory  " "    0.504               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463165577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463165579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.696 clk  " "   -3.000             -83.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 enableMemory  " "    0.443               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165581 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463165617 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560463165622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463165731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560463165734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560463165734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.981 " "Worst-case setup slack is -1.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981             -65.994 clk  " "   -1.981             -65.994 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -1.531 enableMemory  " "   -1.531              -1.531 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 enableMemory  " "    0.357               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463165747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560463165750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.533 clk  " "   -3.000             -84.533 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 enableMemory  " "    0.404               0.000 enableMemory " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560463165753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560463165753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.259 ns " "Worst Case Available Settling Time: 0.259 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560463165791 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560463165791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560463166307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560463166307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560463166361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:59:26 2019 " "Processing ended: Thu Jun 13 18:59:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560463166361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560463166361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560463166361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560463166361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1560463167873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560463167875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:59:27 2019 " "Processing started: Thu Jun 13 18:59:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560463167875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560463167875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560463167875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1560463168244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_6_1200mv_85c_slow.vo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_6_1200mv_85c_slow.vo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_6_1200mv_0c_slow.vo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_6_1200mv_0c_slow.vo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_min_1200mv_0c_fast.vo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_min_1200mv_0c_fast.vo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA.vo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA.vo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_6_1200mv_85c_v_slow.sdo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_6_1200mv_85c_v_slow.sdo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_6_1200mv_0c_v_slow.sdo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_6_1200mv_0c_v_slow.sdo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_min_1200mv_0c_v_fast.sdo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_min_1200mv_0c_v_fast.sdo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "consoleFPGA_v.sdo /home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file consoleFPGA_v.sdo in folder \"/home/gabriel/Documentos/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560463168863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560463168897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:59:28 2019 " "Processing ended: Thu Jun 13 18:59:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560463168897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560463168897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560463168897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560463168897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560463169070 ""}
