// Seed: 1592462769
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  generate
    wire id_3;
  endgenerate
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
module module_2 #(
    parameter id_6 = 32'd36
) (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input supply0 id_3,
    output tri1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.type_0 = 0;
  assign id_0 = -1;
  defparam id_6 = id_6;
  always disable id_7;
  parameter id_8 = -1'b0;
endmodule
