

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_108u_27u_21632u_s'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    86531|    86531|  0.865 ms|  0.865 ms|  86531|  86531|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_526_1  |    86529|    86529|         3|          1|          1|  86528|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei_V = alloca i32 1"   --->   Operation 6 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 7 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %intermediate1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln526 = store i17 0, i17 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 0, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 12 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 14 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 15 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_3 = load i17 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 16 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.43ns)   --->   "%icmp_ln526 = icmp_eq  i17 %t_3, i17 86528" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 17 'icmp' 'icmp_ln526' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 86528, i64 86528, i64 86528"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.10ns)   --->   "%t_4 = add i17 %t_3, i17 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 19 'add' 't_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln526, void %for.body.split, void %if.end39" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 20 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln529 = icmp_eq  i32 %o_3, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 21 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 22 'add' 'o_4' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln540 = icmp_eq  i32 %o_4, i32 4" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 23 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln540, i32 0, i32 %o_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 24 'select' 'o_5' <Predicate = (!icmp_ln526)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln526 = store i17 %t_4, i17 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 25 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 %o_5, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 26 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln526 = store i81 0, i81 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 13 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_load = load i81 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 27 'load' 'ei_V_load' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i81 %ei_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 28 'zext' 'zext_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:527]   --->   Operation 29 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 30 'specloopname' 'specloopname_ln525' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.end, void %if.then2" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 31 'br' 'br_ln529' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%ei_V_1 = read i108 @_ssdm_op_Read.ap_fifo.volatile.i108P0A, i108 %intermediate1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530]   --->   Operation 32 'read' 'ei_V_1' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln531 = br void %if.end" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:531]   --->   Operation 33 'br' 'br_ln531' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ei_V_3 = phi i108 %ei_V_1, void %if.then2, i108 %zext_ln526, void %for.body.split"   --->   Operation 34 'phi' 'ei_V_3' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%eo_V = trunc i108 %ei_V_3"   --->   Operation 35 'trunc' 'eo_V' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i27 %eo_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 36 'zext' 'zext_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 37 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i81 @_ssdm_op_PartSelect.i81.i108.i32.i32, i108 %ei_V_3, i32 27, i32 107"   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln526 = store i81 %trunc_ln, i81 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 39 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 40 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 41 'br' 'br_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 42 'ret' 'ret_ln572' <Predicate = (icmp_ln526)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ intermediate1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei_V               (alloca           ) [ 0110]
o                  (alloca           ) [ 0100]
t                  (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
br_ln526           (br               ) [ 0000]
o_3                (load             ) [ 0000]
t_3                (load             ) [ 0000]
icmp_ln526         (icmp             ) [ 0111]
empty              (speclooptripcount) [ 0000]
t_4                (add              ) [ 0000]
br_ln526           (br               ) [ 0000]
icmp_ln529         (icmp             ) [ 0111]
o_4                (add              ) [ 0000]
icmp_ln540         (icmp             ) [ 0000]
o_5                (select           ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
ei_V_load          (load             ) [ 0000]
zext_ln526         (zext             ) [ 0000]
specpipeline_ln527 (specpipeline     ) [ 0000]
specloopname_ln525 (specloopname     ) [ 0000]
br_ln529           (br               ) [ 0000]
ei_V_1             (read             ) [ 0000]
br_ln531           (br               ) [ 0000]
ei_V_3             (phi              ) [ 0000]
eo_V               (trunc            ) [ 0000]
zext_ln534         (zext             ) [ 0101]
trunc_ln           (partselect       ) [ 0000]
store_ln526        (store            ) [ 0000]
write_ln534        (write            ) [ 0000]
br_ln526           (br               ) [ 0000]
ret_ln572          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="intermediate1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intermediate1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i108P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ei_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="o_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="t_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ei_V_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="108" slack="0"/>
<pin id="66" dir="0" index="1" bw="108" slack="0"/>
<pin id="67" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei_V_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="27" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln534/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="ei_V_3_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="108" slack="2147483647"/>
<pin id="79" dir="1" index="1" bw="108" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_3 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="ei_V_3_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="108" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="81" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln526_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="17" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln526_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln526_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="81" slack="1"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="o_3_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_3/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_3_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="17" slack="0"/>
<pin id="107" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln526_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln529_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="o_4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln540_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="o_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln526_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="17" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln526_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ei_V_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="81" slack="1"/>
<pin id="158" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln526_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="81" slack="0"/>
<pin id="161" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="eo_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="108" slack="0"/>
<pin id="166" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln534_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="27" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="81" slack="0"/>
<pin id="175" dir="0" index="1" bw="108" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln526_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="81" slack="0"/>
<pin id="185" dir="0" index="1" bw="81" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="ei_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="81" slack="1"/>
<pin id="190" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="ei_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="o_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="202" class="1005" name="t_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln526_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln526 "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln529_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

<comp id="217" class="1005" name="zext_ln534_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="64" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="102" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="102" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="126" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="114" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="167"><net_src comp="80" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="80" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="187"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="52" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="198"><net_src comp="56" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="205"><net_src comp="60" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="120" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="168" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<108u, 27u, 21632u> : intermediate1 | {2 }
  - Chain level:
	State 1
		store_ln526 : 1
		store_ln526 : 1
		o_3 : 1
		t_3 : 1
		icmp_ln526 : 2
		t_4 : 2
		br_ln526 : 3
		icmp_ln529 : 2
		o_4 : 2
		icmp_ln540 : 3
		o_5 : 4
		store_ln526 : 3
		store_ln526 : 5
	State 2
		zext_ln526 : 1
		ei_V_3 : 2
		eo_V : 3
		zext_ln534 : 4
		write_ln534 : 5
		trunc_ln : 3
		store_ln526 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |     t_4_fu_114    |    0    |    24   |
|          |     o_4_fu_126    |    0    |    39   |
|----------|-------------------|---------|---------|
|          | icmp_ln526_fu_108 |    0    |    13   |
|   icmp   | icmp_ln529_fu_120 |    0    |    18   |
|          | icmp_ln540_fu_132 |    0    |    18   |
|----------|-------------------|---------|---------|
|  select  |     o_5_fu_138    |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | ei_V_1_read_fu_64 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_70  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln526_fu_159 |    0    |    0    |
|          | zext_ln534_fu_168 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    eo_V_fu_164    |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  trunc_ln_fu_173  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   144   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   ei_V_3_reg_77  |   108  |
|   ei_V_reg_188   |   81   |
|icmp_ln526_reg_209|    1   |
|icmp_ln529_reg_213|    1   |
|     o_reg_195    |   32   |
|     t_reg_202    |   17   |
|zext_ln534_reg_217|   32   |
+------------------+--------+
|       Total      |   272  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |  27  |   54   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   54   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   144  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   272  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   272  |   153  |
+-----------+--------+--------+--------+
