#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  9 18:56:14 2019
# Process ID: 812
# Current directory: C:/Users/ALEX PC/Desktop/Maquina_Estado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9568 C:\Users\ALEX PC\Desktop\Maquina_Estado\Maquina_Estado.xpr
# Log file: C:/Users/ALEX PC/Desktop/Maquina_Estado/vivado.log
# Journal file: C:/Users/ALEX PC/Desktop/Maquina_Estado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxb/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 804.340 ; gain = 112.410
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 35 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 35 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 841.594 ; gain = 9.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 35 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 35 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 852.629 ; gain = 2.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 35 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 35 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 852.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 35 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 35 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 35 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 35 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 853.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 70 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 70 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 853.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 60 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 60 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 855.910 ; gain = 0.000
run all
Failure: Simulation finished.
Time: 140 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 140 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 80
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Failure: Simulation finished.
Time: 60 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 60 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 80
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 60 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 60 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 862.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 80 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 80 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 862.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 80 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 80 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Maquina_Estado_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Maquina_Estado_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Maquina_Estado_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxb/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12410e6e77e14d7fbf59865634e513a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Maquina_Estado_tb_behav xil_defaultlib.Maquina_Estado_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Maquina_Estado [maquina_estado_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estado_tb
Built simulation snapshot Maquina_Estado_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Maquina_Estado_tb_behav -key {Behavioral:sim_1:Functional:Maquina_Estado_tb} -tclbatch {Maquina_Estado_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Maquina_Estado_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Simulation finished.
Time: 355 ns  Iteration: 3  Process: /Maquina_Estado_tb/stim_proc3  File: C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd
$finish called at time : 355 ns : File "C:/Users/ALEX PC/Desktop/Maquina_Estado/Maquina_Estado.srcs/sim_1/new/Maquina_Estado_tb.vhd" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Maquina_Estado_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 19:57:42 2019...
