<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 277</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page277-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce277.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;8-21</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft03">1.&#160;Initializes memory.<br/>2.&#160;Loads&#160;the microcode update into&#160;the processor.<br/>3.&#160;Initializes the&#160;MTRRs.<br/>4.&#160;Enables the&#160;caches.<br/>5.&#160;Executes the&#160;CPUID instruction with a&#160;value&#160;of 0H in&#160;the EAX register,&#160;then&#160;reads&#160;the EBX, ECX,&#160;and&#160;EDX&#160;</p>
<p style="position:absolute;top:213px;left:95px;white-space:nowrap" class="ft02">registers&#160;to&#160;determine if the BSP is&#160;“GenuineIntel.”</p>
<p style="position:absolute;top:237px;left:69px;white-space:nowrap" class="ft02">6.&#160;Executes the&#160;CPUID instruction with a&#160;value&#160;of 1H in&#160;the EAX register,&#160;then&#160;saves the&#160;values in&#160;the EAX,&#160;ECX,&#160;</p>
<p style="position:absolute;top:253px;left:94px;white-space:nowrap" class="ft02">and&#160;EDX registers&#160;in a system&#160;configuration space&#160;in RAM&#160;for&#160;use later.</p>
<p style="position:absolute;top:277px;left:69px;white-space:nowrap" class="ft04">7.&#160;Loads start-up&#160;code&#160;for the&#160;AP&#160;to execute into&#160;a&#160;4-KByte&#160;page in&#160;the lower 1 MByte&#160;of&#160;memory.<br/>8.&#160;Switches to&#160;protected mode&#160;and&#160;ensures that&#160;the APIC&#160;address space is&#160;mapped to&#160;the strong&#160;uncacheable&#160;</p>
<p style="position:absolute;top:318px;left:94px;white-space:nowrap" class="ft02">(UC)&#160;memory&#160;type.</p>
<p style="position:absolute;top:342px;left:69px;white-space:nowrap" class="ft02">9.&#160;Determine&#160;the&#160;BSP’s APIC ID from the&#160;local APIC ID register&#160;(default&#160;is 0), the&#160;code snippet below&#160;is an&#160;</p>
<p style="position:absolute;top:358px;left:94px;white-space:nowrap" class="ft05">example&#160;that applies to logical processors in a system&#160;whose local APIC units operate in&#160;xAPIC mode that&#160;APIC&#160;<br/>registers&#160;are accessed&#160;using memory mapped&#160;interface:</p>
<p style="position:absolute;top:404px;left:116px;white-space:nowrap" class="ft06">MOV ESI, APIC_ID; Address&#160;of local APIC ID register<br/>MOV EAX, [ESI];<br/>AND EAX, 0FF000000H; Zero out all other bits except&#160;APIC ID<br/>MOV BOOT_ID, EAX; Save in memory</p>
<p style="position:absolute;top:481px;left:94px;white-space:nowrap" class="ft02">Saves&#160;the APIC ID in the&#160;ACPI&#160;and/or MP tables&#160;and&#160;optionally in&#160;the system&#160;configuration&#160;space&#160;in&#160;RAM.</p>
<p style="position:absolute;top:505px;left:69px;white-space:nowrap" class="ft02">10.&#160;Converts&#160;the base address&#160;of&#160;the 4-KByte&#160;page for the&#160;AP’s&#160;bootup&#160;code into 8-bit vector.&#160;The&#160;8-bit&#160;vector&#160;</p>
<p style="position:absolute;top:522px;left:94px;white-space:nowrap" class="ft05">defines the&#160;address of a 4-KByte page in the real-address mode address space&#160;(1-MByte space). For example,&#160;<br/>a vector of 0BDH&#160;specifies a&#160;start-up memory&#160;address of&#160;000BD000H.&#160;</p>
<p style="position:absolute;top:562px;left:69px;white-space:nowrap" class="ft02">11.&#160;Enables the&#160;local APIC by setting bit 8 of&#160;the&#160;APIC&#160;spurious vector register (SVR).</p>
<p style="position:absolute;top:592px;left:116px;white-space:nowrap" class="ft06">MOV ESI,&#160;SVR; Address of&#160;SVR<br/>MOV EAX, [ESI];<br/>OR &#160;EAX, APIC_ENABLED; Set bit 8 to enable (0 on reset)<br/>MOV [ESI], EAX;</p>
<p style="position:absolute;top:670px;left:69px;white-space:nowrap" class="ft02">12.&#160;Sets up&#160;the&#160;LVT&#160;error&#160;handling entry&#160;by&#160;establishing an 8-bit vector for&#160;the APIC&#160;error&#160;handler.</p>
<p style="position:absolute;top:700px;left:116px;white-space:nowrap" class="ft06">MOV ESI,&#160;LVT3;<br/>MOV EAX, [ESI];<br/>AND EAX, FFFFFF00H; Clear out previous&#160;vector.<br/>OR EAX, 000000xxH; xx is&#160;the&#160;8-bit&#160;vector the&#160;APIC error handler.&#160;<br/>MOV [ESI], EAX;</p>
<p style="position:absolute;top:796px;left:69px;white-space:nowrap" class="ft02">13.&#160;Initializes&#160;the&#160;Lock Semaphore&#160;variable VACANT to&#160;00H. The APs use&#160;this semaphore&#160;to determine the order in&#160;</p>
<p style="position:absolute;top:813px;left:94px;white-space:nowrap" class="ft02">which&#160;they execute&#160;BIOS&#160;AP initialization code.</p>
<p style="position:absolute;top:837px;left:69px;white-space:nowrap" class="ft02">14.&#160;Performs&#160;the&#160;following operation&#160;to set up the&#160;BSP to&#160;detect the&#160;presence&#160;of&#160;APs in the&#160;system&#160;and the number&#160;</p>
<p style="position:absolute;top:853px;left:94px;white-space:nowrap" class="ft04">of processors (within a finite&#160;duration, minimally&#160;100&#160;milliseconds):<br/>—&#160;Sets&#160;the value&#160;of&#160;the COUNT&#160;variable&#160;to 1.<br/>—&#160;In the&#160;AP BIOS&#160;initialization&#160;code, the&#160;AP will increment&#160;the COUNT variable to&#160;indicate&#160;its presence. The&#160;</p>
<p style="position:absolute;top:918px;left:120px;white-space:nowrap" class="ft05">finite duration while waiting for&#160;the COUNT to&#160;be&#160;updated&#160;can be accomplished with&#160;a&#160;timer.&#160;When&#160;the timer&#160;<br/>expires,&#160;the BSP&#160;checks&#160;the value&#160;of the COUNT&#160;variable.&#160;If the timer expires and the COUNT&#160;variable has&#160;<br/>not been&#160;incremented,&#160;no APs are present or&#160;some error&#160;has occurred.</p>
<p style="position:absolute;top:975px;left:69px;white-space:nowrap" class="ft02">15.&#160;Broadcasts an&#160;INIT-SIPI-SIPI IPI sequence to&#160;the APs&#160;to wake&#160;them&#160;up&#160;and&#160;initialize them. If software&#160;knows&#160;</p>
<p style="position:absolute;top:991px;left:94px;white-space:nowrap" class="ft05">how&#160;many&#160;logical processors it&#160;expects&#160;to wake&#160;up,&#160;it may choose&#160;to poll&#160;the COUNT variable.&#160;If&#160;the expected&#160;<br/>processors show&#160;up&#160;before the&#160;100 millisecond timer&#160;expires,&#160;the timer&#160;can be canceled&#160;and skip&#160;to step 16.&#160;<br/>The&#160;left-hand-side of the procedure&#160;illustrated&#160;in<a href="o_fe12b1e2a880e0ce-278.html">&#160;Table&#160;8-1 pro</a>vides&#160;an algorithm when the&#160;expected&#160;processor&#160;<br/>count is unknown.&#160;The right-<a href="o_fe12b1e2a880e0ce-278.html">hand-side of Table 8-1&#160;</a>can&#160;be&#160;used&#160;when the expected&#160;processor&#160;count is&#160;known.&#160;</p>
</div>
</body>
</html>
