INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:29:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : gcd
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.590ns  (required time - arrival time)
  Source:                 buffer129/dataReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer124/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.351ns (31.360%)  route 2.957ns (68.640%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 5.321 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2814, unset)         1.454     1.454    buffer129/clk
    SLICE_X9Y88          FDRE                                         r  buffer129/dataReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.223     1.677 r  buffer129/dataReg_reg[10]/Q
                         net (fo=2, routed)           0.425     2.102    buffer129/control/outs_reg[31][10]
    SLICE_X13Y88         LUT3 (Prop_lut3_I1_O)        0.043     2.145 r  buffer129/control/dataReg[11]_i_5/O
                         net (fo=4, routed)           0.478     2.623    buffer129/control/buffer129_outs[10]
    SLICE_X12Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     2.825 r  buffer129/control/dataReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.825    buffer129/control/dataReg_reg[11]_i_2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.879 r  buffer129/control/dataReg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.879    buffer129/control/dataReg_reg[15]_i_2_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.933 r  buffer129/control/dataReg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.933    buffer129/control/dataReg_reg[19]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.987 r  buffer129/control/dataReg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.987    buffer129/control/dataReg_reg[23]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.152 f  buffer129/control/dataReg_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.414     3.566    buffer142/dataReg_reg[31]_i_7[1]
    SLICE_X13Y93         LUT2 (Prop_lut2_I1_O)        0.125     3.691 r  buffer142/dataReg[31]_i_27/O
                         net (fo=1, routed)           0.000     3.691    cmpi10/S[0]
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.950 r  cmpi10/dataReg_reg[31]_i_7/CO[3]
                         net (fo=63, routed)          0.368     4.318    select2/Antitokens/result[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.043     4.361 f  select2/Antitokens/reg_out1_i_2__1/O
                         net (fo=8, routed)           0.295     4.657    select2/Antitokens/reg_out0_reg_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.043     4.700 r  select2/Antitokens/transmitValue_i_3__23/O
                         net (fo=5, routed)           0.378     5.078    fork25/control/generateBlocks[1].regblock/transmitValue_reg_2[0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.043     5.121 r  fork25/control/generateBlocks[1].regblock/fullReg_i_5__5_comp/O
                         net (fo=1, routed)           0.260     5.381    buffer123/control/anyBlockStop_repN_alias
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.043     5.424 r  buffer123/control/dataReg[31]_i_1__18_comp_1/O
                         net (fo=32, routed)          0.339     5.762    buffer124/E[0]
    SLICE_X11Y87         FDRE                                         r  buffer124/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2814, unset)         1.321     5.321    buffer124/clk
    SLICE_X11Y87         FDRE                                         r  buffer124/dataReg_reg[0]/C
                         clock pessimism              0.087     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X11Y87         FDRE (Setup_fdre_C_CE)      -0.201     5.172    buffer124/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                 -0.590    




